1,5fe562bf72a0,add2q_l,L1: The message is added to the processing queue from the core,0,2,cycle
1,5fe562bf72a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
1,5fe562bf72a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,2,cycle
1,5fe562bf72a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2,cycle
1,5fe562bf72a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2,cycle
1,5fe562bf72a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3,cycle
1,5fe562bf72a0,add2q_u,L1 receives message from the bus,0,4,cycle
1,5fe562bf72a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4,cycle
1,5fe562bf72a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1,5fe562bf72a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4,cycle
1,5fe562bf72a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4,cycle
1,5fe562bf72a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,4,cycle
1,5fe562bf72a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,261,cycle
1,5fe562bf72a0,respond,LLC sends response message to the requesting L1,LLC,261,cycle
1,5fe562bf72a0,updaDat,LLC updates its data array,LLC,261,cycle
1,5fe562bf72a0,wrCache,LLC: New data written to cache,LLC,261,cycle
1,5fe562bf72a0,respond,LLC sends response message to the requesting L1,LLC,262,cycle
1,5fe562bf72a0,add2q_u,L1 receives message from the bus,0,266,cycle
1,5fe562bf72a0,respond,L1 responds to core,0,266,cycle
1,5fe562bf72a0,updaDat,L1 attempts to update its data array,0,266,cycle
1,5fe562bf72a0,wrCache,L1: New data written to cache,0,266,cycle
2,5fe562bf72a4,add2q_l,L1: The message is added to the processing queue from the core,0,268,cycle
2,5fe562bf72a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,268,cycle
2,5fe562bf72a4,hitActn,L1: request is a hit,0,268,cycle
3,5fe562bf72a8,add2q_l,L1: The message is added to the processing queue from the core,0,270,cycle
3,5fe562bf72a8,Miss?  ,L1: Was the request a miss?,0,1,boolean
3,5fe562bf72a8,MSIredy,L1: Protocol determines message is now ready to be processed,0,270,cycle
3,5fe562bf72a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,270,cycle
3,5fe562bf72a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,270,cycle
3,5fe562bf72a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,271,cycle
3,5fe562bf72a8,add2q_u,L1 receives message from the bus,0,272,cycle
3,5fe562bf72a8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,272,cycle
3,5fe562bf72a8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
3,5fe562bf72a8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,272,cycle
3,5fe562bf72a8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,272,cycle
3,5fe562bf72a8,add_req,LLC miss -> LLC sends request to DRAM,LLC,272,cycle
3,5fe562bf72a8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,529,cycle
3,5fe562bf72a8,respond,LLC sends response message to the requesting L1,LLC,529,cycle
3,5fe562bf72a8,updaDat,LLC updates its data array,LLC,529,cycle
3,5fe562bf72a8,wrCache,LLC: New data written to cache,LLC,529,cycle
3,5fe562bf72a8,respond,LLC sends response message to the requesting L1,LLC,530,cycle
3,5fe562bf72a8,add2q_u,L1 receives message from the bus,0,534,cycle
3,5fe562bf72a8,respond,L1 responds to core,0,534,cycle
3,5fe562bf72a8,updaDat,L1 attempts to update its data array,0,534,cycle
3,5fe562bf72a8,wrCache,L1: New data written to cache,0,534,cycle
4,5fe562bf72ac,add2q_l,L1: The message is added to the processing queue from the core,0,536,cycle
4,5fe562bf72ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,536,cycle
4,5fe562bf72ac,hitActn,L1: request is a hit,0,536,cycle
5,5fe562bf72b0,add2q_l,L1: The message is added to the processing queue from the core,0,538,cycle
5,5fe562bf72b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
5,5fe562bf72b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,538,cycle
5,5fe562bf72b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,538,cycle
5,5fe562bf72b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,538,cycle
5,5fe562bf72b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,539,cycle
5,5fe562bf72b0,add2q_u,L1 receives message from the bus,0,540,cycle
5,5fe562bf72b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,540,cycle
5,5fe562bf72b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
5,5fe562bf72b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,540,cycle
5,5fe562bf72b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,540,cycle
5,5fe562bf72b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,540,cycle
5,5fe562bf72b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,797,cycle
5,5fe562bf72b0,respond,LLC sends response message to the requesting L1,LLC,797,cycle
5,5fe562bf72b0,updaDat,LLC updates its data array,LLC,797,cycle
5,5fe562bf72b0,wrCache,LLC: New data written to cache,LLC,797,cycle
5,5fe562bf72b0,respond,LLC sends response message to the requesting L1,LLC,798,cycle
5,5fe562bf72b0,add2q_u,L1 receives message from the bus,0,802,cycle
5,5fe562bf72b0,respond,L1 responds to core,0,802,cycle
5,5fe562bf72b0,updaDat,L1 attempts to update its data array,0,802,cycle
5,5fe562bf72b0,wrCache,L1: New data written to cache,0,802,cycle
6,5fe562bf72b4,add2q_l,L1: The message is added to the processing queue from the core,0,804,cycle
6,5fe562bf72b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,804,cycle
6,5fe562bf72b4,hitActn,L1: request is a hit,0,804,cycle
7,5fe562bf72b8,add2q_l,L1: The message is added to the processing queue from the core,0,806,cycle
7,5fe562bf72b8,Miss?  ,L1: Was the request a miss?,0,1,boolean
7,5fe562bf72b8,MSIredy,L1: Protocol determines message is now ready to be processed,0,806,cycle
7,5fe562bf72b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,806,cycle
7,5fe562bf72b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,806,cycle
7,5fe562bf72b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,807,cycle
7,5fe562bf72b8,add2q_u,L1 receives message from the bus,0,808,cycle
7,5fe562bf72b8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,808,cycle
7,5fe562bf72b8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
7,5fe562bf72b8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,808,cycle
7,5fe562bf72b8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,808,cycle
7,5fe562bf72b8,add_req,LLC miss -> LLC sends request to DRAM,LLC,808,cycle
7,5fe562bf72b8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1065,cycle
7,5fe562bf72b8,respond,LLC sends response message to the requesting L1,LLC,1065,cycle
7,5fe562bf72b8,updaDat,LLC updates its data array,LLC,1065,cycle
7,5fe562bf72b8,wrCache,LLC: New data written to cache,LLC,1065,cycle
7,5fe562bf72b8,respond,LLC sends response message to the requesting L1,LLC,1066,cycle
7,5fe562bf72b8,add2q_u,L1 receives message from the bus,0,1070,cycle
7,5fe562bf72b8,respond,L1 responds to core,0,1070,cycle
7,5fe562bf72b8,updaDat,L1 attempts to update its data array,0,1070,cycle
7,5fe562bf72b8,wrCache,L1: New data written to cache,0,1070,cycle
8,5fe562bf72bc,add2q_l,L1: The message is added to the processing queue from the core,0,1072,cycle
8,5fe562bf72bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1072,cycle
8,5fe562bf72bc,hitActn,L1: request is a hit,0,1072,cycle
9,5fe562bf72c0,add2q_l,L1: The message is added to the processing queue from the core,0,1074,cycle
9,5fe562bf72c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
9,5fe562bf72c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,1074,cycle
9,5fe562bf72c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1074,cycle
9,5fe562bf72c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1074,cycle
9,5fe562bf72c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1075,cycle
9,5fe562bf72c0,add2q_u,L1 receives message from the bus,0,1076,cycle
9,5fe562bf72c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1076,cycle
9,5fe562bf72c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
9,5fe562bf72c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1076,cycle
9,5fe562bf72c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1076,cycle
9,5fe562bf72c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,1076,cycle
9,5fe562bf72c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1333,cycle
9,5fe562bf72c0,respond,LLC sends response message to the requesting L1,LLC,1333,cycle
9,5fe562bf72c0,updaDat,LLC updates its data array,LLC,1333,cycle
9,5fe562bf72c0,wrCache,LLC: New data written to cache,LLC,1333,cycle
9,5fe562bf72c0,respond,LLC sends response message to the requesting L1,LLC,1334,cycle
9,5fe562bf72c0,add2q_u,L1 receives message from the bus,0,1338,cycle
9,5fe562bf72c0,respond,L1 responds to core,0,1338,cycle
9,5fe562bf72c0,updaDat,L1 attempts to update its data array,0,1338,cycle
9,5fe562bf72c0,wrCache,L1: New data written to cache,0,1338,cycle
10,5fe562bf72c4,add2q_l,L1: The message is added to the processing queue from the core,0,1340,cycle
10,5fe562bf72c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1340,cycle
10,5fe562bf72c4,hitActn,L1: request is a hit,0,1340,cycle
11,5fe562bf72c8,add2q_l,L1: The message is added to the processing queue from the core,0,1342,cycle
11,5fe562bf72c8,Miss?  ,L1: Was the request a miss?,0,1,boolean
11,5fe562bf72c8,MSIredy,L1: Protocol determines message is now ready to be processed,0,1342,cycle
11,5fe562bf72c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1342,cycle
11,5fe562bf72c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1342,cycle
11,5fe562bf72c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1343,cycle
11,5fe562bf72c8,add2q_u,L1 receives message from the bus,0,1344,cycle
11,5fe562bf72c8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1344,cycle
11,5fe562bf72c8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
11,5fe562bf72c8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1344,cycle
11,5fe562bf72c8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1344,cycle
11,5fe562bf72c8,add_req,LLC miss -> LLC sends request to DRAM,LLC,1344,cycle
11,5fe562bf72c8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1601,cycle
11,5fe562bf72c8,respond,LLC sends response message to the requesting L1,LLC,1601,cycle
11,5fe562bf72c8,updaDat,LLC updates its data array,LLC,1601,cycle
11,5fe562bf72c8,wrCache,LLC: New data written to cache,LLC,1601,cycle
11,5fe562bf72c8,respond,LLC sends response message to the requesting L1,LLC,1602,cycle
11,5fe562bf72c8,add2q_u,L1 receives message from the bus,0,1606,cycle
11,5fe562bf72c8,respond,L1 responds to core,0,1606,cycle
11,5fe562bf72c8,updaDat,L1 attempts to update its data array,0,1606,cycle
11,5fe562bf72c8,wrCache,L1: New data written to cache,0,1606,cycle
12,5fe562bf72cc,add2q_l,L1: The message is added to the processing queue from the core,0,1608,cycle
12,5fe562bf72cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1608,cycle
12,5fe562bf72cc,hitActn,L1: request is a hit,0,1608,cycle
13,5fe562bf72d0,add2q_l,L1: The message is added to the processing queue from the core,0,1610,cycle
13,5fe562bf72d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
13,5fe562bf72d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,1610,cycle
13,5fe562bf72d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1610,cycle
13,5fe562bf72d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1610,cycle
13,5fe562bf72d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1611,cycle
13,5fe562bf72d0,add2q_u,L1 receives message from the bus,0,1612,cycle
13,5fe562bf72d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1612,cycle
13,5fe562bf72d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
13,5fe562bf72d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1612,cycle
13,5fe562bf72d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1612,cycle
13,5fe562bf72d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,1612,cycle
13,5fe562bf72d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,1869,cycle
13,5fe562bf72d0,respond,LLC sends response message to the requesting L1,LLC,1869,cycle
13,5fe562bf72d0,updaDat,LLC updates its data array,LLC,1869,cycle
13,5fe562bf72d0,wrCache,LLC: New data written to cache,LLC,1869,cycle
13,5fe562bf72d0,respond,LLC sends response message to the requesting L1,LLC,1870,cycle
13,5fe562bf72d0,add2q_u,L1 receives message from the bus,0,1874,cycle
13,5fe562bf72d0,respond,L1 responds to core,0,1874,cycle
13,5fe562bf72d0,updaDat,L1 attempts to update its data array,0,1874,cycle
13,5fe562bf72d0,wrCache,L1: New data written to cache,0,1874,cycle
14,5fe562bf72d4,add2q_l,L1: The message is added to the processing queue from the core,0,1876,cycle
14,5fe562bf72d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1876,cycle
14,5fe562bf72d4,hitActn,L1: request is a hit,0,1876,cycle
15,5fe562bf72d8,add2q_l,L1: The message is added to the processing queue from the core,0,1878,cycle
15,5fe562bf72d8,Miss?  ,L1: Was the request a miss?,0,1,boolean
15,5fe562bf72d8,MSIredy,L1: Protocol determines message is now ready to be processed,0,1878,cycle
15,5fe562bf72d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,1878,cycle
15,5fe562bf72d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1878,cycle
15,5fe562bf72d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,1879,cycle
15,5fe562bf72d8,add2q_u,L1 receives message from the bus,0,1880,cycle
15,5fe562bf72d8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,1880,cycle
15,5fe562bf72d8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
15,5fe562bf72d8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,1880,cycle
15,5fe562bf72d8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,1880,cycle
15,5fe562bf72d8,add_req,LLC miss -> LLC sends request to DRAM,LLC,1880,cycle
15,5fe562bf72d8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2137,cycle
15,5fe562bf72d8,respond,LLC sends response message to the requesting L1,LLC,2137,cycle
15,5fe562bf72d8,updaDat,LLC updates its data array,LLC,2137,cycle
15,5fe562bf72d8,wrCache,LLC: New data written to cache,LLC,2137,cycle
15,5fe562bf72d8,respond,LLC sends response message to the requesting L1,LLC,2138,cycle
15,5fe562bf72d8,add2q_u,L1 receives message from the bus,0,2142,cycle
15,5fe562bf72d8,respond,L1 responds to core,0,2142,cycle
15,5fe562bf72d8,updaDat,L1 attempts to update its data array,0,2142,cycle
15,5fe562bf72d8,wrCache,L1: New data written to cache,0,2142,cycle
16,5fe562bf72dc,add2q_l,L1: The message is added to the processing queue from the core,0,2144,cycle
16,5fe562bf72dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2144,cycle
16,5fe562bf72dc,hitActn,L1: request is a hit,0,2144,cycle
17,5fe562bf72e0,add2q_l,L1: The message is added to the processing queue from the core,0,2146,cycle
17,5fe562bf72e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
17,5fe562bf72e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,2146,cycle
17,5fe562bf72e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2146,cycle
17,5fe562bf72e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2146,cycle
17,5fe562bf72e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2147,cycle
17,5fe562bf72e0,add2q_u,L1 receives message from the bus,0,2148,cycle
17,5fe562bf72e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2148,cycle
17,5fe562bf72e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
17,5fe562bf72e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2148,cycle
17,5fe562bf72e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2148,cycle
17,5fe562bf72e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,2148,cycle
17,5fe562bf72e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2405,cycle
17,5fe562bf72e0,respond,LLC sends response message to the requesting L1,LLC,2405,cycle
17,5fe562bf72e0,updaDat,LLC updates its data array,LLC,2405,cycle
17,5fe562bf72e0,wrCache,LLC: New data written to cache,LLC,2405,cycle
17,5fe562bf72e0,respond,LLC sends response message to the requesting L1,LLC,2406,cycle
17,5fe562bf72e0,add2q_u,L1 receives message from the bus,0,2410,cycle
17,5fe562bf72e0,respond,L1 responds to core,0,2410,cycle
17,5fe562bf72e0,updaDat,L1 attempts to update its data array,0,2410,cycle
17,5fe562bf72e0,wrCache,L1: New data written to cache,0,2410,cycle
18,5fe562bf72e4,add2q_l,L1: The message is added to the processing queue from the core,0,2412,cycle
18,5fe562bf72e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2412,cycle
18,5fe562bf72e4,hitActn,L1: request is a hit,0,2412,cycle
19,5fe562bf72e8,add2q_l,L1: The message is added to the processing queue from the core,0,2414,cycle
19,5fe562bf72e8,Miss?  ,L1: Was the request a miss?,0,1,boolean
19,5fe562bf72e8,MSIredy,L1: Protocol determines message is now ready to be processed,0,2414,cycle
19,5fe562bf72e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2414,cycle
19,5fe562bf72e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2414,cycle
19,5fe562bf72e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2415,cycle
19,5fe562bf72e8,add2q_u,L1 receives message from the bus,0,2416,cycle
19,5fe562bf72e8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2416,cycle
19,5fe562bf72e8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
19,5fe562bf72e8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2416,cycle
19,5fe562bf72e8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2416,cycle
19,5fe562bf72e8,add_req,LLC miss -> LLC sends request to DRAM,LLC,2416,cycle
19,5fe562bf72e8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2673,cycle
19,5fe562bf72e8,respond,LLC sends response message to the requesting L1,LLC,2673,cycle
19,5fe562bf72e8,updaDat,LLC updates its data array,LLC,2673,cycle
19,5fe562bf72e8,wrCache,LLC: New data written to cache,LLC,2673,cycle
19,5fe562bf72e8,respond,LLC sends response message to the requesting L1,LLC,2674,cycle
19,5fe562bf72e8,add2q_u,L1 receives message from the bus,0,2678,cycle
19,5fe562bf72e8,respond,L1 responds to core,0,2678,cycle
19,5fe562bf72e8,updaDat,L1 attempts to update its data array,0,2678,cycle
19,5fe562bf72e8,wrCache,L1: New data written to cache,0,2678,cycle
20,5fe562bf72ec,add2q_l,L1: The message is added to the processing queue from the core,0,2680,cycle
20,5fe562bf72ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2680,cycle
20,5fe562bf72ec,hitActn,L1: request is a hit,0,2680,cycle
21,5fe562bf72f0,add2q_l,L1: The message is added to the processing queue from the core,0,2682,cycle
21,5fe562bf72f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
21,5fe562bf72f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,2682,cycle
21,5fe562bf72f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2682,cycle
21,5fe562bf72f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2682,cycle
21,5fe562bf72f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2683,cycle
21,5fe562bf72f0,add2q_u,L1 receives message from the bus,0,2684,cycle
21,5fe562bf72f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2684,cycle
21,5fe562bf72f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
21,5fe562bf72f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2684,cycle
21,5fe562bf72f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2684,cycle
21,5fe562bf72f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,2684,cycle
21,5fe562bf72f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,2941,cycle
21,5fe562bf72f0,respond,LLC sends response message to the requesting L1,LLC,2941,cycle
21,5fe562bf72f0,updaDat,LLC updates its data array,LLC,2941,cycle
21,5fe562bf72f0,wrCache,LLC: New data written to cache,LLC,2941,cycle
21,5fe562bf72f0,respond,LLC sends response message to the requesting L1,LLC,2942,cycle
21,5fe562bf72f0,add2q_u,L1 receives message from the bus,0,2946,cycle
21,5fe562bf72f0,respond,L1 responds to core,0,2946,cycle
21,5fe562bf72f0,updaDat,L1 attempts to update its data array,0,2946,cycle
21,5fe562bf72f0,wrCache,L1: New data written to cache,0,2946,cycle
22,5fe562bf72f4,add2q_l,L1: The message is added to the processing queue from the core,0,2948,cycle
22,5fe562bf72f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2948,cycle
22,5fe562bf72f4,hitActn,L1: request is a hit,0,2948,cycle
23,5fe562bf72f8,add2q_l,L1: The message is added to the processing queue from the core,0,2950,cycle
23,5fe562bf72f8,Miss?  ,L1: Was the request a miss?,0,1,boolean
23,5fe562bf72f8,MSIredy,L1: Protocol determines message is now ready to be processed,0,2950,cycle
23,5fe562bf72f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,2950,cycle
23,5fe562bf72f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2950,cycle
23,5fe562bf72f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,2951,cycle
23,5fe562bf72f8,add2q_u,L1 receives message from the bus,0,2952,cycle
23,5fe562bf72f8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,2952,cycle
23,5fe562bf72f8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
23,5fe562bf72f8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,2952,cycle
23,5fe562bf72f8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,2952,cycle
23,5fe562bf72f8,add_req,LLC miss -> LLC sends request to DRAM,LLC,2952,cycle
23,5fe562bf72f8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3209,cycle
23,5fe562bf72f8,respond,LLC sends response message to the requesting L1,LLC,3209,cycle
23,5fe562bf72f8,updaDat,LLC updates its data array,LLC,3209,cycle
23,5fe562bf72f8,wrCache,LLC: New data written to cache,LLC,3209,cycle
23,5fe562bf72f8,respond,LLC sends response message to the requesting L1,LLC,3210,cycle
23,5fe562bf72f8,add2q_u,L1 receives message from the bus,0,3214,cycle
23,5fe562bf72f8,respond,L1 responds to core,0,3214,cycle
23,5fe562bf72f8,updaDat,L1 attempts to update its data array,0,3214,cycle
23,5fe562bf72f8,wrCache,L1: New data written to cache,0,3214,cycle
24,5fe562bf72fc,add2q_l,L1: The message is added to the processing queue from the core,0,3216,cycle
24,5fe562bf72fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3216,cycle
24,5fe562bf72fc,hitActn,L1: request is a hit,0,3216,cycle
25,5fe562bf7300,add2q_l,L1: The message is added to the processing queue from the core,0,3218,cycle
25,5fe562bf7300,Miss?  ,L1: Was the request a miss?,0,1,boolean
25,5fe562bf7300,MSIredy,L1: Protocol determines message is now ready to be processed,0,3218,cycle
25,5fe562bf7300,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3218,cycle
25,5fe562bf7300,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3218,cycle
25,5fe562bf7300,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3219,cycle
25,5fe562bf7300,add2q_u,L1 receives message from the bus,0,3220,cycle
25,5fe562bf7300,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3220,cycle
25,5fe562bf7300,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
25,5fe562bf7300,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3220,cycle
25,5fe562bf7300,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3220,cycle
25,5fe562bf7300,add_req,LLC miss -> LLC sends request to DRAM,LLC,3220,cycle
25,5fe562bf7300,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3477,cycle
25,5fe562bf7300,respond,LLC sends response message to the requesting L1,LLC,3477,cycle
25,5fe562bf7300,updaDat,LLC updates its data array,LLC,3477,cycle
25,5fe562bf7300,wrCache,LLC: New data written to cache,LLC,3477,cycle
25,5fe562bf7300,respond,LLC sends response message to the requesting L1,LLC,3478,cycle
25,5fe562bf7300,add2q_u,L1 receives message from the bus,0,3482,cycle
25,5fe562bf7300,respond,L1 responds to core,0,3482,cycle
25,5fe562bf7300,updaDat,L1 attempts to update its data array,0,3482,cycle
25,5fe562bf7300,wrCache,L1: New data written to cache,0,3482,cycle
26,5fe562bf7304,add2q_l,L1: The message is added to the processing queue from the core,0,3484,cycle
26,5fe562bf7304,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3484,cycle
26,5fe562bf7304,hitActn,L1: request is a hit,0,3484,cycle
27,5fe562bf7308,add2q_l,L1: The message is added to the processing queue from the core,0,3486,cycle
27,5fe562bf7308,Miss?  ,L1: Was the request a miss?,0,1,boolean
27,5fe562bf7308,MSIredy,L1: Protocol determines message is now ready to be processed,0,3486,cycle
27,5fe562bf7308,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3486,cycle
27,5fe562bf7308,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3486,cycle
27,5fe562bf7308,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3487,cycle
27,5fe562bf7308,add2q_u,L1 receives message from the bus,0,3488,cycle
27,5fe562bf7308,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3488,cycle
27,5fe562bf7308,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
27,5fe562bf7308,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3488,cycle
27,5fe562bf7308,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3488,cycle
27,5fe562bf7308,add_req,LLC miss -> LLC sends request to DRAM,LLC,3488,cycle
27,5fe562bf7308,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,3745,cycle
27,5fe562bf7308,respond,LLC sends response message to the requesting L1,LLC,3745,cycle
27,5fe562bf7308,updaDat,LLC updates its data array,LLC,3745,cycle
27,5fe562bf7308,wrCache,LLC: New data written to cache,LLC,3745,cycle
27,5fe562bf7308,respond,LLC sends response message to the requesting L1,LLC,3746,cycle
27,5fe562bf7308,add2q_u,L1 receives message from the bus,0,3750,cycle
27,5fe562bf7308,respond,L1 responds to core,0,3750,cycle
27,5fe562bf7308,updaDat,L1 attempts to update its data array,0,3750,cycle
27,5fe562bf7308,wrCache,L1: New data written to cache,0,3750,cycle
28,5fe562bf730c,add2q_l,L1: The message is added to the processing queue from the core,0,3752,cycle
28,5fe562bf730c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3752,cycle
28,5fe562bf730c,hitActn,L1: request is a hit,0,3752,cycle
29,5fe562bf7310,add2q_l,L1: The message is added to the processing queue from the core,0,3754,cycle
29,5fe562bf7310,Miss?  ,L1: Was the request a miss?,0,1,boolean
29,5fe562bf7310,MSIredy,L1: Protocol determines message is now ready to be processed,0,3754,cycle
29,5fe562bf7310,msgProc,L1: message is taken from the L1's processing queue to be processed,0,3754,cycle
29,5fe562bf7310,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3754,cycle
29,5fe562bf7310,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,3755,cycle
29,5fe562bf7310,add2q_u,L1 receives message from the bus,0,3756,cycle
29,5fe562bf7310,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,3756,cycle
29,5fe562bf7310,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
29,5fe562bf7310,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,3756,cycle
29,5fe562bf7310,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,3756,cycle
29,5fe562bf7310,add_req,LLC miss -> LLC sends request to DRAM,LLC,3756,cycle
29,5fe562bf7310,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4013,cycle
29,5fe562bf7310,respond,LLC sends response message to the requesting L1,LLC,4013,cycle
29,5fe562bf7310,updaDat,LLC updates its data array,LLC,4013,cycle
29,5fe562bf7310,wrCache,LLC: New data written to cache,LLC,4013,cycle
29,5fe562bf7310,respond,LLC sends response message to the requesting L1,LLC,4014,cycle
29,5fe562bf7310,add2q_u,L1 receives message from the bus,0,4018,cycle
29,5fe562bf7310,respond,L1 responds to core,0,4018,cycle
29,5fe562bf7310,updaDat,L1 attempts to update its data array,0,4018,cycle
29,5fe562bf7310,wrCache,L1: New data written to cache,0,4018,cycle
30,5fe562bf7314,add2q_l,L1: The message is added to the processing queue from the core,0,4020,cycle
30,5fe562bf7314,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4020,cycle
30,5fe562bf7314,hitActn,L1: request is a hit,0,4020,cycle
31,5fe562bf7318,add2q_l,L1: The message is added to the processing queue from the core,0,4022,cycle
31,5fe562bf7318,Miss?  ,L1: Was the request a miss?,0,1,boolean
31,5fe562bf7318,MSIredy,L1: Protocol determines message is now ready to be processed,0,4022,cycle
31,5fe562bf7318,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4022,cycle
31,5fe562bf7318,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4022,cycle
31,5fe562bf7318,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4023,cycle
31,5fe562bf7318,add2q_u,L1 receives message from the bus,0,4024,cycle
31,5fe562bf7318,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4024,cycle
31,5fe562bf7318,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
31,5fe562bf7318,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4024,cycle
31,5fe562bf7318,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4024,cycle
31,5fe562bf7318,add_req,LLC miss -> LLC sends request to DRAM,LLC,4024,cycle
31,5fe562bf7318,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4281,cycle
31,5fe562bf7318,respond,LLC sends response message to the requesting L1,LLC,4281,cycle
31,5fe562bf7318,updaDat,LLC updates its data array,LLC,4281,cycle
31,5fe562bf7318,wrCache,LLC: New data written to cache,LLC,4281,cycle
31,5fe562bf7318,respond,LLC sends response message to the requesting L1,LLC,4282,cycle
31,5fe562bf7318,add2q_u,L1 receives message from the bus,0,4286,cycle
31,5fe562bf7318,respond,L1 responds to core,0,4286,cycle
31,5fe562bf7318,updaDat,L1 attempts to update its data array,0,4286,cycle
31,5fe562bf7318,wrCache,L1: New data written to cache,0,4286,cycle
32,5fe562bf731c,add2q_l,L1: The message is added to the processing queue from the core,0,4288,cycle
32,5fe562bf731c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4288,cycle
32,5fe562bf731c,hitActn,L1: request is a hit,0,4288,cycle
33,5fe562bf7320,add2q_l,L1: The message is added to the processing queue from the core,0,4290,cycle
33,5fe562bf7320,Miss?  ,L1: Was the request a miss?,0,1,boolean
33,5fe562bf7320,MSIredy,L1: Protocol determines message is now ready to be processed,0,4290,cycle
33,5fe562bf7320,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4290,cycle
33,5fe562bf7320,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4290,cycle
33,5fe562bf7320,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4291,cycle
33,5fe562bf7320,add2q_u,L1 receives message from the bus,0,4292,cycle
33,5fe562bf7320,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4292,cycle
33,5fe562bf7320,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
33,5fe562bf7320,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4292,cycle
33,5fe562bf7320,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4292,cycle
33,5fe562bf7320,add_req,LLC miss -> LLC sends request to DRAM,LLC,4292,cycle
33,5fe562bf7320,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4549,cycle
33,5fe562bf7320,respond,LLC sends response message to the requesting L1,LLC,4549,cycle
33,5fe562bf7320,updaDat,LLC updates its data array,LLC,4549,cycle
33,5fe562bf7320,wrCache,LLC: New data written to cache,LLC,4549,cycle
33,5fe562bf7320,respond,LLC sends response message to the requesting L1,LLC,4550,cycle
33,5fe562bf7320,add2q_u,L1 receives message from the bus,0,4554,cycle
33,5fe562bf7320,respond,L1 responds to core,0,4554,cycle
33,5fe562bf7320,updaDat,L1 attempts to update its data array,0,4554,cycle
33,5fe562bf7320,wrCache,L1: New data written to cache,0,4554,cycle
34,5fe562bf7324,add2q_l,L1: The message is added to the processing queue from the core,0,4556,cycle
34,5fe562bf7324,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4556,cycle
34,5fe562bf7324,hitActn,L1: request is a hit,0,4556,cycle
35,5fe562bf7328,add2q_l,L1: The message is added to the processing queue from the core,0,4558,cycle
35,5fe562bf7328,Miss?  ,L1: Was the request a miss?,0,1,boolean
35,5fe562bf7328,MSIredy,L1: Protocol determines message is now ready to be processed,0,4558,cycle
35,5fe562bf7328,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4558,cycle
35,5fe562bf7328,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4558,cycle
35,5fe562bf7328,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4559,cycle
35,5fe562bf7328,add2q_u,L1 receives message from the bus,0,4560,cycle
35,5fe562bf7328,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4560,cycle
35,5fe562bf7328,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
35,5fe562bf7328,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4560,cycle
35,5fe562bf7328,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4560,cycle
35,5fe562bf7328,add_req,LLC miss -> LLC sends request to DRAM,LLC,4560,cycle
35,5fe562bf7328,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,4817,cycle
35,5fe562bf7328,respond,LLC sends response message to the requesting L1,LLC,4817,cycle
35,5fe562bf7328,updaDat,LLC updates its data array,LLC,4817,cycle
35,5fe562bf7328,wrCache,LLC: New data written to cache,LLC,4817,cycle
35,5fe562bf7328,respond,LLC sends response message to the requesting L1,LLC,4818,cycle
35,5fe562bf7328,add2q_u,L1 receives message from the bus,0,4822,cycle
35,5fe562bf7328,respond,L1 responds to core,0,4822,cycle
35,5fe562bf7328,updaDat,L1 attempts to update its data array,0,4822,cycle
35,5fe562bf7328,wrCache,L1: New data written to cache,0,4822,cycle
36,5fe562bf732c,add2q_l,L1: The message is added to the processing queue from the core,0,4824,cycle
36,5fe562bf732c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4824,cycle
36,5fe562bf732c,hitActn,L1: request is a hit,0,4824,cycle
37,5fe562bf7330,add2q_l,L1: The message is added to the processing queue from the core,0,4826,cycle
37,5fe562bf7330,Miss?  ,L1: Was the request a miss?,0,1,boolean
37,5fe562bf7330,MSIredy,L1: Protocol determines message is now ready to be processed,0,4826,cycle
37,5fe562bf7330,msgProc,L1: message is taken from the L1's processing queue to be processed,0,4826,cycle
37,5fe562bf7330,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4826,cycle
37,5fe562bf7330,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,4827,cycle
37,5fe562bf7330,add2q_u,L1 receives message from the bus,0,4828,cycle
37,5fe562bf7330,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,4828,cycle
37,5fe562bf7330,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
37,5fe562bf7330,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,4828,cycle
37,5fe562bf7330,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,4828,cycle
37,5fe562bf7330,add_req,LLC miss -> LLC sends request to DRAM,LLC,4828,cycle
37,5fe562bf7330,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5085,cycle
37,5fe562bf7330,respond,LLC sends response message to the requesting L1,LLC,5085,cycle
37,5fe562bf7330,updaDat,LLC updates its data array,LLC,5085,cycle
37,5fe562bf7330,wrCache,LLC: New data written to cache,LLC,5085,cycle
37,5fe562bf7330,respond,LLC sends response message to the requesting L1,LLC,5086,cycle
37,5fe562bf7330,add2q_u,L1 receives message from the bus,0,5090,cycle
37,5fe562bf7330,respond,L1 responds to core,0,5090,cycle
37,5fe562bf7330,updaDat,L1 attempts to update its data array,0,5090,cycle
37,5fe562bf7330,wrCache,L1: New data written to cache,0,5090,cycle
38,5fe562bf7334,add2q_l,L1: The message is added to the processing queue from the core,0,5092,cycle
38,5fe562bf7334,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5092,cycle
38,5fe562bf7334,hitActn,L1: request is a hit,0,5092,cycle
39,5fe562bf7338,add2q_l,L1: The message is added to the processing queue from the core,0,5094,cycle
39,5fe562bf7338,Miss?  ,L1: Was the request a miss?,0,1,boolean
39,5fe562bf7338,MSIredy,L1: Protocol determines message is now ready to be processed,0,5094,cycle
39,5fe562bf7338,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5094,cycle
39,5fe562bf7338,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5094,cycle
39,5fe562bf7338,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5095,cycle
39,5fe562bf7338,add2q_u,L1 receives message from the bus,0,5096,cycle
39,5fe562bf7338,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5096,cycle
39,5fe562bf7338,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
39,5fe562bf7338,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5096,cycle
39,5fe562bf7338,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5096,cycle
39,5fe562bf7338,add_req,LLC miss -> LLC sends request to DRAM,LLC,5096,cycle
39,5fe562bf7338,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5353,cycle
39,5fe562bf7338,respond,LLC sends response message to the requesting L1,LLC,5353,cycle
39,5fe562bf7338,updaDat,LLC updates its data array,LLC,5353,cycle
39,5fe562bf7338,wrCache,LLC: New data written to cache,LLC,5353,cycle
39,5fe562bf7338,respond,LLC sends response message to the requesting L1,LLC,5354,cycle
39,5fe562bf7338,add2q_u,L1 receives message from the bus,0,5358,cycle
39,5fe562bf7338,respond,L1 responds to core,0,5358,cycle
39,5fe562bf7338,updaDat,L1 attempts to update its data array,0,5358,cycle
39,5fe562bf7338,wrCache,L1: New data written to cache,0,5358,cycle
40,5fe562bf733c,add2q_l,L1: The message is added to the processing queue from the core,0,5360,cycle
40,5fe562bf733c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5360,cycle
40,5fe562bf733c,hitActn,L1: request is a hit,0,5360,cycle
41,5fe562bf7340,add2q_l,L1: The message is added to the processing queue from the core,0,5362,cycle
41,5fe562bf7340,Miss?  ,L1: Was the request a miss?,0,1,boolean
41,5fe562bf7340,MSIredy,L1: Protocol determines message is now ready to be processed,0,5362,cycle
41,5fe562bf7340,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5362,cycle
41,5fe562bf7340,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5362,cycle
41,5fe562bf7340,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5363,cycle
41,5fe562bf7340,add2q_u,L1 receives message from the bus,0,5364,cycle
41,5fe562bf7340,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5364,cycle
41,5fe562bf7340,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
41,5fe562bf7340,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5364,cycle
41,5fe562bf7340,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5364,cycle
41,5fe562bf7340,add_req,LLC miss -> LLC sends request to DRAM,LLC,5364,cycle
41,5fe562bf7340,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5621,cycle
41,5fe562bf7340,respond,LLC sends response message to the requesting L1,LLC,5621,cycle
41,5fe562bf7340,updaDat,LLC updates its data array,LLC,5621,cycle
41,5fe562bf7340,wrCache,LLC: New data written to cache,LLC,5621,cycle
41,5fe562bf7340,respond,LLC sends response message to the requesting L1,LLC,5622,cycle
41,5fe562bf7340,add2q_u,L1 receives message from the bus,0,5626,cycle
41,5fe562bf7340,respond,L1 responds to core,0,5626,cycle
41,5fe562bf7340,updaDat,L1 attempts to update its data array,0,5626,cycle
41,5fe562bf7340,wrCache,L1: New data written to cache,0,5626,cycle
42,5fe562bf7344,add2q_l,L1: The message is added to the processing queue from the core,0,5628,cycle
42,5fe562bf7344,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5628,cycle
42,5fe562bf7344,hitActn,L1: request is a hit,0,5628,cycle
43,5fe562bf7348,add2q_l,L1: The message is added to the processing queue from the core,0,5630,cycle
43,5fe562bf7348,Miss?  ,L1: Was the request a miss?,0,1,boolean
43,5fe562bf7348,MSIredy,L1: Protocol determines message is now ready to be processed,0,5630,cycle
43,5fe562bf7348,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5630,cycle
43,5fe562bf7348,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5630,cycle
43,5fe562bf7348,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5631,cycle
43,5fe562bf7348,add2q_u,L1 receives message from the bus,0,5632,cycle
43,5fe562bf7348,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5632,cycle
43,5fe562bf7348,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
43,5fe562bf7348,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5632,cycle
43,5fe562bf7348,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5632,cycle
43,5fe562bf7348,add_req,LLC miss -> LLC sends request to DRAM,LLC,5632,cycle
43,5fe562bf7348,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,5889,cycle
43,5fe562bf7348,respond,LLC sends response message to the requesting L1,LLC,5889,cycle
43,5fe562bf7348,updaDat,LLC updates its data array,LLC,5889,cycle
43,5fe562bf7348,wrCache,LLC: New data written to cache,LLC,5889,cycle
43,5fe562bf7348,respond,LLC sends response message to the requesting L1,LLC,5890,cycle
43,5fe562bf7348,add2q_u,L1 receives message from the bus,0,5894,cycle
43,5fe562bf7348,respond,L1 responds to core,0,5894,cycle
43,5fe562bf7348,updaDat,L1 attempts to update its data array,0,5894,cycle
43,5fe562bf7348,wrCache,L1: New data written to cache,0,5894,cycle
44,5fe562bf734c,add2q_l,L1: The message is added to the processing queue from the core,0,5896,cycle
44,5fe562bf734c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5896,cycle
44,5fe562bf734c,hitActn,L1: request is a hit,0,5896,cycle
45,5fe562bf7350,add2q_l,L1: The message is added to the processing queue from the core,0,5898,cycle
45,5fe562bf7350,Miss?  ,L1: Was the request a miss?,0,1,boolean
45,5fe562bf7350,MSIredy,L1: Protocol determines message is now ready to be processed,0,5898,cycle
45,5fe562bf7350,msgProc,L1: message is taken from the L1's processing queue to be processed,0,5898,cycle
45,5fe562bf7350,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5898,cycle
45,5fe562bf7350,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,5899,cycle
45,5fe562bf7350,add2q_u,L1 receives message from the bus,0,5900,cycle
45,5fe562bf7350,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,5900,cycle
45,5fe562bf7350,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
45,5fe562bf7350,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,5900,cycle
45,5fe562bf7350,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,5900,cycle
45,5fe562bf7350,add_req,LLC miss -> LLC sends request to DRAM,LLC,5900,cycle
45,5fe562bf7350,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6157,cycle
45,5fe562bf7350,respond,LLC sends response message to the requesting L1,LLC,6157,cycle
45,5fe562bf7350,updaDat,LLC updates its data array,LLC,6157,cycle
45,5fe562bf7350,wrCache,LLC: New data written to cache,LLC,6157,cycle
45,5fe562bf7350,respond,LLC sends response message to the requesting L1,LLC,6158,cycle
45,5fe562bf7350,add2q_u,L1 receives message from the bus,0,6162,cycle
45,5fe562bf7350,respond,L1 responds to core,0,6162,cycle
45,5fe562bf7350,updaDat,L1 attempts to update its data array,0,6162,cycle
45,5fe562bf7350,wrCache,L1: New data written to cache,0,6162,cycle
46,5fe562bf7354,add2q_l,L1: The message is added to the processing queue from the core,0,6164,cycle
46,5fe562bf7354,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6164,cycle
46,5fe562bf7354,hitActn,L1: request is a hit,0,6164,cycle
47,5fe562bf7358,add2q_l,L1: The message is added to the processing queue from the core,0,6166,cycle
47,5fe562bf7358,Miss?  ,L1: Was the request a miss?,0,1,boolean
47,5fe562bf7358,MSIredy,L1: Protocol determines message is now ready to be processed,0,6166,cycle
47,5fe562bf7358,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6166,cycle
47,5fe562bf7358,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6166,cycle
47,5fe562bf7358,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6167,cycle
47,5fe562bf7358,add2q_u,L1 receives message from the bus,0,6168,cycle
47,5fe562bf7358,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6168,cycle
47,5fe562bf7358,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
47,5fe562bf7358,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6168,cycle
47,5fe562bf7358,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6168,cycle
47,5fe562bf7358,add_req,LLC miss -> LLC sends request to DRAM,LLC,6168,cycle
47,5fe562bf7358,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6425,cycle
47,5fe562bf7358,respond,LLC sends response message to the requesting L1,LLC,6425,cycle
47,5fe562bf7358,updaDat,LLC updates its data array,LLC,6425,cycle
47,5fe562bf7358,wrCache,LLC: New data written to cache,LLC,6425,cycle
47,5fe562bf7358,respond,LLC sends response message to the requesting L1,LLC,6426,cycle
47,5fe562bf7358,add2q_u,L1 receives message from the bus,0,6430,cycle
47,5fe562bf7358,respond,L1 responds to core,0,6430,cycle
47,5fe562bf7358,updaDat,L1 attempts to update its data array,0,6430,cycle
47,5fe562bf7358,wrCache,L1: New data written to cache,0,6430,cycle
48,5fe562bf735c,add2q_l,L1: The message is added to the processing queue from the core,0,6432,cycle
48,5fe562bf735c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6432,cycle
48,5fe562bf735c,hitActn,L1: request is a hit,0,6432,cycle
49,5fe562bf7360,add2q_l,L1: The message is added to the processing queue from the core,0,6434,cycle
49,5fe562bf7360,Miss?  ,L1: Was the request a miss?,0,1,boolean
49,5fe562bf7360,MSIredy,L1: Protocol determines message is now ready to be processed,0,6434,cycle
49,5fe562bf7360,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6434,cycle
49,5fe562bf7360,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6434,cycle
49,5fe562bf7360,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6435,cycle
49,5fe562bf7360,add2q_u,L1 receives message from the bus,0,6436,cycle
49,5fe562bf7360,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6436,cycle
49,5fe562bf7360,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
49,5fe562bf7360,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6436,cycle
49,5fe562bf7360,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6436,cycle
49,5fe562bf7360,add_req,LLC miss -> LLC sends request to DRAM,LLC,6436,cycle
49,5fe562bf7360,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6693,cycle
49,5fe562bf7360,respond,LLC sends response message to the requesting L1,LLC,6693,cycle
49,5fe562bf7360,updaDat,LLC updates its data array,LLC,6693,cycle
49,5fe562bf7360,wrCache,LLC: New data written to cache,LLC,6693,cycle
49,5fe562bf7360,respond,LLC sends response message to the requesting L1,LLC,6694,cycle
49,5fe562bf7360,add2q_u,L1 receives message from the bus,0,6698,cycle
49,5fe562bf7360,respond,L1 responds to core,0,6698,cycle
49,5fe562bf7360,updaDat,L1 attempts to update its data array,0,6698,cycle
49,5fe562bf7360,wrCache,L1: New data written to cache,0,6698,cycle
50,5fe562bf7364,add2q_l,L1: The message is added to the processing queue from the core,0,6700,cycle
50,5fe562bf7364,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6700,cycle
50,5fe562bf7364,hitActn,L1: request is a hit,0,6700,cycle
51,5fe562bf7368,add2q_l,L1: The message is added to the processing queue from the core,0,6702,cycle
51,5fe562bf7368,Miss?  ,L1: Was the request a miss?,0,1,boolean
51,5fe562bf7368,MSIredy,L1: Protocol determines message is now ready to be processed,0,6702,cycle
51,5fe562bf7368,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6702,cycle
51,5fe562bf7368,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6702,cycle
51,5fe562bf7368,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6703,cycle
51,5fe562bf7368,add2q_u,L1 receives message from the bus,0,6704,cycle
51,5fe562bf7368,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6704,cycle
51,5fe562bf7368,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
51,5fe562bf7368,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6704,cycle
51,5fe562bf7368,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6704,cycle
51,5fe562bf7368,add_req,LLC miss -> LLC sends request to DRAM,LLC,6704,cycle
51,5fe562bf7368,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,6961,cycle
51,5fe562bf7368,respond,LLC sends response message to the requesting L1,LLC,6961,cycle
51,5fe562bf7368,updaDat,LLC updates its data array,LLC,6961,cycle
51,5fe562bf7368,wrCache,LLC: New data written to cache,LLC,6961,cycle
51,5fe562bf7368,respond,LLC sends response message to the requesting L1,LLC,6962,cycle
51,5fe562bf7368,add2q_u,L1 receives message from the bus,0,6966,cycle
51,5fe562bf7368,respond,L1 responds to core,0,6966,cycle
51,5fe562bf7368,updaDat,L1 attempts to update its data array,0,6966,cycle
51,5fe562bf7368,wrCache,L1: New data written to cache,0,6966,cycle
52,5fe562bf736c,add2q_l,L1: The message is added to the processing queue from the core,0,6968,cycle
52,5fe562bf736c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6968,cycle
52,5fe562bf736c,hitActn,L1: request is a hit,0,6968,cycle
53,5fe562bf7370,add2q_l,L1: The message is added to the processing queue from the core,0,6970,cycle
53,5fe562bf7370,Miss?  ,L1: Was the request a miss?,0,1,boolean
53,5fe562bf7370,MSIredy,L1: Protocol determines message is now ready to be processed,0,6970,cycle
53,5fe562bf7370,msgProc,L1: message is taken from the L1's processing queue to be processed,0,6970,cycle
53,5fe562bf7370,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6970,cycle
53,5fe562bf7370,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,6971,cycle
53,5fe562bf7370,add2q_u,L1 receives message from the bus,0,6972,cycle
53,5fe562bf7370,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,6972,cycle
53,5fe562bf7370,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
53,5fe562bf7370,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,6972,cycle
53,5fe562bf7370,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,6972,cycle
53,5fe562bf7370,add_req,LLC miss -> LLC sends request to DRAM,LLC,6972,cycle
53,5fe562bf7370,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7229,cycle
53,5fe562bf7370,respond,LLC sends response message to the requesting L1,LLC,7229,cycle
53,5fe562bf7370,updaDat,LLC updates its data array,LLC,7229,cycle
53,5fe562bf7370,wrCache,LLC: New data written to cache,LLC,7229,cycle
53,5fe562bf7370,respond,LLC sends response message to the requesting L1,LLC,7230,cycle
53,5fe562bf7370,add2q_u,L1 receives message from the bus,0,7234,cycle
53,5fe562bf7370,respond,L1 responds to core,0,7234,cycle
53,5fe562bf7370,updaDat,L1 attempts to update its data array,0,7234,cycle
53,5fe562bf7370,wrCache,L1: New data written to cache,0,7234,cycle
54,5fe562bf7374,add2q_l,L1: The message is added to the processing queue from the core,0,7236,cycle
54,5fe562bf7374,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7236,cycle
54,5fe562bf7374,hitActn,L1: request is a hit,0,7236,cycle
55,5fe562bf7378,add2q_l,L1: The message is added to the processing queue from the core,0,7238,cycle
55,5fe562bf7378,Miss?  ,L1: Was the request a miss?,0,1,boolean
55,5fe562bf7378,MSIredy,L1: Protocol determines message is now ready to be processed,0,7238,cycle
55,5fe562bf7378,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7238,cycle
55,5fe562bf7378,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7238,cycle
55,5fe562bf7378,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7239,cycle
55,5fe562bf7378,add2q_u,L1 receives message from the bus,0,7240,cycle
55,5fe562bf7378,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7240,cycle
55,5fe562bf7378,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
55,5fe562bf7378,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7240,cycle
55,5fe562bf7378,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7240,cycle
55,5fe562bf7378,add_req,LLC miss -> LLC sends request to DRAM,LLC,7240,cycle
55,5fe562bf7378,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7497,cycle
55,5fe562bf7378,respond,LLC sends response message to the requesting L1,LLC,7497,cycle
55,5fe562bf7378,updaDat,LLC updates its data array,LLC,7497,cycle
55,5fe562bf7378,wrCache,LLC: New data written to cache,LLC,7497,cycle
55,5fe562bf7378,respond,LLC sends response message to the requesting L1,LLC,7498,cycle
55,5fe562bf7378,add2q_u,L1 receives message from the bus,0,7502,cycle
55,5fe562bf7378,respond,L1 responds to core,0,7502,cycle
55,5fe562bf7378,updaDat,L1 attempts to update its data array,0,7502,cycle
55,5fe562bf7378,wrCache,L1: New data written to cache,0,7502,cycle
56,5fe562bf737c,add2q_l,L1: The message is added to the processing queue from the core,0,7504,cycle
56,5fe562bf737c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7504,cycle
56,5fe562bf737c,hitActn,L1: request is a hit,0,7504,cycle
57,5fe562bf7380,add2q_l,L1: The message is added to the processing queue from the core,0,7506,cycle
57,5fe562bf7380,Miss?  ,L1: Was the request a miss?,0,1,boolean
57,5fe562bf7380,MSIredy,L1: Protocol determines message is now ready to be processed,0,7506,cycle
57,5fe562bf7380,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7506,cycle
57,5fe562bf7380,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7506,cycle
57,5fe562bf7380,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7507,cycle
57,5fe562bf7380,add2q_u,L1 receives message from the bus,0,7508,cycle
57,5fe562bf7380,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7508,cycle
57,5fe562bf7380,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
57,5fe562bf7380,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7508,cycle
57,5fe562bf7380,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7508,cycle
57,5fe562bf7380,add_req,LLC miss -> LLC sends request to DRAM,LLC,7508,cycle
57,5fe562bf7380,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,7765,cycle
57,5fe562bf7380,respond,LLC sends response message to the requesting L1,LLC,7765,cycle
57,5fe562bf7380,updaDat,LLC updates its data array,LLC,7765,cycle
57,5fe562bf7380,wrCache,LLC: New data written to cache,LLC,7765,cycle
57,5fe562bf7380,respond,LLC sends response message to the requesting L1,LLC,7766,cycle
57,5fe562bf7380,add2q_u,L1 receives message from the bus,0,7770,cycle
57,5fe562bf7380,respond,L1 responds to core,0,7770,cycle
57,5fe562bf7380,updaDat,L1 attempts to update its data array,0,7770,cycle
57,5fe562bf7380,wrCache,L1: New data written to cache,0,7770,cycle
58,5fe562bf7384,add2q_l,L1: The message is added to the processing queue from the core,0,7772,cycle
58,5fe562bf7384,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7772,cycle
58,5fe562bf7384,hitActn,L1: request is a hit,0,7772,cycle
59,5fe562bf7388,add2q_l,L1: The message is added to the processing queue from the core,0,7774,cycle
59,5fe562bf7388,Miss?  ,L1: Was the request a miss?,0,1,boolean
59,5fe562bf7388,MSIredy,L1: Protocol determines message is now ready to be processed,0,7774,cycle
59,5fe562bf7388,msgProc,L1: message is taken from the L1's processing queue to be processed,0,7774,cycle
59,5fe562bf7388,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7774,cycle
59,5fe562bf7388,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,7775,cycle
59,5fe562bf7388,add2q_u,L1 receives message from the bus,0,7776,cycle
59,5fe562bf7388,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,7776,cycle
59,5fe562bf7388,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
59,5fe562bf7388,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,7776,cycle
59,5fe562bf7388,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,7776,cycle
59,5fe562bf7388,add_req,LLC miss -> LLC sends request to DRAM,LLC,7776,cycle
59,5fe562bf7388,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8033,cycle
59,5fe562bf7388,respond,LLC sends response message to the requesting L1,LLC,8033,cycle
59,5fe562bf7388,updaDat,LLC updates its data array,LLC,8033,cycle
59,5fe562bf7388,wrCache,LLC: New data written to cache,LLC,8033,cycle
59,5fe562bf7388,respond,LLC sends response message to the requesting L1,LLC,8034,cycle
59,5fe562bf7388,add2q_u,L1 receives message from the bus,0,8038,cycle
59,5fe562bf7388,respond,L1 responds to core,0,8038,cycle
59,5fe562bf7388,updaDat,L1 attempts to update its data array,0,8038,cycle
59,5fe562bf7388,wrCache,L1: New data written to cache,0,8038,cycle
60,5fe562bf738c,add2q_l,L1: The message is added to the processing queue from the core,0,8040,cycle
60,5fe562bf738c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8040,cycle
60,5fe562bf738c,hitActn,L1: request is a hit,0,8040,cycle
61,5fe562bf7390,add2q_l,L1: The message is added to the processing queue from the core,0,8042,cycle
61,5fe562bf7390,Miss?  ,L1: Was the request a miss?,0,1,boolean
61,5fe562bf7390,MSIredy,L1: Protocol determines message is now ready to be processed,0,8042,cycle
61,5fe562bf7390,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8042,cycle
61,5fe562bf7390,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8042,cycle
61,5fe562bf7390,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8043,cycle
61,5fe562bf7390,add2q_u,L1 receives message from the bus,0,8044,cycle
61,5fe562bf7390,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8044,cycle
61,5fe562bf7390,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
61,5fe562bf7390,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8044,cycle
61,5fe562bf7390,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8044,cycle
61,5fe562bf7390,add_req,LLC miss -> LLC sends request to DRAM,LLC,8044,cycle
61,5fe562bf7390,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8301,cycle
61,5fe562bf7390,respond,LLC sends response message to the requesting L1,LLC,8301,cycle
61,5fe562bf7390,updaDat,LLC updates its data array,LLC,8301,cycle
61,5fe562bf7390,wrCache,LLC: New data written to cache,LLC,8301,cycle
61,5fe562bf7390,respond,LLC sends response message to the requesting L1,LLC,8302,cycle
61,5fe562bf7390,add2q_u,L1 receives message from the bus,0,8306,cycle
61,5fe562bf7390,respond,L1 responds to core,0,8306,cycle
61,5fe562bf7390,updaDat,L1 attempts to update its data array,0,8306,cycle
61,5fe562bf7390,wrCache,L1: New data written to cache,0,8306,cycle
62,5fe562bf7394,add2q_l,L1: The message is added to the processing queue from the core,0,8308,cycle
62,5fe562bf7394,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8308,cycle
62,5fe562bf7394,hitActn,L1: request is a hit,0,8308,cycle
63,5fe562bf7398,add2q_l,L1: The message is added to the processing queue from the core,0,8310,cycle
63,5fe562bf7398,Miss?  ,L1: Was the request a miss?,0,1,boolean
63,5fe562bf7398,MSIredy,L1: Protocol determines message is now ready to be processed,0,8310,cycle
63,5fe562bf7398,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8310,cycle
63,5fe562bf7398,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8310,cycle
63,5fe562bf7398,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8311,cycle
63,5fe562bf7398,add2q_u,L1 receives message from the bus,0,8312,cycle
63,5fe562bf7398,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8312,cycle
63,5fe562bf7398,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
63,5fe562bf7398,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8312,cycle
63,5fe562bf7398,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8312,cycle
63,5fe562bf7398,add_req,LLC miss -> LLC sends request to DRAM,LLC,8312,cycle
63,5fe562bf7398,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8569,cycle
63,5fe562bf7398,respond,LLC sends response message to the requesting L1,LLC,8569,cycle
63,5fe562bf7398,updaDat,LLC updates its data array,LLC,8569,cycle
63,5fe562bf7398,wrCache,LLC: New data written to cache,LLC,8569,cycle
63,5fe562bf7398,respond,LLC sends response message to the requesting L1,LLC,8570,cycle
63,5fe562bf7398,add2q_u,L1 receives message from the bus,0,8574,cycle
63,5fe562bf7398,respond,L1 responds to core,0,8574,cycle
63,5fe562bf7398,updaDat,L1 attempts to update its data array,0,8574,cycle
63,5fe562bf7398,wrCache,L1: New data written to cache,0,8574,cycle
64,5fe562bf739c,add2q_l,L1: The message is added to the processing queue from the core,0,8576,cycle
64,5fe562bf739c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8576,cycle
64,5fe562bf739c,hitActn,L1: request is a hit,0,8576,cycle
65,5fe562bf73a0,add2q_l,L1: The message is added to the processing queue from the core,0,8578,cycle
65,5fe562bf73a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
65,5fe562bf73a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,8578,cycle
65,5fe562bf73a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8578,cycle
65,5fe562bf73a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8578,cycle
65,5fe562bf73a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8579,cycle
65,5fe562bf73a0,add2q_u,L1 receives message from the bus,0,8580,cycle
65,5fe562bf73a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8580,cycle
65,5fe562bf73a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
65,5fe562bf73a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8580,cycle
65,5fe562bf73a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8580,cycle
65,5fe562bf73a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,8580,cycle
65,5fe562bf73a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,8837,cycle
65,5fe562bf73a0,respond,LLC sends response message to the requesting L1,LLC,8837,cycle
65,5fe562bf73a0,updaDat,LLC updates its data array,LLC,8837,cycle
65,5fe562bf73a0,wrCache,LLC: New data written to cache,LLC,8837,cycle
65,5fe562bf73a0,respond,LLC sends response message to the requesting L1,LLC,8838,cycle
65,5fe562bf73a0,add2q_u,L1 receives message from the bus,0,8842,cycle
65,5fe562bf73a0,respond,L1 responds to core,0,8842,cycle
65,5fe562bf73a0,updaDat,L1 attempts to update its data array,0,8842,cycle
65,5fe562bf73a0,wrCache,L1: New data written to cache,0,8842,cycle
66,5fe562bf73a4,add2q_l,L1: The message is added to the processing queue from the core,0,8844,cycle
66,5fe562bf73a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8844,cycle
66,5fe562bf73a4,hitActn,L1: request is a hit,0,8844,cycle
67,5fe562bf73a8,add2q_l,L1: The message is added to the processing queue from the core,0,8846,cycle
67,5fe562bf73a8,Miss?  ,L1: Was the request a miss?,0,1,boolean
67,5fe562bf73a8,MSIredy,L1: Protocol determines message is now ready to be processed,0,8846,cycle
67,5fe562bf73a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,8846,cycle
67,5fe562bf73a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8846,cycle
67,5fe562bf73a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,8847,cycle
67,5fe562bf73a8,add2q_u,L1 receives message from the bus,0,8848,cycle
67,5fe562bf73a8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,8848,cycle
67,5fe562bf73a8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
67,5fe562bf73a8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,8848,cycle
67,5fe562bf73a8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,8848,cycle
67,5fe562bf73a8,add_req,LLC miss -> LLC sends request to DRAM,LLC,8848,cycle
67,5fe562bf73a8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9105,cycle
67,5fe562bf73a8,respond,LLC sends response message to the requesting L1,LLC,9105,cycle
67,5fe562bf73a8,updaDat,LLC updates its data array,LLC,9105,cycle
67,5fe562bf73a8,wrCache,LLC: New data written to cache,LLC,9105,cycle
67,5fe562bf73a8,respond,LLC sends response message to the requesting L1,LLC,9106,cycle
67,5fe562bf73a8,add2q_u,L1 receives message from the bus,0,9110,cycle
67,5fe562bf73a8,respond,L1 responds to core,0,9110,cycle
67,5fe562bf73a8,updaDat,L1 attempts to update its data array,0,9110,cycle
67,5fe562bf73a8,wrCache,L1: New data written to cache,0,9110,cycle
68,5fe562bf73ac,add2q_l,L1: The message is added to the processing queue from the core,0,9112,cycle
68,5fe562bf73ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9112,cycle
68,5fe562bf73ac,hitActn,L1: request is a hit,0,9112,cycle
69,5fe562bf73b0,add2q_l,L1: The message is added to the processing queue from the core,0,9114,cycle
69,5fe562bf73b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
69,5fe562bf73b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,9114,cycle
69,5fe562bf73b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9114,cycle
69,5fe562bf73b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9114,cycle
69,5fe562bf73b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9115,cycle
69,5fe562bf73b0,add2q_u,L1 receives message from the bus,0,9116,cycle
69,5fe562bf73b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9116,cycle
69,5fe562bf73b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
69,5fe562bf73b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9116,cycle
69,5fe562bf73b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9116,cycle
69,5fe562bf73b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,9116,cycle
69,5fe562bf73b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9373,cycle
69,5fe562bf73b0,respond,LLC sends response message to the requesting L1,LLC,9373,cycle
69,5fe562bf73b0,updaDat,LLC updates its data array,LLC,9373,cycle
69,5fe562bf73b0,wrCache,LLC: New data written to cache,LLC,9373,cycle
69,5fe562bf73b0,respond,LLC sends response message to the requesting L1,LLC,9374,cycle
69,5fe562bf73b0,add2q_u,L1 receives message from the bus,0,9378,cycle
69,5fe562bf73b0,respond,L1 responds to core,0,9378,cycle
69,5fe562bf73b0,updaDat,L1 attempts to update its data array,0,9378,cycle
69,5fe562bf73b0,wrCache,L1: New data written to cache,0,9378,cycle
70,5fe562bf73b4,add2q_l,L1: The message is added to the processing queue from the core,0,9380,cycle
70,5fe562bf73b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9380,cycle
70,5fe562bf73b4,hitActn,L1: request is a hit,0,9380,cycle
71,5fe562bf73b8,add2q_l,L1: The message is added to the processing queue from the core,0,9382,cycle
71,5fe562bf73b8,Miss?  ,L1: Was the request a miss?,0,1,boolean
71,5fe562bf73b8,MSIredy,L1: Protocol determines message is now ready to be processed,0,9382,cycle
71,5fe562bf73b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9382,cycle
71,5fe562bf73b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9382,cycle
71,5fe562bf73b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9383,cycle
71,5fe562bf73b8,add2q_u,L1 receives message from the bus,0,9384,cycle
71,5fe562bf73b8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9384,cycle
71,5fe562bf73b8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
71,5fe562bf73b8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9384,cycle
71,5fe562bf73b8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9384,cycle
71,5fe562bf73b8,add_req,LLC miss -> LLC sends request to DRAM,LLC,9384,cycle
71,5fe562bf73b8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9641,cycle
71,5fe562bf73b8,respond,LLC sends response message to the requesting L1,LLC,9641,cycle
71,5fe562bf73b8,updaDat,LLC updates its data array,LLC,9641,cycle
71,5fe562bf73b8,wrCache,LLC: New data written to cache,LLC,9641,cycle
71,5fe562bf73b8,respond,LLC sends response message to the requesting L1,LLC,9642,cycle
71,5fe562bf73b8,add2q_u,L1 receives message from the bus,0,9646,cycle
71,5fe562bf73b8,respond,L1 responds to core,0,9646,cycle
71,5fe562bf73b8,updaDat,L1 attempts to update its data array,0,9646,cycle
71,5fe562bf73b8,wrCache,L1: New data written to cache,0,9646,cycle
72,5fe562bf73bc,add2q_l,L1: The message is added to the processing queue from the core,0,9648,cycle
72,5fe562bf73bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9648,cycle
72,5fe562bf73bc,hitActn,L1: request is a hit,0,9648,cycle
73,5fe562bf73c0,add2q_l,L1: The message is added to the processing queue from the core,0,9650,cycle
73,5fe562bf73c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
73,5fe562bf73c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,9650,cycle
73,5fe562bf73c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9650,cycle
73,5fe562bf73c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9650,cycle
73,5fe562bf73c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9651,cycle
73,5fe562bf73c0,add2q_u,L1 receives message from the bus,0,9652,cycle
73,5fe562bf73c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9652,cycle
73,5fe562bf73c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
73,5fe562bf73c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9652,cycle
73,5fe562bf73c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9652,cycle
73,5fe562bf73c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,9652,cycle
73,5fe562bf73c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,9909,cycle
73,5fe562bf73c0,respond,LLC sends response message to the requesting L1,LLC,9909,cycle
73,5fe562bf73c0,updaDat,LLC updates its data array,LLC,9909,cycle
73,5fe562bf73c0,wrCache,LLC: New data written to cache,LLC,9909,cycle
73,5fe562bf73c0,respond,LLC sends response message to the requesting L1,LLC,9910,cycle
73,5fe562bf73c0,add2q_u,L1 receives message from the bus,0,9914,cycle
73,5fe562bf73c0,respond,L1 responds to core,0,9914,cycle
73,5fe562bf73c0,updaDat,L1 attempts to update its data array,0,9914,cycle
73,5fe562bf73c0,wrCache,L1: New data written to cache,0,9914,cycle
74,5fe562bf73c4,add2q_l,L1: The message is added to the processing queue from the core,0,9916,cycle
74,5fe562bf73c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9916,cycle
74,5fe562bf73c4,hitActn,L1: request is a hit,0,9916,cycle
75,5fe562bf73c8,add2q_l,L1: The message is added to the processing queue from the core,0,9918,cycle
75,5fe562bf73c8,Miss?  ,L1: Was the request a miss?,0,1,boolean
75,5fe562bf73c8,MSIredy,L1: Protocol determines message is now ready to be processed,0,9918,cycle
75,5fe562bf73c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,9918,cycle
75,5fe562bf73c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9918,cycle
75,5fe562bf73c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,9919,cycle
75,5fe562bf73c8,add2q_u,L1 receives message from the bus,0,9920,cycle
75,5fe562bf73c8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,9920,cycle
75,5fe562bf73c8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
75,5fe562bf73c8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,9920,cycle
75,5fe562bf73c8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,9920,cycle
75,5fe562bf73c8,add_req,LLC miss -> LLC sends request to DRAM,LLC,9920,cycle
75,5fe562bf73c8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10177,cycle
75,5fe562bf73c8,respond,LLC sends response message to the requesting L1,LLC,10177,cycle
75,5fe562bf73c8,updaDat,LLC updates its data array,LLC,10177,cycle
75,5fe562bf73c8,wrCache,LLC: New data written to cache,LLC,10177,cycle
75,5fe562bf73c8,respond,LLC sends response message to the requesting L1,LLC,10178,cycle
75,5fe562bf73c8,add2q_u,L1 receives message from the bus,0,10182,cycle
75,5fe562bf73c8,respond,L1 responds to core,0,10182,cycle
75,5fe562bf73c8,updaDat,L1 attempts to update its data array,0,10182,cycle
75,5fe562bf73c8,wrCache,L1: New data written to cache,0,10182,cycle
76,5fe562bf73cc,add2q_l,L1: The message is added to the processing queue from the core,0,10184,cycle
76,5fe562bf73cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10184,cycle
76,5fe562bf73cc,hitActn,L1: request is a hit,0,10184,cycle
77,5fe562bf73d0,add2q_l,L1: The message is added to the processing queue from the core,0,10186,cycle
77,5fe562bf73d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
77,5fe562bf73d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,10186,cycle
77,5fe562bf73d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10186,cycle
77,5fe562bf73d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10186,cycle
77,5fe562bf73d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10187,cycle
77,5fe562bf73d0,add2q_u,L1 receives message from the bus,0,10188,cycle
77,5fe562bf73d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10188,cycle
77,5fe562bf73d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
77,5fe562bf73d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10188,cycle
77,5fe562bf73d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10188,cycle
77,5fe562bf73d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,10188,cycle
77,5fe562bf73d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10445,cycle
77,5fe562bf73d0,respond,LLC sends response message to the requesting L1,LLC,10445,cycle
77,5fe562bf73d0,updaDat,LLC updates its data array,LLC,10445,cycle
77,5fe562bf73d0,wrCache,LLC: New data written to cache,LLC,10445,cycle
77,5fe562bf73d0,respond,LLC sends response message to the requesting L1,LLC,10446,cycle
77,5fe562bf73d0,add2q_u,L1 receives message from the bus,0,10450,cycle
77,5fe562bf73d0,respond,L1 responds to core,0,10450,cycle
77,5fe562bf73d0,updaDat,L1 attempts to update its data array,0,10450,cycle
77,5fe562bf73d0,wrCache,L1: New data written to cache,0,10450,cycle
78,5fe562bf73d4,add2q_l,L1: The message is added to the processing queue from the core,0,10452,cycle
78,5fe562bf73d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10452,cycle
78,5fe562bf73d4,hitActn,L1: request is a hit,0,10452,cycle
79,5fe562bf73d8,add2q_l,L1: The message is added to the processing queue from the core,0,10454,cycle
79,5fe562bf73d8,Miss?  ,L1: Was the request a miss?,0,1,boolean
79,5fe562bf73d8,MSIredy,L1: Protocol determines message is now ready to be processed,0,10454,cycle
79,5fe562bf73d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10454,cycle
79,5fe562bf73d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10454,cycle
79,5fe562bf73d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10455,cycle
79,5fe562bf73d8,add2q_u,L1 receives message from the bus,0,10456,cycle
79,5fe562bf73d8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10456,cycle
79,5fe562bf73d8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
79,5fe562bf73d8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10456,cycle
79,5fe562bf73d8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10456,cycle
79,5fe562bf73d8,add_req,LLC miss -> LLC sends request to DRAM,LLC,10456,cycle
79,5fe562bf73d8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10713,cycle
79,5fe562bf73d8,respond,LLC sends response message to the requesting L1,LLC,10713,cycle
79,5fe562bf73d8,updaDat,LLC updates its data array,LLC,10713,cycle
79,5fe562bf73d8,wrCache,LLC: New data written to cache,LLC,10713,cycle
79,5fe562bf73d8,respond,LLC sends response message to the requesting L1,LLC,10714,cycle
79,5fe562bf73d8,add2q_u,L1 receives message from the bus,0,10718,cycle
79,5fe562bf73d8,respond,L1 responds to core,0,10718,cycle
79,5fe562bf73d8,updaDat,L1 attempts to update its data array,0,10718,cycle
79,5fe562bf73d8,wrCache,L1: New data written to cache,0,10718,cycle
80,5fe562bf73dc,add2q_l,L1: The message is added to the processing queue from the core,0,10720,cycle
80,5fe562bf73dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10720,cycle
80,5fe562bf73dc,hitActn,L1: request is a hit,0,10720,cycle
81,5fe562bf73e0,add2q_l,L1: The message is added to the processing queue from the core,0,10722,cycle
81,5fe562bf73e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
81,5fe562bf73e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,10722,cycle
81,5fe562bf73e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10722,cycle
81,5fe562bf73e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10722,cycle
81,5fe562bf73e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10723,cycle
81,5fe562bf73e0,add2q_u,L1 receives message from the bus,0,10724,cycle
81,5fe562bf73e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10724,cycle
81,5fe562bf73e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
81,5fe562bf73e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10724,cycle
81,5fe562bf73e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10724,cycle
81,5fe562bf73e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,10724,cycle
81,5fe562bf73e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,10981,cycle
81,5fe562bf73e0,respond,LLC sends response message to the requesting L1,LLC,10981,cycle
81,5fe562bf73e0,updaDat,LLC updates its data array,LLC,10981,cycle
81,5fe562bf73e0,wrCache,LLC: New data written to cache,LLC,10981,cycle
81,5fe562bf73e0,respond,LLC sends response message to the requesting L1,LLC,10982,cycle
81,5fe562bf73e0,add2q_u,L1 receives message from the bus,0,10986,cycle
81,5fe562bf73e0,respond,L1 responds to core,0,10986,cycle
81,5fe562bf73e0,updaDat,L1 attempts to update its data array,0,10986,cycle
81,5fe562bf73e0,wrCache,L1: New data written to cache,0,10986,cycle
82,5fe562bf73e4,add2q_l,L1: The message is added to the processing queue from the core,0,10988,cycle
82,5fe562bf73e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10988,cycle
82,5fe562bf73e4,hitActn,L1: request is a hit,0,10988,cycle
83,5fe562bf73e8,add2q_l,L1: The message is added to the processing queue from the core,0,10990,cycle
83,5fe562bf73e8,Miss?  ,L1: Was the request a miss?,0,1,boolean
83,5fe562bf73e8,MSIredy,L1: Protocol determines message is now ready to be processed,0,10990,cycle
83,5fe562bf73e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,10990,cycle
83,5fe562bf73e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10990,cycle
83,5fe562bf73e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,10991,cycle
83,5fe562bf73e8,add2q_u,L1 receives message from the bus,0,10992,cycle
83,5fe562bf73e8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,10992,cycle
83,5fe562bf73e8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
83,5fe562bf73e8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,10992,cycle
83,5fe562bf73e8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,10992,cycle
83,5fe562bf73e8,add_req,LLC miss -> LLC sends request to DRAM,LLC,10992,cycle
83,5fe562bf73e8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11249,cycle
83,5fe562bf73e8,respond,LLC sends response message to the requesting L1,LLC,11249,cycle
83,5fe562bf73e8,updaDat,LLC updates its data array,LLC,11249,cycle
83,5fe562bf73e8,wrCache,LLC: New data written to cache,LLC,11249,cycle
83,5fe562bf73e8,respond,LLC sends response message to the requesting L1,LLC,11250,cycle
83,5fe562bf73e8,add2q_u,L1 receives message from the bus,0,11254,cycle
83,5fe562bf73e8,respond,L1 responds to core,0,11254,cycle
83,5fe562bf73e8,updaDat,L1 attempts to update its data array,0,11254,cycle
83,5fe562bf73e8,wrCache,L1: New data written to cache,0,11254,cycle
84,5fe562bf73ec,add2q_l,L1: The message is added to the processing queue from the core,0,11256,cycle
84,5fe562bf73ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11256,cycle
84,5fe562bf73ec,hitActn,L1: request is a hit,0,11256,cycle
85,5fe562bf73f0,add2q_l,L1: The message is added to the processing queue from the core,0,11258,cycle
85,5fe562bf73f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
85,5fe562bf73f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,11258,cycle
85,5fe562bf73f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11258,cycle
85,5fe562bf73f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11258,cycle
85,5fe562bf73f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11259,cycle
85,5fe562bf73f0,add2q_u,L1 receives message from the bus,0,11260,cycle
85,5fe562bf73f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11260,cycle
85,5fe562bf73f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
85,5fe562bf73f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11260,cycle
85,5fe562bf73f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11260,cycle
85,5fe562bf73f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,11260,cycle
85,5fe562bf73f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11517,cycle
85,5fe562bf73f0,respond,LLC sends response message to the requesting L1,LLC,11517,cycle
85,5fe562bf73f0,updaDat,LLC updates its data array,LLC,11517,cycle
85,5fe562bf73f0,wrCache,LLC: New data written to cache,LLC,11517,cycle
85,5fe562bf73f0,respond,LLC sends response message to the requesting L1,LLC,11518,cycle
85,5fe562bf73f0,add2q_u,L1 receives message from the bus,0,11522,cycle
85,5fe562bf73f0,respond,L1 responds to core,0,11522,cycle
85,5fe562bf73f0,updaDat,L1 attempts to update its data array,0,11522,cycle
85,5fe562bf73f0,wrCache,L1: New data written to cache,0,11522,cycle
86,5fe562bf73f4,add2q_l,L1: The message is added to the processing queue from the core,0,11524,cycle
86,5fe562bf73f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11524,cycle
86,5fe562bf73f4,hitActn,L1: request is a hit,0,11524,cycle
87,5fe562bf73f8,add2q_l,L1: The message is added to the processing queue from the core,0,11526,cycle
87,5fe562bf73f8,Miss?  ,L1: Was the request a miss?,0,1,boolean
87,5fe562bf73f8,MSIredy,L1: Protocol determines message is now ready to be processed,0,11526,cycle
87,5fe562bf73f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11526,cycle
87,5fe562bf73f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11526,cycle
87,5fe562bf73f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11527,cycle
87,5fe562bf73f8,add2q_u,L1 receives message from the bus,0,11528,cycle
87,5fe562bf73f8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11528,cycle
87,5fe562bf73f8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
87,5fe562bf73f8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11528,cycle
87,5fe562bf73f8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11528,cycle
87,5fe562bf73f8,add_req,LLC miss -> LLC sends request to DRAM,LLC,11528,cycle
87,5fe562bf73f8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,11785,cycle
87,5fe562bf73f8,respond,LLC sends response message to the requesting L1,LLC,11785,cycle
87,5fe562bf73f8,updaDat,LLC updates its data array,LLC,11785,cycle
87,5fe562bf73f8,wrCache,LLC: New data written to cache,LLC,11785,cycle
87,5fe562bf73f8,respond,LLC sends response message to the requesting L1,LLC,11786,cycle
87,5fe562bf73f8,add2q_u,L1 receives message from the bus,0,11790,cycle
87,5fe562bf73f8,respond,L1 responds to core,0,11790,cycle
87,5fe562bf73f8,updaDat,L1 attempts to update its data array,0,11790,cycle
87,5fe562bf73f8,wrCache,L1: New data written to cache,0,11790,cycle
88,5fe562bf73fc,add2q_l,L1: The message is added to the processing queue from the core,0,11792,cycle
88,5fe562bf73fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11792,cycle
88,5fe562bf73fc,hitActn,L1: request is a hit,0,11792,cycle
89,5fe562bf7400,add2q_l,L1: The message is added to the processing queue from the core,0,11794,cycle
89,5fe562bf7400,Miss?  ,L1: Was the request a miss?,0,1,boolean
89,5fe562bf7400,MSIredy,L1: Protocol determines message is now ready to be processed,0,11794,cycle
89,5fe562bf7400,msgProc,L1: message is taken from the L1's processing queue to be processed,0,11794,cycle
89,5fe562bf7400,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11794,cycle
89,5fe562bf7400,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,11795,cycle
89,5fe562bf7400,add2q_u,L1 receives message from the bus,0,11796,cycle
89,5fe562bf7400,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,11796,cycle
89,5fe562bf7400,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
89,5fe562bf7400,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,11796,cycle
89,5fe562bf7400,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,11796,cycle
89,5fe562bf7400,add_req,LLC miss -> LLC sends request to DRAM,LLC,11796,cycle
89,5fe562bf7400,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12053,cycle
89,5fe562bf7400,respond,LLC sends response message to the requesting L1,LLC,12053,cycle
89,5fe562bf7400,updaDat,LLC updates its data array,LLC,12053,cycle
89,5fe562bf7400,wrCache,LLC: New data written to cache,LLC,12053,cycle
89,5fe562bf7400,respond,LLC sends response message to the requesting L1,LLC,12054,cycle
89,5fe562bf7400,add2q_u,L1 receives message from the bus,0,12058,cycle
89,5fe562bf7400,respond,L1 responds to core,0,12058,cycle
89,5fe562bf7400,updaDat,L1 attempts to update its data array,0,12058,cycle
89,5fe562bf7400,wrCache,L1: New data written to cache,0,12058,cycle
90,5fe562bf7404,add2q_l,L1: The message is added to the processing queue from the core,0,12060,cycle
90,5fe562bf7404,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12060,cycle
90,5fe562bf7404,hitActn,L1: request is a hit,0,12060,cycle
91,5fe562bf7408,add2q_l,L1: The message is added to the processing queue from the core,0,12062,cycle
91,5fe562bf7408,Miss?  ,L1: Was the request a miss?,0,1,boolean
91,5fe562bf7408,MSIredy,L1: Protocol determines message is now ready to be processed,0,12062,cycle
91,5fe562bf7408,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12062,cycle
91,5fe562bf7408,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12062,cycle
91,5fe562bf7408,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12063,cycle
91,5fe562bf7408,add2q_u,L1 receives message from the bus,0,12064,cycle
91,5fe562bf7408,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12064,cycle
91,5fe562bf7408,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
91,5fe562bf7408,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12064,cycle
91,5fe562bf7408,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12064,cycle
91,5fe562bf7408,add_req,LLC miss -> LLC sends request to DRAM,LLC,12064,cycle
91,5fe562bf7408,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12321,cycle
91,5fe562bf7408,respond,LLC sends response message to the requesting L1,LLC,12321,cycle
91,5fe562bf7408,updaDat,LLC updates its data array,LLC,12321,cycle
91,5fe562bf7408,wrCache,LLC: New data written to cache,LLC,12321,cycle
91,5fe562bf7408,respond,LLC sends response message to the requesting L1,LLC,12322,cycle
91,5fe562bf7408,add2q_u,L1 receives message from the bus,0,12326,cycle
91,5fe562bf7408,respond,L1 responds to core,0,12326,cycle
91,5fe562bf7408,updaDat,L1 attempts to update its data array,0,12326,cycle
91,5fe562bf7408,wrCache,L1: New data written to cache,0,12326,cycle
92,5fe562bf740c,add2q_l,L1: The message is added to the processing queue from the core,0,12328,cycle
92,5fe562bf740c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12328,cycle
92,5fe562bf740c,hitActn,L1: request is a hit,0,12328,cycle
93,5fe562bf7410,add2q_l,L1: The message is added to the processing queue from the core,0,12330,cycle
93,5fe562bf7410,Miss?  ,L1: Was the request a miss?,0,1,boolean
93,5fe562bf7410,MSIredy,L1: Protocol determines message is now ready to be processed,0,12330,cycle
93,5fe562bf7410,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12330,cycle
93,5fe562bf7410,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12330,cycle
93,5fe562bf7410,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12331,cycle
93,5fe562bf7410,add2q_u,L1 receives message from the bus,0,12332,cycle
93,5fe562bf7410,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12332,cycle
93,5fe562bf7410,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
93,5fe562bf7410,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12332,cycle
93,5fe562bf7410,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12332,cycle
93,5fe562bf7410,add_req,LLC miss -> LLC sends request to DRAM,LLC,12332,cycle
93,5fe562bf7410,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12589,cycle
93,5fe562bf7410,respond,LLC sends response message to the requesting L1,LLC,12589,cycle
93,5fe562bf7410,updaDat,LLC updates its data array,LLC,12589,cycle
93,5fe562bf7410,wrCache,LLC: New data written to cache,LLC,12589,cycle
93,5fe562bf7410,respond,LLC sends response message to the requesting L1,LLC,12590,cycle
93,5fe562bf7410,add2q_u,L1 receives message from the bus,0,12594,cycle
93,5fe562bf7410,respond,L1 responds to core,0,12594,cycle
93,5fe562bf7410,updaDat,L1 attempts to update its data array,0,12594,cycle
93,5fe562bf7410,wrCache,L1: New data written to cache,0,12594,cycle
94,5fe562bf7414,add2q_l,L1: The message is added to the processing queue from the core,0,12596,cycle
94,5fe562bf7414,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12596,cycle
94,5fe562bf7414,hitActn,L1: request is a hit,0,12596,cycle
95,5fe562bf7418,add2q_l,L1: The message is added to the processing queue from the core,0,12598,cycle
95,5fe562bf7418,Miss?  ,L1: Was the request a miss?,0,1,boolean
95,5fe562bf7418,MSIredy,L1: Protocol determines message is now ready to be processed,0,12598,cycle
95,5fe562bf7418,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12598,cycle
95,5fe562bf7418,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12598,cycle
95,5fe562bf7418,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12599,cycle
95,5fe562bf7418,add2q_u,L1 receives message from the bus,0,12600,cycle
95,5fe562bf7418,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12600,cycle
95,5fe562bf7418,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
95,5fe562bf7418,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12600,cycle
95,5fe562bf7418,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12600,cycle
95,5fe562bf7418,add_req,LLC miss -> LLC sends request to DRAM,LLC,12600,cycle
95,5fe562bf7418,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,12857,cycle
95,5fe562bf7418,respond,LLC sends response message to the requesting L1,LLC,12857,cycle
95,5fe562bf7418,updaDat,LLC updates its data array,LLC,12857,cycle
95,5fe562bf7418,wrCache,LLC: New data written to cache,LLC,12857,cycle
95,5fe562bf7418,respond,LLC sends response message to the requesting L1,LLC,12858,cycle
95,5fe562bf7418,add2q_u,L1 receives message from the bus,0,12862,cycle
95,5fe562bf7418,respond,L1 responds to core,0,12862,cycle
95,5fe562bf7418,updaDat,L1 attempts to update its data array,0,12862,cycle
95,5fe562bf7418,wrCache,L1: New data written to cache,0,12862,cycle
96,5fe562bf741c,add2q_l,L1: The message is added to the processing queue from the core,0,12864,cycle
96,5fe562bf741c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12864,cycle
96,5fe562bf741c,hitActn,L1: request is a hit,0,12864,cycle
97,5fe562bf7420,add2q_l,L1: The message is added to the processing queue from the core,0,12866,cycle
97,5fe562bf7420,Miss?  ,L1: Was the request a miss?,0,1,boolean
97,5fe562bf7420,MSIredy,L1: Protocol determines message is now ready to be processed,0,12866,cycle
97,5fe562bf7420,msgProc,L1: message is taken from the L1's processing queue to be processed,0,12866,cycle
97,5fe562bf7420,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12866,cycle
97,5fe562bf7420,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,12867,cycle
97,5fe562bf7420,add2q_u,L1 receives message from the bus,0,12868,cycle
97,5fe562bf7420,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,12868,cycle
97,5fe562bf7420,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
97,5fe562bf7420,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,12868,cycle
97,5fe562bf7420,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,12868,cycle
97,5fe562bf7420,add_req,LLC miss -> LLC sends request to DRAM,LLC,12868,cycle
97,5fe562bf7420,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13125,cycle
97,5fe562bf7420,respond,LLC sends response message to the requesting L1,LLC,13125,cycle
97,5fe562bf7420,updaDat,LLC updates its data array,LLC,13125,cycle
97,5fe562bf7420,wrCache,LLC: New data written to cache,LLC,13125,cycle
97,5fe562bf7420,respond,LLC sends response message to the requesting L1,LLC,13126,cycle
97,5fe562bf7420,add2q_u,L1 receives message from the bus,0,13130,cycle
97,5fe562bf7420,respond,L1 responds to core,0,13130,cycle
97,5fe562bf7420,updaDat,L1 attempts to update its data array,0,13130,cycle
97,5fe562bf7420,wrCache,L1: New data written to cache,0,13130,cycle
98,5fe562bf7424,add2q_l,L1: The message is added to the processing queue from the core,0,13132,cycle
98,5fe562bf7424,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13132,cycle
98,5fe562bf7424,hitActn,L1: request is a hit,0,13132,cycle
99,5fe562bf7428,add2q_l,L1: The message is added to the processing queue from the core,0,13134,cycle
99,5fe562bf7428,Miss?  ,L1: Was the request a miss?,0,1,boolean
99,5fe562bf7428,MSIredy,L1: Protocol determines message is now ready to be processed,0,13134,cycle
99,5fe562bf7428,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13134,cycle
99,5fe562bf7428,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13134,cycle
99,5fe562bf7428,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13135,cycle
99,5fe562bf7428,add2q_u,L1 receives message from the bus,0,13136,cycle
99,5fe562bf7428,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13136,cycle
99,5fe562bf7428,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
99,5fe562bf7428,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13136,cycle
99,5fe562bf7428,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13136,cycle
99,5fe562bf7428,add_req,LLC miss -> LLC sends request to DRAM,LLC,13136,cycle
99,5fe562bf7428,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13393,cycle
99,5fe562bf7428,respond,LLC sends response message to the requesting L1,LLC,13393,cycle
99,5fe562bf7428,updaDat,LLC updates its data array,LLC,13393,cycle
99,5fe562bf7428,wrCache,LLC: New data written to cache,LLC,13393,cycle
99,5fe562bf7428,respond,LLC sends response message to the requesting L1,LLC,13394,cycle
99,5fe562bf7428,add2q_u,L1 receives message from the bus,0,13398,cycle
99,5fe562bf7428,respond,L1 responds to core,0,13398,cycle
99,5fe562bf7428,updaDat,L1 attempts to update its data array,0,13398,cycle
99,5fe562bf7428,wrCache,L1: New data written to cache,0,13398,cycle
100,5fe562bf742c,add2q_l,L1: The message is added to the processing queue from the core,0,13400,cycle
100,5fe562bf742c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13400,cycle
100,5fe562bf742c,hitActn,L1: request is a hit,0,13400,cycle
101,5fe562bf7430,add2q_l,L1: The message is added to the processing queue from the core,0,13402,cycle
101,5fe562bf7430,Miss?  ,L1: Was the request a miss?,0,1,boolean
101,5fe562bf7430,MSIredy,L1: Protocol determines message is now ready to be processed,0,13402,cycle
101,5fe562bf7430,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13402,cycle
101,5fe562bf7430,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13402,cycle
101,5fe562bf7430,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13403,cycle
101,5fe562bf7430,add2q_u,L1 receives message from the bus,0,13404,cycle
101,5fe562bf7430,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13404,cycle
101,5fe562bf7430,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
101,5fe562bf7430,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13404,cycle
101,5fe562bf7430,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13404,cycle
101,5fe562bf7430,add_req,LLC miss -> LLC sends request to DRAM,LLC,13404,cycle
101,5fe562bf7430,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13661,cycle
101,5fe562bf7430,respond,LLC sends response message to the requesting L1,LLC,13661,cycle
101,5fe562bf7430,updaDat,LLC updates its data array,LLC,13661,cycle
101,5fe562bf7430,wrCache,LLC: New data written to cache,LLC,13661,cycle
101,5fe562bf7430,respond,LLC sends response message to the requesting L1,LLC,13662,cycle
101,5fe562bf7430,add2q_u,L1 receives message from the bus,0,13666,cycle
101,5fe562bf7430,respond,L1 responds to core,0,13666,cycle
101,5fe562bf7430,updaDat,L1 attempts to update its data array,0,13666,cycle
101,5fe562bf7430,wrCache,L1: New data written to cache,0,13666,cycle
102,5fe562bf7434,add2q_l,L1: The message is added to the processing queue from the core,0,13668,cycle
102,5fe562bf7434,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13668,cycle
102,5fe562bf7434,hitActn,L1: request is a hit,0,13668,cycle
103,5fe562bf7438,add2q_l,L1: The message is added to the processing queue from the core,0,13670,cycle
103,5fe562bf7438,Miss?  ,L1: Was the request a miss?,0,1,boolean
103,5fe562bf7438,MSIredy,L1: Protocol determines message is now ready to be processed,0,13670,cycle
103,5fe562bf7438,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13670,cycle
103,5fe562bf7438,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13670,cycle
103,5fe562bf7438,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13671,cycle
103,5fe562bf7438,add2q_u,L1 receives message from the bus,0,13672,cycle
103,5fe562bf7438,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13672,cycle
103,5fe562bf7438,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
103,5fe562bf7438,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13672,cycle
103,5fe562bf7438,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13672,cycle
103,5fe562bf7438,add_req,LLC miss -> LLC sends request to DRAM,LLC,13672,cycle
103,5fe562bf7438,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,13929,cycle
103,5fe562bf7438,respond,LLC sends response message to the requesting L1,LLC,13929,cycle
103,5fe562bf7438,updaDat,LLC updates its data array,LLC,13929,cycle
103,5fe562bf7438,wrCache,LLC: New data written to cache,LLC,13929,cycle
103,5fe562bf7438,respond,LLC sends response message to the requesting L1,LLC,13930,cycle
103,5fe562bf7438,add2q_u,L1 receives message from the bus,0,13934,cycle
103,5fe562bf7438,respond,L1 responds to core,0,13934,cycle
103,5fe562bf7438,updaDat,L1 attempts to update its data array,0,13934,cycle
103,5fe562bf7438,wrCache,L1: New data written to cache,0,13934,cycle
104,5fe562bf743c,add2q_l,L1: The message is added to the processing queue from the core,0,13936,cycle
104,5fe562bf743c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13936,cycle
104,5fe562bf743c,hitActn,L1: request is a hit,0,13936,cycle
105,5fe562bf7440,add2q_l,L1: The message is added to the processing queue from the core,0,13938,cycle
105,5fe562bf7440,Miss?  ,L1: Was the request a miss?,0,1,boolean
105,5fe562bf7440,MSIredy,L1: Protocol determines message is now ready to be processed,0,13938,cycle
105,5fe562bf7440,msgProc,L1: message is taken from the L1's processing queue to be processed,0,13938,cycle
105,5fe562bf7440,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13938,cycle
105,5fe562bf7440,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,13939,cycle
105,5fe562bf7440,add2q_u,L1 receives message from the bus,0,13940,cycle
105,5fe562bf7440,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,13940,cycle
105,5fe562bf7440,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
105,5fe562bf7440,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,13940,cycle
105,5fe562bf7440,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,13940,cycle
105,5fe562bf7440,add_req,LLC miss -> LLC sends request to DRAM,LLC,13940,cycle
105,5fe562bf7440,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14197,cycle
105,5fe562bf7440,respond,LLC sends response message to the requesting L1,LLC,14197,cycle
105,5fe562bf7440,updaDat,LLC updates its data array,LLC,14197,cycle
105,5fe562bf7440,wrCache,LLC: New data written to cache,LLC,14197,cycle
105,5fe562bf7440,respond,LLC sends response message to the requesting L1,LLC,14198,cycle
105,5fe562bf7440,add2q_u,L1 receives message from the bus,0,14202,cycle
105,5fe562bf7440,respond,L1 responds to core,0,14202,cycle
105,5fe562bf7440,updaDat,L1 attempts to update its data array,0,14202,cycle
105,5fe562bf7440,wrCache,L1: New data written to cache,0,14202,cycle
106,5fe562bf7444,add2q_l,L1: The message is added to the processing queue from the core,0,14204,cycle
106,5fe562bf7444,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14204,cycle
106,5fe562bf7444,hitActn,L1: request is a hit,0,14204,cycle
107,5fe562bf7448,add2q_l,L1: The message is added to the processing queue from the core,0,14206,cycle
107,5fe562bf7448,Miss?  ,L1: Was the request a miss?,0,1,boolean
107,5fe562bf7448,MSIredy,L1: Protocol determines message is now ready to be processed,0,14206,cycle
107,5fe562bf7448,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14206,cycle
107,5fe562bf7448,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14206,cycle
107,5fe562bf7448,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14207,cycle
107,5fe562bf7448,add2q_u,L1 receives message from the bus,0,14208,cycle
107,5fe562bf7448,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14208,cycle
107,5fe562bf7448,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
107,5fe562bf7448,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14208,cycle
107,5fe562bf7448,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14208,cycle
107,5fe562bf7448,add_req,LLC miss -> LLC sends request to DRAM,LLC,14208,cycle
107,5fe562bf7448,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14465,cycle
107,5fe562bf7448,respond,LLC sends response message to the requesting L1,LLC,14465,cycle
107,5fe562bf7448,updaDat,LLC updates its data array,LLC,14465,cycle
107,5fe562bf7448,wrCache,LLC: New data written to cache,LLC,14465,cycle
107,5fe562bf7448,respond,LLC sends response message to the requesting L1,LLC,14466,cycle
107,5fe562bf7448,add2q_u,L1 receives message from the bus,0,14470,cycle
107,5fe562bf7448,respond,L1 responds to core,0,14470,cycle
107,5fe562bf7448,updaDat,L1 attempts to update its data array,0,14470,cycle
107,5fe562bf7448,wrCache,L1: New data written to cache,0,14470,cycle
108,5fe562bf744c,add2q_l,L1: The message is added to the processing queue from the core,0,14472,cycle
108,5fe562bf744c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14472,cycle
108,5fe562bf744c,hitActn,L1: request is a hit,0,14472,cycle
109,5fe562bf7450,add2q_l,L1: The message is added to the processing queue from the core,0,14474,cycle
109,5fe562bf7450,Miss?  ,L1: Was the request a miss?,0,1,boolean
109,5fe562bf7450,MSIredy,L1: Protocol determines message is now ready to be processed,0,14474,cycle
109,5fe562bf7450,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14474,cycle
109,5fe562bf7450,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14474,cycle
109,5fe562bf7450,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14475,cycle
109,5fe562bf7450,add2q_u,L1 receives message from the bus,0,14476,cycle
109,5fe562bf7450,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14476,cycle
109,5fe562bf7450,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
109,5fe562bf7450,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14476,cycle
109,5fe562bf7450,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14476,cycle
109,5fe562bf7450,add_req,LLC miss -> LLC sends request to DRAM,LLC,14476,cycle
109,5fe562bf7450,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,14733,cycle
109,5fe562bf7450,respond,LLC sends response message to the requesting L1,LLC,14733,cycle
109,5fe562bf7450,updaDat,LLC updates its data array,LLC,14733,cycle
109,5fe562bf7450,wrCache,LLC: New data written to cache,LLC,14733,cycle
109,5fe562bf7450,respond,LLC sends response message to the requesting L1,LLC,14734,cycle
109,5fe562bf7450,add2q_u,L1 receives message from the bus,0,14738,cycle
109,5fe562bf7450,respond,L1 responds to core,0,14738,cycle
109,5fe562bf7450,updaDat,L1 attempts to update its data array,0,14738,cycle
109,5fe562bf7450,wrCache,L1: New data written to cache,0,14738,cycle
110,5fe562bf7454,add2q_l,L1: The message is added to the processing queue from the core,0,14740,cycle
110,5fe562bf7454,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14740,cycle
110,5fe562bf7454,hitActn,L1: request is a hit,0,14740,cycle
111,5fe562bf7458,add2q_l,L1: The message is added to the processing queue from the core,0,14742,cycle
111,5fe562bf7458,Miss?  ,L1: Was the request a miss?,0,1,boolean
111,5fe562bf7458,MSIredy,L1: Protocol determines message is now ready to be processed,0,14742,cycle
111,5fe562bf7458,msgProc,L1: message is taken from the L1's processing queue to be processed,0,14742,cycle
111,5fe562bf7458,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14742,cycle
111,5fe562bf7458,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,14743,cycle
111,5fe562bf7458,add2q_u,L1 receives message from the bus,0,14744,cycle
111,5fe562bf7458,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,14744,cycle
111,5fe562bf7458,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
111,5fe562bf7458,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,14744,cycle
111,5fe562bf7458,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,14744,cycle
111,5fe562bf7458,add_req,LLC miss -> LLC sends request to DRAM,LLC,14744,cycle
111,5fe562bf7458,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15001,cycle
111,5fe562bf7458,respond,LLC sends response message to the requesting L1,LLC,15001,cycle
111,5fe562bf7458,updaDat,LLC updates its data array,LLC,15001,cycle
111,5fe562bf7458,wrCache,LLC: New data written to cache,LLC,15001,cycle
111,5fe562bf7458,respond,LLC sends response message to the requesting L1,LLC,15002,cycle
111,5fe562bf7458,add2q_u,L1 receives message from the bus,0,15006,cycle
111,5fe562bf7458,respond,L1 responds to core,0,15006,cycle
111,5fe562bf7458,updaDat,L1 attempts to update its data array,0,15006,cycle
111,5fe562bf7458,wrCache,L1: New data written to cache,0,15006,cycle
112,5fe562bf745c,add2q_l,L1: The message is added to the processing queue from the core,0,15008,cycle
112,5fe562bf745c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15008,cycle
112,5fe562bf745c,hitActn,L1: request is a hit,0,15008,cycle
113,5fe562bf7460,add2q_l,L1: The message is added to the processing queue from the core,0,15010,cycle
113,5fe562bf7460,Miss?  ,L1: Was the request a miss?,0,1,boolean
113,5fe562bf7460,MSIredy,L1: Protocol determines message is now ready to be processed,0,15010,cycle
113,5fe562bf7460,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15010,cycle
113,5fe562bf7460,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15010,cycle
113,5fe562bf7460,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15011,cycle
113,5fe562bf7460,add2q_u,L1 receives message from the bus,0,15012,cycle
113,5fe562bf7460,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15012,cycle
113,5fe562bf7460,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
113,5fe562bf7460,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15012,cycle
113,5fe562bf7460,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15012,cycle
113,5fe562bf7460,add_req,LLC miss -> LLC sends request to DRAM,LLC,15012,cycle
113,5fe562bf7460,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15269,cycle
113,5fe562bf7460,respond,LLC sends response message to the requesting L1,LLC,15269,cycle
113,5fe562bf7460,updaDat,LLC updates its data array,LLC,15269,cycle
113,5fe562bf7460,wrCache,LLC: New data written to cache,LLC,15269,cycle
113,5fe562bf7460,respond,LLC sends response message to the requesting L1,LLC,15270,cycle
113,5fe562bf7460,add2q_u,L1 receives message from the bus,0,15274,cycle
113,5fe562bf7460,respond,L1 responds to core,0,15274,cycle
113,5fe562bf7460,updaDat,L1 attempts to update its data array,0,15274,cycle
113,5fe562bf7460,wrCache,L1: New data written to cache,0,15274,cycle
114,5fe562bf7464,add2q_l,L1: The message is added to the processing queue from the core,0,15276,cycle
114,5fe562bf7464,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15276,cycle
114,5fe562bf7464,hitActn,L1: request is a hit,0,15276,cycle
115,5fe562bf7468,add2q_l,L1: The message is added to the processing queue from the core,0,15278,cycle
115,5fe562bf7468,Miss?  ,L1: Was the request a miss?,0,1,boolean
115,5fe562bf7468,MSIredy,L1: Protocol determines message is now ready to be processed,0,15278,cycle
115,5fe562bf7468,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15278,cycle
115,5fe562bf7468,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15278,cycle
115,5fe562bf7468,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15279,cycle
115,5fe562bf7468,add2q_u,L1 receives message from the bus,0,15280,cycle
115,5fe562bf7468,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15280,cycle
115,5fe562bf7468,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
115,5fe562bf7468,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15280,cycle
115,5fe562bf7468,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15280,cycle
115,5fe562bf7468,add_req,LLC miss -> LLC sends request to DRAM,LLC,15280,cycle
115,5fe562bf7468,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15537,cycle
115,5fe562bf7468,respond,LLC sends response message to the requesting L1,LLC,15537,cycle
115,5fe562bf7468,updaDat,LLC updates its data array,LLC,15537,cycle
115,5fe562bf7468,wrCache,LLC: New data written to cache,LLC,15537,cycle
115,5fe562bf7468,respond,LLC sends response message to the requesting L1,LLC,15538,cycle
115,5fe562bf7468,add2q_u,L1 receives message from the bus,0,15542,cycle
115,5fe562bf7468,respond,L1 responds to core,0,15542,cycle
115,5fe562bf7468,updaDat,L1 attempts to update its data array,0,15542,cycle
115,5fe562bf7468,wrCache,L1: New data written to cache,0,15542,cycle
116,5fe562bf746c,add2q_l,L1: The message is added to the processing queue from the core,0,15544,cycle
116,5fe562bf746c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15544,cycle
116,5fe562bf746c,hitActn,L1: request is a hit,0,15544,cycle
117,5fe562bf7470,add2q_l,L1: The message is added to the processing queue from the core,0,15546,cycle
117,5fe562bf7470,Miss?  ,L1: Was the request a miss?,0,1,boolean
117,5fe562bf7470,MSIredy,L1: Protocol determines message is now ready to be processed,0,15546,cycle
117,5fe562bf7470,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15546,cycle
117,5fe562bf7470,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15546,cycle
117,5fe562bf7470,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15547,cycle
117,5fe562bf7470,add2q_u,L1 receives message from the bus,0,15548,cycle
117,5fe562bf7470,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15548,cycle
117,5fe562bf7470,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
117,5fe562bf7470,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15548,cycle
117,5fe562bf7470,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15548,cycle
117,5fe562bf7470,add_req,LLC miss -> LLC sends request to DRAM,LLC,15548,cycle
117,5fe562bf7470,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,15805,cycle
117,5fe562bf7470,respond,LLC sends response message to the requesting L1,LLC,15805,cycle
117,5fe562bf7470,updaDat,LLC updates its data array,LLC,15805,cycle
117,5fe562bf7470,wrCache,LLC: New data written to cache,LLC,15805,cycle
117,5fe562bf7470,respond,LLC sends response message to the requesting L1,LLC,15806,cycle
117,5fe562bf7470,add2q_u,L1 receives message from the bus,0,15810,cycle
117,5fe562bf7470,respond,L1 responds to core,0,15810,cycle
117,5fe562bf7470,updaDat,L1 attempts to update its data array,0,15810,cycle
117,5fe562bf7470,wrCache,L1: New data written to cache,0,15810,cycle
118,5fe562bf7474,add2q_l,L1: The message is added to the processing queue from the core,0,15812,cycle
118,5fe562bf7474,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15812,cycle
118,5fe562bf7474,hitActn,L1: request is a hit,0,15812,cycle
119,5fe562bf7478,add2q_l,L1: The message is added to the processing queue from the core,0,15814,cycle
119,5fe562bf7478,Miss?  ,L1: Was the request a miss?,0,1,boolean
119,5fe562bf7478,MSIredy,L1: Protocol determines message is now ready to be processed,0,15814,cycle
119,5fe562bf7478,msgProc,L1: message is taken from the L1's processing queue to be processed,0,15814,cycle
119,5fe562bf7478,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15814,cycle
119,5fe562bf7478,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,15815,cycle
119,5fe562bf7478,add2q_u,L1 receives message from the bus,0,15816,cycle
119,5fe562bf7478,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,15816,cycle
119,5fe562bf7478,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
119,5fe562bf7478,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,15816,cycle
119,5fe562bf7478,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,15816,cycle
119,5fe562bf7478,add_req,LLC miss -> LLC sends request to DRAM,LLC,15816,cycle
119,5fe562bf7478,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16073,cycle
119,5fe562bf7478,respond,LLC sends response message to the requesting L1,LLC,16073,cycle
119,5fe562bf7478,updaDat,LLC updates its data array,LLC,16073,cycle
119,5fe562bf7478,wrCache,LLC: New data written to cache,LLC,16073,cycle
119,5fe562bf7478,respond,LLC sends response message to the requesting L1,LLC,16074,cycle
119,5fe562bf7478,add2q_u,L1 receives message from the bus,0,16078,cycle
119,5fe562bf7478,respond,L1 responds to core,0,16078,cycle
119,5fe562bf7478,updaDat,L1 attempts to update its data array,0,16078,cycle
119,5fe562bf7478,wrCache,L1: New data written to cache,0,16078,cycle
120,5fe562bf747c,add2q_l,L1: The message is added to the processing queue from the core,0,16080,cycle
120,5fe562bf747c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16080,cycle
120,5fe562bf747c,hitActn,L1: request is a hit,0,16080,cycle
121,5fe562bf7480,add2q_l,L1: The message is added to the processing queue from the core,0,16082,cycle
121,5fe562bf7480,Miss?  ,L1: Was the request a miss?,0,1,boolean
121,5fe562bf7480,MSIredy,L1: Protocol determines message is now ready to be processed,0,16082,cycle
121,5fe562bf7480,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16082,cycle
121,5fe562bf7480,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16082,cycle
121,5fe562bf7480,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16083,cycle
121,5fe562bf7480,add2q_u,L1 receives message from the bus,0,16084,cycle
121,5fe562bf7480,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16084,cycle
121,5fe562bf7480,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
121,5fe562bf7480,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16084,cycle
121,5fe562bf7480,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16084,cycle
121,5fe562bf7480,add_req,LLC miss -> LLC sends request to DRAM,LLC,16084,cycle
121,5fe562bf7480,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16341,cycle
121,5fe562bf7480,respond,LLC sends response message to the requesting L1,LLC,16341,cycle
121,5fe562bf7480,updaDat,LLC updates its data array,LLC,16341,cycle
121,5fe562bf7480,wrCache,LLC: New data written to cache,LLC,16341,cycle
121,5fe562bf7480,respond,LLC sends response message to the requesting L1,LLC,16342,cycle
121,5fe562bf7480,add2q_u,L1 receives message from the bus,0,16346,cycle
121,5fe562bf7480,respond,L1 responds to core,0,16346,cycle
121,5fe562bf7480,updaDat,L1 attempts to update its data array,0,16346,cycle
121,5fe562bf7480,wrCache,L1: New data written to cache,0,16346,cycle
122,5fe562bf7484,add2q_l,L1: The message is added to the processing queue from the core,0,16348,cycle
122,5fe562bf7484,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16348,cycle
122,5fe562bf7484,hitActn,L1: request is a hit,0,16348,cycle
123,5fe562bf7488,add2q_l,L1: The message is added to the processing queue from the core,0,16350,cycle
123,5fe562bf7488,Miss?  ,L1: Was the request a miss?,0,1,boolean
123,5fe562bf7488,MSIredy,L1: Protocol determines message is now ready to be processed,0,16350,cycle
123,5fe562bf7488,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16350,cycle
123,5fe562bf7488,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16350,cycle
123,5fe562bf7488,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16351,cycle
123,5fe562bf7488,add2q_u,L1 receives message from the bus,0,16352,cycle
123,5fe562bf7488,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16352,cycle
123,5fe562bf7488,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
123,5fe562bf7488,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16352,cycle
123,5fe562bf7488,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16352,cycle
123,5fe562bf7488,add_req,LLC miss -> LLC sends request to DRAM,LLC,16352,cycle
123,5fe562bf7488,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16609,cycle
123,5fe562bf7488,respond,LLC sends response message to the requesting L1,LLC,16609,cycle
123,5fe562bf7488,updaDat,LLC updates its data array,LLC,16609,cycle
123,5fe562bf7488,wrCache,LLC: New data written to cache,LLC,16609,cycle
123,5fe562bf7488,respond,LLC sends response message to the requesting L1,LLC,16610,cycle
123,5fe562bf7488,add2q_u,L1 receives message from the bus,0,16614,cycle
123,5fe562bf7488,respond,L1 responds to core,0,16614,cycle
123,5fe562bf7488,updaDat,L1 attempts to update its data array,0,16614,cycle
123,5fe562bf7488,wrCache,L1: New data written to cache,0,16614,cycle
124,5fe562bf748c,add2q_l,L1: The message is added to the processing queue from the core,0,16616,cycle
124,5fe562bf748c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16616,cycle
124,5fe562bf748c,hitActn,L1: request is a hit,0,16616,cycle
125,5fe562bf7490,add2q_l,L1: The message is added to the processing queue from the core,0,16618,cycle
125,5fe562bf7490,Miss?  ,L1: Was the request a miss?,0,1,boolean
125,5fe562bf7490,MSIredy,L1: Protocol determines message is now ready to be processed,0,16618,cycle
125,5fe562bf7490,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16618,cycle
125,5fe562bf7490,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16618,cycle
125,5fe562bf7490,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16619,cycle
125,5fe562bf7490,add2q_u,L1 receives message from the bus,0,16620,cycle
125,5fe562bf7490,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16620,cycle
125,5fe562bf7490,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
125,5fe562bf7490,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16620,cycle
125,5fe562bf7490,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16620,cycle
125,5fe562bf7490,add_req,LLC miss -> LLC sends request to DRAM,LLC,16620,cycle
125,5fe562bf7490,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,16877,cycle
125,5fe562bf7490,respond,LLC sends response message to the requesting L1,LLC,16877,cycle
125,5fe562bf7490,updaDat,LLC updates its data array,LLC,16877,cycle
125,5fe562bf7490,wrCache,LLC: New data written to cache,LLC,16877,cycle
125,5fe562bf7490,respond,LLC sends response message to the requesting L1,LLC,16878,cycle
125,5fe562bf7490,add2q_u,L1 receives message from the bus,0,16882,cycle
125,5fe562bf7490,respond,L1 responds to core,0,16882,cycle
125,5fe562bf7490,updaDat,L1 attempts to update its data array,0,16882,cycle
125,5fe562bf7490,wrCache,L1: New data written to cache,0,16882,cycle
126,5fe562bf7494,add2q_l,L1: The message is added to the processing queue from the core,0,16884,cycle
126,5fe562bf7494,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16884,cycle
126,5fe562bf7494,hitActn,L1: request is a hit,0,16884,cycle
127,5fe562bf7498,add2q_l,L1: The message is added to the processing queue from the core,0,16886,cycle
127,5fe562bf7498,Miss?  ,L1: Was the request a miss?,0,1,boolean
127,5fe562bf7498,MSIredy,L1: Protocol determines message is now ready to be processed,0,16886,cycle
127,5fe562bf7498,msgProc,L1: message is taken from the L1's processing queue to be processed,0,16886,cycle
127,5fe562bf7498,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16886,cycle
127,5fe562bf7498,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,16887,cycle
127,5fe562bf7498,add2q_u,L1 receives message from the bus,0,16888,cycle
127,5fe562bf7498,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,16888,cycle
127,5fe562bf7498,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
127,5fe562bf7498,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,16888,cycle
127,5fe562bf7498,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,16888,cycle
127,5fe562bf7498,add_req,LLC miss -> LLC sends request to DRAM,LLC,16888,cycle
127,5fe562bf7498,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17145,cycle
127,5fe562bf7498,respond,LLC sends response message to the requesting L1,LLC,17145,cycle
127,5fe562bf7498,updaDat,LLC updates its data array,LLC,17145,cycle
127,5fe562bf7498,wrCache,LLC: New data written to cache,LLC,17145,cycle
127,5fe562bf7498,respond,LLC sends response message to the requesting L1,LLC,17146,cycle
127,5fe562bf7498,add2q_u,L1 receives message from the bus,0,17150,cycle
127,5fe562bf7498,respond,L1 responds to core,0,17150,cycle
127,5fe562bf7498,updaDat,L1 attempts to update its data array,0,17150,cycle
127,5fe562bf7498,wrCache,L1: New data written to cache,0,17150,cycle
128,5fe562bf749c,add2q_l,L1: The message is added to the processing queue from the core,0,17152,cycle
128,5fe562bf749c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17152,cycle
128,5fe562bf749c,hitActn,L1: request is a hit,0,17152,cycle
129,5fe562bf74a0,add2q_l,L1: The message is added to the processing queue from the core,0,17154,cycle
129,5fe562bf74a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
129,5fe562bf74a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,17154,cycle
129,5fe562bf74a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17154,cycle
129,5fe562bf74a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17154,cycle
129,5fe562bf74a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17155,cycle
129,5fe562bf74a0,add2q_u,L1 receives message from the bus,0,17156,cycle
129,5fe562bf74a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17156,cycle
129,5fe562bf74a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
129,5fe562bf74a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17156,cycle
129,5fe562bf74a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17156,cycle
129,5fe562bf74a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,17156,cycle
129,5fe562bf74a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17413,cycle
129,5fe562bf74a0,respond,LLC sends response message to the requesting L1,LLC,17413,cycle
129,5fe562bf74a0,updaDat,LLC updates its data array,LLC,17413,cycle
129,5fe562bf74a0,wrCache,LLC: New data written to cache,LLC,17413,cycle
129,5fe562bf74a0,respond,LLC sends response message to the requesting L1,LLC,17414,cycle
129,5fe562bf74a0,add2q_u,L1 receives message from the bus,0,17418,cycle
129,5fe562bf74a0,respond,L1 responds to core,0,17418,cycle
129,5fe562bf74a0,updaDat,L1 attempts to update its data array,0,17418,cycle
129,5fe562bf74a0,wrCache,L1: New data written to cache,0,17418,cycle
130,5fe562bf74a4,add2q_l,L1: The message is added to the processing queue from the core,0,17420,cycle
130,5fe562bf74a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17420,cycle
130,5fe562bf74a4,hitActn,L1: request is a hit,0,17420,cycle
131,5fe562bf74a8,add2q_l,L1: The message is added to the processing queue from the core,0,17422,cycle
131,5fe562bf74a8,Miss?  ,L1: Was the request a miss?,0,1,boolean
131,5fe562bf74a8,MSIredy,L1: Protocol determines message is now ready to be processed,0,17422,cycle
131,5fe562bf74a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17422,cycle
131,5fe562bf74a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17422,cycle
131,5fe562bf74a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17423,cycle
131,5fe562bf74a8,add2q_u,L1 receives message from the bus,0,17424,cycle
131,5fe562bf74a8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17424,cycle
131,5fe562bf74a8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
131,5fe562bf74a8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17424,cycle
131,5fe562bf74a8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17424,cycle
131,5fe562bf74a8,add_req,LLC miss -> LLC sends request to DRAM,LLC,17424,cycle
131,5fe562bf74a8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17681,cycle
131,5fe562bf74a8,respond,LLC sends response message to the requesting L1,LLC,17681,cycle
131,5fe562bf74a8,updaDat,LLC updates its data array,LLC,17681,cycle
131,5fe562bf74a8,wrCache,LLC: New data written to cache,LLC,17681,cycle
131,5fe562bf74a8,respond,LLC sends response message to the requesting L1,LLC,17682,cycle
131,5fe562bf74a8,add2q_u,L1 receives message from the bus,0,17686,cycle
131,5fe562bf74a8,respond,L1 responds to core,0,17686,cycle
131,5fe562bf74a8,updaDat,L1 attempts to update its data array,0,17686,cycle
131,5fe562bf74a8,wrCache,L1: New data written to cache,0,17686,cycle
132,5fe562bf74ac,add2q_l,L1: The message is added to the processing queue from the core,0,17688,cycle
132,5fe562bf74ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17688,cycle
132,5fe562bf74ac,hitActn,L1: request is a hit,0,17688,cycle
133,5fe562bf74b0,add2q_l,L1: The message is added to the processing queue from the core,0,17690,cycle
133,5fe562bf74b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
133,5fe562bf74b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,17690,cycle
133,5fe562bf74b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17690,cycle
133,5fe562bf74b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17690,cycle
133,5fe562bf74b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17691,cycle
133,5fe562bf74b0,add2q_u,L1 receives message from the bus,0,17692,cycle
133,5fe562bf74b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17692,cycle
133,5fe562bf74b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
133,5fe562bf74b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17692,cycle
133,5fe562bf74b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17692,cycle
133,5fe562bf74b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,17692,cycle
133,5fe562bf74b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,17949,cycle
133,5fe562bf74b0,respond,LLC sends response message to the requesting L1,LLC,17949,cycle
133,5fe562bf74b0,updaDat,LLC updates its data array,LLC,17949,cycle
133,5fe562bf74b0,wrCache,LLC: New data written to cache,LLC,17949,cycle
133,5fe562bf74b0,respond,LLC sends response message to the requesting L1,LLC,17950,cycle
133,5fe562bf74b0,add2q_u,L1 receives message from the bus,0,17954,cycle
133,5fe562bf74b0,respond,L1 responds to core,0,17954,cycle
133,5fe562bf74b0,updaDat,L1 attempts to update its data array,0,17954,cycle
133,5fe562bf74b0,wrCache,L1: New data written to cache,0,17954,cycle
134,5fe562bf74b4,add2q_l,L1: The message is added to the processing queue from the core,0,17956,cycle
134,5fe562bf74b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17956,cycle
134,5fe562bf74b4,hitActn,L1: request is a hit,0,17956,cycle
135,5fe562bf74b8,add2q_l,L1: The message is added to the processing queue from the core,0,17958,cycle
135,5fe562bf74b8,Miss?  ,L1: Was the request a miss?,0,1,boolean
135,5fe562bf74b8,MSIredy,L1: Protocol determines message is now ready to be processed,0,17958,cycle
135,5fe562bf74b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,17958,cycle
135,5fe562bf74b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17958,cycle
135,5fe562bf74b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,17959,cycle
135,5fe562bf74b8,add2q_u,L1 receives message from the bus,0,17960,cycle
135,5fe562bf74b8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,17960,cycle
135,5fe562bf74b8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
135,5fe562bf74b8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,17960,cycle
135,5fe562bf74b8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,17960,cycle
135,5fe562bf74b8,add_req,LLC miss -> LLC sends request to DRAM,LLC,17960,cycle
135,5fe562bf74b8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18217,cycle
135,5fe562bf74b8,respond,LLC sends response message to the requesting L1,LLC,18217,cycle
135,5fe562bf74b8,updaDat,LLC updates its data array,LLC,18217,cycle
135,5fe562bf74b8,wrCache,LLC: New data written to cache,LLC,18217,cycle
135,5fe562bf74b8,respond,LLC sends response message to the requesting L1,LLC,18218,cycle
135,5fe562bf74b8,add2q_u,L1 receives message from the bus,0,18222,cycle
135,5fe562bf74b8,respond,L1 responds to core,0,18222,cycle
135,5fe562bf74b8,updaDat,L1 attempts to update its data array,0,18222,cycle
135,5fe562bf74b8,wrCache,L1: New data written to cache,0,18222,cycle
136,5fe562bf74bc,add2q_l,L1: The message is added to the processing queue from the core,0,18224,cycle
136,5fe562bf74bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18224,cycle
136,5fe562bf74bc,hitActn,L1: request is a hit,0,18224,cycle
137,5fe562bf74c0,add2q_l,L1: The message is added to the processing queue from the core,0,18226,cycle
137,5fe562bf74c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
137,5fe562bf74c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,18226,cycle
137,5fe562bf74c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18226,cycle
137,5fe562bf74c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18226,cycle
137,5fe562bf74c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18227,cycle
137,5fe562bf74c0,add2q_u,L1 receives message from the bus,0,18228,cycle
137,5fe562bf74c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,18228,cycle
137,5fe562bf74c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
137,5fe562bf74c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,18228,cycle
137,5fe562bf74c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,18228,cycle
137,5fe562bf74c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,18228,cycle
137,5fe562bf74c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18485,cycle
137,5fe562bf74c0,respond,LLC sends response message to the requesting L1,LLC,18485,cycle
137,5fe562bf74c0,updaDat,LLC updates its data array,LLC,18485,cycle
137,5fe562bf74c0,wrCache,LLC: New data written to cache,LLC,18485,cycle
137,5fe562bf74c0,respond,LLC sends response message to the requesting L1,LLC,18486,cycle
137,5fe562bf74c0,add2q_u,L1 receives message from the bus,0,18490,cycle
137,5fe562bf74c0,respond,L1 responds to core,0,18490,cycle
137,5fe562bf74c0,updaDat,L1 attempts to update its data array,0,18490,cycle
137,5fe562bf74c0,wrCache,L1: New data written to cache,0,18490,cycle
138,5fe562bf74c4,add2q_l,L1: The message is added to the processing queue from the core,0,18492,cycle
138,5fe562bf74c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18492,cycle
138,5fe562bf74c4,hitActn,L1: request is a hit,0,18492,cycle
139,5fe562bf74c8,add2q_l,L1: The message is added to the processing queue from the core,0,18494,cycle
139,5fe562bf74c8,Miss?  ,L1: Was the request a miss?,0,1,boolean
139,5fe562bf74c8,MSIredy,L1: Protocol determines message is now ready to be processed,0,18494,cycle
139,5fe562bf74c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18494,cycle
139,5fe562bf74c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18494,cycle
139,5fe562bf74c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18495,cycle
139,5fe562bf74c8,add2q_u,L1 receives message from the bus,0,18496,cycle
139,5fe562bf74c8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,18496,cycle
139,5fe562bf74c8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
139,5fe562bf74c8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,18496,cycle
139,5fe562bf74c8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,18496,cycle
139,5fe562bf74c8,add_req,LLC miss -> LLC sends request to DRAM,LLC,18496,cycle
139,5fe562bf74c8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,18753,cycle
139,5fe562bf74c8,respond,LLC sends response message to the requesting L1,LLC,18753,cycle
139,5fe562bf74c8,updaDat,LLC updates its data array,LLC,18753,cycle
139,5fe562bf74c8,wrCache,LLC: New data written to cache,LLC,18753,cycle
139,5fe562bf74c8,respond,LLC sends response message to the requesting L1,LLC,18754,cycle
139,5fe562bf74c8,add2q_u,L1 receives message from the bus,0,18758,cycle
139,5fe562bf74c8,respond,L1 responds to core,0,18758,cycle
139,5fe562bf74c8,updaDat,L1 attempts to update its data array,0,18758,cycle
139,5fe562bf74c8,wrCache,L1: New data written to cache,0,18758,cycle
140,5fe562bf74cc,add2q_l,L1: The message is added to the processing queue from the core,0,18760,cycle
140,5fe562bf74cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18760,cycle
140,5fe562bf74cc,hitActn,L1: request is a hit,0,18760,cycle
141,5fe562bf74d0,add2q_l,L1: The message is added to the processing queue from the core,0,18762,cycle
141,5fe562bf74d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
141,5fe562bf74d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,18762,cycle
141,5fe562bf74d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,18762,cycle
141,5fe562bf74d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18762,cycle
141,5fe562bf74d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,18763,cycle
141,5fe562bf74d0,add2q_u,L1 receives message from the bus,0,18764,cycle
141,5fe562bf74d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,18764,cycle
141,5fe562bf74d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
141,5fe562bf74d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,18764,cycle
141,5fe562bf74d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,18764,cycle
141,5fe562bf74d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,18764,cycle
141,5fe562bf74d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,19021,cycle
141,5fe562bf74d0,respond,LLC sends response message to the requesting L1,LLC,19021,cycle
141,5fe562bf74d0,updaDat,LLC updates its data array,LLC,19021,cycle
141,5fe562bf74d0,wrCache,LLC: New data written to cache,LLC,19021,cycle
141,5fe562bf74d0,respond,LLC sends response message to the requesting L1,LLC,19022,cycle
141,5fe562bf74d0,add2q_u,L1 receives message from the bus,0,19026,cycle
141,5fe562bf74d0,respond,L1 responds to core,0,19026,cycle
141,5fe562bf74d0,updaDat,L1 attempts to update its data array,0,19026,cycle
141,5fe562bf74d0,wrCache,L1: New data written to cache,0,19026,cycle
142,5fe562bf74d4,add2q_l,L1: The message is added to the processing queue from the core,0,19028,cycle
142,5fe562bf74d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19028,cycle
142,5fe562bf74d4,hitActn,L1: request is a hit,0,19028,cycle
143,5fe562bf74d8,add2q_l,L1: The message is added to the processing queue from the core,0,19030,cycle
143,5fe562bf74d8,Miss?  ,L1: Was the request a miss?,0,1,boolean
143,5fe562bf74d8,MSIredy,L1: Protocol determines message is now ready to be processed,0,19030,cycle
143,5fe562bf74d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19030,cycle
143,5fe562bf74d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19030,cycle
143,5fe562bf74d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19031,cycle
143,5fe562bf74d8,add2q_u,L1 receives message from the bus,0,19032,cycle
143,5fe562bf74d8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,19032,cycle
143,5fe562bf74d8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
143,5fe562bf74d8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,19032,cycle
143,5fe562bf74d8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,19032,cycle
143,5fe562bf74d8,add_req,LLC miss -> LLC sends request to DRAM,LLC,19032,cycle
143,5fe562bf74d8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,19289,cycle
143,5fe562bf74d8,respond,LLC sends response message to the requesting L1,LLC,19289,cycle
143,5fe562bf74d8,updaDat,LLC updates its data array,LLC,19289,cycle
143,5fe562bf74d8,wrCache,LLC: New data written to cache,LLC,19289,cycle
143,5fe562bf74d8,respond,LLC sends response message to the requesting L1,LLC,19290,cycle
143,5fe562bf74d8,add2q_u,L1 receives message from the bus,0,19294,cycle
143,5fe562bf74d8,respond,L1 responds to core,0,19294,cycle
143,5fe562bf74d8,updaDat,L1 attempts to update its data array,0,19294,cycle
143,5fe562bf74d8,wrCache,L1: New data written to cache,0,19294,cycle
144,5fe562bf74dc,add2q_l,L1: The message is added to the processing queue from the core,0,19296,cycle
144,5fe562bf74dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19296,cycle
144,5fe562bf74dc,hitActn,L1: request is a hit,0,19296,cycle
145,5fe562bf74e0,add2q_l,L1: The message is added to the processing queue from the core,0,19298,cycle
145,5fe562bf74e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
145,5fe562bf74e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,19298,cycle
145,5fe562bf74e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19298,cycle
145,5fe562bf74e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19298,cycle
145,5fe562bf74e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19299,cycle
145,5fe562bf74e0,add2q_u,L1 receives message from the bus,0,19300,cycle
145,5fe562bf74e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,19300,cycle
145,5fe562bf74e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
145,5fe562bf74e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,19300,cycle
145,5fe562bf74e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,19300,cycle
145,5fe562bf74e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,19300,cycle
145,5fe562bf74e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,19557,cycle
145,5fe562bf74e0,respond,LLC sends response message to the requesting L1,LLC,19557,cycle
145,5fe562bf74e0,updaDat,LLC updates its data array,LLC,19557,cycle
145,5fe562bf74e0,wrCache,LLC: New data written to cache,LLC,19557,cycle
145,5fe562bf74e0,respond,LLC sends response message to the requesting L1,LLC,19558,cycle
145,5fe562bf74e0,add2q_u,L1 receives message from the bus,0,19562,cycle
145,5fe562bf74e0,respond,L1 responds to core,0,19562,cycle
145,5fe562bf74e0,updaDat,L1 attempts to update its data array,0,19562,cycle
145,5fe562bf74e0,wrCache,L1: New data written to cache,0,19562,cycle
146,5fe562bf74e4,add2q_l,L1: The message is added to the processing queue from the core,0,19564,cycle
146,5fe562bf74e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19564,cycle
146,5fe562bf74e4,hitActn,L1: request is a hit,0,19564,cycle
147,5fe562bf74e8,add2q_l,L1: The message is added to the processing queue from the core,0,19566,cycle
147,5fe562bf74e8,Miss?  ,L1: Was the request a miss?,0,1,boolean
147,5fe562bf74e8,MSIredy,L1: Protocol determines message is now ready to be processed,0,19566,cycle
147,5fe562bf74e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19566,cycle
147,5fe562bf74e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19566,cycle
147,5fe562bf74e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19567,cycle
147,5fe562bf74e8,add2q_u,L1 receives message from the bus,0,19568,cycle
147,5fe562bf74e8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,19568,cycle
147,5fe562bf74e8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
147,5fe562bf74e8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,19568,cycle
147,5fe562bf74e8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,19568,cycle
147,5fe562bf74e8,add_req,LLC miss -> LLC sends request to DRAM,LLC,19568,cycle
147,5fe562bf74e8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,19825,cycle
147,5fe562bf74e8,respond,LLC sends response message to the requesting L1,LLC,19825,cycle
147,5fe562bf74e8,updaDat,LLC updates its data array,LLC,19825,cycle
147,5fe562bf74e8,wrCache,LLC: New data written to cache,LLC,19825,cycle
147,5fe562bf74e8,respond,LLC sends response message to the requesting L1,LLC,19826,cycle
147,5fe562bf74e8,add2q_u,L1 receives message from the bus,0,19830,cycle
147,5fe562bf74e8,respond,L1 responds to core,0,19830,cycle
147,5fe562bf74e8,updaDat,L1 attempts to update its data array,0,19830,cycle
147,5fe562bf74e8,wrCache,L1: New data written to cache,0,19830,cycle
148,5fe562bf74ec,add2q_l,L1: The message is added to the processing queue from the core,0,19832,cycle
148,5fe562bf74ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19832,cycle
148,5fe562bf74ec,hitActn,L1: request is a hit,0,19832,cycle
149,5fe562bf74f0,add2q_l,L1: The message is added to the processing queue from the core,0,19834,cycle
149,5fe562bf74f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
149,5fe562bf74f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,19834,cycle
149,5fe562bf74f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,19834,cycle
149,5fe562bf74f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19834,cycle
149,5fe562bf74f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,19835,cycle
149,5fe562bf74f0,add2q_u,L1 receives message from the bus,0,19836,cycle
149,5fe562bf74f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,19836,cycle
149,5fe562bf74f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
149,5fe562bf74f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,19836,cycle
149,5fe562bf74f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,19836,cycle
149,5fe562bf74f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,19836,cycle
149,5fe562bf74f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,20093,cycle
149,5fe562bf74f0,respond,LLC sends response message to the requesting L1,LLC,20093,cycle
149,5fe562bf74f0,updaDat,LLC updates its data array,LLC,20093,cycle
149,5fe562bf74f0,wrCache,LLC: New data written to cache,LLC,20093,cycle
149,5fe562bf74f0,respond,LLC sends response message to the requesting L1,LLC,20094,cycle
149,5fe562bf74f0,add2q_u,L1 receives message from the bus,0,20098,cycle
149,5fe562bf74f0,respond,L1 responds to core,0,20098,cycle
149,5fe562bf74f0,updaDat,L1 attempts to update its data array,0,20098,cycle
149,5fe562bf74f0,wrCache,L1: New data written to cache,0,20098,cycle
150,5fe562bf74f4,add2q_l,L1: The message is added to the processing queue from the core,0,20100,cycle
150,5fe562bf74f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20100,cycle
150,5fe562bf74f4,hitActn,L1: request is a hit,0,20100,cycle
151,5fe562bf74f8,add2q_l,L1: The message is added to the processing queue from the core,0,20102,cycle
151,5fe562bf74f8,Miss?  ,L1: Was the request a miss?,0,1,boolean
151,5fe562bf74f8,MSIredy,L1: Protocol determines message is now ready to be processed,0,20102,cycle
151,5fe562bf74f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20102,cycle
151,5fe562bf74f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20102,cycle
151,5fe562bf74f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20103,cycle
151,5fe562bf74f8,add2q_u,L1 receives message from the bus,0,20104,cycle
151,5fe562bf74f8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,20104,cycle
151,5fe562bf74f8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
151,5fe562bf74f8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,20104,cycle
151,5fe562bf74f8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,20104,cycle
151,5fe562bf74f8,add_req,LLC miss -> LLC sends request to DRAM,LLC,20104,cycle
151,5fe562bf74f8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,20361,cycle
151,5fe562bf74f8,respond,LLC sends response message to the requesting L1,LLC,20361,cycle
151,5fe562bf74f8,updaDat,LLC updates its data array,LLC,20361,cycle
151,5fe562bf74f8,wrCache,LLC: New data written to cache,LLC,20361,cycle
151,5fe562bf74f8,respond,LLC sends response message to the requesting L1,LLC,20362,cycle
151,5fe562bf74f8,add2q_u,L1 receives message from the bus,0,20366,cycle
151,5fe562bf74f8,respond,L1 responds to core,0,20366,cycle
151,5fe562bf74f8,updaDat,L1 attempts to update its data array,0,20366,cycle
151,5fe562bf74f8,wrCache,L1: New data written to cache,0,20366,cycle
152,5fe562bf74fc,add2q_l,L1: The message is added to the processing queue from the core,0,20368,cycle
152,5fe562bf74fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20368,cycle
152,5fe562bf74fc,hitActn,L1: request is a hit,0,20368,cycle
153,5fe562bf7500,add2q_l,L1: The message is added to the processing queue from the core,0,20370,cycle
153,5fe562bf7500,Miss?  ,L1: Was the request a miss?,0,1,boolean
153,5fe562bf7500,MSIredy,L1: Protocol determines message is now ready to be processed,0,20370,cycle
153,5fe562bf7500,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20370,cycle
153,5fe562bf7500,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20370,cycle
153,5fe562bf7500,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20371,cycle
153,5fe562bf7500,add2q_u,L1 receives message from the bus,0,20372,cycle
153,5fe562bf7500,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,20372,cycle
153,5fe562bf7500,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
153,5fe562bf7500,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,20372,cycle
153,5fe562bf7500,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,20372,cycle
153,5fe562bf7500,add_req,LLC miss -> LLC sends request to DRAM,LLC,20372,cycle
153,5fe562bf7500,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,20629,cycle
153,5fe562bf7500,respond,LLC sends response message to the requesting L1,LLC,20629,cycle
153,5fe562bf7500,updaDat,LLC updates its data array,LLC,20629,cycle
153,5fe562bf7500,wrCache,LLC: New data written to cache,LLC,20629,cycle
153,5fe562bf7500,respond,LLC sends response message to the requesting L1,LLC,20630,cycle
153,5fe562bf7500,add2q_u,L1 receives message from the bus,0,20634,cycle
153,5fe562bf7500,respond,L1 responds to core,0,20634,cycle
153,5fe562bf7500,updaDat,L1 attempts to update its data array,0,20634,cycle
153,5fe562bf7500,wrCache,L1: New data written to cache,0,20634,cycle
154,5fe562bf7504,add2q_l,L1: The message is added to the processing queue from the core,0,20636,cycle
154,5fe562bf7504,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20636,cycle
154,5fe562bf7504,hitActn,L1: request is a hit,0,20636,cycle
155,5fe562bf7508,add2q_l,L1: The message is added to the processing queue from the core,0,20638,cycle
155,5fe562bf7508,Miss?  ,L1: Was the request a miss?,0,1,boolean
155,5fe562bf7508,MSIredy,L1: Protocol determines message is now ready to be processed,0,20638,cycle
155,5fe562bf7508,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20638,cycle
155,5fe562bf7508,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20638,cycle
155,5fe562bf7508,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20639,cycle
155,5fe562bf7508,add2q_u,L1 receives message from the bus,0,20640,cycle
155,5fe562bf7508,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,20640,cycle
155,5fe562bf7508,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
155,5fe562bf7508,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,20640,cycle
155,5fe562bf7508,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,20640,cycle
155,5fe562bf7508,add_req,LLC miss -> LLC sends request to DRAM,LLC,20640,cycle
155,5fe562bf7508,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,20897,cycle
155,5fe562bf7508,respond,LLC sends response message to the requesting L1,LLC,20897,cycle
155,5fe562bf7508,updaDat,LLC updates its data array,LLC,20897,cycle
155,5fe562bf7508,wrCache,LLC: New data written to cache,LLC,20897,cycle
155,5fe562bf7508,respond,LLC sends response message to the requesting L1,LLC,20898,cycle
155,5fe562bf7508,add2q_u,L1 receives message from the bus,0,20902,cycle
155,5fe562bf7508,respond,L1 responds to core,0,20902,cycle
155,5fe562bf7508,updaDat,L1 attempts to update its data array,0,20902,cycle
155,5fe562bf7508,wrCache,L1: New data written to cache,0,20902,cycle
156,5fe562bf750c,add2q_l,L1: The message is added to the processing queue from the core,0,20904,cycle
156,5fe562bf750c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20904,cycle
156,5fe562bf750c,hitActn,L1: request is a hit,0,20904,cycle
157,5fe562bf7510,add2q_l,L1: The message is added to the processing queue from the core,0,20906,cycle
157,5fe562bf7510,Miss?  ,L1: Was the request a miss?,0,1,boolean
157,5fe562bf7510,MSIredy,L1: Protocol determines message is now ready to be processed,0,20906,cycle
157,5fe562bf7510,msgProc,L1: message is taken from the L1's processing queue to be processed,0,20906,cycle
157,5fe562bf7510,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20906,cycle
157,5fe562bf7510,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,20907,cycle
157,5fe562bf7510,add2q_u,L1 receives message from the bus,0,20908,cycle
157,5fe562bf7510,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,20908,cycle
157,5fe562bf7510,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
157,5fe562bf7510,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,20908,cycle
157,5fe562bf7510,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,20908,cycle
157,5fe562bf7510,add_req,LLC miss -> LLC sends request to DRAM,LLC,20908,cycle
157,5fe562bf7510,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,21165,cycle
157,5fe562bf7510,respond,LLC sends response message to the requesting L1,LLC,21165,cycle
157,5fe562bf7510,updaDat,LLC updates its data array,LLC,21165,cycle
157,5fe562bf7510,wrCache,LLC: New data written to cache,LLC,21165,cycle
157,5fe562bf7510,respond,LLC sends response message to the requesting L1,LLC,21166,cycle
157,5fe562bf7510,add2q_u,L1 receives message from the bus,0,21170,cycle
157,5fe562bf7510,respond,L1 responds to core,0,21170,cycle
157,5fe562bf7510,updaDat,L1 attempts to update its data array,0,21170,cycle
157,5fe562bf7510,wrCache,L1: New data written to cache,0,21170,cycle
158,5fe562bf7514,add2q_l,L1: The message is added to the processing queue from the core,0,21172,cycle
158,5fe562bf7514,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21172,cycle
158,5fe562bf7514,hitActn,L1: request is a hit,0,21172,cycle
159,5fe562bf7518,add2q_l,L1: The message is added to the processing queue from the core,0,21174,cycle
159,5fe562bf7518,Miss?  ,L1: Was the request a miss?,0,1,boolean
159,5fe562bf7518,MSIredy,L1: Protocol determines message is now ready to be processed,0,21174,cycle
159,5fe562bf7518,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21174,cycle
159,5fe562bf7518,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21174,cycle
159,5fe562bf7518,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21175,cycle
159,5fe562bf7518,add2q_u,L1 receives message from the bus,0,21176,cycle
159,5fe562bf7518,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,21176,cycle
159,5fe562bf7518,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
159,5fe562bf7518,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,21176,cycle
159,5fe562bf7518,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,21176,cycle
159,5fe562bf7518,add_req,LLC miss -> LLC sends request to DRAM,LLC,21176,cycle
159,5fe562bf7518,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,21433,cycle
159,5fe562bf7518,respond,LLC sends response message to the requesting L1,LLC,21433,cycle
159,5fe562bf7518,updaDat,LLC updates its data array,LLC,21433,cycle
159,5fe562bf7518,wrCache,LLC: New data written to cache,LLC,21433,cycle
159,5fe562bf7518,respond,LLC sends response message to the requesting L1,LLC,21434,cycle
159,5fe562bf7518,add2q_u,L1 receives message from the bus,0,21438,cycle
159,5fe562bf7518,respond,L1 responds to core,0,21438,cycle
159,5fe562bf7518,updaDat,L1 attempts to update its data array,0,21438,cycle
159,5fe562bf7518,wrCache,L1: New data written to cache,0,21438,cycle
160,5fe562bf751c,add2q_l,L1: The message is added to the processing queue from the core,0,21440,cycle
160,5fe562bf751c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21440,cycle
160,5fe562bf751c,hitActn,L1: request is a hit,0,21440,cycle
161,5fe562bf7520,add2q_l,L1: The message is added to the processing queue from the core,0,21442,cycle
161,5fe562bf7520,Miss?  ,L1: Was the request a miss?,0,1,boolean
161,5fe562bf7520,MSIredy,L1: Protocol determines message is now ready to be processed,0,21442,cycle
161,5fe562bf7520,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21442,cycle
161,5fe562bf7520,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21442,cycle
161,5fe562bf7520,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21443,cycle
161,5fe562bf7520,add2q_u,L1 receives message from the bus,0,21444,cycle
161,5fe562bf7520,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,21444,cycle
161,5fe562bf7520,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
161,5fe562bf7520,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,21444,cycle
161,5fe562bf7520,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,21444,cycle
161,5fe562bf7520,add_req,LLC miss -> LLC sends request to DRAM,LLC,21444,cycle
161,5fe562bf7520,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,21701,cycle
161,5fe562bf7520,respond,LLC sends response message to the requesting L1,LLC,21701,cycle
161,5fe562bf7520,updaDat,LLC updates its data array,LLC,21701,cycle
161,5fe562bf7520,wrCache,LLC: New data written to cache,LLC,21701,cycle
161,5fe562bf7520,respond,LLC sends response message to the requesting L1,LLC,21702,cycle
161,5fe562bf7520,add2q_u,L1 receives message from the bus,0,21706,cycle
161,5fe562bf7520,respond,L1 responds to core,0,21706,cycle
161,5fe562bf7520,updaDat,L1 attempts to update its data array,0,21706,cycle
161,5fe562bf7520,wrCache,L1: New data written to cache,0,21706,cycle
162,5fe562bf7524,add2q_l,L1: The message is added to the processing queue from the core,0,21708,cycle
162,5fe562bf7524,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21708,cycle
162,5fe562bf7524,hitActn,L1: request is a hit,0,21708,cycle
163,5fe562bf7528,add2q_l,L1: The message is added to the processing queue from the core,0,21710,cycle
163,5fe562bf7528,Miss?  ,L1: Was the request a miss?,0,1,boolean
163,5fe562bf7528,MSIredy,L1: Protocol determines message is now ready to be processed,0,21710,cycle
163,5fe562bf7528,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21710,cycle
163,5fe562bf7528,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21710,cycle
163,5fe562bf7528,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21711,cycle
163,5fe562bf7528,add2q_u,L1 receives message from the bus,0,21712,cycle
163,5fe562bf7528,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,21712,cycle
163,5fe562bf7528,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
163,5fe562bf7528,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,21712,cycle
163,5fe562bf7528,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,21712,cycle
163,5fe562bf7528,add_req,LLC miss -> LLC sends request to DRAM,LLC,21712,cycle
163,5fe562bf7528,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,21969,cycle
163,5fe562bf7528,respond,LLC sends response message to the requesting L1,LLC,21969,cycle
163,5fe562bf7528,updaDat,LLC updates its data array,LLC,21969,cycle
163,5fe562bf7528,wrCache,LLC: New data written to cache,LLC,21969,cycle
163,5fe562bf7528,respond,LLC sends response message to the requesting L1,LLC,21970,cycle
163,5fe562bf7528,add2q_u,L1 receives message from the bus,0,21974,cycle
163,5fe562bf7528,respond,L1 responds to core,0,21974,cycle
163,5fe562bf7528,updaDat,L1 attempts to update its data array,0,21974,cycle
163,5fe562bf7528,wrCache,L1: New data written to cache,0,21974,cycle
164,5fe562bf752c,add2q_l,L1: The message is added to the processing queue from the core,0,21976,cycle
164,5fe562bf752c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21976,cycle
164,5fe562bf752c,hitActn,L1: request is a hit,0,21976,cycle
165,5fe562bf7530,add2q_l,L1: The message is added to the processing queue from the core,0,21978,cycle
165,5fe562bf7530,Miss?  ,L1: Was the request a miss?,0,1,boolean
165,5fe562bf7530,MSIredy,L1: Protocol determines message is now ready to be processed,0,21978,cycle
165,5fe562bf7530,msgProc,L1: message is taken from the L1's processing queue to be processed,0,21978,cycle
165,5fe562bf7530,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21978,cycle
165,5fe562bf7530,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,21979,cycle
165,5fe562bf7530,add2q_u,L1 receives message from the bus,0,21980,cycle
165,5fe562bf7530,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,21980,cycle
165,5fe562bf7530,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
165,5fe562bf7530,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,21980,cycle
165,5fe562bf7530,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,21980,cycle
165,5fe562bf7530,add_req,LLC miss -> LLC sends request to DRAM,LLC,21980,cycle
165,5fe562bf7530,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,22237,cycle
165,5fe562bf7530,respond,LLC sends response message to the requesting L1,LLC,22237,cycle
165,5fe562bf7530,updaDat,LLC updates its data array,LLC,22237,cycle
165,5fe562bf7530,wrCache,LLC: New data written to cache,LLC,22237,cycle
165,5fe562bf7530,respond,LLC sends response message to the requesting L1,LLC,22238,cycle
165,5fe562bf7530,add2q_u,L1 receives message from the bus,0,22242,cycle
165,5fe562bf7530,respond,L1 responds to core,0,22242,cycle
165,5fe562bf7530,updaDat,L1 attempts to update its data array,0,22242,cycle
165,5fe562bf7530,wrCache,L1: New data written to cache,0,22242,cycle
166,5fe562bf7534,add2q_l,L1: The message is added to the processing queue from the core,0,22244,cycle
166,5fe562bf7534,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22244,cycle
166,5fe562bf7534,hitActn,L1: request is a hit,0,22244,cycle
167,5fe562bf7538,add2q_l,L1: The message is added to the processing queue from the core,0,22246,cycle
167,5fe562bf7538,Miss?  ,L1: Was the request a miss?,0,1,boolean
167,5fe562bf7538,MSIredy,L1: Protocol determines message is now ready to be processed,0,22246,cycle
167,5fe562bf7538,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22246,cycle
167,5fe562bf7538,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22246,cycle
167,5fe562bf7538,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22247,cycle
167,5fe562bf7538,add2q_u,L1 receives message from the bus,0,22248,cycle
167,5fe562bf7538,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,22248,cycle
167,5fe562bf7538,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
167,5fe562bf7538,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,22248,cycle
167,5fe562bf7538,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,22248,cycle
167,5fe562bf7538,add_req,LLC miss -> LLC sends request to DRAM,LLC,22248,cycle
167,5fe562bf7538,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,22505,cycle
167,5fe562bf7538,respond,LLC sends response message to the requesting L1,LLC,22505,cycle
167,5fe562bf7538,updaDat,LLC updates its data array,LLC,22505,cycle
167,5fe562bf7538,wrCache,LLC: New data written to cache,LLC,22505,cycle
167,5fe562bf7538,respond,LLC sends response message to the requesting L1,LLC,22506,cycle
167,5fe562bf7538,add2q_u,L1 receives message from the bus,0,22510,cycle
167,5fe562bf7538,respond,L1 responds to core,0,22510,cycle
167,5fe562bf7538,updaDat,L1 attempts to update its data array,0,22510,cycle
167,5fe562bf7538,wrCache,L1: New data written to cache,0,22510,cycle
168,5fe562bf753c,add2q_l,L1: The message is added to the processing queue from the core,0,22512,cycle
168,5fe562bf753c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22512,cycle
168,5fe562bf753c,hitActn,L1: request is a hit,0,22512,cycle
169,5fe562bf7540,add2q_l,L1: The message is added to the processing queue from the core,0,22514,cycle
169,5fe562bf7540,Miss?  ,L1: Was the request a miss?,0,1,boolean
169,5fe562bf7540,MSIredy,L1: Protocol determines message is now ready to be processed,0,22514,cycle
169,5fe562bf7540,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22514,cycle
169,5fe562bf7540,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22514,cycle
169,5fe562bf7540,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22515,cycle
169,5fe562bf7540,add2q_u,L1 receives message from the bus,0,22516,cycle
169,5fe562bf7540,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,22516,cycle
169,5fe562bf7540,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
169,5fe562bf7540,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,22516,cycle
169,5fe562bf7540,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,22516,cycle
169,5fe562bf7540,add_req,LLC miss -> LLC sends request to DRAM,LLC,22516,cycle
169,5fe562bf7540,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,22773,cycle
169,5fe562bf7540,respond,LLC sends response message to the requesting L1,LLC,22773,cycle
169,5fe562bf7540,updaDat,LLC updates its data array,LLC,22773,cycle
169,5fe562bf7540,wrCache,LLC: New data written to cache,LLC,22773,cycle
169,5fe562bf7540,respond,LLC sends response message to the requesting L1,LLC,22774,cycle
169,5fe562bf7540,add2q_u,L1 receives message from the bus,0,22778,cycle
169,5fe562bf7540,respond,L1 responds to core,0,22778,cycle
169,5fe562bf7540,updaDat,L1 attempts to update its data array,0,22778,cycle
169,5fe562bf7540,wrCache,L1: New data written to cache,0,22778,cycle
170,5fe562bf7544,add2q_l,L1: The message is added to the processing queue from the core,0,22780,cycle
170,5fe562bf7544,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22780,cycle
170,5fe562bf7544,hitActn,L1: request is a hit,0,22780,cycle
171,5fe562bf7548,add2q_l,L1: The message is added to the processing queue from the core,0,22782,cycle
171,5fe562bf7548,Miss?  ,L1: Was the request a miss?,0,1,boolean
171,5fe562bf7548,MSIredy,L1: Protocol determines message is now ready to be processed,0,22782,cycle
171,5fe562bf7548,msgProc,L1: message is taken from the L1's processing queue to be processed,0,22782,cycle
171,5fe562bf7548,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22782,cycle
171,5fe562bf7548,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,22783,cycle
171,5fe562bf7548,add2q_u,L1 receives message from the bus,0,22784,cycle
171,5fe562bf7548,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,22784,cycle
171,5fe562bf7548,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
171,5fe562bf7548,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,22784,cycle
171,5fe562bf7548,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,22784,cycle
171,5fe562bf7548,add_req,LLC miss -> LLC sends request to DRAM,LLC,22784,cycle
171,5fe562bf7548,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,23041,cycle
171,5fe562bf7548,respond,LLC sends response message to the requesting L1,LLC,23041,cycle
171,5fe562bf7548,updaDat,LLC updates its data array,LLC,23041,cycle
171,5fe562bf7548,wrCache,LLC: New data written to cache,LLC,23041,cycle
171,5fe562bf7548,respond,LLC sends response message to the requesting L1,LLC,23042,cycle
171,5fe562bf7548,add2q_u,L1 receives message from the bus,0,23046,cycle
171,5fe562bf7548,respond,L1 responds to core,0,23046,cycle
171,5fe562bf7548,updaDat,L1 attempts to update its data array,0,23046,cycle
171,5fe562bf7548,wrCache,L1: New data written to cache,0,23046,cycle
172,5fe562bf754c,add2q_l,L1: The message is added to the processing queue from the core,0,23048,cycle
172,5fe562bf754c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23048,cycle
172,5fe562bf754c,hitActn,L1: request is a hit,0,23048,cycle
173,5fe562bf7550,add2q_l,L1: The message is added to the processing queue from the core,0,23050,cycle
173,5fe562bf7550,Miss?  ,L1: Was the request a miss?,0,1,boolean
173,5fe562bf7550,MSIredy,L1: Protocol determines message is now ready to be processed,0,23050,cycle
173,5fe562bf7550,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23050,cycle
173,5fe562bf7550,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23050,cycle
173,5fe562bf7550,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23051,cycle
173,5fe562bf7550,add2q_u,L1 receives message from the bus,0,23052,cycle
173,5fe562bf7550,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,23052,cycle
173,5fe562bf7550,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
173,5fe562bf7550,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,23052,cycle
173,5fe562bf7550,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,23052,cycle
173,5fe562bf7550,add_req,LLC miss -> LLC sends request to DRAM,LLC,23052,cycle
173,5fe562bf7550,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,23309,cycle
173,5fe562bf7550,respond,LLC sends response message to the requesting L1,LLC,23309,cycle
173,5fe562bf7550,updaDat,LLC updates its data array,LLC,23309,cycle
173,5fe562bf7550,wrCache,LLC: New data written to cache,LLC,23309,cycle
173,5fe562bf7550,respond,LLC sends response message to the requesting L1,LLC,23310,cycle
173,5fe562bf7550,add2q_u,L1 receives message from the bus,0,23314,cycle
173,5fe562bf7550,respond,L1 responds to core,0,23314,cycle
173,5fe562bf7550,updaDat,L1 attempts to update its data array,0,23314,cycle
173,5fe562bf7550,wrCache,L1: New data written to cache,0,23314,cycle
174,5fe562bf7554,add2q_l,L1: The message is added to the processing queue from the core,0,23316,cycle
174,5fe562bf7554,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23316,cycle
174,5fe562bf7554,hitActn,L1: request is a hit,0,23316,cycle
175,5fe562bf7558,add2q_l,L1: The message is added to the processing queue from the core,0,23318,cycle
175,5fe562bf7558,Miss?  ,L1: Was the request a miss?,0,1,boolean
175,5fe562bf7558,MSIredy,L1: Protocol determines message is now ready to be processed,0,23318,cycle
175,5fe562bf7558,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23318,cycle
175,5fe562bf7558,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23318,cycle
175,5fe562bf7558,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23319,cycle
175,5fe562bf7558,add2q_u,L1 receives message from the bus,0,23320,cycle
175,5fe562bf7558,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,23320,cycle
175,5fe562bf7558,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
175,5fe562bf7558,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,23320,cycle
175,5fe562bf7558,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,23320,cycle
175,5fe562bf7558,add_req,LLC miss -> LLC sends request to DRAM,LLC,23320,cycle
175,5fe562bf7558,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,23577,cycle
175,5fe562bf7558,respond,LLC sends response message to the requesting L1,LLC,23577,cycle
175,5fe562bf7558,updaDat,LLC updates its data array,LLC,23577,cycle
175,5fe562bf7558,wrCache,LLC: New data written to cache,LLC,23577,cycle
175,5fe562bf7558,respond,LLC sends response message to the requesting L1,LLC,23578,cycle
175,5fe562bf7558,add2q_u,L1 receives message from the bus,0,23582,cycle
175,5fe562bf7558,respond,L1 responds to core,0,23582,cycle
175,5fe562bf7558,updaDat,L1 attempts to update its data array,0,23582,cycle
175,5fe562bf7558,wrCache,L1: New data written to cache,0,23582,cycle
176,5fe562bf755c,add2q_l,L1: The message is added to the processing queue from the core,0,23584,cycle
176,5fe562bf755c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23584,cycle
176,5fe562bf755c,hitActn,L1: request is a hit,0,23584,cycle
177,5fe562bf7560,add2q_l,L1: The message is added to the processing queue from the core,0,23586,cycle
177,5fe562bf7560,Miss?  ,L1: Was the request a miss?,0,1,boolean
177,5fe562bf7560,MSIredy,L1: Protocol determines message is now ready to be processed,0,23586,cycle
177,5fe562bf7560,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23586,cycle
177,5fe562bf7560,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23586,cycle
177,5fe562bf7560,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23587,cycle
177,5fe562bf7560,add2q_u,L1 receives message from the bus,0,23588,cycle
177,5fe562bf7560,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,23588,cycle
177,5fe562bf7560,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
177,5fe562bf7560,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,23588,cycle
177,5fe562bf7560,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,23588,cycle
177,5fe562bf7560,add_req,LLC miss -> LLC sends request to DRAM,LLC,23588,cycle
177,5fe562bf7560,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,23845,cycle
177,5fe562bf7560,respond,LLC sends response message to the requesting L1,LLC,23845,cycle
177,5fe562bf7560,updaDat,LLC updates its data array,LLC,23845,cycle
177,5fe562bf7560,wrCache,LLC: New data written to cache,LLC,23845,cycle
177,5fe562bf7560,respond,LLC sends response message to the requesting L1,LLC,23846,cycle
177,5fe562bf7560,add2q_u,L1 receives message from the bus,0,23850,cycle
177,5fe562bf7560,respond,L1 responds to core,0,23850,cycle
177,5fe562bf7560,updaDat,L1 attempts to update its data array,0,23850,cycle
177,5fe562bf7560,wrCache,L1: New data written to cache,0,23850,cycle
178,5fe562bf7564,add2q_l,L1: The message is added to the processing queue from the core,0,23852,cycle
178,5fe562bf7564,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23852,cycle
178,5fe562bf7564,hitActn,L1: request is a hit,0,23852,cycle
179,5fe562bf7568,add2q_l,L1: The message is added to the processing queue from the core,0,23854,cycle
179,5fe562bf7568,Miss?  ,L1: Was the request a miss?,0,1,boolean
179,5fe562bf7568,MSIredy,L1: Protocol determines message is now ready to be processed,0,23854,cycle
179,5fe562bf7568,msgProc,L1: message is taken from the L1's processing queue to be processed,0,23854,cycle
179,5fe562bf7568,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23854,cycle
179,5fe562bf7568,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,23855,cycle
179,5fe562bf7568,add2q_u,L1 receives message from the bus,0,23856,cycle
179,5fe562bf7568,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,23856,cycle
179,5fe562bf7568,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
179,5fe562bf7568,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,23856,cycle
179,5fe562bf7568,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,23856,cycle
179,5fe562bf7568,add_req,LLC miss -> LLC sends request to DRAM,LLC,23856,cycle
179,5fe562bf7568,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,24113,cycle
179,5fe562bf7568,respond,LLC sends response message to the requesting L1,LLC,24113,cycle
179,5fe562bf7568,updaDat,LLC updates its data array,LLC,24113,cycle
179,5fe562bf7568,wrCache,LLC: New data written to cache,LLC,24113,cycle
179,5fe562bf7568,respond,LLC sends response message to the requesting L1,LLC,24114,cycle
179,5fe562bf7568,add2q_u,L1 receives message from the bus,0,24118,cycle
179,5fe562bf7568,respond,L1 responds to core,0,24118,cycle
179,5fe562bf7568,updaDat,L1 attempts to update its data array,0,24118,cycle
179,5fe562bf7568,wrCache,L1: New data written to cache,0,24118,cycle
180,5fe562bf756c,add2q_l,L1: The message is added to the processing queue from the core,0,24120,cycle
180,5fe562bf756c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24120,cycle
180,5fe562bf756c,hitActn,L1: request is a hit,0,24120,cycle
181,5fe562bf7570,add2q_l,L1: The message is added to the processing queue from the core,0,24122,cycle
181,5fe562bf7570,Miss?  ,L1: Was the request a miss?,0,1,boolean
181,5fe562bf7570,MSIredy,L1: Protocol determines message is now ready to be processed,0,24122,cycle
181,5fe562bf7570,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24122,cycle
181,5fe562bf7570,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24122,cycle
181,5fe562bf7570,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24123,cycle
181,5fe562bf7570,add2q_u,L1 receives message from the bus,0,24124,cycle
181,5fe562bf7570,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,24124,cycle
181,5fe562bf7570,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
181,5fe562bf7570,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,24124,cycle
181,5fe562bf7570,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,24124,cycle
181,5fe562bf7570,add_req,LLC miss -> LLC sends request to DRAM,LLC,24124,cycle
181,5fe562bf7570,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,24381,cycle
181,5fe562bf7570,respond,LLC sends response message to the requesting L1,LLC,24381,cycle
181,5fe562bf7570,updaDat,LLC updates its data array,LLC,24381,cycle
181,5fe562bf7570,wrCache,LLC: New data written to cache,LLC,24381,cycle
181,5fe562bf7570,respond,LLC sends response message to the requesting L1,LLC,24382,cycle
181,5fe562bf7570,add2q_u,L1 receives message from the bus,0,24386,cycle
181,5fe562bf7570,respond,L1 responds to core,0,24386,cycle
181,5fe562bf7570,updaDat,L1 attempts to update its data array,0,24386,cycle
181,5fe562bf7570,wrCache,L1: New data written to cache,0,24386,cycle
182,5fe562bf7574,add2q_l,L1: The message is added to the processing queue from the core,0,24388,cycle
182,5fe562bf7574,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24388,cycle
182,5fe562bf7574,hitActn,L1: request is a hit,0,24388,cycle
183,5fe562bf7578,add2q_l,L1: The message is added to the processing queue from the core,0,24390,cycle
183,5fe562bf7578,Miss?  ,L1: Was the request a miss?,0,1,boolean
183,5fe562bf7578,MSIredy,L1: Protocol determines message is now ready to be processed,0,24390,cycle
183,5fe562bf7578,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24390,cycle
183,5fe562bf7578,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24390,cycle
183,5fe562bf7578,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24391,cycle
183,5fe562bf7578,add2q_u,L1 receives message from the bus,0,24392,cycle
183,5fe562bf7578,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,24392,cycle
183,5fe562bf7578,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
183,5fe562bf7578,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,24392,cycle
183,5fe562bf7578,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,24392,cycle
183,5fe562bf7578,add_req,LLC miss -> LLC sends request to DRAM,LLC,24392,cycle
183,5fe562bf7578,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,24649,cycle
183,5fe562bf7578,respond,LLC sends response message to the requesting L1,LLC,24649,cycle
183,5fe562bf7578,updaDat,LLC updates its data array,LLC,24649,cycle
183,5fe562bf7578,wrCache,LLC: New data written to cache,LLC,24649,cycle
183,5fe562bf7578,respond,LLC sends response message to the requesting L1,LLC,24650,cycle
183,5fe562bf7578,add2q_u,L1 receives message from the bus,0,24654,cycle
183,5fe562bf7578,respond,L1 responds to core,0,24654,cycle
183,5fe562bf7578,updaDat,L1 attempts to update its data array,0,24654,cycle
183,5fe562bf7578,wrCache,L1: New data written to cache,0,24654,cycle
184,5fe562bf757c,add2q_l,L1: The message is added to the processing queue from the core,0,24656,cycle
184,5fe562bf757c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24656,cycle
184,5fe562bf757c,hitActn,L1: request is a hit,0,24656,cycle
185,5fe562bf7580,add2q_l,L1: The message is added to the processing queue from the core,0,24658,cycle
185,5fe562bf7580,Miss?  ,L1: Was the request a miss?,0,1,boolean
185,5fe562bf7580,MSIredy,L1: Protocol determines message is now ready to be processed,0,24658,cycle
185,5fe562bf7580,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24658,cycle
185,5fe562bf7580,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24658,cycle
185,5fe562bf7580,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24659,cycle
185,5fe562bf7580,add2q_u,L1 receives message from the bus,0,24660,cycle
185,5fe562bf7580,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,24660,cycle
185,5fe562bf7580,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
185,5fe562bf7580,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,24660,cycle
185,5fe562bf7580,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,24660,cycle
185,5fe562bf7580,add_req,LLC miss -> LLC sends request to DRAM,LLC,24660,cycle
185,5fe562bf7580,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,24917,cycle
185,5fe562bf7580,respond,LLC sends response message to the requesting L1,LLC,24917,cycle
185,5fe562bf7580,updaDat,LLC updates its data array,LLC,24917,cycle
185,5fe562bf7580,wrCache,LLC: New data written to cache,LLC,24917,cycle
185,5fe562bf7580,respond,LLC sends response message to the requesting L1,LLC,24918,cycle
185,5fe562bf7580,add2q_u,L1 receives message from the bus,0,24922,cycle
185,5fe562bf7580,respond,L1 responds to core,0,24922,cycle
185,5fe562bf7580,updaDat,L1 attempts to update its data array,0,24922,cycle
185,5fe562bf7580,wrCache,L1: New data written to cache,0,24922,cycle
186,5fe562bf7584,add2q_l,L1: The message is added to the processing queue from the core,0,24924,cycle
186,5fe562bf7584,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24924,cycle
186,5fe562bf7584,hitActn,L1: request is a hit,0,24924,cycle
187,5fe562bf7588,add2q_l,L1: The message is added to the processing queue from the core,0,24926,cycle
187,5fe562bf7588,Miss?  ,L1: Was the request a miss?,0,1,boolean
187,5fe562bf7588,MSIredy,L1: Protocol determines message is now ready to be processed,0,24926,cycle
187,5fe562bf7588,msgProc,L1: message is taken from the L1's processing queue to be processed,0,24926,cycle
187,5fe562bf7588,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24926,cycle
187,5fe562bf7588,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,24927,cycle
187,5fe562bf7588,add2q_u,L1 receives message from the bus,0,24928,cycle
187,5fe562bf7588,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,24928,cycle
187,5fe562bf7588,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
187,5fe562bf7588,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,24928,cycle
187,5fe562bf7588,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,24928,cycle
187,5fe562bf7588,add_req,LLC miss -> LLC sends request to DRAM,LLC,24928,cycle
187,5fe562bf7588,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,25185,cycle
187,5fe562bf7588,respond,LLC sends response message to the requesting L1,LLC,25185,cycle
187,5fe562bf7588,updaDat,LLC updates its data array,LLC,25185,cycle
187,5fe562bf7588,wrCache,LLC: New data written to cache,LLC,25185,cycle
187,5fe562bf7588,respond,LLC sends response message to the requesting L1,LLC,25186,cycle
187,5fe562bf7588,add2q_u,L1 receives message from the bus,0,25190,cycle
187,5fe562bf7588,respond,L1 responds to core,0,25190,cycle
187,5fe562bf7588,updaDat,L1 attempts to update its data array,0,25190,cycle
187,5fe562bf7588,wrCache,L1: New data written to cache,0,25190,cycle
188,5fe562bf758c,add2q_l,L1: The message is added to the processing queue from the core,0,25192,cycle
188,5fe562bf758c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25192,cycle
188,5fe562bf758c,hitActn,L1: request is a hit,0,25192,cycle
189,5fe562bf7590,add2q_l,L1: The message is added to the processing queue from the core,0,25194,cycle
189,5fe562bf7590,Miss?  ,L1: Was the request a miss?,0,1,boolean
189,5fe562bf7590,MSIredy,L1: Protocol determines message is now ready to be processed,0,25194,cycle
189,5fe562bf7590,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25194,cycle
189,5fe562bf7590,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25194,cycle
189,5fe562bf7590,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25195,cycle
189,5fe562bf7590,add2q_u,L1 receives message from the bus,0,25196,cycle
189,5fe562bf7590,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,25196,cycle
189,5fe562bf7590,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
189,5fe562bf7590,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,25196,cycle
189,5fe562bf7590,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,25196,cycle
189,5fe562bf7590,add_req,LLC miss -> LLC sends request to DRAM,LLC,25196,cycle
189,5fe562bf7590,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,25453,cycle
189,5fe562bf7590,respond,LLC sends response message to the requesting L1,LLC,25453,cycle
189,5fe562bf7590,updaDat,LLC updates its data array,LLC,25453,cycle
189,5fe562bf7590,wrCache,LLC: New data written to cache,LLC,25453,cycle
189,5fe562bf7590,respond,LLC sends response message to the requesting L1,LLC,25454,cycle
189,5fe562bf7590,add2q_u,L1 receives message from the bus,0,25458,cycle
189,5fe562bf7590,respond,L1 responds to core,0,25458,cycle
189,5fe562bf7590,updaDat,L1 attempts to update its data array,0,25458,cycle
189,5fe562bf7590,wrCache,L1: New data written to cache,0,25458,cycle
190,5fe562bf7594,add2q_l,L1: The message is added to the processing queue from the core,0,25460,cycle
190,5fe562bf7594,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25460,cycle
190,5fe562bf7594,hitActn,L1: request is a hit,0,25460,cycle
191,5fe562bf7598,add2q_l,L1: The message is added to the processing queue from the core,0,25462,cycle
191,5fe562bf7598,Miss?  ,L1: Was the request a miss?,0,1,boolean
191,5fe562bf7598,MSIredy,L1: Protocol determines message is now ready to be processed,0,25462,cycle
191,5fe562bf7598,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25462,cycle
191,5fe562bf7598,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25462,cycle
191,5fe562bf7598,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25463,cycle
191,5fe562bf7598,add2q_u,L1 receives message from the bus,0,25464,cycle
191,5fe562bf7598,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,25464,cycle
191,5fe562bf7598,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
191,5fe562bf7598,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,25464,cycle
191,5fe562bf7598,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,25464,cycle
191,5fe562bf7598,add_req,LLC miss -> LLC sends request to DRAM,LLC,25464,cycle
191,5fe562bf7598,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,25721,cycle
191,5fe562bf7598,respond,LLC sends response message to the requesting L1,LLC,25721,cycle
191,5fe562bf7598,updaDat,LLC updates its data array,LLC,25721,cycle
191,5fe562bf7598,wrCache,LLC: New data written to cache,LLC,25721,cycle
191,5fe562bf7598,respond,LLC sends response message to the requesting L1,LLC,25722,cycle
191,5fe562bf7598,add2q_u,L1 receives message from the bus,0,25726,cycle
191,5fe562bf7598,respond,L1 responds to core,0,25726,cycle
191,5fe562bf7598,updaDat,L1 attempts to update its data array,0,25726,cycle
191,5fe562bf7598,wrCache,L1: New data written to cache,0,25726,cycle
192,5fe562bf759c,add2q_l,L1: The message is added to the processing queue from the core,0,25728,cycle
192,5fe562bf759c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25728,cycle
192,5fe562bf759c,hitActn,L1: request is a hit,0,25728,cycle
193,5fe562bf75a0,add2q_l,L1: The message is added to the processing queue from the core,0,25730,cycle
193,5fe562bf75a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
193,5fe562bf75a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,25730,cycle
193,5fe562bf75a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25730,cycle
193,5fe562bf75a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25730,cycle
193,5fe562bf75a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25731,cycle
193,5fe562bf75a0,add2q_u,L1 receives message from the bus,0,25732,cycle
193,5fe562bf75a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,25732,cycle
193,5fe562bf75a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
193,5fe562bf75a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,25732,cycle
193,5fe562bf75a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,25732,cycle
193,5fe562bf75a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,25732,cycle
193,5fe562bf75a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,25989,cycle
193,5fe562bf75a0,respond,LLC sends response message to the requesting L1,LLC,25989,cycle
193,5fe562bf75a0,updaDat,LLC updates its data array,LLC,25989,cycle
193,5fe562bf75a0,wrCache,LLC: New data written to cache,LLC,25989,cycle
193,5fe562bf75a0,respond,LLC sends response message to the requesting L1,LLC,25990,cycle
193,5fe562bf75a0,add2q_u,L1 receives message from the bus,0,25994,cycle
193,5fe562bf75a0,respond,L1 responds to core,0,25994,cycle
193,5fe562bf75a0,updaDat,L1 attempts to update its data array,0,25994,cycle
193,5fe562bf75a0,wrCache,L1: New data written to cache,0,25994,cycle
194,5fe562bf75a4,add2q_l,L1: The message is added to the processing queue from the core,0,25996,cycle
194,5fe562bf75a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25996,cycle
194,5fe562bf75a4,hitActn,L1: request is a hit,0,25996,cycle
195,5fe562bf75a8,add2q_l,L1: The message is added to the processing queue from the core,0,25998,cycle
195,5fe562bf75a8,Miss?  ,L1: Was the request a miss?,0,1,boolean
195,5fe562bf75a8,MSIredy,L1: Protocol determines message is now ready to be processed,0,25998,cycle
195,5fe562bf75a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,25998,cycle
195,5fe562bf75a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25998,cycle
195,5fe562bf75a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,25999,cycle
195,5fe562bf75a8,add2q_u,L1 receives message from the bus,0,26000,cycle
195,5fe562bf75a8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,26000,cycle
195,5fe562bf75a8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
195,5fe562bf75a8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,26000,cycle
195,5fe562bf75a8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,26000,cycle
195,5fe562bf75a8,add_req,LLC miss -> LLC sends request to DRAM,LLC,26000,cycle
195,5fe562bf75a8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,26257,cycle
195,5fe562bf75a8,respond,LLC sends response message to the requesting L1,LLC,26257,cycle
195,5fe562bf75a8,updaDat,LLC updates its data array,LLC,26257,cycle
195,5fe562bf75a8,wrCache,LLC: New data written to cache,LLC,26257,cycle
195,5fe562bf75a8,respond,LLC sends response message to the requesting L1,LLC,26258,cycle
195,5fe562bf75a8,add2q_u,L1 receives message from the bus,0,26262,cycle
195,5fe562bf75a8,respond,L1 responds to core,0,26262,cycle
195,5fe562bf75a8,updaDat,L1 attempts to update its data array,0,26262,cycle
195,5fe562bf75a8,wrCache,L1: New data written to cache,0,26262,cycle
196,5fe562bf75ac,add2q_l,L1: The message is added to the processing queue from the core,0,26264,cycle
196,5fe562bf75ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26264,cycle
196,5fe562bf75ac,hitActn,L1: request is a hit,0,26264,cycle
197,5fe562bf75b0,add2q_l,L1: The message is added to the processing queue from the core,0,26266,cycle
197,5fe562bf75b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
197,5fe562bf75b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,26266,cycle
197,5fe562bf75b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26266,cycle
197,5fe562bf75b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26266,cycle
197,5fe562bf75b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26267,cycle
197,5fe562bf75b0,add2q_u,L1 receives message from the bus,0,26268,cycle
197,5fe562bf75b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,26268,cycle
197,5fe562bf75b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
197,5fe562bf75b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,26268,cycle
197,5fe562bf75b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,26268,cycle
197,5fe562bf75b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,26268,cycle
197,5fe562bf75b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,26525,cycle
197,5fe562bf75b0,respond,LLC sends response message to the requesting L1,LLC,26525,cycle
197,5fe562bf75b0,updaDat,LLC updates its data array,LLC,26525,cycle
197,5fe562bf75b0,wrCache,LLC: New data written to cache,LLC,26525,cycle
197,5fe562bf75b0,respond,LLC sends response message to the requesting L1,LLC,26526,cycle
197,5fe562bf75b0,add2q_u,L1 receives message from the bus,0,26530,cycle
197,5fe562bf75b0,respond,L1 responds to core,0,26530,cycle
197,5fe562bf75b0,updaDat,L1 attempts to update its data array,0,26530,cycle
197,5fe562bf75b0,wrCache,L1: New data written to cache,0,26530,cycle
198,5fe562bf75b4,add2q_l,L1: The message is added to the processing queue from the core,0,26532,cycle
198,5fe562bf75b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26532,cycle
198,5fe562bf75b4,hitActn,L1: request is a hit,0,26532,cycle
199,5fe562bf75b8,add2q_l,L1: The message is added to the processing queue from the core,0,26534,cycle
199,5fe562bf75b8,Miss?  ,L1: Was the request a miss?,0,1,boolean
199,5fe562bf75b8,MSIredy,L1: Protocol determines message is now ready to be processed,0,26534,cycle
199,5fe562bf75b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26534,cycle
199,5fe562bf75b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26534,cycle
199,5fe562bf75b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26535,cycle
199,5fe562bf75b8,add2q_u,L1 receives message from the bus,0,26536,cycle
199,5fe562bf75b8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,26536,cycle
199,5fe562bf75b8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
199,5fe562bf75b8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,26536,cycle
199,5fe562bf75b8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,26536,cycle
199,5fe562bf75b8,add_req,LLC miss -> LLC sends request to DRAM,LLC,26536,cycle
199,5fe562bf75b8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,26793,cycle
199,5fe562bf75b8,respond,LLC sends response message to the requesting L1,LLC,26793,cycle
199,5fe562bf75b8,updaDat,LLC updates its data array,LLC,26793,cycle
199,5fe562bf75b8,wrCache,LLC: New data written to cache,LLC,26793,cycle
199,5fe562bf75b8,respond,LLC sends response message to the requesting L1,LLC,26794,cycle
199,5fe562bf75b8,add2q_u,L1 receives message from the bus,0,26798,cycle
199,5fe562bf75b8,respond,L1 responds to core,0,26798,cycle
199,5fe562bf75b8,updaDat,L1 attempts to update its data array,0,26798,cycle
199,5fe562bf75b8,wrCache,L1: New data written to cache,0,26798,cycle
200,5fe562bf75bc,add2q_l,L1: The message is added to the processing queue from the core,0,26800,cycle
200,5fe562bf75bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26800,cycle
200,5fe562bf75bc,hitActn,L1: request is a hit,0,26800,cycle
201,5fe562bf75c0,add2q_l,L1: The message is added to the processing queue from the core,0,26802,cycle
201,5fe562bf75c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
201,5fe562bf75c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,26802,cycle
201,5fe562bf75c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,26802,cycle
201,5fe562bf75c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26802,cycle
201,5fe562bf75c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,26803,cycle
201,5fe562bf75c0,add2q_u,L1 receives message from the bus,0,26804,cycle
201,5fe562bf75c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,26804,cycle
201,5fe562bf75c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
201,5fe562bf75c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,26804,cycle
201,5fe562bf75c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,26804,cycle
201,5fe562bf75c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,26804,cycle
201,5fe562bf75c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,27061,cycle
201,5fe562bf75c0,respond,LLC sends response message to the requesting L1,LLC,27061,cycle
201,5fe562bf75c0,updaDat,LLC updates its data array,LLC,27061,cycle
201,5fe562bf75c0,wrCache,LLC: New data written to cache,LLC,27061,cycle
201,5fe562bf75c0,respond,LLC sends response message to the requesting L1,LLC,27062,cycle
201,5fe562bf75c0,add2q_u,L1 receives message from the bus,0,27066,cycle
201,5fe562bf75c0,respond,L1 responds to core,0,27066,cycle
201,5fe562bf75c0,updaDat,L1 attempts to update its data array,0,27066,cycle
201,5fe562bf75c0,wrCache,L1: New data written to cache,0,27066,cycle
202,5fe562bf75c4,add2q_l,L1: The message is added to the processing queue from the core,0,27068,cycle
202,5fe562bf75c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27068,cycle
202,5fe562bf75c4,hitActn,L1: request is a hit,0,27068,cycle
203,5fe562bf75c8,add2q_l,L1: The message is added to the processing queue from the core,0,27070,cycle
203,5fe562bf75c8,Miss?  ,L1: Was the request a miss?,0,1,boolean
203,5fe562bf75c8,MSIredy,L1: Protocol determines message is now ready to be processed,0,27070,cycle
203,5fe562bf75c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27070,cycle
203,5fe562bf75c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27070,cycle
203,5fe562bf75c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27071,cycle
203,5fe562bf75c8,add2q_u,L1 receives message from the bus,0,27072,cycle
203,5fe562bf75c8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,27072,cycle
203,5fe562bf75c8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
203,5fe562bf75c8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,27072,cycle
203,5fe562bf75c8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,27072,cycle
203,5fe562bf75c8,add_req,LLC miss -> LLC sends request to DRAM,LLC,27072,cycle
203,5fe562bf75c8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,27329,cycle
203,5fe562bf75c8,respond,LLC sends response message to the requesting L1,LLC,27329,cycle
203,5fe562bf75c8,updaDat,LLC updates its data array,LLC,27329,cycle
203,5fe562bf75c8,wrCache,LLC: New data written to cache,LLC,27329,cycle
203,5fe562bf75c8,respond,LLC sends response message to the requesting L1,LLC,27330,cycle
203,5fe562bf75c8,add2q_u,L1 receives message from the bus,0,27334,cycle
203,5fe562bf75c8,respond,L1 responds to core,0,27334,cycle
203,5fe562bf75c8,updaDat,L1 attempts to update its data array,0,27334,cycle
203,5fe562bf75c8,wrCache,L1: New data written to cache,0,27334,cycle
204,5fe562bf75cc,add2q_l,L1: The message is added to the processing queue from the core,0,27336,cycle
204,5fe562bf75cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27336,cycle
204,5fe562bf75cc,hitActn,L1: request is a hit,0,27336,cycle
205,5fe562bf75d0,add2q_l,L1: The message is added to the processing queue from the core,0,27338,cycle
205,5fe562bf75d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
205,5fe562bf75d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,27338,cycle
205,5fe562bf75d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27338,cycle
205,5fe562bf75d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27338,cycle
205,5fe562bf75d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27339,cycle
205,5fe562bf75d0,add2q_u,L1 receives message from the bus,0,27340,cycle
205,5fe562bf75d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,27340,cycle
205,5fe562bf75d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
205,5fe562bf75d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,27340,cycle
205,5fe562bf75d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,27340,cycle
205,5fe562bf75d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,27340,cycle
205,5fe562bf75d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,27597,cycle
205,5fe562bf75d0,respond,LLC sends response message to the requesting L1,LLC,27597,cycle
205,5fe562bf75d0,updaDat,LLC updates its data array,LLC,27597,cycle
205,5fe562bf75d0,wrCache,LLC: New data written to cache,LLC,27597,cycle
205,5fe562bf75d0,respond,LLC sends response message to the requesting L1,LLC,27598,cycle
205,5fe562bf75d0,add2q_u,L1 receives message from the bus,0,27602,cycle
205,5fe562bf75d0,respond,L1 responds to core,0,27602,cycle
205,5fe562bf75d0,updaDat,L1 attempts to update its data array,0,27602,cycle
205,5fe562bf75d0,wrCache,L1: New data written to cache,0,27602,cycle
206,5fe562bf75d4,add2q_l,L1: The message is added to the processing queue from the core,0,27604,cycle
206,5fe562bf75d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27604,cycle
206,5fe562bf75d4,hitActn,L1: request is a hit,0,27604,cycle
207,5fe562bf75d8,add2q_l,L1: The message is added to the processing queue from the core,0,27606,cycle
207,5fe562bf75d8,Miss?  ,L1: Was the request a miss?,0,1,boolean
207,5fe562bf75d8,MSIredy,L1: Protocol determines message is now ready to be processed,0,27606,cycle
207,5fe562bf75d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27606,cycle
207,5fe562bf75d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27606,cycle
207,5fe562bf75d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27607,cycle
207,5fe562bf75d8,add2q_u,L1 receives message from the bus,0,27608,cycle
207,5fe562bf75d8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,27608,cycle
207,5fe562bf75d8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
207,5fe562bf75d8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,27608,cycle
207,5fe562bf75d8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,27608,cycle
207,5fe562bf75d8,add_req,LLC miss -> LLC sends request to DRAM,LLC,27608,cycle
207,5fe562bf75d8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,27865,cycle
207,5fe562bf75d8,respond,LLC sends response message to the requesting L1,LLC,27865,cycle
207,5fe562bf75d8,updaDat,LLC updates its data array,LLC,27865,cycle
207,5fe562bf75d8,wrCache,LLC: New data written to cache,LLC,27865,cycle
207,5fe562bf75d8,respond,LLC sends response message to the requesting L1,LLC,27866,cycle
207,5fe562bf75d8,add2q_u,L1 receives message from the bus,0,27870,cycle
207,5fe562bf75d8,respond,L1 responds to core,0,27870,cycle
207,5fe562bf75d8,updaDat,L1 attempts to update its data array,0,27870,cycle
207,5fe562bf75d8,wrCache,L1: New data written to cache,0,27870,cycle
208,5fe562bf75dc,add2q_l,L1: The message is added to the processing queue from the core,0,27872,cycle
208,5fe562bf75dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27872,cycle
208,5fe562bf75dc,hitActn,L1: request is a hit,0,27872,cycle
209,5fe562bf75e0,add2q_l,L1: The message is added to the processing queue from the core,0,27874,cycle
209,5fe562bf75e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
209,5fe562bf75e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,27874,cycle
209,5fe562bf75e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,27874,cycle
209,5fe562bf75e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27874,cycle
209,5fe562bf75e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,27875,cycle
209,5fe562bf75e0,add2q_u,L1 receives message from the bus,0,27876,cycle
209,5fe562bf75e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,27876,cycle
209,5fe562bf75e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
209,5fe562bf75e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,27876,cycle
209,5fe562bf75e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,27876,cycle
209,5fe562bf75e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,27876,cycle
209,5fe562bf75e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,28133,cycle
209,5fe562bf75e0,respond,LLC sends response message to the requesting L1,LLC,28133,cycle
209,5fe562bf75e0,updaDat,LLC updates its data array,LLC,28133,cycle
209,5fe562bf75e0,wrCache,LLC: New data written to cache,LLC,28133,cycle
209,5fe562bf75e0,respond,LLC sends response message to the requesting L1,LLC,28134,cycle
209,5fe562bf75e0,add2q_u,L1 receives message from the bus,0,28138,cycle
209,5fe562bf75e0,respond,L1 responds to core,0,28138,cycle
209,5fe562bf75e0,updaDat,L1 attempts to update its data array,0,28138,cycle
209,5fe562bf75e0,wrCache,L1: New data written to cache,0,28138,cycle
210,5fe562bf75e4,add2q_l,L1: The message is added to the processing queue from the core,0,28140,cycle
210,5fe562bf75e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28140,cycle
210,5fe562bf75e4,hitActn,L1: request is a hit,0,28140,cycle
211,5fe562bf75e8,add2q_l,L1: The message is added to the processing queue from the core,0,28142,cycle
211,5fe562bf75e8,Miss?  ,L1: Was the request a miss?,0,1,boolean
211,5fe562bf75e8,MSIredy,L1: Protocol determines message is now ready to be processed,0,28142,cycle
211,5fe562bf75e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28142,cycle
211,5fe562bf75e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28142,cycle
211,5fe562bf75e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28143,cycle
211,5fe562bf75e8,add2q_u,L1 receives message from the bus,0,28144,cycle
211,5fe562bf75e8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,28144,cycle
211,5fe562bf75e8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
211,5fe562bf75e8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,28144,cycle
211,5fe562bf75e8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,28144,cycle
211,5fe562bf75e8,add_req,LLC miss -> LLC sends request to DRAM,LLC,28144,cycle
211,5fe562bf75e8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,28401,cycle
211,5fe562bf75e8,respond,LLC sends response message to the requesting L1,LLC,28401,cycle
211,5fe562bf75e8,updaDat,LLC updates its data array,LLC,28401,cycle
211,5fe562bf75e8,wrCache,LLC: New data written to cache,LLC,28401,cycle
211,5fe562bf75e8,respond,LLC sends response message to the requesting L1,LLC,28402,cycle
211,5fe562bf75e8,add2q_u,L1 receives message from the bus,0,28406,cycle
211,5fe562bf75e8,respond,L1 responds to core,0,28406,cycle
211,5fe562bf75e8,updaDat,L1 attempts to update its data array,0,28406,cycle
211,5fe562bf75e8,wrCache,L1: New data written to cache,0,28406,cycle
212,5fe562bf75ec,add2q_l,L1: The message is added to the processing queue from the core,0,28408,cycle
212,5fe562bf75ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28408,cycle
212,5fe562bf75ec,hitActn,L1: request is a hit,0,28408,cycle
213,5fe562bf75f0,add2q_l,L1: The message is added to the processing queue from the core,0,28410,cycle
213,5fe562bf75f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
213,5fe562bf75f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,28410,cycle
213,5fe562bf75f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28410,cycle
213,5fe562bf75f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28410,cycle
213,5fe562bf75f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28411,cycle
213,5fe562bf75f0,add2q_u,L1 receives message from the bus,0,28412,cycle
213,5fe562bf75f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,28412,cycle
213,5fe562bf75f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
213,5fe562bf75f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,28412,cycle
213,5fe562bf75f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,28412,cycle
213,5fe562bf75f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,28412,cycle
213,5fe562bf75f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,28669,cycle
213,5fe562bf75f0,respond,LLC sends response message to the requesting L1,LLC,28669,cycle
213,5fe562bf75f0,updaDat,LLC updates its data array,LLC,28669,cycle
213,5fe562bf75f0,wrCache,LLC: New data written to cache,LLC,28669,cycle
213,5fe562bf75f0,respond,LLC sends response message to the requesting L1,LLC,28670,cycle
213,5fe562bf75f0,add2q_u,L1 receives message from the bus,0,28674,cycle
213,5fe562bf75f0,respond,L1 responds to core,0,28674,cycle
213,5fe562bf75f0,updaDat,L1 attempts to update its data array,0,28674,cycle
213,5fe562bf75f0,wrCache,L1: New data written to cache,0,28674,cycle
214,5fe562bf75f4,add2q_l,L1: The message is added to the processing queue from the core,0,28676,cycle
214,5fe562bf75f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28676,cycle
214,5fe562bf75f4,hitActn,L1: request is a hit,0,28676,cycle
215,5fe562bf75f8,add2q_l,L1: The message is added to the processing queue from the core,0,28678,cycle
215,5fe562bf75f8,Miss?  ,L1: Was the request a miss?,0,1,boolean
215,5fe562bf75f8,MSIredy,L1: Protocol determines message is now ready to be processed,0,28678,cycle
215,5fe562bf75f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28678,cycle
215,5fe562bf75f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28678,cycle
215,5fe562bf75f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28679,cycle
215,5fe562bf75f8,add2q_u,L1 receives message from the bus,0,28680,cycle
215,5fe562bf75f8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,28680,cycle
215,5fe562bf75f8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
215,5fe562bf75f8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,28680,cycle
215,5fe562bf75f8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,28680,cycle
215,5fe562bf75f8,add_req,LLC miss -> LLC sends request to DRAM,LLC,28680,cycle
215,5fe562bf75f8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,28937,cycle
215,5fe562bf75f8,respond,LLC sends response message to the requesting L1,LLC,28937,cycle
215,5fe562bf75f8,updaDat,LLC updates its data array,LLC,28937,cycle
215,5fe562bf75f8,wrCache,LLC: New data written to cache,LLC,28937,cycle
215,5fe562bf75f8,respond,LLC sends response message to the requesting L1,LLC,28938,cycle
215,5fe562bf75f8,add2q_u,L1 receives message from the bus,0,28942,cycle
215,5fe562bf75f8,respond,L1 responds to core,0,28942,cycle
215,5fe562bf75f8,updaDat,L1 attempts to update its data array,0,28942,cycle
215,5fe562bf75f8,wrCache,L1: New data written to cache,0,28942,cycle
216,5fe562bf75fc,add2q_l,L1: The message is added to the processing queue from the core,0,28944,cycle
216,5fe562bf75fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28944,cycle
216,5fe562bf75fc,hitActn,L1: request is a hit,0,28944,cycle
217,5fe562bf7600,add2q_l,L1: The message is added to the processing queue from the core,0,28946,cycle
217,5fe562bf7600,Miss?  ,L1: Was the request a miss?,0,1,boolean
217,5fe562bf7600,MSIredy,L1: Protocol determines message is now ready to be processed,0,28946,cycle
217,5fe562bf7600,msgProc,L1: message is taken from the L1's processing queue to be processed,0,28946,cycle
217,5fe562bf7600,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28946,cycle
217,5fe562bf7600,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,28947,cycle
217,5fe562bf7600,add2q_u,L1 receives message from the bus,0,28948,cycle
217,5fe562bf7600,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,28948,cycle
217,5fe562bf7600,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
217,5fe562bf7600,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,28948,cycle
217,5fe562bf7600,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,28948,cycle
217,5fe562bf7600,add_req,LLC miss -> LLC sends request to DRAM,LLC,28948,cycle
217,5fe562bf7600,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,29205,cycle
217,5fe562bf7600,respond,LLC sends response message to the requesting L1,LLC,29205,cycle
217,5fe562bf7600,updaDat,LLC updates its data array,LLC,29205,cycle
217,5fe562bf7600,wrCache,LLC: New data written to cache,LLC,29205,cycle
217,5fe562bf7600,respond,LLC sends response message to the requesting L1,LLC,29206,cycle
217,5fe562bf7600,add2q_u,L1 receives message from the bus,0,29210,cycle
217,5fe562bf7600,respond,L1 responds to core,0,29210,cycle
217,5fe562bf7600,updaDat,L1 attempts to update its data array,0,29210,cycle
217,5fe562bf7600,wrCache,L1: New data written to cache,0,29210,cycle
218,5fe562bf7604,add2q_l,L1: The message is added to the processing queue from the core,0,29212,cycle
218,5fe562bf7604,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29212,cycle
218,5fe562bf7604,hitActn,L1: request is a hit,0,29212,cycle
219,5fe562bf7608,add2q_l,L1: The message is added to the processing queue from the core,0,29214,cycle
219,5fe562bf7608,Miss?  ,L1: Was the request a miss?,0,1,boolean
219,5fe562bf7608,MSIredy,L1: Protocol determines message is now ready to be processed,0,29214,cycle
219,5fe562bf7608,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29214,cycle
219,5fe562bf7608,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29214,cycle
219,5fe562bf7608,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29215,cycle
219,5fe562bf7608,add2q_u,L1 receives message from the bus,0,29216,cycle
219,5fe562bf7608,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,29216,cycle
219,5fe562bf7608,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
219,5fe562bf7608,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,29216,cycle
219,5fe562bf7608,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,29216,cycle
219,5fe562bf7608,add_req,LLC miss -> LLC sends request to DRAM,LLC,29216,cycle
219,5fe562bf7608,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,29473,cycle
219,5fe562bf7608,respond,LLC sends response message to the requesting L1,LLC,29473,cycle
219,5fe562bf7608,updaDat,LLC updates its data array,LLC,29473,cycle
219,5fe562bf7608,wrCache,LLC: New data written to cache,LLC,29473,cycle
219,5fe562bf7608,respond,LLC sends response message to the requesting L1,LLC,29474,cycle
219,5fe562bf7608,add2q_u,L1 receives message from the bus,0,29478,cycle
219,5fe562bf7608,respond,L1 responds to core,0,29478,cycle
219,5fe562bf7608,updaDat,L1 attempts to update its data array,0,29478,cycle
219,5fe562bf7608,wrCache,L1: New data written to cache,0,29478,cycle
220,5fe562bf760c,add2q_l,L1: The message is added to the processing queue from the core,0,29480,cycle
220,5fe562bf760c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29480,cycle
220,5fe562bf760c,hitActn,L1: request is a hit,0,29480,cycle
221,5fe562bf7610,add2q_l,L1: The message is added to the processing queue from the core,0,29482,cycle
221,5fe562bf7610,Miss?  ,L1: Was the request a miss?,0,1,boolean
221,5fe562bf7610,MSIredy,L1: Protocol determines message is now ready to be processed,0,29482,cycle
221,5fe562bf7610,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29482,cycle
221,5fe562bf7610,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29482,cycle
221,5fe562bf7610,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29483,cycle
221,5fe562bf7610,add2q_u,L1 receives message from the bus,0,29484,cycle
221,5fe562bf7610,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,29484,cycle
221,5fe562bf7610,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
221,5fe562bf7610,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,29484,cycle
221,5fe562bf7610,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,29484,cycle
221,5fe562bf7610,add_req,LLC miss -> LLC sends request to DRAM,LLC,29484,cycle
221,5fe562bf7610,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,29741,cycle
221,5fe562bf7610,respond,LLC sends response message to the requesting L1,LLC,29741,cycle
221,5fe562bf7610,updaDat,LLC updates its data array,LLC,29741,cycle
221,5fe562bf7610,wrCache,LLC: New data written to cache,LLC,29741,cycle
221,5fe562bf7610,respond,LLC sends response message to the requesting L1,LLC,29742,cycle
221,5fe562bf7610,add2q_u,L1 receives message from the bus,0,29746,cycle
221,5fe562bf7610,respond,L1 responds to core,0,29746,cycle
221,5fe562bf7610,updaDat,L1 attempts to update its data array,0,29746,cycle
221,5fe562bf7610,wrCache,L1: New data written to cache,0,29746,cycle
222,5fe562bf7614,add2q_l,L1: The message is added to the processing queue from the core,0,29748,cycle
222,5fe562bf7614,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29748,cycle
222,5fe562bf7614,hitActn,L1: request is a hit,0,29748,cycle
223,5fe562bf7618,add2q_l,L1: The message is added to the processing queue from the core,0,29750,cycle
223,5fe562bf7618,Miss?  ,L1: Was the request a miss?,0,1,boolean
223,5fe562bf7618,MSIredy,L1: Protocol determines message is now ready to be processed,0,29750,cycle
223,5fe562bf7618,msgProc,L1: message is taken from the L1's processing queue to be processed,0,29750,cycle
223,5fe562bf7618,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29750,cycle
223,5fe562bf7618,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,29751,cycle
223,5fe562bf7618,add2q_u,L1 receives message from the bus,0,29752,cycle
223,5fe562bf7618,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,29752,cycle
223,5fe562bf7618,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
223,5fe562bf7618,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,29752,cycle
223,5fe562bf7618,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,29752,cycle
223,5fe562bf7618,add_req,LLC miss -> LLC sends request to DRAM,LLC,29752,cycle
223,5fe562bf7618,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,30009,cycle
223,5fe562bf7618,respond,LLC sends response message to the requesting L1,LLC,30009,cycle
223,5fe562bf7618,updaDat,LLC updates its data array,LLC,30009,cycle
223,5fe562bf7618,wrCache,LLC: New data written to cache,LLC,30009,cycle
223,5fe562bf7618,respond,LLC sends response message to the requesting L1,LLC,30010,cycle
223,5fe562bf7618,add2q_u,L1 receives message from the bus,0,30014,cycle
223,5fe562bf7618,respond,L1 responds to core,0,30014,cycle
223,5fe562bf7618,updaDat,L1 attempts to update its data array,0,30014,cycle
223,5fe562bf7618,wrCache,L1: New data written to cache,0,30014,cycle
224,5fe562bf761c,add2q_l,L1: The message is added to the processing queue from the core,0,30016,cycle
224,5fe562bf761c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30016,cycle
224,5fe562bf761c,hitActn,L1: request is a hit,0,30016,cycle
225,5fe562bf7620,add2q_l,L1: The message is added to the processing queue from the core,0,30018,cycle
225,5fe562bf7620,Miss?  ,L1: Was the request a miss?,0,1,boolean
225,5fe562bf7620,MSIredy,L1: Protocol determines message is now ready to be processed,0,30018,cycle
225,5fe562bf7620,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30018,cycle
225,5fe562bf7620,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30018,cycle
225,5fe562bf7620,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30019,cycle
225,5fe562bf7620,add2q_u,L1 receives message from the bus,0,30020,cycle
225,5fe562bf7620,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,30020,cycle
225,5fe562bf7620,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
225,5fe562bf7620,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,30020,cycle
225,5fe562bf7620,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,30020,cycle
225,5fe562bf7620,add_req,LLC miss -> LLC sends request to DRAM,LLC,30020,cycle
225,5fe562bf7620,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,30277,cycle
225,5fe562bf7620,respond,LLC sends response message to the requesting L1,LLC,30277,cycle
225,5fe562bf7620,updaDat,LLC updates its data array,LLC,30277,cycle
225,5fe562bf7620,wrCache,LLC: New data written to cache,LLC,30277,cycle
225,5fe562bf7620,respond,LLC sends response message to the requesting L1,LLC,30278,cycle
225,5fe562bf7620,add2q_u,L1 receives message from the bus,0,30282,cycle
225,5fe562bf7620,respond,L1 responds to core,0,30282,cycle
225,5fe562bf7620,updaDat,L1 attempts to update its data array,0,30282,cycle
225,5fe562bf7620,wrCache,L1: New data written to cache,0,30282,cycle
226,5fe562bf7624,add2q_l,L1: The message is added to the processing queue from the core,0,30284,cycle
226,5fe562bf7624,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30284,cycle
226,5fe562bf7624,hitActn,L1: request is a hit,0,30284,cycle
227,5fe562bf7628,add2q_l,L1: The message is added to the processing queue from the core,0,30286,cycle
227,5fe562bf7628,Miss?  ,L1: Was the request a miss?,0,1,boolean
227,5fe562bf7628,MSIredy,L1: Protocol determines message is now ready to be processed,0,30286,cycle
227,5fe562bf7628,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30286,cycle
227,5fe562bf7628,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30286,cycle
227,5fe562bf7628,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30287,cycle
227,5fe562bf7628,add2q_u,L1 receives message from the bus,0,30288,cycle
227,5fe562bf7628,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,30288,cycle
227,5fe562bf7628,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
227,5fe562bf7628,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,30288,cycle
227,5fe562bf7628,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,30288,cycle
227,5fe562bf7628,add_req,LLC miss -> LLC sends request to DRAM,LLC,30288,cycle
227,5fe562bf7628,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,30545,cycle
227,5fe562bf7628,respond,LLC sends response message to the requesting L1,LLC,30545,cycle
227,5fe562bf7628,updaDat,LLC updates its data array,LLC,30545,cycle
227,5fe562bf7628,wrCache,LLC: New data written to cache,LLC,30545,cycle
227,5fe562bf7628,respond,LLC sends response message to the requesting L1,LLC,30546,cycle
227,5fe562bf7628,add2q_u,L1 receives message from the bus,0,30550,cycle
227,5fe562bf7628,respond,L1 responds to core,0,30550,cycle
227,5fe562bf7628,updaDat,L1 attempts to update its data array,0,30550,cycle
227,5fe562bf7628,wrCache,L1: New data written to cache,0,30550,cycle
228,5fe562bf762c,add2q_l,L1: The message is added to the processing queue from the core,0,30552,cycle
228,5fe562bf762c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30552,cycle
228,5fe562bf762c,hitActn,L1: request is a hit,0,30552,cycle
229,5fe562bf7630,add2q_l,L1: The message is added to the processing queue from the core,0,30554,cycle
229,5fe562bf7630,Miss?  ,L1: Was the request a miss?,0,1,boolean
229,5fe562bf7630,MSIredy,L1: Protocol determines message is now ready to be processed,0,30554,cycle
229,5fe562bf7630,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30554,cycle
229,5fe562bf7630,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30554,cycle
229,5fe562bf7630,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30555,cycle
229,5fe562bf7630,add2q_u,L1 receives message from the bus,0,30556,cycle
229,5fe562bf7630,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,30556,cycle
229,5fe562bf7630,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
229,5fe562bf7630,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,30556,cycle
229,5fe562bf7630,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,30556,cycle
229,5fe562bf7630,add_req,LLC miss -> LLC sends request to DRAM,LLC,30556,cycle
229,5fe562bf7630,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,30813,cycle
229,5fe562bf7630,respond,LLC sends response message to the requesting L1,LLC,30813,cycle
229,5fe562bf7630,updaDat,LLC updates its data array,LLC,30813,cycle
229,5fe562bf7630,wrCache,LLC: New data written to cache,LLC,30813,cycle
229,5fe562bf7630,respond,LLC sends response message to the requesting L1,LLC,30814,cycle
229,5fe562bf7630,add2q_u,L1 receives message from the bus,0,30818,cycle
229,5fe562bf7630,respond,L1 responds to core,0,30818,cycle
229,5fe562bf7630,updaDat,L1 attempts to update its data array,0,30818,cycle
229,5fe562bf7630,wrCache,L1: New data written to cache,0,30818,cycle
230,5fe562bf7634,add2q_l,L1: The message is added to the processing queue from the core,0,30820,cycle
230,5fe562bf7634,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30820,cycle
230,5fe562bf7634,hitActn,L1: request is a hit,0,30820,cycle
231,5fe562bf7638,add2q_l,L1: The message is added to the processing queue from the core,0,30822,cycle
231,5fe562bf7638,Miss?  ,L1: Was the request a miss?,0,1,boolean
231,5fe562bf7638,MSIredy,L1: Protocol determines message is now ready to be processed,0,30822,cycle
231,5fe562bf7638,msgProc,L1: message is taken from the L1's processing queue to be processed,0,30822,cycle
231,5fe562bf7638,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30822,cycle
231,5fe562bf7638,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,30823,cycle
231,5fe562bf7638,add2q_u,L1 receives message from the bus,0,30824,cycle
231,5fe562bf7638,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,30824,cycle
231,5fe562bf7638,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
231,5fe562bf7638,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,30824,cycle
231,5fe562bf7638,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,30824,cycle
231,5fe562bf7638,add_req,LLC miss -> LLC sends request to DRAM,LLC,30824,cycle
231,5fe562bf7638,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,31081,cycle
231,5fe562bf7638,respond,LLC sends response message to the requesting L1,LLC,31081,cycle
231,5fe562bf7638,updaDat,LLC updates its data array,LLC,31081,cycle
231,5fe562bf7638,wrCache,LLC: New data written to cache,LLC,31081,cycle
231,5fe562bf7638,respond,LLC sends response message to the requesting L1,LLC,31082,cycle
231,5fe562bf7638,add2q_u,L1 receives message from the bus,0,31086,cycle
231,5fe562bf7638,respond,L1 responds to core,0,31086,cycle
231,5fe562bf7638,updaDat,L1 attempts to update its data array,0,31086,cycle
231,5fe562bf7638,wrCache,L1: New data written to cache,0,31086,cycle
232,5fe562bf763c,add2q_l,L1: The message is added to the processing queue from the core,0,31088,cycle
232,5fe562bf763c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31088,cycle
232,5fe562bf763c,hitActn,L1: request is a hit,0,31088,cycle
233,5fe562bf7640,add2q_l,L1: The message is added to the processing queue from the core,0,31090,cycle
233,5fe562bf7640,Miss?  ,L1: Was the request a miss?,0,1,boolean
233,5fe562bf7640,MSIredy,L1: Protocol determines message is now ready to be processed,0,31090,cycle
233,5fe562bf7640,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31090,cycle
233,5fe562bf7640,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31090,cycle
233,5fe562bf7640,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31091,cycle
233,5fe562bf7640,add2q_u,L1 receives message from the bus,0,31092,cycle
233,5fe562bf7640,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,31092,cycle
233,5fe562bf7640,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
233,5fe562bf7640,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,31092,cycle
233,5fe562bf7640,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,31092,cycle
233,5fe562bf7640,add_req,LLC miss -> LLC sends request to DRAM,LLC,31092,cycle
233,5fe562bf7640,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,31349,cycle
233,5fe562bf7640,respond,LLC sends response message to the requesting L1,LLC,31349,cycle
233,5fe562bf7640,updaDat,LLC updates its data array,LLC,31349,cycle
233,5fe562bf7640,wrCache,LLC: New data written to cache,LLC,31349,cycle
233,5fe562bf7640,respond,LLC sends response message to the requesting L1,LLC,31350,cycle
233,5fe562bf7640,add2q_u,L1 receives message from the bus,0,31354,cycle
233,5fe562bf7640,respond,L1 responds to core,0,31354,cycle
233,5fe562bf7640,updaDat,L1 attempts to update its data array,0,31354,cycle
233,5fe562bf7640,wrCache,L1: New data written to cache,0,31354,cycle
234,5fe562bf7644,add2q_l,L1: The message is added to the processing queue from the core,0,31356,cycle
234,5fe562bf7644,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31356,cycle
234,5fe562bf7644,hitActn,L1: request is a hit,0,31356,cycle
235,5fe562bf7648,add2q_l,L1: The message is added to the processing queue from the core,0,31358,cycle
235,5fe562bf7648,Miss?  ,L1: Was the request a miss?,0,1,boolean
235,5fe562bf7648,MSIredy,L1: Protocol determines message is now ready to be processed,0,31358,cycle
235,5fe562bf7648,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31358,cycle
235,5fe562bf7648,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31358,cycle
235,5fe562bf7648,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31359,cycle
235,5fe562bf7648,add2q_u,L1 receives message from the bus,0,31360,cycle
235,5fe562bf7648,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,31360,cycle
235,5fe562bf7648,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
235,5fe562bf7648,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,31360,cycle
235,5fe562bf7648,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,31360,cycle
235,5fe562bf7648,add_req,LLC miss -> LLC sends request to DRAM,LLC,31360,cycle
235,5fe562bf7648,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,31617,cycle
235,5fe562bf7648,respond,LLC sends response message to the requesting L1,LLC,31617,cycle
235,5fe562bf7648,updaDat,LLC updates its data array,LLC,31617,cycle
235,5fe562bf7648,wrCache,LLC: New data written to cache,LLC,31617,cycle
235,5fe562bf7648,respond,LLC sends response message to the requesting L1,LLC,31618,cycle
235,5fe562bf7648,add2q_u,L1 receives message from the bus,0,31622,cycle
235,5fe562bf7648,respond,L1 responds to core,0,31622,cycle
235,5fe562bf7648,updaDat,L1 attempts to update its data array,0,31622,cycle
235,5fe562bf7648,wrCache,L1: New data written to cache,0,31622,cycle
236,5fe562bf764c,add2q_l,L1: The message is added to the processing queue from the core,0,31624,cycle
236,5fe562bf764c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31624,cycle
236,5fe562bf764c,hitActn,L1: request is a hit,0,31624,cycle
237,5fe562bf7650,add2q_l,L1: The message is added to the processing queue from the core,0,31626,cycle
237,5fe562bf7650,Miss?  ,L1: Was the request a miss?,0,1,boolean
237,5fe562bf7650,MSIredy,L1: Protocol determines message is now ready to be processed,0,31626,cycle
237,5fe562bf7650,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31626,cycle
237,5fe562bf7650,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31626,cycle
237,5fe562bf7650,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31627,cycle
237,5fe562bf7650,add2q_u,L1 receives message from the bus,0,31628,cycle
237,5fe562bf7650,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,31628,cycle
237,5fe562bf7650,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
237,5fe562bf7650,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,31628,cycle
237,5fe562bf7650,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,31628,cycle
237,5fe562bf7650,add_req,LLC miss -> LLC sends request to DRAM,LLC,31628,cycle
237,5fe562bf7650,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,31885,cycle
237,5fe562bf7650,respond,LLC sends response message to the requesting L1,LLC,31885,cycle
237,5fe562bf7650,updaDat,LLC updates its data array,LLC,31885,cycle
237,5fe562bf7650,wrCache,LLC: New data written to cache,LLC,31885,cycle
237,5fe562bf7650,respond,LLC sends response message to the requesting L1,LLC,31886,cycle
237,5fe562bf7650,add2q_u,L1 receives message from the bus,0,31890,cycle
237,5fe562bf7650,respond,L1 responds to core,0,31890,cycle
237,5fe562bf7650,updaDat,L1 attempts to update its data array,0,31890,cycle
237,5fe562bf7650,wrCache,L1: New data written to cache,0,31890,cycle
238,5fe562bf7654,add2q_l,L1: The message is added to the processing queue from the core,0,31892,cycle
238,5fe562bf7654,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31892,cycle
238,5fe562bf7654,hitActn,L1: request is a hit,0,31892,cycle
239,5fe562bf7658,add2q_l,L1: The message is added to the processing queue from the core,0,31894,cycle
239,5fe562bf7658,Miss?  ,L1: Was the request a miss?,0,1,boolean
239,5fe562bf7658,MSIredy,L1: Protocol determines message is now ready to be processed,0,31894,cycle
239,5fe562bf7658,msgProc,L1: message is taken from the L1's processing queue to be processed,0,31894,cycle
239,5fe562bf7658,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31894,cycle
239,5fe562bf7658,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,31895,cycle
239,5fe562bf7658,add2q_u,L1 receives message from the bus,0,31896,cycle
239,5fe562bf7658,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,31896,cycle
239,5fe562bf7658,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
239,5fe562bf7658,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,31896,cycle
239,5fe562bf7658,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,31896,cycle
239,5fe562bf7658,add_req,LLC miss -> LLC sends request to DRAM,LLC,31896,cycle
239,5fe562bf7658,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,32153,cycle
239,5fe562bf7658,respond,LLC sends response message to the requesting L1,LLC,32153,cycle
239,5fe562bf7658,updaDat,LLC updates its data array,LLC,32153,cycle
239,5fe562bf7658,wrCache,LLC: New data written to cache,LLC,32153,cycle
239,5fe562bf7658,respond,LLC sends response message to the requesting L1,LLC,32154,cycle
239,5fe562bf7658,add2q_u,L1 receives message from the bus,0,32158,cycle
239,5fe562bf7658,respond,L1 responds to core,0,32158,cycle
239,5fe562bf7658,updaDat,L1 attempts to update its data array,0,32158,cycle
239,5fe562bf7658,wrCache,L1: New data written to cache,0,32158,cycle
240,5fe562bf765c,add2q_l,L1: The message is added to the processing queue from the core,0,32160,cycle
240,5fe562bf765c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32160,cycle
240,5fe562bf765c,hitActn,L1: request is a hit,0,32160,cycle
241,5fe562bf7660,add2q_l,L1: The message is added to the processing queue from the core,0,32162,cycle
241,5fe562bf7660,Miss?  ,L1: Was the request a miss?,0,1,boolean
241,5fe562bf7660,MSIredy,L1: Protocol determines message is now ready to be processed,0,32162,cycle
241,5fe562bf7660,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32162,cycle
241,5fe562bf7660,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32162,cycle
241,5fe562bf7660,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32163,cycle
241,5fe562bf7660,add2q_u,L1 receives message from the bus,0,32164,cycle
241,5fe562bf7660,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,32164,cycle
241,5fe562bf7660,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
241,5fe562bf7660,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,32164,cycle
241,5fe562bf7660,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,32164,cycle
241,5fe562bf7660,add_req,LLC miss -> LLC sends request to DRAM,LLC,32164,cycle
241,5fe562bf7660,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,32421,cycle
241,5fe562bf7660,respond,LLC sends response message to the requesting L1,LLC,32421,cycle
241,5fe562bf7660,updaDat,LLC updates its data array,LLC,32421,cycle
241,5fe562bf7660,wrCache,LLC: New data written to cache,LLC,32421,cycle
241,5fe562bf7660,respond,LLC sends response message to the requesting L1,LLC,32422,cycle
241,5fe562bf7660,add2q_u,L1 receives message from the bus,0,32426,cycle
241,5fe562bf7660,respond,L1 responds to core,0,32426,cycle
241,5fe562bf7660,updaDat,L1 attempts to update its data array,0,32426,cycle
241,5fe562bf7660,wrCache,L1: New data written to cache,0,32426,cycle
242,5fe562bf7664,add2q_l,L1: The message is added to the processing queue from the core,0,32428,cycle
242,5fe562bf7664,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32428,cycle
242,5fe562bf7664,hitActn,L1: request is a hit,0,32428,cycle
243,5fe562bf7668,add2q_l,L1: The message is added to the processing queue from the core,0,32430,cycle
243,5fe562bf7668,Miss?  ,L1: Was the request a miss?,0,1,boolean
243,5fe562bf7668,MSIredy,L1: Protocol determines message is now ready to be processed,0,32430,cycle
243,5fe562bf7668,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32430,cycle
243,5fe562bf7668,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32430,cycle
243,5fe562bf7668,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32431,cycle
243,5fe562bf7668,add2q_u,L1 receives message from the bus,0,32432,cycle
243,5fe562bf7668,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,32432,cycle
243,5fe562bf7668,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
243,5fe562bf7668,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,32432,cycle
243,5fe562bf7668,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,32432,cycle
243,5fe562bf7668,add_req,LLC miss -> LLC sends request to DRAM,LLC,32432,cycle
243,5fe562bf7668,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,32689,cycle
243,5fe562bf7668,respond,LLC sends response message to the requesting L1,LLC,32689,cycle
243,5fe562bf7668,updaDat,LLC updates its data array,LLC,32689,cycle
243,5fe562bf7668,wrCache,LLC: New data written to cache,LLC,32689,cycle
243,5fe562bf7668,respond,LLC sends response message to the requesting L1,LLC,32690,cycle
243,5fe562bf7668,add2q_u,L1 receives message from the bus,0,32694,cycle
243,5fe562bf7668,respond,L1 responds to core,0,32694,cycle
243,5fe562bf7668,updaDat,L1 attempts to update its data array,0,32694,cycle
243,5fe562bf7668,wrCache,L1: New data written to cache,0,32694,cycle
244,5fe562bf766c,add2q_l,L1: The message is added to the processing queue from the core,0,32696,cycle
244,5fe562bf766c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32696,cycle
244,5fe562bf766c,hitActn,L1: request is a hit,0,32696,cycle
245,5fe562bf7670,add2q_l,L1: The message is added to the processing queue from the core,0,32698,cycle
245,5fe562bf7670,Miss?  ,L1: Was the request a miss?,0,1,boolean
245,5fe562bf7670,MSIredy,L1: Protocol determines message is now ready to be processed,0,32698,cycle
245,5fe562bf7670,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32698,cycle
245,5fe562bf7670,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32698,cycle
245,5fe562bf7670,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32699,cycle
245,5fe562bf7670,add2q_u,L1 receives message from the bus,0,32700,cycle
245,5fe562bf7670,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,32700,cycle
245,5fe562bf7670,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
245,5fe562bf7670,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,32700,cycle
245,5fe562bf7670,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,32700,cycle
245,5fe562bf7670,add_req,LLC miss -> LLC sends request to DRAM,LLC,32700,cycle
245,5fe562bf7670,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,32957,cycle
245,5fe562bf7670,respond,LLC sends response message to the requesting L1,LLC,32957,cycle
245,5fe562bf7670,updaDat,LLC updates its data array,LLC,32957,cycle
245,5fe562bf7670,wrCache,LLC: New data written to cache,LLC,32957,cycle
245,5fe562bf7670,respond,LLC sends response message to the requesting L1,LLC,32958,cycle
245,5fe562bf7670,add2q_u,L1 receives message from the bus,0,32962,cycle
245,5fe562bf7670,respond,L1 responds to core,0,32962,cycle
245,5fe562bf7670,updaDat,L1 attempts to update its data array,0,32962,cycle
245,5fe562bf7670,wrCache,L1: New data written to cache,0,32962,cycle
246,5fe562bf7674,add2q_l,L1: The message is added to the processing queue from the core,0,32964,cycle
246,5fe562bf7674,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32964,cycle
246,5fe562bf7674,hitActn,L1: request is a hit,0,32964,cycle
247,5fe562bf7678,add2q_l,L1: The message is added to the processing queue from the core,0,32966,cycle
247,5fe562bf7678,Miss?  ,L1: Was the request a miss?,0,1,boolean
247,5fe562bf7678,MSIredy,L1: Protocol determines message is now ready to be processed,0,32966,cycle
247,5fe562bf7678,msgProc,L1: message is taken from the L1's processing queue to be processed,0,32966,cycle
247,5fe562bf7678,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32966,cycle
247,5fe562bf7678,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,32967,cycle
247,5fe562bf7678,add2q_u,L1 receives message from the bus,0,32968,cycle
247,5fe562bf7678,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,32968,cycle
247,5fe562bf7678,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
247,5fe562bf7678,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,32968,cycle
247,5fe562bf7678,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,32968,cycle
247,5fe562bf7678,add_req,LLC miss -> LLC sends request to DRAM,LLC,32968,cycle
247,5fe562bf7678,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,33225,cycle
247,5fe562bf7678,respond,LLC sends response message to the requesting L1,LLC,33225,cycle
247,5fe562bf7678,updaDat,LLC updates its data array,LLC,33225,cycle
247,5fe562bf7678,wrCache,LLC: New data written to cache,LLC,33225,cycle
247,5fe562bf7678,respond,LLC sends response message to the requesting L1,LLC,33226,cycle
247,5fe562bf7678,add2q_u,L1 receives message from the bus,0,33230,cycle
247,5fe562bf7678,respond,L1 responds to core,0,33230,cycle
247,5fe562bf7678,updaDat,L1 attempts to update its data array,0,33230,cycle
247,5fe562bf7678,wrCache,L1: New data written to cache,0,33230,cycle
248,5fe562bf767c,add2q_l,L1: The message is added to the processing queue from the core,0,33232,cycle
248,5fe562bf767c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33232,cycle
248,5fe562bf767c,hitActn,L1: request is a hit,0,33232,cycle
249,5fe562bf7680,add2q_l,L1: The message is added to the processing queue from the core,0,33234,cycle
249,5fe562bf7680,Miss?  ,L1: Was the request a miss?,0,1,boolean
249,5fe562bf7680,MSIredy,L1: Protocol determines message is now ready to be processed,0,33234,cycle
249,5fe562bf7680,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33234,cycle
249,5fe562bf7680,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33234,cycle
249,5fe562bf7680,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33235,cycle
249,5fe562bf7680,add2q_u,L1 receives message from the bus,0,33236,cycle
249,5fe562bf7680,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,33236,cycle
249,5fe562bf7680,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
249,5fe562bf7680,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,33236,cycle
249,5fe562bf7680,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,33236,cycle
249,5fe562bf7680,add_req,LLC miss -> LLC sends request to DRAM,LLC,33236,cycle
249,5fe562bf7680,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,33493,cycle
249,5fe562bf7680,respond,LLC sends response message to the requesting L1,LLC,33493,cycle
249,5fe562bf7680,updaDat,LLC updates its data array,LLC,33493,cycle
249,5fe562bf7680,wrCache,LLC: New data written to cache,LLC,33493,cycle
249,5fe562bf7680,respond,LLC sends response message to the requesting L1,LLC,33494,cycle
249,5fe562bf7680,add2q_u,L1 receives message from the bus,0,33498,cycle
249,5fe562bf7680,respond,L1 responds to core,0,33498,cycle
249,5fe562bf7680,updaDat,L1 attempts to update its data array,0,33498,cycle
249,5fe562bf7680,wrCache,L1: New data written to cache,0,33498,cycle
250,5fe562bf7684,add2q_l,L1: The message is added to the processing queue from the core,0,33500,cycle
250,5fe562bf7684,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33500,cycle
250,5fe562bf7684,hitActn,L1: request is a hit,0,33500,cycle
251,5fe562bf7688,add2q_l,L1: The message is added to the processing queue from the core,0,33502,cycle
251,5fe562bf7688,Miss?  ,L1: Was the request a miss?,0,1,boolean
251,5fe562bf7688,MSIredy,L1: Protocol determines message is now ready to be processed,0,33502,cycle
251,5fe562bf7688,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33502,cycle
251,5fe562bf7688,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33502,cycle
251,5fe562bf7688,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33503,cycle
251,5fe562bf7688,add2q_u,L1 receives message from the bus,0,33504,cycle
251,5fe562bf7688,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,33504,cycle
251,5fe562bf7688,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
251,5fe562bf7688,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,33504,cycle
251,5fe562bf7688,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,33504,cycle
251,5fe562bf7688,add_req,LLC miss -> LLC sends request to DRAM,LLC,33504,cycle
251,5fe562bf7688,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,33761,cycle
251,5fe562bf7688,respond,LLC sends response message to the requesting L1,LLC,33761,cycle
251,5fe562bf7688,updaDat,LLC updates its data array,LLC,33761,cycle
251,5fe562bf7688,wrCache,LLC: New data written to cache,LLC,33761,cycle
251,5fe562bf7688,respond,LLC sends response message to the requesting L1,LLC,33762,cycle
251,5fe562bf7688,add2q_u,L1 receives message from the bus,0,33766,cycle
251,5fe562bf7688,respond,L1 responds to core,0,33766,cycle
251,5fe562bf7688,updaDat,L1 attempts to update its data array,0,33766,cycle
251,5fe562bf7688,wrCache,L1: New data written to cache,0,33766,cycle
252,5fe562bf768c,add2q_l,L1: The message is added to the processing queue from the core,0,33768,cycle
252,5fe562bf768c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33768,cycle
252,5fe562bf768c,hitActn,L1: request is a hit,0,33768,cycle
253,5fe562bf7690,add2q_l,L1: The message is added to the processing queue from the core,0,33770,cycle
253,5fe562bf7690,Miss?  ,L1: Was the request a miss?,0,1,boolean
253,5fe562bf7690,MSIredy,L1: Protocol determines message is now ready to be processed,0,33770,cycle
253,5fe562bf7690,msgProc,L1: message is taken from the L1's processing queue to be processed,0,33770,cycle
253,5fe562bf7690,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33770,cycle
253,5fe562bf7690,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,33771,cycle
253,5fe562bf7690,add2q_u,L1 receives message from the bus,0,33772,cycle
253,5fe562bf7690,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,33772,cycle
253,5fe562bf7690,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
253,5fe562bf7690,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,33772,cycle
253,5fe562bf7690,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,33772,cycle
253,5fe562bf7690,add_req,LLC miss -> LLC sends request to DRAM,LLC,33772,cycle
253,5fe562bf7690,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,34029,cycle
253,5fe562bf7690,respond,LLC sends response message to the requesting L1,LLC,34029,cycle
253,5fe562bf7690,updaDat,LLC updates its data array,LLC,34029,cycle
253,5fe562bf7690,wrCache,LLC: New data written to cache,LLC,34029,cycle
253,5fe562bf7690,respond,LLC sends response message to the requesting L1,LLC,34030,cycle
253,5fe562bf7690,add2q_u,L1 receives message from the bus,0,34034,cycle
253,5fe562bf7690,respond,L1 responds to core,0,34034,cycle
253,5fe562bf7690,updaDat,L1 attempts to update its data array,0,34034,cycle
253,5fe562bf7690,wrCache,L1: New data written to cache,0,34034,cycle
254,5fe562bf7694,add2q_l,L1: The message is added to the processing queue from the core,0,34036,cycle
254,5fe562bf7694,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34036,cycle
254,5fe562bf7694,hitActn,L1: request is a hit,0,34036,cycle
255,5fe562bf7698,add2q_l,L1: The message is added to the processing queue from the core,0,34038,cycle
255,5fe562bf7698,Miss?  ,L1: Was the request a miss?,0,1,boolean
255,5fe562bf7698,MSIredy,L1: Protocol determines message is now ready to be processed,0,34038,cycle
255,5fe562bf7698,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34038,cycle
255,5fe562bf7698,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34038,cycle
255,5fe562bf7698,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34039,cycle
255,5fe562bf7698,add2q_u,L1 receives message from the bus,0,34040,cycle
255,5fe562bf7698,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,34040,cycle
255,5fe562bf7698,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
255,5fe562bf7698,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,34040,cycle
255,5fe562bf7698,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,34040,cycle
255,5fe562bf7698,add_req,LLC miss -> LLC sends request to DRAM,LLC,34040,cycle
255,5fe562bf7698,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,34297,cycle
255,5fe562bf7698,respond,LLC sends response message to the requesting L1,LLC,34297,cycle
255,5fe562bf7698,updaDat,LLC updates its data array,LLC,34297,cycle
255,5fe562bf7698,wrCache,LLC: New data written to cache,LLC,34297,cycle
255,5fe562bf7698,respond,LLC sends response message to the requesting L1,LLC,34298,cycle
255,5fe562bf7698,add2q_u,L1 receives message from the bus,0,34302,cycle
255,5fe562bf7698,respond,L1 responds to core,0,34302,cycle
255,5fe562bf7698,updaDat,L1 attempts to update its data array,0,34302,cycle
255,5fe562bf7698,wrCache,L1: New data written to cache,0,34302,cycle
256,5fe562bf769c,add2q_l,L1: The message is added to the processing queue from the core,0,34304,cycle
256,5fe562bf769c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34304,cycle
256,5fe562bf769c,hitActn,L1: request is a hit,0,34304,cycle
257,5fe562bf76a0,add2q_l,L1: The message is added to the processing queue from the core,0,34306,cycle
257,5fe562bf76a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
257,5fe562bf76a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,34306,cycle
257,5fe562bf76a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34306,cycle
257,5fe562bf76a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34306,cycle
257,5fe562bf76a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34307,cycle
257,5fe562bf76a0,add2q_u,L1 receives message from the bus,0,34308,cycle
257,5fe562bf76a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,34308,cycle
257,5fe562bf76a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
257,5fe562bf76a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,34308,cycle
257,5fe562bf76a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,34308,cycle
257,5fe562bf76a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,34308,cycle
257,5fe562bf76a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,34565,cycle
257,5fe562bf76a0,respond,LLC sends response message to the requesting L1,LLC,34565,cycle
257,5fe562bf76a0,updaDat,LLC updates its data array,LLC,34565,cycle
257,5fe562bf76a0,wrCache,LLC: New data written to cache,LLC,34565,cycle
257,5fe562bf76a0,respond,LLC sends response message to the requesting L1,LLC,34566,cycle
257,5fe562bf76a0,add2q_u,L1 receives message from the bus,0,34570,cycle
257,5fe562bf76a0,respond,L1 responds to core,0,34570,cycle
257,5fe562bf76a0,updaDat,L1 attempts to update its data array,0,34570,cycle
257,5fe562bf76a0,wrCache,L1: New data written to cache,0,34570,cycle
258,5fe562bf76a4,add2q_l,L1: The message is added to the processing queue from the core,0,34572,cycle
258,5fe562bf76a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34572,cycle
258,5fe562bf76a4,hitActn,L1: request is a hit,0,34572,cycle
259,5fe562bf76a8,add2q_l,L1: The message is added to the processing queue from the core,0,34574,cycle
259,5fe562bf76a8,Miss?  ,L1: Was the request a miss?,0,1,boolean
259,5fe562bf76a8,MSIredy,L1: Protocol determines message is now ready to be processed,0,34574,cycle
259,5fe562bf76a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34574,cycle
259,5fe562bf76a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34574,cycle
259,5fe562bf76a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34575,cycle
259,5fe562bf76a8,add2q_u,L1 receives message from the bus,0,34576,cycle
259,5fe562bf76a8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,34576,cycle
259,5fe562bf76a8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
259,5fe562bf76a8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,34576,cycle
259,5fe562bf76a8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,34576,cycle
259,5fe562bf76a8,add_req,LLC miss -> LLC sends request to DRAM,LLC,34576,cycle
259,5fe562bf76a8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,34833,cycle
259,5fe562bf76a8,respond,LLC sends response message to the requesting L1,LLC,34833,cycle
259,5fe562bf76a8,updaDat,LLC updates its data array,LLC,34833,cycle
259,5fe562bf76a8,wrCache,LLC: New data written to cache,LLC,34833,cycle
259,5fe562bf76a8,respond,LLC sends response message to the requesting L1,LLC,34834,cycle
259,5fe562bf76a8,add2q_u,L1 receives message from the bus,0,34838,cycle
259,5fe562bf76a8,respond,L1 responds to core,0,34838,cycle
259,5fe562bf76a8,updaDat,L1 attempts to update its data array,0,34838,cycle
259,5fe562bf76a8,wrCache,L1: New data written to cache,0,34838,cycle
260,5fe562bf76ac,add2q_l,L1: The message is added to the processing queue from the core,0,34840,cycle
260,5fe562bf76ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34840,cycle
260,5fe562bf76ac,hitActn,L1: request is a hit,0,34840,cycle
261,5fe562bf76b0,add2q_l,L1: The message is added to the processing queue from the core,0,34842,cycle
261,5fe562bf76b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
261,5fe562bf76b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,34842,cycle
261,5fe562bf76b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,34842,cycle
261,5fe562bf76b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34842,cycle
261,5fe562bf76b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,34843,cycle
261,5fe562bf76b0,add2q_u,L1 receives message from the bus,0,34844,cycle
261,5fe562bf76b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,34844,cycle
261,5fe562bf76b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
261,5fe562bf76b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,34844,cycle
261,5fe562bf76b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,34844,cycle
261,5fe562bf76b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,34844,cycle
261,5fe562bf76b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,35101,cycle
261,5fe562bf76b0,respond,LLC sends response message to the requesting L1,LLC,35101,cycle
261,5fe562bf76b0,updaDat,LLC updates its data array,LLC,35101,cycle
261,5fe562bf76b0,wrCache,LLC: New data written to cache,LLC,35101,cycle
261,5fe562bf76b0,respond,LLC sends response message to the requesting L1,LLC,35102,cycle
261,5fe562bf76b0,add2q_u,L1 receives message from the bus,0,35106,cycle
261,5fe562bf76b0,respond,L1 responds to core,0,35106,cycle
261,5fe562bf76b0,updaDat,L1 attempts to update its data array,0,35106,cycle
261,5fe562bf76b0,wrCache,L1: New data written to cache,0,35106,cycle
262,5fe562bf76b4,add2q_l,L1: The message is added to the processing queue from the core,0,35108,cycle
262,5fe562bf76b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35108,cycle
262,5fe562bf76b4,hitActn,L1: request is a hit,0,35108,cycle
263,5fe562bf76b8,add2q_l,L1: The message is added to the processing queue from the core,0,35110,cycle
263,5fe562bf76b8,Miss?  ,L1: Was the request a miss?,0,1,boolean
263,5fe562bf76b8,MSIredy,L1: Protocol determines message is now ready to be processed,0,35110,cycle
263,5fe562bf76b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35110,cycle
263,5fe562bf76b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35110,cycle
263,5fe562bf76b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35111,cycle
263,5fe562bf76b8,add2q_u,L1 receives message from the bus,0,35112,cycle
263,5fe562bf76b8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,35112,cycle
263,5fe562bf76b8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
263,5fe562bf76b8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,35112,cycle
263,5fe562bf76b8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,35112,cycle
263,5fe562bf76b8,add_req,LLC miss -> LLC sends request to DRAM,LLC,35112,cycle
263,5fe562bf76b8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,35369,cycle
263,5fe562bf76b8,respond,LLC sends response message to the requesting L1,LLC,35369,cycle
263,5fe562bf76b8,updaDat,LLC updates its data array,LLC,35369,cycle
263,5fe562bf76b8,wrCache,LLC: New data written to cache,LLC,35369,cycle
263,5fe562bf76b8,respond,LLC sends response message to the requesting L1,LLC,35370,cycle
263,5fe562bf76b8,add2q_u,L1 receives message from the bus,0,35374,cycle
263,5fe562bf76b8,respond,L1 responds to core,0,35374,cycle
263,5fe562bf76b8,updaDat,L1 attempts to update its data array,0,35374,cycle
263,5fe562bf76b8,wrCache,L1: New data written to cache,0,35374,cycle
264,5fe562bf76bc,add2q_l,L1: The message is added to the processing queue from the core,0,35376,cycle
264,5fe562bf76bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35376,cycle
264,5fe562bf76bc,hitActn,L1: request is a hit,0,35376,cycle
265,5fe562bf76c0,add2q_l,L1: The message is added to the processing queue from the core,0,35378,cycle
265,5fe562bf76c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
265,5fe562bf76c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,35378,cycle
265,5fe562bf76c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35378,cycle
265,5fe562bf76c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35378,cycle
265,5fe562bf76c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35379,cycle
265,5fe562bf76c0,add2q_u,L1 receives message from the bus,0,35380,cycle
265,5fe562bf76c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,35380,cycle
265,5fe562bf76c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
265,5fe562bf76c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,35380,cycle
265,5fe562bf76c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,35380,cycle
265,5fe562bf76c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,35380,cycle
265,5fe562bf76c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,35637,cycle
265,5fe562bf76c0,respond,LLC sends response message to the requesting L1,LLC,35637,cycle
265,5fe562bf76c0,updaDat,LLC updates its data array,LLC,35637,cycle
265,5fe562bf76c0,wrCache,LLC: New data written to cache,LLC,35637,cycle
265,5fe562bf76c0,respond,LLC sends response message to the requesting L1,LLC,35638,cycle
265,5fe562bf76c0,add2q_u,L1 receives message from the bus,0,35642,cycle
265,5fe562bf76c0,respond,L1 responds to core,0,35642,cycle
265,5fe562bf76c0,updaDat,L1 attempts to update its data array,0,35642,cycle
265,5fe562bf76c0,wrCache,L1: New data written to cache,0,35642,cycle
266,5fe562bf76c4,add2q_l,L1: The message is added to the processing queue from the core,0,35644,cycle
266,5fe562bf76c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35644,cycle
266,5fe562bf76c4,hitActn,L1: request is a hit,0,35644,cycle
267,5fe562bf76c8,add2q_l,L1: The message is added to the processing queue from the core,0,35646,cycle
267,5fe562bf76c8,Miss?  ,L1: Was the request a miss?,0,1,boolean
267,5fe562bf76c8,MSIredy,L1: Protocol determines message is now ready to be processed,0,35646,cycle
267,5fe562bf76c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35646,cycle
267,5fe562bf76c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35646,cycle
267,5fe562bf76c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35647,cycle
267,5fe562bf76c8,add2q_u,L1 receives message from the bus,0,35648,cycle
267,5fe562bf76c8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,35648,cycle
267,5fe562bf76c8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
267,5fe562bf76c8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,35648,cycle
267,5fe562bf76c8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,35648,cycle
267,5fe562bf76c8,add_req,LLC miss -> LLC sends request to DRAM,LLC,35648,cycle
267,5fe562bf76c8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,35905,cycle
267,5fe562bf76c8,respond,LLC sends response message to the requesting L1,LLC,35905,cycle
267,5fe562bf76c8,updaDat,LLC updates its data array,LLC,35905,cycle
267,5fe562bf76c8,wrCache,LLC: New data written to cache,LLC,35905,cycle
267,5fe562bf76c8,respond,LLC sends response message to the requesting L1,LLC,35906,cycle
267,5fe562bf76c8,add2q_u,L1 receives message from the bus,0,35910,cycle
267,5fe562bf76c8,respond,L1 responds to core,0,35910,cycle
267,5fe562bf76c8,updaDat,L1 attempts to update its data array,0,35910,cycle
267,5fe562bf76c8,wrCache,L1: New data written to cache,0,35910,cycle
268,5fe562bf76cc,add2q_l,L1: The message is added to the processing queue from the core,0,35912,cycle
268,5fe562bf76cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35912,cycle
268,5fe562bf76cc,hitActn,L1: request is a hit,0,35912,cycle
269,5fe562bf76d0,add2q_l,L1: The message is added to the processing queue from the core,0,35914,cycle
269,5fe562bf76d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
269,5fe562bf76d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,35914,cycle
269,5fe562bf76d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,35914,cycle
269,5fe562bf76d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35914,cycle
269,5fe562bf76d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,35915,cycle
269,5fe562bf76d0,add2q_u,L1 receives message from the bus,0,35916,cycle
269,5fe562bf76d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,35916,cycle
269,5fe562bf76d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
269,5fe562bf76d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,35916,cycle
269,5fe562bf76d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,35916,cycle
269,5fe562bf76d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,35916,cycle
269,5fe562bf76d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,36173,cycle
269,5fe562bf76d0,respond,LLC sends response message to the requesting L1,LLC,36173,cycle
269,5fe562bf76d0,updaDat,LLC updates its data array,LLC,36173,cycle
269,5fe562bf76d0,wrCache,LLC: New data written to cache,LLC,36173,cycle
269,5fe562bf76d0,respond,LLC sends response message to the requesting L1,LLC,36174,cycle
269,5fe562bf76d0,add2q_u,L1 receives message from the bus,0,36178,cycle
269,5fe562bf76d0,respond,L1 responds to core,0,36178,cycle
269,5fe562bf76d0,updaDat,L1 attempts to update its data array,0,36178,cycle
269,5fe562bf76d0,wrCache,L1: New data written to cache,0,36178,cycle
270,5fe562bf76d4,add2q_l,L1: The message is added to the processing queue from the core,0,36180,cycle
270,5fe562bf76d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36180,cycle
270,5fe562bf76d4,hitActn,L1: request is a hit,0,36180,cycle
271,5fe562bf76d8,add2q_l,L1: The message is added to the processing queue from the core,0,36182,cycle
271,5fe562bf76d8,Miss?  ,L1: Was the request a miss?,0,1,boolean
271,5fe562bf76d8,MSIredy,L1: Protocol determines message is now ready to be processed,0,36182,cycle
271,5fe562bf76d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36182,cycle
271,5fe562bf76d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36182,cycle
271,5fe562bf76d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36183,cycle
271,5fe562bf76d8,add2q_u,L1 receives message from the bus,0,36184,cycle
271,5fe562bf76d8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,36184,cycle
271,5fe562bf76d8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
271,5fe562bf76d8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,36184,cycle
271,5fe562bf76d8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,36184,cycle
271,5fe562bf76d8,add_req,LLC miss -> LLC sends request to DRAM,LLC,36184,cycle
271,5fe562bf76d8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,36441,cycle
271,5fe562bf76d8,respond,LLC sends response message to the requesting L1,LLC,36441,cycle
271,5fe562bf76d8,updaDat,LLC updates its data array,LLC,36441,cycle
271,5fe562bf76d8,wrCache,LLC: New data written to cache,LLC,36441,cycle
271,5fe562bf76d8,respond,LLC sends response message to the requesting L1,LLC,36442,cycle
271,5fe562bf76d8,add2q_u,L1 receives message from the bus,0,36446,cycle
271,5fe562bf76d8,respond,L1 responds to core,0,36446,cycle
271,5fe562bf76d8,updaDat,L1 attempts to update its data array,0,36446,cycle
271,5fe562bf76d8,wrCache,L1: New data written to cache,0,36446,cycle
272,5fe562bf76dc,add2q_l,L1: The message is added to the processing queue from the core,0,36448,cycle
272,5fe562bf76dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36448,cycle
272,5fe562bf76dc,hitActn,L1: request is a hit,0,36448,cycle
273,5fe562bf76e0,add2q_l,L1: The message is added to the processing queue from the core,0,36450,cycle
273,5fe562bf76e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
273,5fe562bf76e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,36450,cycle
273,5fe562bf76e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36450,cycle
273,5fe562bf76e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36450,cycle
273,5fe562bf76e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36451,cycle
273,5fe562bf76e0,add2q_u,L1 receives message from the bus,0,36452,cycle
273,5fe562bf76e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,36452,cycle
273,5fe562bf76e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
273,5fe562bf76e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,36452,cycle
273,5fe562bf76e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,36452,cycle
273,5fe562bf76e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,36452,cycle
273,5fe562bf76e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,36709,cycle
273,5fe562bf76e0,respond,LLC sends response message to the requesting L1,LLC,36709,cycle
273,5fe562bf76e0,updaDat,LLC updates its data array,LLC,36709,cycle
273,5fe562bf76e0,wrCache,LLC: New data written to cache,LLC,36709,cycle
273,5fe562bf76e0,respond,LLC sends response message to the requesting L1,LLC,36710,cycle
273,5fe562bf76e0,add2q_u,L1 receives message from the bus,0,36714,cycle
273,5fe562bf76e0,respond,L1 responds to core,0,36714,cycle
273,5fe562bf76e0,updaDat,L1 attempts to update its data array,0,36714,cycle
273,5fe562bf76e0,wrCache,L1: New data written to cache,0,36714,cycle
274,5fe562bf76e4,add2q_l,L1: The message is added to the processing queue from the core,0,36716,cycle
274,5fe562bf76e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36716,cycle
274,5fe562bf76e4,hitActn,L1: request is a hit,0,36716,cycle
275,5fe562bf76e8,add2q_l,L1: The message is added to the processing queue from the core,0,36718,cycle
275,5fe562bf76e8,Miss?  ,L1: Was the request a miss?,0,1,boolean
275,5fe562bf76e8,MSIredy,L1: Protocol determines message is now ready to be processed,0,36718,cycle
275,5fe562bf76e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36718,cycle
275,5fe562bf76e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36718,cycle
275,5fe562bf76e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36719,cycle
275,5fe562bf76e8,add2q_u,L1 receives message from the bus,0,36720,cycle
275,5fe562bf76e8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,36720,cycle
275,5fe562bf76e8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
275,5fe562bf76e8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,36720,cycle
275,5fe562bf76e8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,36720,cycle
275,5fe562bf76e8,add_req,LLC miss -> LLC sends request to DRAM,LLC,36720,cycle
275,5fe562bf76e8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,36977,cycle
275,5fe562bf76e8,respond,LLC sends response message to the requesting L1,LLC,36977,cycle
275,5fe562bf76e8,updaDat,LLC updates its data array,LLC,36977,cycle
275,5fe562bf76e8,wrCache,LLC: New data written to cache,LLC,36977,cycle
275,5fe562bf76e8,respond,LLC sends response message to the requesting L1,LLC,36978,cycle
275,5fe562bf76e8,add2q_u,L1 receives message from the bus,0,36982,cycle
275,5fe562bf76e8,respond,L1 responds to core,0,36982,cycle
275,5fe562bf76e8,updaDat,L1 attempts to update its data array,0,36982,cycle
275,5fe562bf76e8,wrCache,L1: New data written to cache,0,36982,cycle
276,5fe562bf76ec,add2q_l,L1: The message is added to the processing queue from the core,0,36984,cycle
276,5fe562bf76ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36984,cycle
276,5fe562bf76ec,hitActn,L1: request is a hit,0,36984,cycle
277,5fe562bf76f0,add2q_l,L1: The message is added to the processing queue from the core,0,36986,cycle
277,5fe562bf76f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
277,5fe562bf76f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,36986,cycle
277,5fe562bf76f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,36986,cycle
277,5fe562bf76f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36986,cycle
277,5fe562bf76f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,36987,cycle
277,5fe562bf76f0,add2q_u,L1 receives message from the bus,0,36988,cycle
277,5fe562bf76f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,36988,cycle
277,5fe562bf76f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
277,5fe562bf76f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,36988,cycle
277,5fe562bf76f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,36988,cycle
277,5fe562bf76f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,36988,cycle
277,5fe562bf76f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,37245,cycle
277,5fe562bf76f0,respond,LLC sends response message to the requesting L1,LLC,37245,cycle
277,5fe562bf76f0,updaDat,LLC updates its data array,LLC,37245,cycle
277,5fe562bf76f0,wrCache,LLC: New data written to cache,LLC,37245,cycle
277,5fe562bf76f0,respond,LLC sends response message to the requesting L1,LLC,37246,cycle
277,5fe562bf76f0,add2q_u,L1 receives message from the bus,0,37250,cycle
277,5fe562bf76f0,respond,L1 responds to core,0,37250,cycle
277,5fe562bf76f0,updaDat,L1 attempts to update its data array,0,37250,cycle
277,5fe562bf76f0,wrCache,L1: New data written to cache,0,37250,cycle
278,5fe562bf76f4,add2q_l,L1: The message is added to the processing queue from the core,0,37252,cycle
278,5fe562bf76f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37252,cycle
278,5fe562bf76f4,hitActn,L1: request is a hit,0,37252,cycle
279,5fe562bf76f8,add2q_l,L1: The message is added to the processing queue from the core,0,37254,cycle
279,5fe562bf76f8,Miss?  ,L1: Was the request a miss?,0,1,boolean
279,5fe562bf76f8,MSIredy,L1: Protocol determines message is now ready to be processed,0,37254,cycle
279,5fe562bf76f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37254,cycle
279,5fe562bf76f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37254,cycle
279,5fe562bf76f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37255,cycle
279,5fe562bf76f8,add2q_u,L1 receives message from the bus,0,37256,cycle
279,5fe562bf76f8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,37256,cycle
279,5fe562bf76f8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
279,5fe562bf76f8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,37256,cycle
279,5fe562bf76f8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,37256,cycle
279,5fe562bf76f8,add_req,LLC miss -> LLC sends request to DRAM,LLC,37256,cycle
279,5fe562bf76f8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,37513,cycle
279,5fe562bf76f8,respond,LLC sends response message to the requesting L1,LLC,37513,cycle
279,5fe562bf76f8,updaDat,LLC updates its data array,LLC,37513,cycle
279,5fe562bf76f8,wrCache,LLC: New data written to cache,LLC,37513,cycle
279,5fe562bf76f8,respond,LLC sends response message to the requesting L1,LLC,37514,cycle
279,5fe562bf76f8,add2q_u,L1 receives message from the bus,0,37518,cycle
279,5fe562bf76f8,respond,L1 responds to core,0,37518,cycle
279,5fe562bf76f8,updaDat,L1 attempts to update its data array,0,37518,cycle
279,5fe562bf76f8,wrCache,L1: New data written to cache,0,37518,cycle
280,5fe562bf76fc,add2q_l,L1: The message is added to the processing queue from the core,0,37520,cycle
280,5fe562bf76fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37520,cycle
280,5fe562bf76fc,hitActn,L1: request is a hit,0,37520,cycle
281,5fe562bf7700,add2q_l,L1: The message is added to the processing queue from the core,0,37522,cycle
281,5fe562bf7700,Miss?  ,L1: Was the request a miss?,0,1,boolean
281,5fe562bf7700,MSIredy,L1: Protocol determines message is now ready to be processed,0,37522,cycle
281,5fe562bf7700,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37522,cycle
281,5fe562bf7700,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37522,cycle
281,5fe562bf7700,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37523,cycle
281,5fe562bf7700,add2q_u,L1 receives message from the bus,0,37524,cycle
281,5fe562bf7700,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,37524,cycle
281,5fe562bf7700,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
281,5fe562bf7700,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,37524,cycle
281,5fe562bf7700,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,37524,cycle
281,5fe562bf7700,add_req,LLC miss -> LLC sends request to DRAM,LLC,37524,cycle
281,5fe562bf7700,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,37781,cycle
281,5fe562bf7700,respond,LLC sends response message to the requesting L1,LLC,37781,cycle
281,5fe562bf7700,updaDat,LLC updates its data array,LLC,37781,cycle
281,5fe562bf7700,wrCache,LLC: New data written to cache,LLC,37781,cycle
281,5fe562bf7700,respond,LLC sends response message to the requesting L1,LLC,37782,cycle
281,5fe562bf7700,add2q_u,L1 receives message from the bus,0,37786,cycle
281,5fe562bf7700,respond,L1 responds to core,0,37786,cycle
281,5fe562bf7700,updaDat,L1 attempts to update its data array,0,37786,cycle
281,5fe562bf7700,wrCache,L1: New data written to cache,0,37786,cycle
282,5fe562bf7704,add2q_l,L1: The message is added to the processing queue from the core,0,37788,cycle
282,5fe562bf7704,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37788,cycle
282,5fe562bf7704,hitActn,L1: request is a hit,0,37788,cycle
283,5fe562bf7708,add2q_l,L1: The message is added to the processing queue from the core,0,37790,cycle
283,5fe562bf7708,Miss?  ,L1: Was the request a miss?,0,1,boolean
283,5fe562bf7708,MSIredy,L1: Protocol determines message is now ready to be processed,0,37790,cycle
283,5fe562bf7708,msgProc,L1: message is taken from the L1's processing queue to be processed,0,37790,cycle
283,5fe562bf7708,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37790,cycle
283,5fe562bf7708,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,37791,cycle
283,5fe562bf7708,add2q_u,L1 receives message from the bus,0,37792,cycle
283,5fe562bf7708,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,37792,cycle
283,5fe562bf7708,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
283,5fe562bf7708,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,37792,cycle
283,5fe562bf7708,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,37792,cycle
283,5fe562bf7708,add_req,LLC miss -> LLC sends request to DRAM,LLC,37792,cycle
283,5fe562bf7708,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,38049,cycle
283,5fe562bf7708,respond,LLC sends response message to the requesting L1,LLC,38049,cycle
283,5fe562bf7708,updaDat,LLC updates its data array,LLC,38049,cycle
283,5fe562bf7708,wrCache,LLC: New data written to cache,LLC,38049,cycle
283,5fe562bf7708,respond,LLC sends response message to the requesting L1,LLC,38050,cycle
283,5fe562bf7708,add2q_u,L1 receives message from the bus,0,38054,cycle
283,5fe562bf7708,respond,L1 responds to core,0,38054,cycle
283,5fe562bf7708,updaDat,L1 attempts to update its data array,0,38054,cycle
283,5fe562bf7708,wrCache,L1: New data written to cache,0,38054,cycle
284,5fe562bf770c,add2q_l,L1: The message is added to the processing queue from the core,0,38056,cycle
284,5fe562bf770c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38056,cycle
284,5fe562bf770c,hitActn,L1: request is a hit,0,38056,cycle
285,5fe562bf7710,add2q_l,L1: The message is added to the processing queue from the core,0,38058,cycle
285,5fe562bf7710,Miss?  ,L1: Was the request a miss?,0,1,boolean
285,5fe562bf7710,MSIredy,L1: Protocol determines message is now ready to be processed,0,38058,cycle
285,5fe562bf7710,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38058,cycle
285,5fe562bf7710,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38058,cycle
285,5fe562bf7710,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38059,cycle
285,5fe562bf7710,add2q_u,L1 receives message from the bus,0,38060,cycle
285,5fe562bf7710,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,38060,cycle
285,5fe562bf7710,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
285,5fe562bf7710,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,38060,cycle
285,5fe562bf7710,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,38060,cycle
285,5fe562bf7710,add_req,LLC miss -> LLC sends request to DRAM,LLC,38060,cycle
285,5fe562bf7710,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,38317,cycle
285,5fe562bf7710,respond,LLC sends response message to the requesting L1,LLC,38317,cycle
285,5fe562bf7710,updaDat,LLC updates its data array,LLC,38317,cycle
285,5fe562bf7710,wrCache,LLC: New data written to cache,LLC,38317,cycle
285,5fe562bf7710,respond,LLC sends response message to the requesting L1,LLC,38318,cycle
285,5fe562bf7710,add2q_u,L1 receives message from the bus,0,38322,cycle
285,5fe562bf7710,respond,L1 responds to core,0,38322,cycle
285,5fe562bf7710,updaDat,L1 attempts to update its data array,0,38322,cycle
285,5fe562bf7710,wrCache,L1: New data written to cache,0,38322,cycle
286,5fe562bf7714,add2q_l,L1: The message is added to the processing queue from the core,0,38324,cycle
286,5fe562bf7714,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38324,cycle
286,5fe562bf7714,hitActn,L1: request is a hit,0,38324,cycle
287,5fe562bf7718,add2q_l,L1: The message is added to the processing queue from the core,0,38326,cycle
287,5fe562bf7718,Miss?  ,L1: Was the request a miss?,0,1,boolean
287,5fe562bf7718,MSIredy,L1: Protocol determines message is now ready to be processed,0,38326,cycle
287,5fe562bf7718,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38326,cycle
287,5fe562bf7718,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38326,cycle
287,5fe562bf7718,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38327,cycle
287,5fe562bf7718,add2q_u,L1 receives message from the bus,0,38328,cycle
287,5fe562bf7718,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,38328,cycle
287,5fe562bf7718,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
287,5fe562bf7718,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,38328,cycle
287,5fe562bf7718,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,38328,cycle
287,5fe562bf7718,add_req,LLC miss -> LLC sends request to DRAM,LLC,38328,cycle
287,5fe562bf7718,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,38585,cycle
287,5fe562bf7718,respond,LLC sends response message to the requesting L1,LLC,38585,cycle
287,5fe562bf7718,updaDat,LLC updates its data array,LLC,38585,cycle
287,5fe562bf7718,wrCache,LLC: New data written to cache,LLC,38585,cycle
287,5fe562bf7718,respond,LLC sends response message to the requesting L1,LLC,38586,cycle
287,5fe562bf7718,add2q_u,L1 receives message from the bus,0,38590,cycle
287,5fe562bf7718,respond,L1 responds to core,0,38590,cycle
287,5fe562bf7718,updaDat,L1 attempts to update its data array,0,38590,cycle
287,5fe562bf7718,wrCache,L1: New data written to cache,0,38590,cycle
288,5fe562bf771c,add2q_l,L1: The message is added to the processing queue from the core,0,38592,cycle
288,5fe562bf771c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38592,cycle
288,5fe562bf771c,hitActn,L1: request is a hit,0,38592,cycle
289,5fe562bf7720,add2q_l,L1: The message is added to the processing queue from the core,0,38594,cycle
289,5fe562bf7720,Miss?  ,L1: Was the request a miss?,0,1,boolean
289,5fe562bf7720,MSIredy,L1: Protocol determines message is now ready to be processed,0,38594,cycle
289,5fe562bf7720,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38594,cycle
289,5fe562bf7720,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38594,cycle
289,5fe562bf7720,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38595,cycle
289,5fe562bf7720,add2q_u,L1 receives message from the bus,0,38596,cycle
289,5fe562bf7720,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,38596,cycle
289,5fe562bf7720,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
289,5fe562bf7720,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,38596,cycle
289,5fe562bf7720,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,38596,cycle
289,5fe562bf7720,add_req,LLC miss -> LLC sends request to DRAM,LLC,38596,cycle
289,5fe562bf7720,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,38853,cycle
289,5fe562bf7720,respond,LLC sends response message to the requesting L1,LLC,38853,cycle
289,5fe562bf7720,updaDat,LLC updates its data array,LLC,38853,cycle
289,5fe562bf7720,wrCache,LLC: New data written to cache,LLC,38853,cycle
289,5fe562bf7720,respond,LLC sends response message to the requesting L1,LLC,38854,cycle
289,5fe562bf7720,add2q_u,L1 receives message from the bus,0,38858,cycle
289,5fe562bf7720,respond,L1 responds to core,0,38858,cycle
289,5fe562bf7720,updaDat,L1 attempts to update its data array,0,38858,cycle
289,5fe562bf7720,wrCache,L1: New data written to cache,0,38858,cycle
290,5fe562bf7724,add2q_l,L1: The message is added to the processing queue from the core,0,38860,cycle
290,5fe562bf7724,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38860,cycle
290,5fe562bf7724,hitActn,L1: request is a hit,0,38860,cycle
291,5fe562bf7728,add2q_l,L1: The message is added to the processing queue from the core,0,38862,cycle
291,5fe562bf7728,Miss?  ,L1: Was the request a miss?,0,1,boolean
291,5fe562bf7728,MSIredy,L1: Protocol determines message is now ready to be processed,0,38862,cycle
291,5fe562bf7728,msgProc,L1: message is taken from the L1's processing queue to be processed,0,38862,cycle
291,5fe562bf7728,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38862,cycle
291,5fe562bf7728,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,38863,cycle
291,5fe562bf7728,add2q_u,L1 receives message from the bus,0,38864,cycle
291,5fe562bf7728,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,38864,cycle
291,5fe562bf7728,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
291,5fe562bf7728,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,38864,cycle
291,5fe562bf7728,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,38864,cycle
291,5fe562bf7728,add_req,LLC miss -> LLC sends request to DRAM,LLC,38864,cycle
291,5fe562bf7728,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,39121,cycle
291,5fe562bf7728,respond,LLC sends response message to the requesting L1,LLC,39121,cycle
291,5fe562bf7728,updaDat,LLC updates its data array,LLC,39121,cycle
291,5fe562bf7728,wrCache,LLC: New data written to cache,LLC,39121,cycle
291,5fe562bf7728,respond,LLC sends response message to the requesting L1,LLC,39122,cycle
291,5fe562bf7728,add2q_u,L1 receives message from the bus,0,39126,cycle
291,5fe562bf7728,respond,L1 responds to core,0,39126,cycle
291,5fe562bf7728,updaDat,L1 attempts to update its data array,0,39126,cycle
291,5fe562bf7728,wrCache,L1: New data written to cache,0,39126,cycle
292,5fe562bf772c,add2q_l,L1: The message is added to the processing queue from the core,0,39128,cycle
292,5fe562bf772c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39128,cycle
292,5fe562bf772c,hitActn,L1: request is a hit,0,39128,cycle
293,5fe562bf7730,add2q_l,L1: The message is added to the processing queue from the core,0,39130,cycle
293,5fe562bf7730,Miss?  ,L1: Was the request a miss?,0,1,boolean
293,5fe562bf7730,MSIredy,L1: Protocol determines message is now ready to be processed,0,39130,cycle
293,5fe562bf7730,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39130,cycle
293,5fe562bf7730,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39130,cycle
293,5fe562bf7730,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39131,cycle
293,5fe562bf7730,add2q_u,L1 receives message from the bus,0,39132,cycle
293,5fe562bf7730,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,39132,cycle
293,5fe562bf7730,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
293,5fe562bf7730,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,39132,cycle
293,5fe562bf7730,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,39132,cycle
293,5fe562bf7730,add_req,LLC miss -> LLC sends request to DRAM,LLC,39132,cycle
293,5fe562bf7730,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,39389,cycle
293,5fe562bf7730,respond,LLC sends response message to the requesting L1,LLC,39389,cycle
293,5fe562bf7730,updaDat,LLC updates its data array,LLC,39389,cycle
293,5fe562bf7730,wrCache,LLC: New data written to cache,LLC,39389,cycle
293,5fe562bf7730,respond,LLC sends response message to the requesting L1,LLC,39390,cycle
293,5fe562bf7730,add2q_u,L1 receives message from the bus,0,39394,cycle
293,5fe562bf7730,respond,L1 responds to core,0,39394,cycle
293,5fe562bf7730,updaDat,L1 attempts to update its data array,0,39394,cycle
293,5fe562bf7730,wrCache,L1: New data written to cache,0,39394,cycle
294,5fe562bf7734,add2q_l,L1: The message is added to the processing queue from the core,0,39396,cycle
294,5fe562bf7734,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39396,cycle
294,5fe562bf7734,hitActn,L1: request is a hit,0,39396,cycle
295,5fe562bf7738,add2q_l,L1: The message is added to the processing queue from the core,0,39398,cycle
295,5fe562bf7738,Miss?  ,L1: Was the request a miss?,0,1,boolean
295,5fe562bf7738,MSIredy,L1: Protocol determines message is now ready to be processed,0,39398,cycle
295,5fe562bf7738,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39398,cycle
295,5fe562bf7738,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39398,cycle
295,5fe562bf7738,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39399,cycle
295,5fe562bf7738,add2q_u,L1 receives message from the bus,0,39400,cycle
295,5fe562bf7738,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,39400,cycle
295,5fe562bf7738,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
295,5fe562bf7738,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,39400,cycle
295,5fe562bf7738,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,39400,cycle
295,5fe562bf7738,add_req,LLC miss -> LLC sends request to DRAM,LLC,39400,cycle
295,5fe562bf7738,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,39657,cycle
295,5fe562bf7738,respond,LLC sends response message to the requesting L1,LLC,39657,cycle
295,5fe562bf7738,updaDat,LLC updates its data array,LLC,39657,cycle
295,5fe562bf7738,wrCache,LLC: New data written to cache,LLC,39657,cycle
295,5fe562bf7738,respond,LLC sends response message to the requesting L1,LLC,39658,cycle
295,5fe562bf7738,add2q_u,L1 receives message from the bus,0,39662,cycle
295,5fe562bf7738,respond,L1 responds to core,0,39662,cycle
295,5fe562bf7738,updaDat,L1 attempts to update its data array,0,39662,cycle
295,5fe562bf7738,wrCache,L1: New data written to cache,0,39662,cycle
296,5fe562bf773c,add2q_l,L1: The message is added to the processing queue from the core,0,39664,cycle
296,5fe562bf773c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39664,cycle
296,5fe562bf773c,hitActn,L1: request is a hit,0,39664,cycle
297,5fe562bf7740,add2q_l,L1: The message is added to the processing queue from the core,0,39666,cycle
297,5fe562bf7740,Miss?  ,L1: Was the request a miss?,0,1,boolean
297,5fe562bf7740,MSIredy,L1: Protocol determines message is now ready to be processed,0,39666,cycle
297,5fe562bf7740,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39666,cycle
297,5fe562bf7740,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39666,cycle
297,5fe562bf7740,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39667,cycle
297,5fe562bf7740,add2q_u,L1 receives message from the bus,0,39668,cycle
297,5fe562bf7740,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,39668,cycle
297,5fe562bf7740,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
297,5fe562bf7740,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,39668,cycle
297,5fe562bf7740,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,39668,cycle
297,5fe562bf7740,add_req,LLC miss -> LLC sends request to DRAM,LLC,39668,cycle
297,5fe562bf7740,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,39925,cycle
297,5fe562bf7740,respond,LLC sends response message to the requesting L1,LLC,39925,cycle
297,5fe562bf7740,updaDat,LLC updates its data array,LLC,39925,cycle
297,5fe562bf7740,wrCache,LLC: New data written to cache,LLC,39925,cycle
297,5fe562bf7740,respond,LLC sends response message to the requesting L1,LLC,39926,cycle
297,5fe562bf7740,add2q_u,L1 receives message from the bus,0,39930,cycle
297,5fe562bf7740,respond,L1 responds to core,0,39930,cycle
297,5fe562bf7740,updaDat,L1 attempts to update its data array,0,39930,cycle
297,5fe562bf7740,wrCache,L1: New data written to cache,0,39930,cycle
298,5fe562bf7744,add2q_l,L1: The message is added to the processing queue from the core,0,39932,cycle
298,5fe562bf7744,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39932,cycle
298,5fe562bf7744,hitActn,L1: request is a hit,0,39932,cycle
299,5fe562bf7748,add2q_l,L1: The message is added to the processing queue from the core,0,39934,cycle
299,5fe562bf7748,Miss?  ,L1: Was the request a miss?,0,1,boolean
299,5fe562bf7748,MSIredy,L1: Protocol determines message is now ready to be processed,0,39934,cycle
299,5fe562bf7748,msgProc,L1: message is taken from the L1's processing queue to be processed,0,39934,cycle
299,5fe562bf7748,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39934,cycle
299,5fe562bf7748,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,39935,cycle
299,5fe562bf7748,add2q_u,L1 receives message from the bus,0,39936,cycle
299,5fe562bf7748,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,39936,cycle
299,5fe562bf7748,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
299,5fe562bf7748,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,39936,cycle
299,5fe562bf7748,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,39936,cycle
299,5fe562bf7748,add_req,LLC miss -> LLC sends request to DRAM,LLC,39936,cycle
299,5fe562bf7748,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,40193,cycle
299,5fe562bf7748,respond,LLC sends response message to the requesting L1,LLC,40193,cycle
299,5fe562bf7748,updaDat,LLC updates its data array,LLC,40193,cycle
299,5fe562bf7748,wrCache,LLC: New data written to cache,LLC,40193,cycle
299,5fe562bf7748,respond,LLC sends response message to the requesting L1,LLC,40194,cycle
299,5fe562bf7748,add2q_u,L1 receives message from the bus,0,40198,cycle
299,5fe562bf7748,respond,L1 responds to core,0,40198,cycle
299,5fe562bf7748,updaDat,L1 attempts to update its data array,0,40198,cycle
299,5fe562bf7748,wrCache,L1: New data written to cache,0,40198,cycle
300,5fe562bf774c,add2q_l,L1: The message is added to the processing queue from the core,0,40200,cycle
300,5fe562bf774c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40200,cycle
300,5fe562bf774c,hitActn,L1: request is a hit,0,40200,cycle
301,5fe562bf7750,add2q_l,L1: The message is added to the processing queue from the core,0,40202,cycle
301,5fe562bf7750,Miss?  ,L1: Was the request a miss?,0,1,boolean
301,5fe562bf7750,MSIredy,L1: Protocol determines message is now ready to be processed,0,40202,cycle
301,5fe562bf7750,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40202,cycle
301,5fe562bf7750,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40202,cycle
301,5fe562bf7750,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40203,cycle
301,5fe562bf7750,add2q_u,L1 receives message from the bus,0,40204,cycle
301,5fe562bf7750,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,40204,cycle
301,5fe562bf7750,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
301,5fe562bf7750,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,40204,cycle
301,5fe562bf7750,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,40204,cycle
301,5fe562bf7750,add_req,LLC miss -> LLC sends request to DRAM,LLC,40204,cycle
301,5fe562bf7750,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,40461,cycle
301,5fe562bf7750,respond,LLC sends response message to the requesting L1,LLC,40461,cycle
301,5fe562bf7750,updaDat,LLC updates its data array,LLC,40461,cycle
301,5fe562bf7750,wrCache,LLC: New data written to cache,LLC,40461,cycle
301,5fe562bf7750,respond,LLC sends response message to the requesting L1,LLC,40462,cycle
301,5fe562bf7750,add2q_u,L1 receives message from the bus,0,40466,cycle
301,5fe562bf7750,respond,L1 responds to core,0,40466,cycle
301,5fe562bf7750,updaDat,L1 attempts to update its data array,0,40466,cycle
301,5fe562bf7750,wrCache,L1: New data written to cache,0,40466,cycle
302,5fe562bf7754,add2q_l,L1: The message is added to the processing queue from the core,0,40468,cycle
302,5fe562bf7754,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40468,cycle
302,5fe562bf7754,hitActn,L1: request is a hit,0,40468,cycle
303,5fe562bf7758,add2q_l,L1: The message is added to the processing queue from the core,0,40470,cycle
303,5fe562bf7758,Miss?  ,L1: Was the request a miss?,0,1,boolean
303,5fe562bf7758,MSIredy,L1: Protocol determines message is now ready to be processed,0,40470,cycle
303,5fe562bf7758,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40470,cycle
303,5fe562bf7758,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40470,cycle
303,5fe562bf7758,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40471,cycle
303,5fe562bf7758,add2q_u,L1 receives message from the bus,0,40472,cycle
303,5fe562bf7758,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,40472,cycle
303,5fe562bf7758,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
303,5fe562bf7758,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,40472,cycle
303,5fe562bf7758,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,40472,cycle
303,5fe562bf7758,add_req,LLC miss -> LLC sends request to DRAM,LLC,40472,cycle
303,5fe562bf7758,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,40729,cycle
303,5fe562bf7758,respond,LLC sends response message to the requesting L1,LLC,40729,cycle
303,5fe562bf7758,updaDat,LLC updates its data array,LLC,40729,cycle
303,5fe562bf7758,wrCache,LLC: New data written to cache,LLC,40729,cycle
303,5fe562bf7758,respond,LLC sends response message to the requesting L1,LLC,40730,cycle
303,5fe562bf7758,add2q_u,L1 receives message from the bus,0,40734,cycle
303,5fe562bf7758,respond,L1 responds to core,0,40734,cycle
303,5fe562bf7758,updaDat,L1 attempts to update its data array,0,40734,cycle
303,5fe562bf7758,wrCache,L1: New data written to cache,0,40734,cycle
304,5fe562bf775c,add2q_l,L1: The message is added to the processing queue from the core,0,40736,cycle
304,5fe562bf775c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40736,cycle
304,5fe562bf775c,hitActn,L1: request is a hit,0,40736,cycle
305,5fe562bf7760,add2q_l,L1: The message is added to the processing queue from the core,0,40738,cycle
305,5fe562bf7760,Miss?  ,L1: Was the request a miss?,0,1,boolean
305,5fe562bf7760,MSIredy,L1: Protocol determines message is now ready to be processed,0,40738,cycle
305,5fe562bf7760,msgProc,L1: message is taken from the L1's processing queue to be processed,0,40738,cycle
305,5fe562bf7760,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40738,cycle
305,5fe562bf7760,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,40739,cycle
305,5fe562bf7760,add2q_u,L1 receives message from the bus,0,40740,cycle
305,5fe562bf7760,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,40740,cycle
305,5fe562bf7760,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
305,5fe562bf7760,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,40740,cycle
305,5fe562bf7760,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,40740,cycle
305,5fe562bf7760,add_req,LLC miss -> LLC sends request to DRAM,LLC,40740,cycle
305,5fe562bf7760,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,40997,cycle
305,5fe562bf7760,respond,LLC sends response message to the requesting L1,LLC,40997,cycle
305,5fe562bf7760,updaDat,LLC updates its data array,LLC,40997,cycle
305,5fe562bf7760,wrCache,LLC: New data written to cache,LLC,40997,cycle
305,5fe562bf7760,respond,LLC sends response message to the requesting L1,LLC,40998,cycle
305,5fe562bf7760,add2q_u,L1 receives message from the bus,0,41002,cycle
305,5fe562bf7760,respond,L1 responds to core,0,41002,cycle
305,5fe562bf7760,updaDat,L1 attempts to update its data array,0,41002,cycle
305,5fe562bf7760,wrCache,L1: New data written to cache,0,41002,cycle
306,5fe562bf7764,add2q_l,L1: The message is added to the processing queue from the core,0,41004,cycle
306,5fe562bf7764,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41004,cycle
306,5fe562bf7764,hitActn,L1: request is a hit,0,41004,cycle
307,5fe562bf7768,add2q_l,L1: The message is added to the processing queue from the core,0,41006,cycle
307,5fe562bf7768,Miss?  ,L1: Was the request a miss?,0,1,boolean
307,5fe562bf7768,MSIredy,L1: Protocol determines message is now ready to be processed,0,41006,cycle
307,5fe562bf7768,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41006,cycle
307,5fe562bf7768,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41006,cycle
307,5fe562bf7768,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41007,cycle
307,5fe562bf7768,add2q_u,L1 receives message from the bus,0,41008,cycle
307,5fe562bf7768,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,41008,cycle
307,5fe562bf7768,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
307,5fe562bf7768,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,41008,cycle
307,5fe562bf7768,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,41008,cycle
307,5fe562bf7768,add_req,LLC miss -> LLC sends request to DRAM,LLC,41008,cycle
307,5fe562bf7768,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,41265,cycle
307,5fe562bf7768,respond,LLC sends response message to the requesting L1,LLC,41265,cycle
307,5fe562bf7768,updaDat,LLC updates its data array,LLC,41265,cycle
307,5fe562bf7768,wrCache,LLC: New data written to cache,LLC,41265,cycle
307,5fe562bf7768,respond,LLC sends response message to the requesting L1,LLC,41266,cycle
307,5fe562bf7768,add2q_u,L1 receives message from the bus,0,41270,cycle
307,5fe562bf7768,respond,L1 responds to core,0,41270,cycle
307,5fe562bf7768,updaDat,L1 attempts to update its data array,0,41270,cycle
307,5fe562bf7768,wrCache,L1: New data written to cache,0,41270,cycle
308,5fe562bf776c,add2q_l,L1: The message is added to the processing queue from the core,0,41272,cycle
308,5fe562bf776c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41272,cycle
308,5fe562bf776c,hitActn,L1: request is a hit,0,41272,cycle
309,5fe562bf7770,add2q_l,L1: The message is added to the processing queue from the core,0,41274,cycle
309,5fe562bf7770,Miss?  ,L1: Was the request a miss?,0,1,boolean
309,5fe562bf7770,MSIredy,L1: Protocol determines message is now ready to be processed,0,41274,cycle
309,5fe562bf7770,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41274,cycle
309,5fe562bf7770,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41274,cycle
309,5fe562bf7770,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41275,cycle
309,5fe562bf7770,add2q_u,L1 receives message from the bus,0,41276,cycle
309,5fe562bf7770,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,41276,cycle
309,5fe562bf7770,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
309,5fe562bf7770,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,41276,cycle
309,5fe562bf7770,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,41276,cycle
309,5fe562bf7770,add_req,LLC miss -> LLC sends request to DRAM,LLC,41276,cycle
309,5fe562bf7770,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,41533,cycle
309,5fe562bf7770,respond,LLC sends response message to the requesting L1,LLC,41533,cycle
309,5fe562bf7770,updaDat,LLC updates its data array,LLC,41533,cycle
309,5fe562bf7770,wrCache,LLC: New data written to cache,LLC,41533,cycle
309,5fe562bf7770,respond,LLC sends response message to the requesting L1,LLC,41534,cycle
309,5fe562bf7770,add2q_u,L1 receives message from the bus,0,41538,cycle
309,5fe562bf7770,respond,L1 responds to core,0,41538,cycle
309,5fe562bf7770,updaDat,L1 attempts to update its data array,0,41538,cycle
309,5fe562bf7770,wrCache,L1: New data written to cache,0,41538,cycle
310,5fe562bf7774,add2q_l,L1: The message is added to the processing queue from the core,0,41540,cycle
310,5fe562bf7774,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41540,cycle
310,5fe562bf7774,hitActn,L1: request is a hit,0,41540,cycle
311,5fe562bf7778,add2q_l,L1: The message is added to the processing queue from the core,0,41542,cycle
311,5fe562bf7778,Miss?  ,L1: Was the request a miss?,0,1,boolean
311,5fe562bf7778,MSIredy,L1: Protocol determines message is now ready to be processed,0,41542,cycle
311,5fe562bf7778,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41542,cycle
311,5fe562bf7778,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41542,cycle
311,5fe562bf7778,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41543,cycle
311,5fe562bf7778,add2q_u,L1 receives message from the bus,0,41544,cycle
311,5fe562bf7778,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,41544,cycle
311,5fe562bf7778,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
311,5fe562bf7778,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,41544,cycle
311,5fe562bf7778,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,41544,cycle
311,5fe562bf7778,add_req,LLC miss -> LLC sends request to DRAM,LLC,41544,cycle
311,5fe562bf7778,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,41801,cycle
311,5fe562bf7778,respond,LLC sends response message to the requesting L1,LLC,41801,cycle
311,5fe562bf7778,updaDat,LLC updates its data array,LLC,41801,cycle
311,5fe562bf7778,wrCache,LLC: New data written to cache,LLC,41801,cycle
311,5fe562bf7778,respond,LLC sends response message to the requesting L1,LLC,41802,cycle
311,5fe562bf7778,add2q_u,L1 receives message from the bus,0,41806,cycle
311,5fe562bf7778,respond,L1 responds to core,0,41806,cycle
311,5fe562bf7778,updaDat,L1 attempts to update its data array,0,41806,cycle
311,5fe562bf7778,wrCache,L1: New data written to cache,0,41806,cycle
312,5fe562bf777c,add2q_l,L1: The message is added to the processing queue from the core,0,41808,cycle
312,5fe562bf777c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41808,cycle
312,5fe562bf777c,hitActn,L1: request is a hit,0,41808,cycle
313,5fe562bf7780,add2q_l,L1: The message is added to the processing queue from the core,0,41810,cycle
313,5fe562bf7780,Miss?  ,L1: Was the request a miss?,0,1,boolean
313,5fe562bf7780,MSIredy,L1: Protocol determines message is now ready to be processed,0,41810,cycle
313,5fe562bf7780,msgProc,L1: message is taken from the L1's processing queue to be processed,0,41810,cycle
313,5fe562bf7780,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41810,cycle
313,5fe562bf7780,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,41811,cycle
313,5fe562bf7780,add2q_u,L1 receives message from the bus,0,41812,cycle
313,5fe562bf7780,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,41812,cycle
313,5fe562bf7780,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
313,5fe562bf7780,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,41812,cycle
313,5fe562bf7780,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,41812,cycle
313,5fe562bf7780,add_req,LLC miss -> LLC sends request to DRAM,LLC,41812,cycle
313,5fe562bf7780,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,42069,cycle
313,5fe562bf7780,respond,LLC sends response message to the requesting L1,LLC,42069,cycle
313,5fe562bf7780,updaDat,LLC updates its data array,LLC,42069,cycle
313,5fe562bf7780,wrCache,LLC: New data written to cache,LLC,42069,cycle
313,5fe562bf7780,respond,LLC sends response message to the requesting L1,LLC,42070,cycle
313,5fe562bf7780,add2q_u,L1 receives message from the bus,0,42074,cycle
313,5fe562bf7780,respond,L1 responds to core,0,42074,cycle
313,5fe562bf7780,updaDat,L1 attempts to update its data array,0,42074,cycle
313,5fe562bf7780,wrCache,L1: New data written to cache,0,42074,cycle
314,5fe562bf7784,add2q_l,L1: The message is added to the processing queue from the core,0,42076,cycle
314,5fe562bf7784,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42076,cycle
314,5fe562bf7784,hitActn,L1: request is a hit,0,42076,cycle
315,5fe562bf7788,add2q_l,L1: The message is added to the processing queue from the core,0,42078,cycle
315,5fe562bf7788,Miss?  ,L1: Was the request a miss?,0,1,boolean
315,5fe562bf7788,MSIredy,L1: Protocol determines message is now ready to be processed,0,42078,cycle
315,5fe562bf7788,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42078,cycle
315,5fe562bf7788,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42078,cycle
315,5fe562bf7788,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42079,cycle
315,5fe562bf7788,add2q_u,L1 receives message from the bus,0,42080,cycle
315,5fe562bf7788,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,42080,cycle
315,5fe562bf7788,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
315,5fe562bf7788,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,42080,cycle
315,5fe562bf7788,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,42080,cycle
315,5fe562bf7788,add_req,LLC miss -> LLC sends request to DRAM,LLC,42080,cycle
315,5fe562bf7788,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,42337,cycle
315,5fe562bf7788,respond,LLC sends response message to the requesting L1,LLC,42337,cycle
315,5fe562bf7788,updaDat,LLC updates its data array,LLC,42337,cycle
315,5fe562bf7788,wrCache,LLC: New data written to cache,LLC,42337,cycle
315,5fe562bf7788,respond,LLC sends response message to the requesting L1,LLC,42338,cycle
315,5fe562bf7788,add2q_u,L1 receives message from the bus,0,42342,cycle
315,5fe562bf7788,respond,L1 responds to core,0,42342,cycle
315,5fe562bf7788,updaDat,L1 attempts to update its data array,0,42342,cycle
315,5fe562bf7788,wrCache,L1: New data written to cache,0,42342,cycle
316,5fe562bf778c,add2q_l,L1: The message is added to the processing queue from the core,0,42344,cycle
316,5fe562bf778c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42344,cycle
316,5fe562bf778c,hitActn,L1: request is a hit,0,42344,cycle
317,5fe562bf7790,add2q_l,L1: The message is added to the processing queue from the core,0,42346,cycle
317,5fe562bf7790,Miss?  ,L1: Was the request a miss?,0,1,boolean
317,5fe562bf7790,MSIredy,L1: Protocol determines message is now ready to be processed,0,42346,cycle
317,5fe562bf7790,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42346,cycle
317,5fe562bf7790,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42346,cycle
317,5fe562bf7790,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42347,cycle
317,5fe562bf7790,add2q_u,L1 receives message from the bus,0,42348,cycle
317,5fe562bf7790,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,42348,cycle
317,5fe562bf7790,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
317,5fe562bf7790,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,42348,cycle
317,5fe562bf7790,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,42348,cycle
317,5fe562bf7790,add_req,LLC miss -> LLC sends request to DRAM,LLC,42348,cycle
317,5fe562bf7790,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,42605,cycle
317,5fe562bf7790,respond,LLC sends response message to the requesting L1,LLC,42605,cycle
317,5fe562bf7790,updaDat,LLC updates its data array,LLC,42605,cycle
317,5fe562bf7790,wrCache,LLC: New data written to cache,LLC,42605,cycle
317,5fe562bf7790,respond,LLC sends response message to the requesting L1,LLC,42606,cycle
317,5fe562bf7790,add2q_u,L1 receives message from the bus,0,42610,cycle
317,5fe562bf7790,respond,L1 responds to core,0,42610,cycle
317,5fe562bf7790,updaDat,L1 attempts to update its data array,0,42610,cycle
317,5fe562bf7790,wrCache,L1: New data written to cache,0,42610,cycle
318,5fe562bf7794,add2q_l,L1: The message is added to the processing queue from the core,0,42612,cycle
318,5fe562bf7794,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42612,cycle
318,5fe562bf7794,hitActn,L1: request is a hit,0,42612,cycle
319,5fe562bf7798,add2q_l,L1: The message is added to the processing queue from the core,0,42614,cycle
319,5fe562bf7798,Miss?  ,L1: Was the request a miss?,0,1,boolean
319,5fe562bf7798,MSIredy,L1: Protocol determines message is now ready to be processed,0,42614,cycle
319,5fe562bf7798,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42614,cycle
319,5fe562bf7798,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42614,cycle
319,5fe562bf7798,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42615,cycle
319,5fe562bf7798,add2q_u,L1 receives message from the bus,0,42616,cycle
319,5fe562bf7798,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,42616,cycle
319,5fe562bf7798,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
319,5fe562bf7798,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,42616,cycle
319,5fe562bf7798,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,42616,cycle
319,5fe562bf7798,add_req,LLC miss -> LLC sends request to DRAM,LLC,42616,cycle
319,5fe562bf7798,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,42873,cycle
319,5fe562bf7798,respond,LLC sends response message to the requesting L1,LLC,42873,cycle
319,5fe562bf7798,updaDat,LLC updates its data array,LLC,42873,cycle
319,5fe562bf7798,wrCache,LLC: New data written to cache,LLC,42873,cycle
319,5fe562bf7798,respond,LLC sends response message to the requesting L1,LLC,42874,cycle
319,5fe562bf7798,add2q_u,L1 receives message from the bus,0,42878,cycle
319,5fe562bf7798,respond,L1 responds to core,0,42878,cycle
319,5fe562bf7798,updaDat,L1 attempts to update its data array,0,42878,cycle
319,5fe562bf7798,wrCache,L1: New data written to cache,0,42878,cycle
320,5fe562bf779c,add2q_l,L1: The message is added to the processing queue from the core,0,42880,cycle
320,5fe562bf779c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42880,cycle
320,5fe562bf779c,hitActn,L1: request is a hit,0,42880,cycle
321,5fe562bf77a0,add2q_l,L1: The message is added to the processing queue from the core,0,42882,cycle
321,5fe562bf77a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
321,5fe562bf77a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,42882,cycle
321,5fe562bf77a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,42882,cycle
321,5fe562bf77a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42882,cycle
321,5fe562bf77a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,42883,cycle
321,5fe562bf77a0,add2q_u,L1 receives message from the bus,0,42884,cycle
321,5fe562bf77a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,42884,cycle
321,5fe562bf77a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
321,5fe562bf77a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,42884,cycle
321,5fe562bf77a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,42884,cycle
321,5fe562bf77a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,42884,cycle
321,5fe562bf77a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,43141,cycle
321,5fe562bf77a0,respond,LLC sends response message to the requesting L1,LLC,43141,cycle
321,5fe562bf77a0,updaDat,LLC updates its data array,LLC,43141,cycle
321,5fe562bf77a0,wrCache,LLC: New data written to cache,LLC,43141,cycle
321,5fe562bf77a0,respond,LLC sends response message to the requesting L1,LLC,43142,cycle
321,5fe562bf77a0,add2q_u,L1 receives message from the bus,0,43146,cycle
321,5fe562bf77a0,respond,L1 responds to core,0,43146,cycle
321,5fe562bf77a0,updaDat,L1 attempts to update its data array,0,43146,cycle
321,5fe562bf77a0,wrCache,L1: New data written to cache,0,43146,cycle
322,5fe562bf77a4,add2q_l,L1: The message is added to the processing queue from the core,0,43148,cycle
322,5fe562bf77a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43148,cycle
322,5fe562bf77a4,hitActn,L1: request is a hit,0,43148,cycle
323,5fe562bf77a8,add2q_l,L1: The message is added to the processing queue from the core,0,43150,cycle
323,5fe562bf77a8,Miss?  ,L1: Was the request a miss?,0,1,boolean
323,5fe562bf77a8,MSIredy,L1: Protocol determines message is now ready to be processed,0,43150,cycle
323,5fe562bf77a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43150,cycle
323,5fe562bf77a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43150,cycle
323,5fe562bf77a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43151,cycle
323,5fe562bf77a8,add2q_u,L1 receives message from the bus,0,43152,cycle
323,5fe562bf77a8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,43152,cycle
323,5fe562bf77a8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
323,5fe562bf77a8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,43152,cycle
323,5fe562bf77a8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,43152,cycle
323,5fe562bf77a8,add_req,LLC miss -> LLC sends request to DRAM,LLC,43152,cycle
323,5fe562bf77a8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,43409,cycle
323,5fe562bf77a8,respond,LLC sends response message to the requesting L1,LLC,43409,cycle
323,5fe562bf77a8,updaDat,LLC updates its data array,LLC,43409,cycle
323,5fe562bf77a8,wrCache,LLC: New data written to cache,LLC,43409,cycle
323,5fe562bf77a8,respond,LLC sends response message to the requesting L1,LLC,43410,cycle
323,5fe562bf77a8,add2q_u,L1 receives message from the bus,0,43414,cycle
323,5fe562bf77a8,respond,L1 responds to core,0,43414,cycle
323,5fe562bf77a8,updaDat,L1 attempts to update its data array,0,43414,cycle
323,5fe562bf77a8,wrCache,L1: New data written to cache,0,43414,cycle
324,5fe562bf77ac,add2q_l,L1: The message is added to the processing queue from the core,0,43416,cycle
324,5fe562bf77ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43416,cycle
324,5fe562bf77ac,hitActn,L1: request is a hit,0,43416,cycle
325,5fe562bf77b0,add2q_l,L1: The message is added to the processing queue from the core,0,43418,cycle
325,5fe562bf77b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
325,5fe562bf77b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,43418,cycle
325,5fe562bf77b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43418,cycle
325,5fe562bf77b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43418,cycle
325,5fe562bf77b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43419,cycle
325,5fe562bf77b0,add2q_u,L1 receives message from the bus,0,43420,cycle
325,5fe562bf77b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,43420,cycle
325,5fe562bf77b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
325,5fe562bf77b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,43420,cycle
325,5fe562bf77b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,43420,cycle
325,5fe562bf77b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,43420,cycle
325,5fe562bf77b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,43677,cycle
325,5fe562bf77b0,respond,LLC sends response message to the requesting L1,LLC,43677,cycle
325,5fe562bf77b0,updaDat,LLC updates its data array,LLC,43677,cycle
325,5fe562bf77b0,wrCache,LLC: New data written to cache,LLC,43677,cycle
325,5fe562bf77b0,respond,LLC sends response message to the requesting L1,LLC,43678,cycle
325,5fe562bf77b0,add2q_u,L1 receives message from the bus,0,43682,cycle
325,5fe562bf77b0,respond,L1 responds to core,0,43682,cycle
325,5fe562bf77b0,updaDat,L1 attempts to update its data array,0,43682,cycle
325,5fe562bf77b0,wrCache,L1: New data written to cache,0,43682,cycle
326,5fe562bf77b4,add2q_l,L1: The message is added to the processing queue from the core,0,43684,cycle
326,5fe562bf77b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43684,cycle
326,5fe562bf77b4,hitActn,L1: request is a hit,0,43684,cycle
327,5fe562bf77b8,add2q_l,L1: The message is added to the processing queue from the core,0,43686,cycle
327,5fe562bf77b8,Miss?  ,L1: Was the request a miss?,0,1,boolean
327,5fe562bf77b8,MSIredy,L1: Protocol determines message is now ready to be processed,0,43686,cycle
327,5fe562bf77b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43686,cycle
327,5fe562bf77b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43686,cycle
327,5fe562bf77b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43687,cycle
327,5fe562bf77b8,add2q_u,L1 receives message from the bus,0,43688,cycle
327,5fe562bf77b8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,43688,cycle
327,5fe562bf77b8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
327,5fe562bf77b8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,43688,cycle
327,5fe562bf77b8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,43688,cycle
327,5fe562bf77b8,add_req,LLC miss -> LLC sends request to DRAM,LLC,43688,cycle
327,5fe562bf77b8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,43945,cycle
327,5fe562bf77b8,respond,LLC sends response message to the requesting L1,LLC,43945,cycle
327,5fe562bf77b8,updaDat,LLC updates its data array,LLC,43945,cycle
327,5fe562bf77b8,wrCache,LLC: New data written to cache,LLC,43945,cycle
327,5fe562bf77b8,respond,LLC sends response message to the requesting L1,LLC,43946,cycle
327,5fe562bf77b8,add2q_u,L1 receives message from the bus,0,43950,cycle
327,5fe562bf77b8,respond,L1 responds to core,0,43950,cycle
327,5fe562bf77b8,updaDat,L1 attempts to update its data array,0,43950,cycle
327,5fe562bf77b8,wrCache,L1: New data written to cache,0,43950,cycle
328,5fe562bf77bc,add2q_l,L1: The message is added to the processing queue from the core,0,43952,cycle
328,5fe562bf77bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43952,cycle
328,5fe562bf77bc,hitActn,L1: request is a hit,0,43952,cycle
329,5fe562bf77c0,add2q_l,L1: The message is added to the processing queue from the core,0,43954,cycle
329,5fe562bf77c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
329,5fe562bf77c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,43954,cycle
329,5fe562bf77c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,43954,cycle
329,5fe562bf77c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43954,cycle
329,5fe562bf77c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,43955,cycle
329,5fe562bf77c0,add2q_u,L1 receives message from the bus,0,43956,cycle
329,5fe562bf77c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,43956,cycle
329,5fe562bf77c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
329,5fe562bf77c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,43956,cycle
329,5fe562bf77c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,43956,cycle
329,5fe562bf77c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,43956,cycle
329,5fe562bf77c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,44213,cycle
329,5fe562bf77c0,respond,LLC sends response message to the requesting L1,LLC,44213,cycle
329,5fe562bf77c0,updaDat,LLC updates its data array,LLC,44213,cycle
329,5fe562bf77c0,wrCache,LLC: New data written to cache,LLC,44213,cycle
329,5fe562bf77c0,respond,LLC sends response message to the requesting L1,LLC,44214,cycle
329,5fe562bf77c0,add2q_u,L1 receives message from the bus,0,44218,cycle
329,5fe562bf77c0,respond,L1 responds to core,0,44218,cycle
329,5fe562bf77c0,updaDat,L1 attempts to update its data array,0,44218,cycle
329,5fe562bf77c0,wrCache,L1: New data written to cache,0,44218,cycle
330,5fe562bf77c4,add2q_l,L1: The message is added to the processing queue from the core,0,44220,cycle
330,5fe562bf77c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44220,cycle
330,5fe562bf77c4,hitActn,L1: request is a hit,0,44220,cycle
331,5fe562bf77c8,add2q_l,L1: The message is added to the processing queue from the core,0,44222,cycle
331,5fe562bf77c8,Miss?  ,L1: Was the request a miss?,0,1,boolean
331,5fe562bf77c8,MSIredy,L1: Protocol determines message is now ready to be processed,0,44222,cycle
331,5fe562bf77c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44222,cycle
331,5fe562bf77c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44222,cycle
331,5fe562bf77c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44223,cycle
331,5fe562bf77c8,add2q_u,L1 receives message from the bus,0,44224,cycle
331,5fe562bf77c8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,44224,cycle
331,5fe562bf77c8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
331,5fe562bf77c8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,44224,cycle
331,5fe562bf77c8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,44224,cycle
331,5fe562bf77c8,add_req,LLC miss -> LLC sends request to DRAM,LLC,44224,cycle
331,5fe562bf77c8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,44481,cycle
331,5fe562bf77c8,respond,LLC sends response message to the requesting L1,LLC,44481,cycle
331,5fe562bf77c8,updaDat,LLC updates its data array,LLC,44481,cycle
331,5fe562bf77c8,wrCache,LLC: New data written to cache,LLC,44481,cycle
331,5fe562bf77c8,respond,LLC sends response message to the requesting L1,LLC,44482,cycle
331,5fe562bf77c8,add2q_u,L1 receives message from the bus,0,44486,cycle
331,5fe562bf77c8,respond,L1 responds to core,0,44486,cycle
331,5fe562bf77c8,updaDat,L1 attempts to update its data array,0,44486,cycle
331,5fe562bf77c8,wrCache,L1: New data written to cache,0,44486,cycle
332,5fe562bf77cc,add2q_l,L1: The message is added to the processing queue from the core,0,44488,cycle
332,5fe562bf77cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44488,cycle
332,5fe562bf77cc,hitActn,L1: request is a hit,0,44488,cycle
333,5fe562bf77d0,add2q_l,L1: The message is added to the processing queue from the core,0,44490,cycle
333,5fe562bf77d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
333,5fe562bf77d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,44490,cycle
333,5fe562bf77d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44490,cycle
333,5fe562bf77d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44490,cycle
333,5fe562bf77d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44491,cycle
333,5fe562bf77d0,add2q_u,L1 receives message from the bus,0,44492,cycle
333,5fe562bf77d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,44492,cycle
333,5fe562bf77d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
333,5fe562bf77d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,44492,cycle
333,5fe562bf77d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,44492,cycle
333,5fe562bf77d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,44492,cycle
333,5fe562bf77d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,44749,cycle
333,5fe562bf77d0,respond,LLC sends response message to the requesting L1,LLC,44749,cycle
333,5fe562bf77d0,updaDat,LLC updates its data array,LLC,44749,cycle
333,5fe562bf77d0,wrCache,LLC: New data written to cache,LLC,44749,cycle
333,5fe562bf77d0,respond,LLC sends response message to the requesting L1,LLC,44750,cycle
333,5fe562bf77d0,add2q_u,L1 receives message from the bus,0,44754,cycle
333,5fe562bf77d0,respond,L1 responds to core,0,44754,cycle
333,5fe562bf77d0,updaDat,L1 attempts to update its data array,0,44754,cycle
333,5fe562bf77d0,wrCache,L1: New data written to cache,0,44754,cycle
334,5fe562bf77d4,add2q_l,L1: The message is added to the processing queue from the core,0,44756,cycle
334,5fe562bf77d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44756,cycle
334,5fe562bf77d4,hitActn,L1: request is a hit,0,44756,cycle
335,5fe562bf77d8,add2q_l,L1: The message is added to the processing queue from the core,0,44758,cycle
335,5fe562bf77d8,Miss?  ,L1: Was the request a miss?,0,1,boolean
335,5fe562bf77d8,MSIredy,L1: Protocol determines message is now ready to be processed,0,44758,cycle
335,5fe562bf77d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,44758,cycle
335,5fe562bf77d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44758,cycle
335,5fe562bf77d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,44759,cycle
335,5fe562bf77d8,add2q_u,L1 receives message from the bus,0,44760,cycle
335,5fe562bf77d8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,44760,cycle
335,5fe562bf77d8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
335,5fe562bf77d8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,44760,cycle
335,5fe562bf77d8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,44760,cycle
335,5fe562bf77d8,add_req,LLC miss -> LLC sends request to DRAM,LLC,44760,cycle
335,5fe562bf77d8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,45017,cycle
335,5fe562bf77d8,respond,LLC sends response message to the requesting L1,LLC,45017,cycle
335,5fe562bf77d8,updaDat,LLC updates its data array,LLC,45017,cycle
335,5fe562bf77d8,wrCache,LLC: New data written to cache,LLC,45017,cycle
335,5fe562bf77d8,respond,LLC sends response message to the requesting L1,LLC,45018,cycle
335,5fe562bf77d8,add2q_u,L1 receives message from the bus,0,45022,cycle
335,5fe562bf77d8,respond,L1 responds to core,0,45022,cycle
335,5fe562bf77d8,updaDat,L1 attempts to update its data array,0,45022,cycle
335,5fe562bf77d8,wrCache,L1: New data written to cache,0,45022,cycle
336,5fe562bf77dc,add2q_l,L1: The message is added to the processing queue from the core,0,45024,cycle
336,5fe562bf77dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45024,cycle
336,5fe562bf77dc,hitActn,L1: request is a hit,0,45024,cycle
337,5fe562bf77e0,add2q_l,L1: The message is added to the processing queue from the core,0,45026,cycle
337,5fe562bf77e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
337,5fe562bf77e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,45026,cycle
337,5fe562bf77e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45026,cycle
337,5fe562bf77e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45026,cycle
337,5fe562bf77e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45027,cycle
337,5fe562bf77e0,add2q_u,L1 receives message from the bus,0,45028,cycle
337,5fe562bf77e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,45028,cycle
337,5fe562bf77e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
337,5fe562bf77e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,45028,cycle
337,5fe562bf77e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,45028,cycle
337,5fe562bf77e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,45028,cycle
337,5fe562bf77e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,45285,cycle
337,5fe562bf77e0,respond,LLC sends response message to the requesting L1,LLC,45285,cycle
337,5fe562bf77e0,updaDat,LLC updates its data array,LLC,45285,cycle
337,5fe562bf77e0,wrCache,LLC: New data written to cache,LLC,45285,cycle
337,5fe562bf77e0,respond,LLC sends response message to the requesting L1,LLC,45286,cycle
337,5fe562bf77e0,add2q_u,L1 receives message from the bus,0,45290,cycle
337,5fe562bf77e0,respond,L1 responds to core,0,45290,cycle
337,5fe562bf77e0,updaDat,L1 attempts to update its data array,0,45290,cycle
337,5fe562bf77e0,wrCache,L1: New data written to cache,0,45290,cycle
338,5fe562bf77e4,add2q_l,L1: The message is added to the processing queue from the core,0,45292,cycle
338,5fe562bf77e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45292,cycle
338,5fe562bf77e4,hitActn,L1: request is a hit,0,45292,cycle
339,5fe562bf77e8,add2q_l,L1: The message is added to the processing queue from the core,0,45294,cycle
339,5fe562bf77e8,Miss?  ,L1: Was the request a miss?,0,1,boolean
339,5fe562bf77e8,MSIredy,L1: Protocol determines message is now ready to be processed,0,45294,cycle
339,5fe562bf77e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45294,cycle
339,5fe562bf77e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45294,cycle
339,5fe562bf77e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45295,cycle
339,5fe562bf77e8,add2q_u,L1 receives message from the bus,0,45296,cycle
339,5fe562bf77e8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,45296,cycle
339,5fe562bf77e8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
339,5fe562bf77e8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,45296,cycle
339,5fe562bf77e8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,45296,cycle
339,5fe562bf77e8,add_req,LLC miss -> LLC sends request to DRAM,LLC,45296,cycle
339,5fe562bf77e8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,45553,cycle
339,5fe562bf77e8,respond,LLC sends response message to the requesting L1,LLC,45553,cycle
339,5fe562bf77e8,updaDat,LLC updates its data array,LLC,45553,cycle
339,5fe562bf77e8,wrCache,LLC: New data written to cache,LLC,45553,cycle
339,5fe562bf77e8,respond,LLC sends response message to the requesting L1,LLC,45554,cycle
339,5fe562bf77e8,add2q_u,L1 receives message from the bus,0,45558,cycle
339,5fe562bf77e8,respond,L1 responds to core,0,45558,cycle
339,5fe562bf77e8,updaDat,L1 attempts to update its data array,0,45558,cycle
339,5fe562bf77e8,wrCache,L1: New data written to cache,0,45558,cycle
340,5fe562bf77ec,add2q_l,L1: The message is added to the processing queue from the core,0,45560,cycle
340,5fe562bf77ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45560,cycle
340,5fe562bf77ec,hitActn,L1: request is a hit,0,45560,cycle
341,5fe562bf77f0,add2q_l,L1: The message is added to the processing queue from the core,0,45562,cycle
341,5fe562bf77f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
341,5fe562bf77f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,45562,cycle
341,5fe562bf77f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45562,cycle
341,5fe562bf77f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45562,cycle
341,5fe562bf77f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45563,cycle
341,5fe562bf77f0,add2q_u,L1 receives message from the bus,0,45564,cycle
341,5fe562bf77f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,45564,cycle
341,5fe562bf77f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
341,5fe562bf77f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,45564,cycle
341,5fe562bf77f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,45564,cycle
341,5fe562bf77f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,45564,cycle
341,5fe562bf77f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,45821,cycle
341,5fe562bf77f0,respond,LLC sends response message to the requesting L1,LLC,45821,cycle
341,5fe562bf77f0,updaDat,LLC updates its data array,LLC,45821,cycle
341,5fe562bf77f0,wrCache,LLC: New data written to cache,LLC,45821,cycle
341,5fe562bf77f0,respond,LLC sends response message to the requesting L1,LLC,45822,cycle
341,5fe562bf77f0,add2q_u,L1 receives message from the bus,0,45826,cycle
341,5fe562bf77f0,respond,L1 responds to core,0,45826,cycle
341,5fe562bf77f0,updaDat,L1 attempts to update its data array,0,45826,cycle
341,5fe562bf77f0,wrCache,L1: New data written to cache,0,45826,cycle
342,5fe562bf77f4,add2q_l,L1: The message is added to the processing queue from the core,0,45828,cycle
342,5fe562bf77f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45828,cycle
342,5fe562bf77f4,hitActn,L1: request is a hit,0,45828,cycle
343,5fe562bf77f8,add2q_l,L1: The message is added to the processing queue from the core,0,45830,cycle
343,5fe562bf77f8,Miss?  ,L1: Was the request a miss?,0,1,boolean
343,5fe562bf77f8,MSIredy,L1: Protocol determines message is now ready to be processed,0,45830,cycle
343,5fe562bf77f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,45830,cycle
343,5fe562bf77f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45830,cycle
343,5fe562bf77f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,45831,cycle
343,5fe562bf77f8,add2q_u,L1 receives message from the bus,0,45832,cycle
343,5fe562bf77f8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,45832,cycle
343,5fe562bf77f8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
343,5fe562bf77f8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,45832,cycle
343,5fe562bf77f8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,45832,cycle
343,5fe562bf77f8,add_req,LLC miss -> LLC sends request to DRAM,LLC,45832,cycle
343,5fe562bf77f8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,46089,cycle
343,5fe562bf77f8,respond,LLC sends response message to the requesting L1,LLC,46089,cycle
343,5fe562bf77f8,updaDat,LLC updates its data array,LLC,46089,cycle
343,5fe562bf77f8,wrCache,LLC: New data written to cache,LLC,46089,cycle
343,5fe562bf77f8,respond,LLC sends response message to the requesting L1,LLC,46090,cycle
343,5fe562bf77f8,add2q_u,L1 receives message from the bus,0,46094,cycle
343,5fe562bf77f8,respond,L1 responds to core,0,46094,cycle
343,5fe562bf77f8,updaDat,L1 attempts to update its data array,0,46094,cycle
343,5fe562bf77f8,wrCache,L1: New data written to cache,0,46094,cycle
344,5fe562bf77fc,add2q_l,L1: The message is added to the processing queue from the core,0,46096,cycle
344,5fe562bf77fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46096,cycle
344,5fe562bf77fc,hitActn,L1: request is a hit,0,46096,cycle
345,5fe562bf7800,add2q_l,L1: The message is added to the processing queue from the core,0,46098,cycle
345,5fe562bf7800,Miss?  ,L1: Was the request a miss?,0,1,boolean
345,5fe562bf7800,MSIredy,L1: Protocol determines message is now ready to be processed,0,46098,cycle
345,5fe562bf7800,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46098,cycle
345,5fe562bf7800,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46098,cycle
345,5fe562bf7800,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46099,cycle
345,5fe562bf7800,add2q_u,L1 receives message from the bus,0,46100,cycle
345,5fe562bf7800,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,46100,cycle
345,5fe562bf7800,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
345,5fe562bf7800,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,46100,cycle
345,5fe562bf7800,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,46100,cycle
345,5fe562bf7800,add_req,LLC miss -> LLC sends request to DRAM,LLC,46100,cycle
345,5fe562bf7800,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,46357,cycle
345,5fe562bf7800,respond,LLC sends response message to the requesting L1,LLC,46357,cycle
345,5fe562bf7800,updaDat,LLC updates its data array,LLC,46357,cycle
345,5fe562bf7800,wrCache,LLC: New data written to cache,LLC,46357,cycle
345,5fe562bf7800,respond,LLC sends response message to the requesting L1,LLC,46358,cycle
345,5fe562bf7800,add2q_u,L1 receives message from the bus,0,46362,cycle
345,5fe562bf7800,respond,L1 responds to core,0,46362,cycle
345,5fe562bf7800,updaDat,L1 attempts to update its data array,0,46362,cycle
345,5fe562bf7800,wrCache,L1: New data written to cache,0,46362,cycle
346,5fe562bf7804,add2q_l,L1: The message is added to the processing queue from the core,0,46364,cycle
346,5fe562bf7804,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46364,cycle
346,5fe562bf7804,hitActn,L1: request is a hit,0,46364,cycle
347,5fe562bf7808,add2q_l,L1: The message is added to the processing queue from the core,0,46366,cycle
347,5fe562bf7808,Miss?  ,L1: Was the request a miss?,0,1,boolean
347,5fe562bf7808,MSIredy,L1: Protocol determines message is now ready to be processed,0,46366,cycle
347,5fe562bf7808,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46366,cycle
347,5fe562bf7808,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46366,cycle
347,5fe562bf7808,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46367,cycle
347,5fe562bf7808,add2q_u,L1 receives message from the bus,0,46368,cycle
347,5fe562bf7808,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,46368,cycle
347,5fe562bf7808,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
347,5fe562bf7808,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,46368,cycle
347,5fe562bf7808,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,46368,cycle
347,5fe562bf7808,add_req,LLC miss -> LLC sends request to DRAM,LLC,46368,cycle
347,5fe562bf7808,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,46625,cycle
347,5fe562bf7808,respond,LLC sends response message to the requesting L1,LLC,46625,cycle
347,5fe562bf7808,updaDat,LLC updates its data array,LLC,46625,cycle
347,5fe562bf7808,wrCache,LLC: New data written to cache,LLC,46625,cycle
347,5fe562bf7808,respond,LLC sends response message to the requesting L1,LLC,46626,cycle
347,5fe562bf7808,add2q_u,L1 receives message from the bus,0,46630,cycle
347,5fe562bf7808,respond,L1 responds to core,0,46630,cycle
347,5fe562bf7808,updaDat,L1 attempts to update its data array,0,46630,cycle
347,5fe562bf7808,wrCache,L1: New data written to cache,0,46630,cycle
348,5fe562bf780c,add2q_l,L1: The message is added to the processing queue from the core,0,46632,cycle
348,5fe562bf780c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46632,cycle
348,5fe562bf780c,hitActn,L1: request is a hit,0,46632,cycle
349,5fe562bf7810,add2q_l,L1: The message is added to the processing queue from the core,0,46634,cycle
349,5fe562bf7810,Miss?  ,L1: Was the request a miss?,0,1,boolean
349,5fe562bf7810,MSIredy,L1: Protocol determines message is now ready to be processed,0,46634,cycle
349,5fe562bf7810,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46634,cycle
349,5fe562bf7810,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46634,cycle
349,5fe562bf7810,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46635,cycle
349,5fe562bf7810,add2q_u,L1 receives message from the bus,0,46636,cycle
349,5fe562bf7810,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,46636,cycle
349,5fe562bf7810,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
349,5fe562bf7810,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,46636,cycle
349,5fe562bf7810,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,46636,cycle
349,5fe562bf7810,add_req,LLC miss -> LLC sends request to DRAM,LLC,46636,cycle
349,5fe562bf7810,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,46893,cycle
349,5fe562bf7810,respond,LLC sends response message to the requesting L1,LLC,46893,cycle
349,5fe562bf7810,updaDat,LLC updates its data array,LLC,46893,cycle
349,5fe562bf7810,wrCache,LLC: New data written to cache,LLC,46893,cycle
349,5fe562bf7810,respond,LLC sends response message to the requesting L1,LLC,46894,cycle
349,5fe562bf7810,add2q_u,L1 receives message from the bus,0,46898,cycle
349,5fe562bf7810,respond,L1 responds to core,0,46898,cycle
349,5fe562bf7810,updaDat,L1 attempts to update its data array,0,46898,cycle
349,5fe562bf7810,wrCache,L1: New data written to cache,0,46898,cycle
350,5fe562bf7814,add2q_l,L1: The message is added to the processing queue from the core,0,46900,cycle
350,5fe562bf7814,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46900,cycle
350,5fe562bf7814,hitActn,L1: request is a hit,0,46900,cycle
351,5fe562bf7818,add2q_l,L1: The message is added to the processing queue from the core,0,46902,cycle
351,5fe562bf7818,Miss?  ,L1: Was the request a miss?,0,1,boolean
351,5fe562bf7818,MSIredy,L1: Protocol determines message is now ready to be processed,0,46902,cycle
351,5fe562bf7818,msgProc,L1: message is taken from the L1's processing queue to be processed,0,46902,cycle
351,5fe562bf7818,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46902,cycle
351,5fe562bf7818,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,46903,cycle
351,5fe562bf7818,add2q_u,L1 receives message from the bus,0,46904,cycle
351,5fe562bf7818,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,46904,cycle
351,5fe562bf7818,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
351,5fe562bf7818,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,46904,cycle
351,5fe562bf7818,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,46904,cycle
351,5fe562bf7818,add_req,LLC miss -> LLC sends request to DRAM,LLC,46904,cycle
351,5fe562bf7818,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,47161,cycle
351,5fe562bf7818,respond,LLC sends response message to the requesting L1,LLC,47161,cycle
351,5fe562bf7818,updaDat,LLC updates its data array,LLC,47161,cycle
351,5fe562bf7818,wrCache,LLC: New data written to cache,LLC,47161,cycle
351,5fe562bf7818,respond,LLC sends response message to the requesting L1,LLC,47162,cycle
351,5fe562bf7818,add2q_u,L1 receives message from the bus,0,47166,cycle
351,5fe562bf7818,respond,L1 responds to core,0,47166,cycle
351,5fe562bf7818,updaDat,L1 attempts to update its data array,0,47166,cycle
351,5fe562bf7818,wrCache,L1: New data written to cache,0,47166,cycle
352,5fe562bf781c,add2q_l,L1: The message is added to the processing queue from the core,0,47168,cycle
352,5fe562bf781c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47168,cycle
352,5fe562bf781c,hitActn,L1: request is a hit,0,47168,cycle
353,5fe562bf7820,add2q_l,L1: The message is added to the processing queue from the core,0,47170,cycle
353,5fe562bf7820,Miss?  ,L1: Was the request a miss?,0,1,boolean
353,5fe562bf7820,MSIredy,L1: Protocol determines message is now ready to be processed,0,47170,cycle
353,5fe562bf7820,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47170,cycle
353,5fe562bf7820,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47170,cycle
353,5fe562bf7820,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47171,cycle
353,5fe562bf7820,add2q_u,L1 receives message from the bus,0,47172,cycle
353,5fe562bf7820,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,47172,cycle
353,5fe562bf7820,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
353,5fe562bf7820,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,47172,cycle
353,5fe562bf7820,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,47172,cycle
353,5fe562bf7820,add_req,LLC miss -> LLC sends request to DRAM,LLC,47172,cycle
353,5fe562bf7820,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,47429,cycle
353,5fe562bf7820,respond,LLC sends response message to the requesting L1,LLC,47429,cycle
353,5fe562bf7820,updaDat,LLC updates its data array,LLC,47429,cycle
353,5fe562bf7820,wrCache,LLC: New data written to cache,LLC,47429,cycle
353,5fe562bf7820,respond,LLC sends response message to the requesting L1,LLC,47430,cycle
353,5fe562bf7820,add2q_u,L1 receives message from the bus,0,47434,cycle
353,5fe562bf7820,respond,L1 responds to core,0,47434,cycle
353,5fe562bf7820,updaDat,L1 attempts to update its data array,0,47434,cycle
353,5fe562bf7820,wrCache,L1: New data written to cache,0,47434,cycle
354,5fe562bf7824,add2q_l,L1: The message is added to the processing queue from the core,0,47436,cycle
354,5fe562bf7824,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47436,cycle
354,5fe562bf7824,hitActn,L1: request is a hit,0,47436,cycle
355,5fe562bf7828,add2q_l,L1: The message is added to the processing queue from the core,0,47438,cycle
355,5fe562bf7828,Miss?  ,L1: Was the request a miss?,0,1,boolean
355,5fe562bf7828,MSIredy,L1: Protocol determines message is now ready to be processed,0,47438,cycle
355,5fe562bf7828,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47438,cycle
355,5fe562bf7828,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47438,cycle
355,5fe562bf7828,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47439,cycle
355,5fe562bf7828,add2q_u,L1 receives message from the bus,0,47440,cycle
355,5fe562bf7828,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,47440,cycle
355,5fe562bf7828,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
355,5fe562bf7828,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,47440,cycle
355,5fe562bf7828,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,47440,cycle
355,5fe562bf7828,add_req,LLC miss -> LLC sends request to DRAM,LLC,47440,cycle
355,5fe562bf7828,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,47697,cycle
355,5fe562bf7828,respond,LLC sends response message to the requesting L1,LLC,47697,cycle
355,5fe562bf7828,updaDat,LLC updates its data array,LLC,47697,cycle
355,5fe562bf7828,wrCache,LLC: New data written to cache,LLC,47697,cycle
355,5fe562bf7828,respond,LLC sends response message to the requesting L1,LLC,47698,cycle
355,5fe562bf7828,add2q_u,L1 receives message from the bus,0,47702,cycle
355,5fe562bf7828,respond,L1 responds to core,0,47702,cycle
355,5fe562bf7828,updaDat,L1 attempts to update its data array,0,47702,cycle
355,5fe562bf7828,wrCache,L1: New data written to cache,0,47702,cycle
356,5fe562bf782c,add2q_l,L1: The message is added to the processing queue from the core,0,47704,cycle
356,5fe562bf782c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47704,cycle
356,5fe562bf782c,hitActn,L1: request is a hit,0,47704,cycle
357,5fe562bf7830,add2q_l,L1: The message is added to the processing queue from the core,0,47706,cycle
357,5fe562bf7830,Miss?  ,L1: Was the request a miss?,0,1,boolean
357,5fe562bf7830,MSIredy,L1: Protocol determines message is now ready to be processed,0,47706,cycle
357,5fe562bf7830,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47706,cycle
357,5fe562bf7830,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47706,cycle
357,5fe562bf7830,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47707,cycle
357,5fe562bf7830,add2q_u,L1 receives message from the bus,0,47708,cycle
357,5fe562bf7830,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,47708,cycle
357,5fe562bf7830,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
357,5fe562bf7830,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,47708,cycle
357,5fe562bf7830,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,47708,cycle
357,5fe562bf7830,add_req,LLC miss -> LLC sends request to DRAM,LLC,47708,cycle
357,5fe562bf7830,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,47965,cycle
357,5fe562bf7830,respond,LLC sends response message to the requesting L1,LLC,47965,cycle
357,5fe562bf7830,updaDat,LLC updates its data array,LLC,47965,cycle
357,5fe562bf7830,wrCache,LLC: New data written to cache,LLC,47965,cycle
357,5fe562bf7830,respond,LLC sends response message to the requesting L1,LLC,47966,cycle
357,5fe562bf7830,add2q_u,L1 receives message from the bus,0,47970,cycle
357,5fe562bf7830,respond,L1 responds to core,0,47970,cycle
357,5fe562bf7830,updaDat,L1 attempts to update its data array,0,47970,cycle
357,5fe562bf7830,wrCache,L1: New data written to cache,0,47970,cycle
358,5fe562bf7834,add2q_l,L1: The message is added to the processing queue from the core,0,47972,cycle
358,5fe562bf7834,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47972,cycle
358,5fe562bf7834,hitActn,L1: request is a hit,0,47972,cycle
359,5fe562bf7838,add2q_l,L1: The message is added to the processing queue from the core,0,47974,cycle
359,5fe562bf7838,Miss?  ,L1: Was the request a miss?,0,1,boolean
359,5fe562bf7838,MSIredy,L1: Protocol determines message is now ready to be processed,0,47974,cycle
359,5fe562bf7838,msgProc,L1: message is taken from the L1's processing queue to be processed,0,47974,cycle
359,5fe562bf7838,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47974,cycle
359,5fe562bf7838,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,47975,cycle
359,5fe562bf7838,add2q_u,L1 receives message from the bus,0,47976,cycle
359,5fe562bf7838,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,47976,cycle
359,5fe562bf7838,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
359,5fe562bf7838,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,47976,cycle
359,5fe562bf7838,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,47976,cycle
359,5fe562bf7838,add_req,LLC miss -> LLC sends request to DRAM,LLC,47976,cycle
359,5fe562bf7838,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,48233,cycle
359,5fe562bf7838,respond,LLC sends response message to the requesting L1,LLC,48233,cycle
359,5fe562bf7838,updaDat,LLC updates its data array,LLC,48233,cycle
359,5fe562bf7838,wrCache,LLC: New data written to cache,LLC,48233,cycle
359,5fe562bf7838,respond,LLC sends response message to the requesting L1,LLC,48234,cycle
359,5fe562bf7838,add2q_u,L1 receives message from the bus,0,48238,cycle
359,5fe562bf7838,respond,L1 responds to core,0,48238,cycle
359,5fe562bf7838,updaDat,L1 attempts to update its data array,0,48238,cycle
359,5fe562bf7838,wrCache,L1: New data written to cache,0,48238,cycle
360,5fe562bf783c,add2q_l,L1: The message is added to the processing queue from the core,0,48240,cycle
360,5fe562bf783c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48240,cycle
360,5fe562bf783c,hitActn,L1: request is a hit,0,48240,cycle
361,5fe562bf7840,add2q_l,L1: The message is added to the processing queue from the core,0,48242,cycle
361,5fe562bf7840,Miss?  ,L1: Was the request a miss?,0,1,boolean
361,5fe562bf7840,MSIredy,L1: Protocol determines message is now ready to be processed,0,48242,cycle
361,5fe562bf7840,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48242,cycle
361,5fe562bf7840,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48242,cycle
361,5fe562bf7840,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48243,cycle
361,5fe562bf7840,add2q_u,L1 receives message from the bus,0,48244,cycle
361,5fe562bf7840,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,48244,cycle
361,5fe562bf7840,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
361,5fe562bf7840,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,48244,cycle
361,5fe562bf7840,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,48244,cycle
361,5fe562bf7840,add_req,LLC miss -> LLC sends request to DRAM,LLC,48244,cycle
361,5fe562bf7840,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,48501,cycle
361,5fe562bf7840,respond,LLC sends response message to the requesting L1,LLC,48501,cycle
361,5fe562bf7840,updaDat,LLC updates its data array,LLC,48501,cycle
361,5fe562bf7840,wrCache,LLC: New data written to cache,LLC,48501,cycle
361,5fe562bf7840,respond,LLC sends response message to the requesting L1,LLC,48502,cycle
361,5fe562bf7840,add2q_u,L1 receives message from the bus,0,48506,cycle
361,5fe562bf7840,respond,L1 responds to core,0,48506,cycle
361,5fe562bf7840,updaDat,L1 attempts to update its data array,0,48506,cycle
361,5fe562bf7840,wrCache,L1: New data written to cache,0,48506,cycle
362,5fe562bf7844,add2q_l,L1: The message is added to the processing queue from the core,0,48508,cycle
362,5fe562bf7844,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48508,cycle
362,5fe562bf7844,hitActn,L1: request is a hit,0,48508,cycle
363,5fe562bf7848,add2q_l,L1: The message is added to the processing queue from the core,0,48510,cycle
363,5fe562bf7848,Miss?  ,L1: Was the request a miss?,0,1,boolean
363,5fe562bf7848,MSIredy,L1: Protocol determines message is now ready to be processed,0,48510,cycle
363,5fe562bf7848,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48510,cycle
363,5fe562bf7848,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48510,cycle
363,5fe562bf7848,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48511,cycle
363,5fe562bf7848,add2q_u,L1 receives message from the bus,0,48512,cycle
363,5fe562bf7848,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,48512,cycle
363,5fe562bf7848,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
363,5fe562bf7848,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,48512,cycle
363,5fe562bf7848,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,48512,cycle
363,5fe562bf7848,add_req,LLC miss -> LLC sends request to DRAM,LLC,48512,cycle
363,5fe562bf7848,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,48769,cycle
363,5fe562bf7848,respond,LLC sends response message to the requesting L1,LLC,48769,cycle
363,5fe562bf7848,updaDat,LLC updates its data array,LLC,48769,cycle
363,5fe562bf7848,wrCache,LLC: New data written to cache,LLC,48769,cycle
363,5fe562bf7848,respond,LLC sends response message to the requesting L1,LLC,48770,cycle
363,5fe562bf7848,add2q_u,L1 receives message from the bus,0,48774,cycle
363,5fe562bf7848,respond,L1 responds to core,0,48774,cycle
363,5fe562bf7848,updaDat,L1 attempts to update its data array,0,48774,cycle
363,5fe562bf7848,wrCache,L1: New data written to cache,0,48774,cycle
364,5fe562bf784c,add2q_l,L1: The message is added to the processing queue from the core,0,48776,cycle
364,5fe562bf784c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48776,cycle
364,5fe562bf784c,hitActn,L1: request is a hit,0,48776,cycle
365,5fe562bf7850,add2q_l,L1: The message is added to the processing queue from the core,0,48778,cycle
365,5fe562bf7850,Miss?  ,L1: Was the request a miss?,0,1,boolean
365,5fe562bf7850,MSIredy,L1: Protocol determines message is now ready to be processed,0,48778,cycle
365,5fe562bf7850,msgProc,L1: message is taken from the L1's processing queue to be processed,0,48778,cycle
365,5fe562bf7850,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48778,cycle
365,5fe562bf7850,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,48779,cycle
365,5fe562bf7850,add2q_u,L1 receives message from the bus,0,48780,cycle
365,5fe562bf7850,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,48780,cycle
365,5fe562bf7850,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
365,5fe562bf7850,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,48780,cycle
365,5fe562bf7850,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,48780,cycle
365,5fe562bf7850,add_req,LLC miss -> LLC sends request to DRAM,LLC,48780,cycle
365,5fe562bf7850,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,49037,cycle
365,5fe562bf7850,respond,LLC sends response message to the requesting L1,LLC,49037,cycle
365,5fe562bf7850,updaDat,LLC updates its data array,LLC,49037,cycle
365,5fe562bf7850,wrCache,LLC: New data written to cache,LLC,49037,cycle
365,5fe562bf7850,respond,LLC sends response message to the requesting L1,LLC,49038,cycle
365,5fe562bf7850,add2q_u,L1 receives message from the bus,0,49042,cycle
365,5fe562bf7850,respond,L1 responds to core,0,49042,cycle
365,5fe562bf7850,updaDat,L1 attempts to update its data array,0,49042,cycle
365,5fe562bf7850,wrCache,L1: New data written to cache,0,49042,cycle
366,5fe562bf7854,add2q_l,L1: The message is added to the processing queue from the core,0,49044,cycle
366,5fe562bf7854,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49044,cycle
366,5fe562bf7854,hitActn,L1: request is a hit,0,49044,cycle
367,5fe562bf7858,add2q_l,L1: The message is added to the processing queue from the core,0,49046,cycle
367,5fe562bf7858,Miss?  ,L1: Was the request a miss?,0,1,boolean
367,5fe562bf7858,MSIredy,L1: Protocol determines message is now ready to be processed,0,49046,cycle
367,5fe562bf7858,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49046,cycle
367,5fe562bf7858,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49046,cycle
367,5fe562bf7858,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49047,cycle
367,5fe562bf7858,add2q_u,L1 receives message from the bus,0,49048,cycle
367,5fe562bf7858,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,49048,cycle
367,5fe562bf7858,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
367,5fe562bf7858,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,49048,cycle
367,5fe562bf7858,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,49048,cycle
367,5fe562bf7858,add_req,LLC miss -> LLC sends request to DRAM,LLC,49048,cycle
367,5fe562bf7858,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,49305,cycle
367,5fe562bf7858,respond,LLC sends response message to the requesting L1,LLC,49305,cycle
367,5fe562bf7858,updaDat,LLC updates its data array,LLC,49305,cycle
367,5fe562bf7858,wrCache,LLC: New data written to cache,LLC,49305,cycle
367,5fe562bf7858,respond,LLC sends response message to the requesting L1,LLC,49306,cycle
367,5fe562bf7858,add2q_u,L1 receives message from the bus,0,49310,cycle
367,5fe562bf7858,respond,L1 responds to core,0,49310,cycle
367,5fe562bf7858,updaDat,L1 attempts to update its data array,0,49310,cycle
367,5fe562bf7858,wrCache,L1: New data written to cache,0,49310,cycle
368,5fe562bf785c,add2q_l,L1: The message is added to the processing queue from the core,0,49312,cycle
368,5fe562bf785c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49312,cycle
368,5fe562bf785c,hitActn,L1: request is a hit,0,49312,cycle
369,5fe562bf7860,add2q_l,L1: The message is added to the processing queue from the core,0,49314,cycle
369,5fe562bf7860,Miss?  ,L1: Was the request a miss?,0,1,boolean
369,5fe562bf7860,MSIredy,L1: Protocol determines message is now ready to be processed,0,49314,cycle
369,5fe562bf7860,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49314,cycle
369,5fe562bf7860,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49314,cycle
369,5fe562bf7860,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49315,cycle
369,5fe562bf7860,add2q_u,L1 receives message from the bus,0,49316,cycle
369,5fe562bf7860,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,49316,cycle
369,5fe562bf7860,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
369,5fe562bf7860,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,49316,cycle
369,5fe562bf7860,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,49316,cycle
369,5fe562bf7860,add_req,LLC miss -> LLC sends request to DRAM,LLC,49316,cycle
369,5fe562bf7860,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,49573,cycle
369,5fe562bf7860,respond,LLC sends response message to the requesting L1,LLC,49573,cycle
369,5fe562bf7860,updaDat,LLC updates its data array,LLC,49573,cycle
369,5fe562bf7860,wrCache,LLC: New data written to cache,LLC,49573,cycle
369,5fe562bf7860,respond,LLC sends response message to the requesting L1,LLC,49574,cycle
369,5fe562bf7860,add2q_u,L1 receives message from the bus,0,49578,cycle
369,5fe562bf7860,respond,L1 responds to core,0,49578,cycle
369,5fe562bf7860,updaDat,L1 attempts to update its data array,0,49578,cycle
369,5fe562bf7860,wrCache,L1: New data written to cache,0,49578,cycle
370,5fe562bf7864,add2q_l,L1: The message is added to the processing queue from the core,0,49580,cycle
370,5fe562bf7864,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49580,cycle
370,5fe562bf7864,hitActn,L1: request is a hit,0,49580,cycle
371,5fe562bf7868,add2q_l,L1: The message is added to the processing queue from the core,0,49582,cycle
371,5fe562bf7868,Miss?  ,L1: Was the request a miss?,0,1,boolean
371,5fe562bf7868,MSIredy,L1: Protocol determines message is now ready to be processed,0,49582,cycle
371,5fe562bf7868,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49582,cycle
371,5fe562bf7868,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49582,cycle
371,5fe562bf7868,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49583,cycle
371,5fe562bf7868,add2q_u,L1 receives message from the bus,0,49584,cycle
371,5fe562bf7868,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,49584,cycle
371,5fe562bf7868,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
371,5fe562bf7868,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,49584,cycle
371,5fe562bf7868,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,49584,cycle
371,5fe562bf7868,add_req,LLC miss -> LLC sends request to DRAM,LLC,49584,cycle
371,5fe562bf7868,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,49841,cycle
371,5fe562bf7868,respond,LLC sends response message to the requesting L1,LLC,49841,cycle
371,5fe562bf7868,updaDat,LLC updates its data array,LLC,49841,cycle
371,5fe562bf7868,wrCache,LLC: New data written to cache,LLC,49841,cycle
371,5fe562bf7868,respond,LLC sends response message to the requesting L1,LLC,49842,cycle
371,5fe562bf7868,add2q_u,L1 receives message from the bus,0,49846,cycle
371,5fe562bf7868,respond,L1 responds to core,0,49846,cycle
371,5fe562bf7868,updaDat,L1 attempts to update its data array,0,49846,cycle
371,5fe562bf7868,wrCache,L1: New data written to cache,0,49846,cycle
372,5fe562bf786c,add2q_l,L1: The message is added to the processing queue from the core,0,49848,cycle
372,5fe562bf786c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49848,cycle
372,5fe562bf786c,hitActn,L1: request is a hit,0,49848,cycle
373,5fe562bf7870,add2q_l,L1: The message is added to the processing queue from the core,0,49850,cycle
373,5fe562bf7870,Miss?  ,L1: Was the request a miss?,0,1,boolean
373,5fe562bf7870,MSIredy,L1: Protocol determines message is now ready to be processed,0,49850,cycle
373,5fe562bf7870,msgProc,L1: message is taken from the L1's processing queue to be processed,0,49850,cycle
373,5fe562bf7870,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49850,cycle
373,5fe562bf7870,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,49851,cycle
373,5fe562bf7870,add2q_u,L1 receives message from the bus,0,49852,cycle
373,5fe562bf7870,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,49852,cycle
373,5fe562bf7870,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
373,5fe562bf7870,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,49852,cycle
373,5fe562bf7870,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,49852,cycle
373,5fe562bf7870,add_req,LLC miss -> LLC sends request to DRAM,LLC,49852,cycle
373,5fe562bf7870,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,50109,cycle
373,5fe562bf7870,respond,LLC sends response message to the requesting L1,LLC,50109,cycle
373,5fe562bf7870,updaDat,LLC updates its data array,LLC,50109,cycle
373,5fe562bf7870,wrCache,LLC: New data written to cache,LLC,50109,cycle
373,5fe562bf7870,respond,LLC sends response message to the requesting L1,LLC,50110,cycle
373,5fe562bf7870,add2q_u,L1 receives message from the bus,0,50114,cycle
373,5fe562bf7870,respond,L1 responds to core,0,50114,cycle
373,5fe562bf7870,updaDat,L1 attempts to update its data array,0,50114,cycle
373,5fe562bf7870,wrCache,L1: New data written to cache,0,50114,cycle
374,5fe562bf7874,add2q_l,L1: The message is added to the processing queue from the core,0,50116,cycle
374,5fe562bf7874,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50116,cycle
374,5fe562bf7874,hitActn,L1: request is a hit,0,50116,cycle
375,5fe562bf7878,add2q_l,L1: The message is added to the processing queue from the core,0,50118,cycle
375,5fe562bf7878,Miss?  ,L1: Was the request a miss?,0,1,boolean
375,5fe562bf7878,MSIredy,L1: Protocol determines message is now ready to be processed,0,50118,cycle
375,5fe562bf7878,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50118,cycle
375,5fe562bf7878,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50118,cycle
375,5fe562bf7878,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50119,cycle
375,5fe562bf7878,add2q_u,L1 receives message from the bus,0,50120,cycle
375,5fe562bf7878,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,50120,cycle
375,5fe562bf7878,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
375,5fe562bf7878,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,50120,cycle
375,5fe562bf7878,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,50120,cycle
375,5fe562bf7878,add_req,LLC miss -> LLC sends request to DRAM,LLC,50120,cycle
375,5fe562bf7878,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,50377,cycle
375,5fe562bf7878,respond,LLC sends response message to the requesting L1,LLC,50377,cycle
375,5fe562bf7878,updaDat,LLC updates its data array,LLC,50377,cycle
375,5fe562bf7878,wrCache,LLC: New data written to cache,LLC,50377,cycle
375,5fe562bf7878,respond,LLC sends response message to the requesting L1,LLC,50378,cycle
375,5fe562bf7878,add2q_u,L1 receives message from the bus,0,50382,cycle
375,5fe562bf7878,respond,L1 responds to core,0,50382,cycle
375,5fe562bf7878,updaDat,L1 attempts to update its data array,0,50382,cycle
375,5fe562bf7878,wrCache,L1: New data written to cache,0,50382,cycle
376,5fe562bf787c,add2q_l,L1: The message is added to the processing queue from the core,0,50384,cycle
376,5fe562bf787c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50384,cycle
376,5fe562bf787c,hitActn,L1: request is a hit,0,50384,cycle
377,5fe562bf7880,add2q_l,L1: The message is added to the processing queue from the core,0,50386,cycle
377,5fe562bf7880,Miss?  ,L1: Was the request a miss?,0,1,boolean
377,5fe562bf7880,MSIredy,L1: Protocol determines message is now ready to be processed,0,50386,cycle
377,5fe562bf7880,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50386,cycle
377,5fe562bf7880,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50386,cycle
377,5fe562bf7880,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50387,cycle
377,5fe562bf7880,add2q_u,L1 receives message from the bus,0,50388,cycle
377,5fe562bf7880,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,50388,cycle
377,5fe562bf7880,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
377,5fe562bf7880,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,50388,cycle
377,5fe562bf7880,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,50388,cycle
377,5fe562bf7880,add_req,LLC miss -> LLC sends request to DRAM,LLC,50388,cycle
377,5fe562bf7880,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,50645,cycle
377,5fe562bf7880,respond,LLC sends response message to the requesting L1,LLC,50645,cycle
377,5fe562bf7880,updaDat,LLC updates its data array,LLC,50645,cycle
377,5fe562bf7880,wrCache,LLC: New data written to cache,LLC,50645,cycle
377,5fe562bf7880,respond,LLC sends response message to the requesting L1,LLC,50646,cycle
377,5fe562bf7880,add2q_u,L1 receives message from the bus,0,50650,cycle
377,5fe562bf7880,respond,L1 responds to core,0,50650,cycle
377,5fe562bf7880,updaDat,L1 attempts to update its data array,0,50650,cycle
377,5fe562bf7880,wrCache,L1: New data written to cache,0,50650,cycle
378,5fe562bf7884,add2q_l,L1: The message is added to the processing queue from the core,0,50652,cycle
378,5fe562bf7884,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50652,cycle
378,5fe562bf7884,hitActn,L1: request is a hit,0,50652,cycle
379,5fe562bf7888,add2q_l,L1: The message is added to the processing queue from the core,0,50654,cycle
379,5fe562bf7888,Miss?  ,L1: Was the request a miss?,0,1,boolean
379,5fe562bf7888,MSIredy,L1: Protocol determines message is now ready to be processed,0,50654,cycle
379,5fe562bf7888,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50654,cycle
379,5fe562bf7888,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50654,cycle
379,5fe562bf7888,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50655,cycle
379,5fe562bf7888,add2q_u,L1 receives message from the bus,0,50656,cycle
379,5fe562bf7888,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,50656,cycle
379,5fe562bf7888,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
379,5fe562bf7888,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,50656,cycle
379,5fe562bf7888,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,50656,cycle
379,5fe562bf7888,add_req,LLC miss -> LLC sends request to DRAM,LLC,50656,cycle
379,5fe562bf7888,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,50913,cycle
379,5fe562bf7888,respond,LLC sends response message to the requesting L1,LLC,50913,cycle
379,5fe562bf7888,updaDat,LLC updates its data array,LLC,50913,cycle
379,5fe562bf7888,wrCache,LLC: New data written to cache,LLC,50913,cycle
379,5fe562bf7888,respond,LLC sends response message to the requesting L1,LLC,50914,cycle
379,5fe562bf7888,add2q_u,L1 receives message from the bus,0,50918,cycle
379,5fe562bf7888,respond,L1 responds to core,0,50918,cycle
379,5fe562bf7888,updaDat,L1 attempts to update its data array,0,50918,cycle
379,5fe562bf7888,wrCache,L1: New data written to cache,0,50918,cycle
380,5fe562bf788c,add2q_l,L1: The message is added to the processing queue from the core,0,50920,cycle
380,5fe562bf788c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50920,cycle
380,5fe562bf788c,hitActn,L1: request is a hit,0,50920,cycle
381,5fe562bf7890,add2q_l,L1: The message is added to the processing queue from the core,0,50922,cycle
381,5fe562bf7890,Miss?  ,L1: Was the request a miss?,0,1,boolean
381,5fe562bf7890,MSIredy,L1: Protocol determines message is now ready to be processed,0,50922,cycle
381,5fe562bf7890,msgProc,L1: message is taken from the L1's processing queue to be processed,0,50922,cycle
381,5fe562bf7890,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50922,cycle
381,5fe562bf7890,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,50923,cycle
381,5fe562bf7890,add2q_u,L1 receives message from the bus,0,50924,cycle
381,5fe562bf7890,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,50924,cycle
381,5fe562bf7890,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
381,5fe562bf7890,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,50924,cycle
381,5fe562bf7890,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,50924,cycle
381,5fe562bf7890,add_req,LLC miss -> LLC sends request to DRAM,LLC,50924,cycle
381,5fe562bf7890,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,51181,cycle
381,5fe562bf7890,respond,LLC sends response message to the requesting L1,LLC,51181,cycle
381,5fe562bf7890,updaDat,LLC updates its data array,LLC,51181,cycle
381,5fe562bf7890,wrCache,LLC: New data written to cache,LLC,51181,cycle
381,5fe562bf7890,respond,LLC sends response message to the requesting L1,LLC,51182,cycle
381,5fe562bf7890,add2q_u,L1 receives message from the bus,0,51186,cycle
381,5fe562bf7890,respond,L1 responds to core,0,51186,cycle
381,5fe562bf7890,updaDat,L1 attempts to update its data array,0,51186,cycle
381,5fe562bf7890,wrCache,L1: New data written to cache,0,51186,cycle
382,5fe562bf7894,add2q_l,L1: The message is added to the processing queue from the core,0,51188,cycle
382,5fe562bf7894,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51188,cycle
382,5fe562bf7894,hitActn,L1: request is a hit,0,51188,cycle
383,5fe562bf7898,add2q_l,L1: The message is added to the processing queue from the core,0,51190,cycle
383,5fe562bf7898,Miss?  ,L1: Was the request a miss?,0,1,boolean
383,5fe562bf7898,MSIredy,L1: Protocol determines message is now ready to be processed,0,51190,cycle
383,5fe562bf7898,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51190,cycle
383,5fe562bf7898,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51190,cycle
383,5fe562bf7898,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51191,cycle
383,5fe562bf7898,add2q_u,L1 receives message from the bus,0,51192,cycle
383,5fe562bf7898,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,51192,cycle
383,5fe562bf7898,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
383,5fe562bf7898,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,51192,cycle
383,5fe562bf7898,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,51192,cycle
383,5fe562bf7898,add_req,LLC miss -> LLC sends request to DRAM,LLC,51192,cycle
383,5fe562bf7898,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,51449,cycle
383,5fe562bf7898,respond,LLC sends response message to the requesting L1,LLC,51449,cycle
383,5fe562bf7898,updaDat,LLC updates its data array,LLC,51449,cycle
383,5fe562bf7898,wrCache,LLC: New data written to cache,LLC,51449,cycle
383,5fe562bf7898,respond,LLC sends response message to the requesting L1,LLC,51450,cycle
383,5fe562bf7898,add2q_u,L1 receives message from the bus,0,51454,cycle
383,5fe562bf7898,respond,L1 responds to core,0,51454,cycle
383,5fe562bf7898,updaDat,L1 attempts to update its data array,0,51454,cycle
383,5fe562bf7898,wrCache,L1: New data written to cache,0,51454,cycle
384,5fe562bf789c,add2q_l,L1: The message is added to the processing queue from the core,0,51456,cycle
384,5fe562bf789c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51456,cycle
384,5fe562bf789c,hitActn,L1: request is a hit,0,51456,cycle
385,5fe562bf78a0,add2q_l,L1: The message is added to the processing queue from the core,0,51458,cycle
385,5fe562bf78a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
385,5fe562bf78a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,51458,cycle
385,5fe562bf78a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51458,cycle
385,5fe562bf78a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51458,cycle
385,5fe562bf78a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51459,cycle
385,5fe562bf78a0,add2q_u,L1 receives message from the bus,0,51460,cycle
385,5fe562bf78a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,51460,cycle
385,5fe562bf78a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
385,5fe562bf78a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,51460,cycle
385,5fe562bf78a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,51460,cycle
385,5fe562bf78a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,51460,cycle
385,5fe562bf78a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,51717,cycle
385,5fe562bf78a0,respond,LLC sends response message to the requesting L1,LLC,51717,cycle
385,5fe562bf78a0,updaDat,LLC updates its data array,LLC,51717,cycle
385,5fe562bf78a0,wrCache,LLC: New data written to cache,LLC,51717,cycle
385,5fe562bf78a0,respond,LLC sends response message to the requesting L1,LLC,51718,cycle
385,5fe562bf78a0,add2q_u,L1 receives message from the bus,0,51722,cycle
385,5fe562bf78a0,respond,L1 responds to core,0,51722,cycle
385,5fe562bf78a0,updaDat,L1 attempts to update its data array,0,51722,cycle
385,5fe562bf78a0,wrCache,L1: New data written to cache,0,51722,cycle
386,5fe562bf78a4,add2q_l,L1: The message is added to the processing queue from the core,0,51724,cycle
386,5fe562bf78a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51724,cycle
386,5fe562bf78a4,hitActn,L1: request is a hit,0,51724,cycle
387,5fe562bf78a8,add2q_l,L1: The message is added to the processing queue from the core,0,51726,cycle
387,5fe562bf78a8,Miss?  ,L1: Was the request a miss?,0,1,boolean
387,5fe562bf78a8,MSIredy,L1: Protocol determines message is now ready to be processed,0,51726,cycle
387,5fe562bf78a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51726,cycle
387,5fe562bf78a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51726,cycle
387,5fe562bf78a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51727,cycle
387,5fe562bf78a8,add2q_u,L1 receives message from the bus,0,51728,cycle
387,5fe562bf78a8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,51728,cycle
387,5fe562bf78a8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
387,5fe562bf78a8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,51728,cycle
387,5fe562bf78a8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,51728,cycle
387,5fe562bf78a8,add_req,LLC miss -> LLC sends request to DRAM,LLC,51728,cycle
387,5fe562bf78a8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,51985,cycle
387,5fe562bf78a8,respond,LLC sends response message to the requesting L1,LLC,51985,cycle
387,5fe562bf78a8,updaDat,LLC updates its data array,LLC,51985,cycle
387,5fe562bf78a8,wrCache,LLC: New data written to cache,LLC,51985,cycle
387,5fe562bf78a8,respond,LLC sends response message to the requesting L1,LLC,51986,cycle
387,5fe562bf78a8,add2q_u,L1 receives message from the bus,0,51990,cycle
387,5fe562bf78a8,respond,L1 responds to core,0,51990,cycle
387,5fe562bf78a8,updaDat,L1 attempts to update its data array,0,51990,cycle
387,5fe562bf78a8,wrCache,L1: New data written to cache,0,51990,cycle
388,5fe562bf78ac,add2q_l,L1: The message is added to the processing queue from the core,0,51992,cycle
388,5fe562bf78ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51992,cycle
388,5fe562bf78ac,hitActn,L1: request is a hit,0,51992,cycle
389,5fe562bf78b0,add2q_l,L1: The message is added to the processing queue from the core,0,51994,cycle
389,5fe562bf78b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
389,5fe562bf78b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,51994,cycle
389,5fe562bf78b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,51994,cycle
389,5fe562bf78b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51994,cycle
389,5fe562bf78b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,51995,cycle
389,5fe562bf78b0,add2q_u,L1 receives message from the bus,0,51996,cycle
389,5fe562bf78b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,51996,cycle
389,5fe562bf78b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
389,5fe562bf78b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,51996,cycle
389,5fe562bf78b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,51996,cycle
389,5fe562bf78b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,51996,cycle
389,5fe562bf78b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,52253,cycle
389,5fe562bf78b0,respond,LLC sends response message to the requesting L1,LLC,52253,cycle
389,5fe562bf78b0,updaDat,LLC updates its data array,LLC,52253,cycle
389,5fe562bf78b0,wrCache,LLC: New data written to cache,LLC,52253,cycle
389,5fe562bf78b0,respond,LLC sends response message to the requesting L1,LLC,52254,cycle
389,5fe562bf78b0,add2q_u,L1 receives message from the bus,0,52258,cycle
389,5fe562bf78b0,respond,L1 responds to core,0,52258,cycle
389,5fe562bf78b0,updaDat,L1 attempts to update its data array,0,52258,cycle
389,5fe562bf78b0,wrCache,L1: New data written to cache,0,52258,cycle
390,5fe562bf78b4,add2q_l,L1: The message is added to the processing queue from the core,0,52260,cycle
390,5fe562bf78b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52260,cycle
390,5fe562bf78b4,hitActn,L1: request is a hit,0,52260,cycle
391,5fe562bf78b8,add2q_l,L1: The message is added to the processing queue from the core,0,52262,cycle
391,5fe562bf78b8,Miss?  ,L1: Was the request a miss?,0,1,boolean
391,5fe562bf78b8,MSIredy,L1: Protocol determines message is now ready to be processed,0,52262,cycle
391,5fe562bf78b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52262,cycle
391,5fe562bf78b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52262,cycle
391,5fe562bf78b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52263,cycle
391,5fe562bf78b8,add2q_u,L1 receives message from the bus,0,52264,cycle
391,5fe562bf78b8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,52264,cycle
391,5fe562bf78b8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
391,5fe562bf78b8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,52264,cycle
391,5fe562bf78b8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,52264,cycle
391,5fe562bf78b8,add_req,LLC miss -> LLC sends request to DRAM,LLC,52264,cycle
391,5fe562bf78b8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,52521,cycle
391,5fe562bf78b8,respond,LLC sends response message to the requesting L1,LLC,52521,cycle
391,5fe562bf78b8,updaDat,LLC updates its data array,LLC,52521,cycle
391,5fe562bf78b8,wrCache,LLC: New data written to cache,LLC,52521,cycle
391,5fe562bf78b8,respond,LLC sends response message to the requesting L1,LLC,52522,cycle
391,5fe562bf78b8,add2q_u,L1 receives message from the bus,0,52526,cycle
391,5fe562bf78b8,respond,L1 responds to core,0,52526,cycle
391,5fe562bf78b8,updaDat,L1 attempts to update its data array,0,52526,cycle
391,5fe562bf78b8,wrCache,L1: New data written to cache,0,52526,cycle
392,5fe562bf78bc,add2q_l,L1: The message is added to the processing queue from the core,0,52528,cycle
392,5fe562bf78bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52528,cycle
392,5fe562bf78bc,hitActn,L1: request is a hit,0,52528,cycle
393,5fe562bf78c0,add2q_l,L1: The message is added to the processing queue from the core,0,52530,cycle
393,5fe562bf78c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
393,5fe562bf78c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,52530,cycle
393,5fe562bf78c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52530,cycle
393,5fe562bf78c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52530,cycle
393,5fe562bf78c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52531,cycle
393,5fe562bf78c0,add2q_u,L1 receives message from the bus,0,52532,cycle
393,5fe562bf78c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,52532,cycle
393,5fe562bf78c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
393,5fe562bf78c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,52532,cycle
393,5fe562bf78c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,52532,cycle
393,5fe562bf78c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,52532,cycle
393,5fe562bf78c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,52789,cycle
393,5fe562bf78c0,respond,LLC sends response message to the requesting L1,LLC,52789,cycle
393,5fe562bf78c0,updaDat,LLC updates its data array,LLC,52789,cycle
393,5fe562bf78c0,wrCache,LLC: New data written to cache,LLC,52789,cycle
393,5fe562bf78c0,respond,LLC sends response message to the requesting L1,LLC,52790,cycle
393,5fe562bf78c0,add2q_u,L1 receives message from the bus,0,52794,cycle
393,5fe562bf78c0,respond,L1 responds to core,0,52794,cycle
393,5fe562bf78c0,updaDat,L1 attempts to update its data array,0,52794,cycle
393,5fe562bf78c0,wrCache,L1: New data written to cache,0,52794,cycle
394,5fe562bf78c4,add2q_l,L1: The message is added to the processing queue from the core,0,52796,cycle
394,5fe562bf78c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52796,cycle
394,5fe562bf78c4,hitActn,L1: request is a hit,0,52796,cycle
395,5fe562bf78c8,add2q_l,L1: The message is added to the processing queue from the core,0,52798,cycle
395,5fe562bf78c8,Miss?  ,L1: Was the request a miss?,0,1,boolean
395,5fe562bf78c8,MSIredy,L1: Protocol determines message is now ready to be processed,0,52798,cycle
395,5fe562bf78c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,52798,cycle
395,5fe562bf78c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52798,cycle
395,5fe562bf78c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,52799,cycle
395,5fe562bf78c8,add2q_u,L1 receives message from the bus,0,52800,cycle
395,5fe562bf78c8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,52800,cycle
395,5fe562bf78c8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
395,5fe562bf78c8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,52800,cycle
395,5fe562bf78c8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,52800,cycle
395,5fe562bf78c8,add_req,LLC miss -> LLC sends request to DRAM,LLC,52800,cycle
395,5fe562bf78c8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,53057,cycle
395,5fe562bf78c8,respond,LLC sends response message to the requesting L1,LLC,53057,cycle
395,5fe562bf78c8,updaDat,LLC updates its data array,LLC,53057,cycle
395,5fe562bf78c8,wrCache,LLC: New data written to cache,LLC,53057,cycle
395,5fe562bf78c8,respond,LLC sends response message to the requesting L1,LLC,53058,cycle
395,5fe562bf78c8,add2q_u,L1 receives message from the bus,0,53062,cycle
395,5fe562bf78c8,respond,L1 responds to core,0,53062,cycle
395,5fe562bf78c8,updaDat,L1 attempts to update its data array,0,53062,cycle
395,5fe562bf78c8,wrCache,L1: New data written to cache,0,53062,cycle
396,5fe562bf78cc,add2q_l,L1: The message is added to the processing queue from the core,0,53064,cycle
396,5fe562bf78cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53064,cycle
396,5fe562bf78cc,hitActn,L1: request is a hit,0,53064,cycle
397,5fe562bf78d0,add2q_l,L1: The message is added to the processing queue from the core,0,53066,cycle
397,5fe562bf78d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
397,5fe562bf78d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,53066,cycle
397,5fe562bf78d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53066,cycle
397,5fe562bf78d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53066,cycle
397,5fe562bf78d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53067,cycle
397,5fe562bf78d0,add2q_u,L1 receives message from the bus,0,53068,cycle
397,5fe562bf78d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,53068,cycle
397,5fe562bf78d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
397,5fe562bf78d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,53068,cycle
397,5fe562bf78d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,53068,cycle
397,5fe562bf78d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,53068,cycle
397,5fe562bf78d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,53325,cycle
397,5fe562bf78d0,respond,LLC sends response message to the requesting L1,LLC,53325,cycle
397,5fe562bf78d0,updaDat,LLC updates its data array,LLC,53325,cycle
397,5fe562bf78d0,wrCache,LLC: New data written to cache,LLC,53325,cycle
397,5fe562bf78d0,respond,LLC sends response message to the requesting L1,LLC,53326,cycle
397,5fe562bf78d0,add2q_u,L1 receives message from the bus,0,53330,cycle
397,5fe562bf78d0,respond,L1 responds to core,0,53330,cycle
397,5fe562bf78d0,updaDat,L1 attempts to update its data array,0,53330,cycle
397,5fe562bf78d0,wrCache,L1: New data written to cache,0,53330,cycle
398,5fe562bf78d4,add2q_l,L1: The message is added to the processing queue from the core,0,53332,cycle
398,5fe562bf78d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53332,cycle
398,5fe562bf78d4,hitActn,L1: request is a hit,0,53332,cycle
399,5fe562bf78d8,add2q_l,L1: The message is added to the processing queue from the core,0,53334,cycle
399,5fe562bf78d8,Miss?  ,L1: Was the request a miss?,0,1,boolean
399,5fe562bf78d8,MSIredy,L1: Protocol determines message is now ready to be processed,0,53334,cycle
399,5fe562bf78d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53334,cycle
399,5fe562bf78d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53334,cycle
399,5fe562bf78d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53335,cycle
399,5fe562bf78d8,add2q_u,L1 receives message from the bus,0,53336,cycle
399,5fe562bf78d8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,53336,cycle
399,5fe562bf78d8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
399,5fe562bf78d8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,53336,cycle
399,5fe562bf78d8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,53336,cycle
399,5fe562bf78d8,add_req,LLC miss -> LLC sends request to DRAM,LLC,53336,cycle
399,5fe562bf78d8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,53593,cycle
399,5fe562bf78d8,respond,LLC sends response message to the requesting L1,LLC,53593,cycle
399,5fe562bf78d8,updaDat,LLC updates its data array,LLC,53593,cycle
399,5fe562bf78d8,wrCache,LLC: New data written to cache,LLC,53593,cycle
399,5fe562bf78d8,respond,LLC sends response message to the requesting L1,LLC,53594,cycle
399,5fe562bf78d8,add2q_u,L1 receives message from the bus,0,53598,cycle
399,5fe562bf78d8,respond,L1 responds to core,0,53598,cycle
399,5fe562bf78d8,updaDat,L1 attempts to update its data array,0,53598,cycle
399,5fe562bf78d8,wrCache,L1: New data written to cache,0,53598,cycle
400,5fe562bf78dc,add2q_l,L1: The message is added to the processing queue from the core,0,53600,cycle
400,5fe562bf78dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53600,cycle
400,5fe562bf78dc,hitActn,L1: request is a hit,0,53600,cycle
401,5fe562bf78e0,add2q_l,L1: The message is added to the processing queue from the core,0,53602,cycle
401,5fe562bf78e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
401,5fe562bf78e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,53602,cycle
401,5fe562bf78e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53602,cycle
401,5fe562bf78e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53602,cycle
401,5fe562bf78e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53603,cycle
401,5fe562bf78e0,add2q_u,L1 receives message from the bus,0,53604,cycle
401,5fe562bf78e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,53604,cycle
401,5fe562bf78e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
401,5fe562bf78e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,53604,cycle
401,5fe562bf78e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,53604,cycle
401,5fe562bf78e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,53604,cycle
401,5fe562bf78e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,53861,cycle
401,5fe562bf78e0,respond,LLC sends response message to the requesting L1,LLC,53861,cycle
401,5fe562bf78e0,updaDat,LLC updates its data array,LLC,53861,cycle
401,5fe562bf78e0,wrCache,LLC: New data written to cache,LLC,53861,cycle
401,5fe562bf78e0,respond,LLC sends response message to the requesting L1,LLC,53862,cycle
401,5fe562bf78e0,add2q_u,L1 receives message from the bus,0,53866,cycle
401,5fe562bf78e0,respond,L1 responds to core,0,53866,cycle
401,5fe562bf78e0,updaDat,L1 attempts to update its data array,0,53866,cycle
401,5fe562bf78e0,wrCache,L1: New data written to cache,0,53866,cycle
402,5fe562bf78e4,add2q_l,L1: The message is added to the processing queue from the core,0,53868,cycle
402,5fe562bf78e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53868,cycle
402,5fe562bf78e4,hitActn,L1: request is a hit,0,53868,cycle
403,5fe562bf78e8,add2q_l,L1: The message is added to the processing queue from the core,0,53870,cycle
403,5fe562bf78e8,Miss?  ,L1: Was the request a miss?,0,1,boolean
403,5fe562bf78e8,MSIredy,L1: Protocol determines message is now ready to be processed,0,53870,cycle
403,5fe562bf78e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,53870,cycle
403,5fe562bf78e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53870,cycle
403,5fe562bf78e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,53871,cycle
403,5fe562bf78e8,add2q_u,L1 receives message from the bus,0,53872,cycle
403,5fe562bf78e8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,53872,cycle
403,5fe562bf78e8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
403,5fe562bf78e8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,53872,cycle
403,5fe562bf78e8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,53872,cycle
403,5fe562bf78e8,add_req,LLC miss -> LLC sends request to DRAM,LLC,53872,cycle
403,5fe562bf78e8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,54129,cycle
403,5fe562bf78e8,respond,LLC sends response message to the requesting L1,LLC,54129,cycle
403,5fe562bf78e8,updaDat,LLC updates its data array,LLC,54129,cycle
403,5fe562bf78e8,wrCache,LLC: New data written to cache,LLC,54129,cycle
403,5fe562bf78e8,respond,LLC sends response message to the requesting L1,LLC,54130,cycle
403,5fe562bf78e8,add2q_u,L1 receives message from the bus,0,54134,cycle
403,5fe562bf78e8,respond,L1 responds to core,0,54134,cycle
403,5fe562bf78e8,updaDat,L1 attempts to update its data array,0,54134,cycle
403,5fe562bf78e8,wrCache,L1: New data written to cache,0,54134,cycle
404,5fe562bf78ec,add2q_l,L1: The message is added to the processing queue from the core,0,54136,cycle
404,5fe562bf78ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54136,cycle
404,5fe562bf78ec,hitActn,L1: request is a hit,0,54136,cycle
405,5fe562bf78f0,add2q_l,L1: The message is added to the processing queue from the core,0,54138,cycle
405,5fe562bf78f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
405,5fe562bf78f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,54138,cycle
405,5fe562bf78f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54138,cycle
405,5fe562bf78f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54138,cycle
405,5fe562bf78f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54139,cycle
405,5fe562bf78f0,add2q_u,L1 receives message from the bus,0,54140,cycle
405,5fe562bf78f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,54140,cycle
405,5fe562bf78f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
405,5fe562bf78f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,54140,cycle
405,5fe562bf78f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,54140,cycle
405,5fe562bf78f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,54140,cycle
405,5fe562bf78f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,54397,cycle
405,5fe562bf78f0,respond,LLC sends response message to the requesting L1,LLC,54397,cycle
405,5fe562bf78f0,updaDat,LLC updates its data array,LLC,54397,cycle
405,5fe562bf78f0,wrCache,LLC: New data written to cache,LLC,54397,cycle
405,5fe562bf78f0,respond,LLC sends response message to the requesting L1,LLC,54398,cycle
405,5fe562bf78f0,add2q_u,L1 receives message from the bus,0,54402,cycle
405,5fe562bf78f0,respond,L1 responds to core,0,54402,cycle
405,5fe562bf78f0,updaDat,L1 attempts to update its data array,0,54402,cycle
405,5fe562bf78f0,wrCache,L1: New data written to cache,0,54402,cycle
406,5fe562bf78f4,add2q_l,L1: The message is added to the processing queue from the core,0,54404,cycle
406,5fe562bf78f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54404,cycle
406,5fe562bf78f4,hitActn,L1: request is a hit,0,54404,cycle
407,5fe562bf78f8,add2q_l,L1: The message is added to the processing queue from the core,0,54406,cycle
407,5fe562bf78f8,Miss?  ,L1: Was the request a miss?,0,1,boolean
407,5fe562bf78f8,MSIredy,L1: Protocol determines message is now ready to be processed,0,54406,cycle
407,5fe562bf78f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54406,cycle
407,5fe562bf78f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54406,cycle
407,5fe562bf78f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54407,cycle
407,5fe562bf78f8,add2q_u,L1 receives message from the bus,0,54408,cycle
407,5fe562bf78f8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,54408,cycle
407,5fe562bf78f8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
407,5fe562bf78f8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,54408,cycle
407,5fe562bf78f8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,54408,cycle
407,5fe562bf78f8,add_req,LLC miss -> LLC sends request to DRAM,LLC,54408,cycle
407,5fe562bf78f8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,54665,cycle
407,5fe562bf78f8,respond,LLC sends response message to the requesting L1,LLC,54665,cycle
407,5fe562bf78f8,updaDat,LLC updates its data array,LLC,54665,cycle
407,5fe562bf78f8,wrCache,LLC: New data written to cache,LLC,54665,cycle
407,5fe562bf78f8,respond,LLC sends response message to the requesting L1,LLC,54666,cycle
407,5fe562bf78f8,add2q_u,L1 receives message from the bus,0,54670,cycle
407,5fe562bf78f8,respond,L1 responds to core,0,54670,cycle
407,5fe562bf78f8,updaDat,L1 attempts to update its data array,0,54670,cycle
407,5fe562bf78f8,wrCache,L1: New data written to cache,0,54670,cycle
408,5fe562bf78fc,add2q_l,L1: The message is added to the processing queue from the core,0,54672,cycle
408,5fe562bf78fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54672,cycle
408,5fe562bf78fc,hitActn,L1: request is a hit,0,54672,cycle
409,5fe562bf7900,add2q_l,L1: The message is added to the processing queue from the core,0,54674,cycle
409,5fe562bf7900,Miss?  ,L1: Was the request a miss?,0,1,boolean
409,5fe562bf7900,MSIredy,L1: Protocol determines message is now ready to be processed,0,54674,cycle
409,5fe562bf7900,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54674,cycle
409,5fe562bf7900,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54674,cycle
409,5fe562bf7900,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54675,cycle
409,5fe562bf7900,add2q_u,L1 receives message from the bus,0,54676,cycle
409,5fe562bf7900,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,54676,cycle
409,5fe562bf7900,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
409,5fe562bf7900,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,54676,cycle
409,5fe562bf7900,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,54676,cycle
409,5fe562bf7900,add_req,LLC miss -> LLC sends request to DRAM,LLC,54676,cycle
409,5fe562bf7900,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,54933,cycle
409,5fe562bf7900,respond,LLC sends response message to the requesting L1,LLC,54933,cycle
409,5fe562bf7900,updaDat,LLC updates its data array,LLC,54933,cycle
409,5fe562bf7900,wrCache,LLC: New data written to cache,LLC,54933,cycle
409,5fe562bf7900,respond,LLC sends response message to the requesting L1,LLC,54934,cycle
409,5fe562bf7900,add2q_u,L1 receives message from the bus,0,54938,cycle
409,5fe562bf7900,respond,L1 responds to core,0,54938,cycle
409,5fe562bf7900,updaDat,L1 attempts to update its data array,0,54938,cycle
409,5fe562bf7900,wrCache,L1: New data written to cache,0,54938,cycle
410,5fe562bf7904,add2q_l,L1: The message is added to the processing queue from the core,0,54940,cycle
410,5fe562bf7904,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54940,cycle
410,5fe562bf7904,hitActn,L1: request is a hit,0,54940,cycle
411,5fe562bf7908,add2q_l,L1: The message is added to the processing queue from the core,0,54942,cycle
411,5fe562bf7908,Miss?  ,L1: Was the request a miss?,0,1,boolean
411,5fe562bf7908,MSIredy,L1: Protocol determines message is now ready to be processed,0,54942,cycle
411,5fe562bf7908,msgProc,L1: message is taken from the L1's processing queue to be processed,0,54942,cycle
411,5fe562bf7908,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54942,cycle
411,5fe562bf7908,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,54943,cycle
411,5fe562bf7908,add2q_u,L1 receives message from the bus,0,54944,cycle
411,5fe562bf7908,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,54944,cycle
411,5fe562bf7908,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
411,5fe562bf7908,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,54944,cycle
411,5fe562bf7908,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,54944,cycle
411,5fe562bf7908,add_req,LLC miss -> LLC sends request to DRAM,LLC,54944,cycle
411,5fe562bf7908,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,55201,cycle
411,5fe562bf7908,respond,LLC sends response message to the requesting L1,LLC,55201,cycle
411,5fe562bf7908,updaDat,LLC updates its data array,LLC,55201,cycle
411,5fe562bf7908,wrCache,LLC: New data written to cache,LLC,55201,cycle
411,5fe562bf7908,respond,LLC sends response message to the requesting L1,LLC,55202,cycle
411,5fe562bf7908,add2q_u,L1 receives message from the bus,0,55206,cycle
411,5fe562bf7908,respond,L1 responds to core,0,55206,cycle
411,5fe562bf7908,updaDat,L1 attempts to update its data array,0,55206,cycle
411,5fe562bf7908,wrCache,L1: New data written to cache,0,55206,cycle
412,5fe562bf790c,add2q_l,L1: The message is added to the processing queue from the core,0,55208,cycle
412,5fe562bf790c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55208,cycle
412,5fe562bf790c,hitActn,L1: request is a hit,0,55208,cycle
413,5fe562bf7910,add2q_l,L1: The message is added to the processing queue from the core,0,55210,cycle
413,5fe562bf7910,Miss?  ,L1: Was the request a miss?,0,1,boolean
413,5fe562bf7910,MSIredy,L1: Protocol determines message is now ready to be processed,0,55210,cycle
413,5fe562bf7910,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55210,cycle
413,5fe562bf7910,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55210,cycle
413,5fe562bf7910,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55211,cycle
413,5fe562bf7910,add2q_u,L1 receives message from the bus,0,55212,cycle
413,5fe562bf7910,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,55212,cycle
413,5fe562bf7910,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
413,5fe562bf7910,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,55212,cycle
413,5fe562bf7910,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,55212,cycle
413,5fe562bf7910,add_req,LLC miss -> LLC sends request to DRAM,LLC,55212,cycle
413,5fe562bf7910,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,55469,cycle
413,5fe562bf7910,respond,LLC sends response message to the requesting L1,LLC,55469,cycle
413,5fe562bf7910,updaDat,LLC updates its data array,LLC,55469,cycle
413,5fe562bf7910,wrCache,LLC: New data written to cache,LLC,55469,cycle
413,5fe562bf7910,respond,LLC sends response message to the requesting L1,LLC,55470,cycle
413,5fe562bf7910,add2q_u,L1 receives message from the bus,0,55474,cycle
413,5fe562bf7910,respond,L1 responds to core,0,55474,cycle
413,5fe562bf7910,updaDat,L1 attempts to update its data array,0,55474,cycle
413,5fe562bf7910,wrCache,L1: New data written to cache,0,55474,cycle
414,5fe562bf7914,add2q_l,L1: The message is added to the processing queue from the core,0,55476,cycle
414,5fe562bf7914,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55476,cycle
414,5fe562bf7914,hitActn,L1: request is a hit,0,55476,cycle
415,5fe562bf7918,add2q_l,L1: The message is added to the processing queue from the core,0,55478,cycle
415,5fe562bf7918,Miss?  ,L1: Was the request a miss?,0,1,boolean
415,5fe562bf7918,MSIredy,L1: Protocol determines message is now ready to be processed,0,55478,cycle
415,5fe562bf7918,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55478,cycle
415,5fe562bf7918,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55478,cycle
415,5fe562bf7918,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55479,cycle
415,5fe562bf7918,add2q_u,L1 receives message from the bus,0,55480,cycle
415,5fe562bf7918,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,55480,cycle
415,5fe562bf7918,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
415,5fe562bf7918,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,55480,cycle
415,5fe562bf7918,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,55480,cycle
415,5fe562bf7918,add_req,LLC miss -> LLC sends request to DRAM,LLC,55480,cycle
415,5fe562bf7918,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,55737,cycle
415,5fe562bf7918,respond,LLC sends response message to the requesting L1,LLC,55737,cycle
415,5fe562bf7918,updaDat,LLC updates its data array,LLC,55737,cycle
415,5fe562bf7918,wrCache,LLC: New data written to cache,LLC,55737,cycle
415,5fe562bf7918,respond,LLC sends response message to the requesting L1,LLC,55738,cycle
415,5fe562bf7918,add2q_u,L1 receives message from the bus,0,55742,cycle
415,5fe562bf7918,respond,L1 responds to core,0,55742,cycle
415,5fe562bf7918,updaDat,L1 attempts to update its data array,0,55742,cycle
415,5fe562bf7918,wrCache,L1: New data written to cache,0,55742,cycle
416,5fe562bf791c,add2q_l,L1: The message is added to the processing queue from the core,0,55744,cycle
416,5fe562bf791c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55744,cycle
416,5fe562bf791c,hitActn,L1: request is a hit,0,55744,cycle
417,5fe562bf7920,add2q_l,L1: The message is added to the processing queue from the core,0,55746,cycle
417,5fe562bf7920,Miss?  ,L1: Was the request a miss?,0,1,boolean
417,5fe562bf7920,MSIredy,L1: Protocol determines message is now ready to be processed,0,55746,cycle
417,5fe562bf7920,msgProc,L1: message is taken from the L1's processing queue to be processed,0,55746,cycle
417,5fe562bf7920,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55746,cycle
417,5fe562bf7920,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,55747,cycle
417,5fe562bf7920,add2q_u,L1 receives message from the bus,0,55748,cycle
417,5fe562bf7920,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,55748,cycle
417,5fe562bf7920,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
417,5fe562bf7920,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,55748,cycle
417,5fe562bf7920,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,55748,cycle
417,5fe562bf7920,add_req,LLC miss -> LLC sends request to DRAM,LLC,55748,cycle
417,5fe562bf7920,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,56005,cycle
417,5fe562bf7920,respond,LLC sends response message to the requesting L1,LLC,56005,cycle
417,5fe562bf7920,updaDat,LLC updates its data array,LLC,56005,cycle
417,5fe562bf7920,wrCache,LLC: New data written to cache,LLC,56005,cycle
417,5fe562bf7920,respond,LLC sends response message to the requesting L1,LLC,56006,cycle
417,5fe562bf7920,add2q_u,L1 receives message from the bus,0,56010,cycle
417,5fe562bf7920,respond,L1 responds to core,0,56010,cycle
417,5fe562bf7920,updaDat,L1 attempts to update its data array,0,56010,cycle
417,5fe562bf7920,wrCache,L1: New data written to cache,0,56010,cycle
418,5fe562bf7924,add2q_l,L1: The message is added to the processing queue from the core,0,56012,cycle
418,5fe562bf7924,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56012,cycle
418,5fe562bf7924,hitActn,L1: request is a hit,0,56012,cycle
419,5fe562bf7928,add2q_l,L1: The message is added to the processing queue from the core,0,56014,cycle
419,5fe562bf7928,Miss?  ,L1: Was the request a miss?,0,1,boolean
419,5fe562bf7928,MSIredy,L1: Protocol determines message is now ready to be processed,0,56014,cycle
419,5fe562bf7928,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56014,cycle
419,5fe562bf7928,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56014,cycle
419,5fe562bf7928,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56015,cycle
419,5fe562bf7928,add2q_u,L1 receives message from the bus,0,56016,cycle
419,5fe562bf7928,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,56016,cycle
419,5fe562bf7928,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
419,5fe562bf7928,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,56016,cycle
419,5fe562bf7928,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,56016,cycle
419,5fe562bf7928,add_req,LLC miss -> LLC sends request to DRAM,LLC,56016,cycle
419,5fe562bf7928,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,56273,cycle
419,5fe562bf7928,respond,LLC sends response message to the requesting L1,LLC,56273,cycle
419,5fe562bf7928,updaDat,LLC updates its data array,LLC,56273,cycle
419,5fe562bf7928,wrCache,LLC: New data written to cache,LLC,56273,cycle
419,5fe562bf7928,respond,LLC sends response message to the requesting L1,LLC,56274,cycle
419,5fe562bf7928,add2q_u,L1 receives message from the bus,0,56278,cycle
419,5fe562bf7928,respond,L1 responds to core,0,56278,cycle
419,5fe562bf7928,updaDat,L1 attempts to update its data array,0,56278,cycle
419,5fe562bf7928,wrCache,L1: New data written to cache,0,56278,cycle
420,5fe562bf792c,add2q_l,L1: The message is added to the processing queue from the core,0,56280,cycle
420,5fe562bf792c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56280,cycle
420,5fe562bf792c,hitActn,L1: request is a hit,0,56280,cycle
421,5fe562bf7930,add2q_l,L1: The message is added to the processing queue from the core,0,56282,cycle
421,5fe562bf7930,Miss?  ,L1: Was the request a miss?,0,1,boolean
421,5fe562bf7930,MSIredy,L1: Protocol determines message is now ready to be processed,0,56282,cycle
421,5fe562bf7930,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56282,cycle
421,5fe562bf7930,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56282,cycle
421,5fe562bf7930,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56283,cycle
421,5fe562bf7930,add2q_u,L1 receives message from the bus,0,56284,cycle
421,5fe562bf7930,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,56284,cycle
421,5fe562bf7930,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
421,5fe562bf7930,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,56284,cycle
421,5fe562bf7930,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,56284,cycle
421,5fe562bf7930,add_req,LLC miss -> LLC sends request to DRAM,LLC,56284,cycle
421,5fe562bf7930,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,56541,cycle
421,5fe562bf7930,respond,LLC sends response message to the requesting L1,LLC,56541,cycle
421,5fe562bf7930,updaDat,LLC updates its data array,LLC,56541,cycle
421,5fe562bf7930,wrCache,LLC: New data written to cache,LLC,56541,cycle
421,5fe562bf7930,respond,LLC sends response message to the requesting L1,LLC,56542,cycle
421,5fe562bf7930,add2q_u,L1 receives message from the bus,0,56546,cycle
421,5fe562bf7930,respond,L1 responds to core,0,56546,cycle
421,5fe562bf7930,updaDat,L1 attempts to update its data array,0,56546,cycle
421,5fe562bf7930,wrCache,L1: New data written to cache,0,56546,cycle
422,5fe562bf7934,add2q_l,L1: The message is added to the processing queue from the core,0,56548,cycle
422,5fe562bf7934,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56548,cycle
422,5fe562bf7934,hitActn,L1: request is a hit,0,56548,cycle
423,5fe562bf7938,add2q_l,L1: The message is added to the processing queue from the core,0,56550,cycle
423,5fe562bf7938,Miss?  ,L1: Was the request a miss?,0,1,boolean
423,5fe562bf7938,MSIredy,L1: Protocol determines message is now ready to be processed,0,56550,cycle
423,5fe562bf7938,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56550,cycle
423,5fe562bf7938,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56550,cycle
423,5fe562bf7938,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56551,cycle
423,5fe562bf7938,add2q_u,L1 receives message from the bus,0,56552,cycle
423,5fe562bf7938,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,56552,cycle
423,5fe562bf7938,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
423,5fe562bf7938,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,56552,cycle
423,5fe562bf7938,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,56552,cycle
423,5fe562bf7938,add_req,LLC miss -> LLC sends request to DRAM,LLC,56552,cycle
423,5fe562bf7938,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,56809,cycle
423,5fe562bf7938,respond,LLC sends response message to the requesting L1,LLC,56809,cycle
423,5fe562bf7938,updaDat,LLC updates its data array,LLC,56809,cycle
423,5fe562bf7938,wrCache,LLC: New data written to cache,LLC,56809,cycle
423,5fe562bf7938,respond,LLC sends response message to the requesting L1,LLC,56810,cycle
423,5fe562bf7938,add2q_u,L1 receives message from the bus,0,56814,cycle
423,5fe562bf7938,respond,L1 responds to core,0,56814,cycle
423,5fe562bf7938,updaDat,L1 attempts to update its data array,0,56814,cycle
423,5fe562bf7938,wrCache,L1: New data written to cache,0,56814,cycle
424,5fe562bf793c,add2q_l,L1: The message is added to the processing queue from the core,0,56816,cycle
424,5fe562bf793c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56816,cycle
424,5fe562bf793c,hitActn,L1: request is a hit,0,56816,cycle
425,5fe562bf7940,add2q_l,L1: The message is added to the processing queue from the core,0,56818,cycle
425,5fe562bf7940,Miss?  ,L1: Was the request a miss?,0,1,boolean
425,5fe562bf7940,MSIredy,L1: Protocol determines message is now ready to be processed,0,56818,cycle
425,5fe562bf7940,msgProc,L1: message is taken from the L1's processing queue to be processed,0,56818,cycle
425,5fe562bf7940,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56818,cycle
425,5fe562bf7940,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,56819,cycle
425,5fe562bf7940,add2q_u,L1 receives message from the bus,0,56820,cycle
425,5fe562bf7940,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,56820,cycle
425,5fe562bf7940,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
425,5fe562bf7940,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,56820,cycle
425,5fe562bf7940,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,56820,cycle
425,5fe562bf7940,add_req,LLC miss -> LLC sends request to DRAM,LLC,56820,cycle
425,5fe562bf7940,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,57077,cycle
425,5fe562bf7940,respond,LLC sends response message to the requesting L1,LLC,57077,cycle
425,5fe562bf7940,updaDat,LLC updates its data array,LLC,57077,cycle
425,5fe562bf7940,wrCache,LLC: New data written to cache,LLC,57077,cycle
425,5fe562bf7940,respond,LLC sends response message to the requesting L1,LLC,57078,cycle
425,5fe562bf7940,add2q_u,L1 receives message from the bus,0,57082,cycle
425,5fe562bf7940,respond,L1 responds to core,0,57082,cycle
425,5fe562bf7940,updaDat,L1 attempts to update its data array,0,57082,cycle
425,5fe562bf7940,wrCache,L1: New data written to cache,0,57082,cycle
426,5fe562bf7944,add2q_l,L1: The message is added to the processing queue from the core,0,57084,cycle
426,5fe562bf7944,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57084,cycle
426,5fe562bf7944,hitActn,L1: request is a hit,0,57084,cycle
427,5fe562bf7948,add2q_l,L1: The message is added to the processing queue from the core,0,57086,cycle
427,5fe562bf7948,Miss?  ,L1: Was the request a miss?,0,1,boolean
427,5fe562bf7948,MSIredy,L1: Protocol determines message is now ready to be processed,0,57086,cycle
427,5fe562bf7948,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57086,cycle
427,5fe562bf7948,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57086,cycle
427,5fe562bf7948,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57087,cycle
427,5fe562bf7948,add2q_u,L1 receives message from the bus,0,57088,cycle
427,5fe562bf7948,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,57088,cycle
427,5fe562bf7948,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
427,5fe562bf7948,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,57088,cycle
427,5fe562bf7948,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,57088,cycle
427,5fe562bf7948,add_req,LLC miss -> LLC sends request to DRAM,LLC,57088,cycle
427,5fe562bf7948,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,57345,cycle
427,5fe562bf7948,respond,LLC sends response message to the requesting L1,LLC,57345,cycle
427,5fe562bf7948,updaDat,LLC updates its data array,LLC,57345,cycle
427,5fe562bf7948,wrCache,LLC: New data written to cache,LLC,57345,cycle
427,5fe562bf7948,respond,LLC sends response message to the requesting L1,LLC,57346,cycle
427,5fe562bf7948,add2q_u,L1 receives message from the bus,0,57350,cycle
427,5fe562bf7948,respond,L1 responds to core,0,57350,cycle
427,5fe562bf7948,updaDat,L1 attempts to update its data array,0,57350,cycle
427,5fe562bf7948,wrCache,L1: New data written to cache,0,57350,cycle
428,5fe562bf794c,add2q_l,L1: The message is added to the processing queue from the core,0,57352,cycle
428,5fe562bf794c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57352,cycle
428,5fe562bf794c,hitActn,L1: request is a hit,0,57352,cycle
429,5fe562bf7950,add2q_l,L1: The message is added to the processing queue from the core,0,57354,cycle
429,5fe562bf7950,Miss?  ,L1: Was the request a miss?,0,1,boolean
429,5fe562bf7950,MSIredy,L1: Protocol determines message is now ready to be processed,0,57354,cycle
429,5fe562bf7950,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57354,cycle
429,5fe562bf7950,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57354,cycle
429,5fe562bf7950,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57355,cycle
429,5fe562bf7950,add2q_u,L1 receives message from the bus,0,57356,cycle
429,5fe562bf7950,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,57356,cycle
429,5fe562bf7950,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
429,5fe562bf7950,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,57356,cycle
429,5fe562bf7950,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,57356,cycle
429,5fe562bf7950,add_req,LLC miss -> LLC sends request to DRAM,LLC,57356,cycle
429,5fe562bf7950,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,57613,cycle
429,5fe562bf7950,respond,LLC sends response message to the requesting L1,LLC,57613,cycle
429,5fe562bf7950,updaDat,LLC updates its data array,LLC,57613,cycle
429,5fe562bf7950,wrCache,LLC: New data written to cache,LLC,57613,cycle
429,5fe562bf7950,respond,LLC sends response message to the requesting L1,LLC,57614,cycle
429,5fe562bf7950,add2q_u,L1 receives message from the bus,0,57618,cycle
429,5fe562bf7950,respond,L1 responds to core,0,57618,cycle
429,5fe562bf7950,updaDat,L1 attempts to update its data array,0,57618,cycle
429,5fe562bf7950,wrCache,L1: New data written to cache,0,57618,cycle
430,5fe562bf7954,add2q_l,L1: The message is added to the processing queue from the core,0,57620,cycle
430,5fe562bf7954,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57620,cycle
430,5fe562bf7954,hitActn,L1: request is a hit,0,57620,cycle
431,5fe562bf7958,add2q_l,L1: The message is added to the processing queue from the core,0,57622,cycle
431,5fe562bf7958,Miss?  ,L1: Was the request a miss?,0,1,boolean
431,5fe562bf7958,MSIredy,L1: Protocol determines message is now ready to be processed,0,57622,cycle
431,5fe562bf7958,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57622,cycle
431,5fe562bf7958,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57622,cycle
431,5fe562bf7958,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57623,cycle
431,5fe562bf7958,add2q_u,L1 receives message from the bus,0,57624,cycle
431,5fe562bf7958,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,57624,cycle
431,5fe562bf7958,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
431,5fe562bf7958,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,57624,cycle
431,5fe562bf7958,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,57624,cycle
431,5fe562bf7958,add_req,LLC miss -> LLC sends request to DRAM,LLC,57624,cycle
431,5fe562bf7958,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,57881,cycle
431,5fe562bf7958,respond,LLC sends response message to the requesting L1,LLC,57881,cycle
431,5fe562bf7958,updaDat,LLC updates its data array,LLC,57881,cycle
431,5fe562bf7958,wrCache,LLC: New data written to cache,LLC,57881,cycle
431,5fe562bf7958,respond,LLC sends response message to the requesting L1,LLC,57882,cycle
431,5fe562bf7958,add2q_u,L1 receives message from the bus,0,57886,cycle
431,5fe562bf7958,respond,L1 responds to core,0,57886,cycle
431,5fe562bf7958,updaDat,L1 attempts to update its data array,0,57886,cycle
431,5fe562bf7958,wrCache,L1: New data written to cache,0,57886,cycle
432,5fe562bf795c,add2q_l,L1: The message is added to the processing queue from the core,0,57888,cycle
432,5fe562bf795c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57888,cycle
432,5fe562bf795c,hitActn,L1: request is a hit,0,57888,cycle
433,5fe562bf7960,add2q_l,L1: The message is added to the processing queue from the core,0,57890,cycle
433,5fe562bf7960,Miss?  ,L1: Was the request a miss?,0,1,boolean
433,5fe562bf7960,MSIredy,L1: Protocol determines message is now ready to be processed,0,57890,cycle
433,5fe562bf7960,msgProc,L1: message is taken from the L1's processing queue to be processed,0,57890,cycle
433,5fe562bf7960,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57890,cycle
433,5fe562bf7960,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,57891,cycle
433,5fe562bf7960,add2q_u,L1 receives message from the bus,0,57892,cycle
433,5fe562bf7960,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,57892,cycle
433,5fe562bf7960,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
433,5fe562bf7960,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,57892,cycle
433,5fe562bf7960,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,57892,cycle
433,5fe562bf7960,add_req,LLC miss -> LLC sends request to DRAM,LLC,57892,cycle
433,5fe562bf7960,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,58149,cycle
433,5fe562bf7960,respond,LLC sends response message to the requesting L1,LLC,58149,cycle
433,5fe562bf7960,updaDat,LLC updates its data array,LLC,58149,cycle
433,5fe562bf7960,wrCache,LLC: New data written to cache,LLC,58149,cycle
433,5fe562bf7960,respond,LLC sends response message to the requesting L1,LLC,58150,cycle
433,5fe562bf7960,add2q_u,L1 receives message from the bus,0,58154,cycle
433,5fe562bf7960,respond,L1 responds to core,0,58154,cycle
433,5fe562bf7960,updaDat,L1 attempts to update its data array,0,58154,cycle
433,5fe562bf7960,wrCache,L1: New data written to cache,0,58154,cycle
434,5fe562bf7964,add2q_l,L1: The message is added to the processing queue from the core,0,58156,cycle
434,5fe562bf7964,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58156,cycle
434,5fe562bf7964,hitActn,L1: request is a hit,0,58156,cycle
435,5fe562bf7968,add2q_l,L1: The message is added to the processing queue from the core,0,58158,cycle
435,5fe562bf7968,Miss?  ,L1: Was the request a miss?,0,1,boolean
435,5fe562bf7968,MSIredy,L1: Protocol determines message is now ready to be processed,0,58158,cycle
435,5fe562bf7968,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58158,cycle
435,5fe562bf7968,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58158,cycle
435,5fe562bf7968,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58159,cycle
435,5fe562bf7968,add2q_u,L1 receives message from the bus,0,58160,cycle
435,5fe562bf7968,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,58160,cycle
435,5fe562bf7968,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
435,5fe562bf7968,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,58160,cycle
435,5fe562bf7968,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,58160,cycle
435,5fe562bf7968,add_req,LLC miss -> LLC sends request to DRAM,LLC,58160,cycle
435,5fe562bf7968,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,58417,cycle
435,5fe562bf7968,respond,LLC sends response message to the requesting L1,LLC,58417,cycle
435,5fe562bf7968,updaDat,LLC updates its data array,LLC,58417,cycle
435,5fe562bf7968,wrCache,LLC: New data written to cache,LLC,58417,cycle
435,5fe562bf7968,respond,LLC sends response message to the requesting L1,LLC,58418,cycle
435,5fe562bf7968,add2q_u,L1 receives message from the bus,0,58422,cycle
435,5fe562bf7968,respond,L1 responds to core,0,58422,cycle
435,5fe562bf7968,updaDat,L1 attempts to update its data array,0,58422,cycle
435,5fe562bf7968,wrCache,L1: New data written to cache,0,58422,cycle
436,5fe562bf796c,add2q_l,L1: The message is added to the processing queue from the core,0,58424,cycle
436,5fe562bf796c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58424,cycle
436,5fe562bf796c,hitActn,L1: request is a hit,0,58424,cycle
437,5fe562bf7970,add2q_l,L1: The message is added to the processing queue from the core,0,58426,cycle
437,5fe562bf7970,Miss?  ,L1: Was the request a miss?,0,1,boolean
437,5fe562bf7970,MSIredy,L1: Protocol determines message is now ready to be processed,0,58426,cycle
437,5fe562bf7970,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58426,cycle
437,5fe562bf7970,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58426,cycle
437,5fe562bf7970,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58427,cycle
437,5fe562bf7970,add2q_u,L1 receives message from the bus,0,58428,cycle
437,5fe562bf7970,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,58428,cycle
437,5fe562bf7970,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
437,5fe562bf7970,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,58428,cycle
437,5fe562bf7970,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,58428,cycle
437,5fe562bf7970,add_req,LLC miss -> LLC sends request to DRAM,LLC,58428,cycle
437,5fe562bf7970,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,58685,cycle
437,5fe562bf7970,respond,LLC sends response message to the requesting L1,LLC,58685,cycle
437,5fe562bf7970,updaDat,LLC updates its data array,LLC,58685,cycle
437,5fe562bf7970,wrCache,LLC: New data written to cache,LLC,58685,cycle
437,5fe562bf7970,respond,LLC sends response message to the requesting L1,LLC,58686,cycle
437,5fe562bf7970,add2q_u,L1 receives message from the bus,0,58690,cycle
437,5fe562bf7970,respond,L1 responds to core,0,58690,cycle
437,5fe562bf7970,updaDat,L1 attempts to update its data array,0,58690,cycle
437,5fe562bf7970,wrCache,L1: New data written to cache,0,58690,cycle
438,5fe562bf7974,add2q_l,L1: The message is added to the processing queue from the core,0,58692,cycle
438,5fe562bf7974,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58692,cycle
438,5fe562bf7974,hitActn,L1: request is a hit,0,58692,cycle
439,5fe562bf7978,add2q_l,L1: The message is added to the processing queue from the core,0,58694,cycle
439,5fe562bf7978,Miss?  ,L1: Was the request a miss?,0,1,boolean
439,5fe562bf7978,MSIredy,L1: Protocol determines message is now ready to be processed,0,58694,cycle
439,5fe562bf7978,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58694,cycle
439,5fe562bf7978,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58694,cycle
439,5fe562bf7978,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58695,cycle
439,5fe562bf7978,add2q_u,L1 receives message from the bus,0,58696,cycle
439,5fe562bf7978,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,58696,cycle
439,5fe562bf7978,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
439,5fe562bf7978,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,58696,cycle
439,5fe562bf7978,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,58696,cycle
439,5fe562bf7978,add_req,LLC miss -> LLC sends request to DRAM,LLC,58696,cycle
439,5fe562bf7978,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,58953,cycle
439,5fe562bf7978,respond,LLC sends response message to the requesting L1,LLC,58953,cycle
439,5fe562bf7978,updaDat,LLC updates its data array,LLC,58953,cycle
439,5fe562bf7978,wrCache,LLC: New data written to cache,LLC,58953,cycle
439,5fe562bf7978,respond,LLC sends response message to the requesting L1,LLC,58954,cycle
439,5fe562bf7978,add2q_u,L1 receives message from the bus,0,58958,cycle
439,5fe562bf7978,respond,L1 responds to core,0,58958,cycle
439,5fe562bf7978,updaDat,L1 attempts to update its data array,0,58958,cycle
439,5fe562bf7978,wrCache,L1: New data written to cache,0,58958,cycle
440,5fe562bf797c,add2q_l,L1: The message is added to the processing queue from the core,0,58960,cycle
440,5fe562bf797c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58960,cycle
440,5fe562bf797c,hitActn,L1: request is a hit,0,58960,cycle
441,5fe562bf7980,add2q_l,L1: The message is added to the processing queue from the core,0,58962,cycle
441,5fe562bf7980,Miss?  ,L1: Was the request a miss?,0,1,boolean
441,5fe562bf7980,MSIredy,L1: Protocol determines message is now ready to be processed,0,58962,cycle
441,5fe562bf7980,msgProc,L1: message is taken from the L1's processing queue to be processed,0,58962,cycle
441,5fe562bf7980,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58962,cycle
441,5fe562bf7980,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,58963,cycle
441,5fe562bf7980,add2q_u,L1 receives message from the bus,0,58964,cycle
441,5fe562bf7980,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,58964,cycle
441,5fe562bf7980,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
441,5fe562bf7980,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,58964,cycle
441,5fe562bf7980,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,58964,cycle
441,5fe562bf7980,add_req,LLC miss -> LLC sends request to DRAM,LLC,58964,cycle
441,5fe562bf7980,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,59221,cycle
441,5fe562bf7980,respond,LLC sends response message to the requesting L1,LLC,59221,cycle
441,5fe562bf7980,updaDat,LLC updates its data array,LLC,59221,cycle
441,5fe562bf7980,wrCache,LLC: New data written to cache,LLC,59221,cycle
441,5fe562bf7980,respond,LLC sends response message to the requesting L1,LLC,59222,cycle
441,5fe562bf7980,add2q_u,L1 receives message from the bus,0,59226,cycle
441,5fe562bf7980,respond,L1 responds to core,0,59226,cycle
441,5fe562bf7980,updaDat,L1 attempts to update its data array,0,59226,cycle
441,5fe562bf7980,wrCache,L1: New data written to cache,0,59226,cycle
442,5fe562bf7984,add2q_l,L1: The message is added to the processing queue from the core,0,59228,cycle
442,5fe562bf7984,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59228,cycle
442,5fe562bf7984,hitActn,L1: request is a hit,0,59228,cycle
443,5fe562bf7988,add2q_l,L1: The message is added to the processing queue from the core,0,59230,cycle
443,5fe562bf7988,Miss?  ,L1: Was the request a miss?,0,1,boolean
443,5fe562bf7988,MSIredy,L1: Protocol determines message is now ready to be processed,0,59230,cycle
443,5fe562bf7988,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59230,cycle
443,5fe562bf7988,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59230,cycle
443,5fe562bf7988,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59231,cycle
443,5fe562bf7988,add2q_u,L1 receives message from the bus,0,59232,cycle
443,5fe562bf7988,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,59232,cycle
443,5fe562bf7988,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
443,5fe562bf7988,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,59232,cycle
443,5fe562bf7988,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,59232,cycle
443,5fe562bf7988,add_req,LLC miss -> LLC sends request to DRAM,LLC,59232,cycle
443,5fe562bf7988,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,59489,cycle
443,5fe562bf7988,respond,LLC sends response message to the requesting L1,LLC,59489,cycle
443,5fe562bf7988,updaDat,LLC updates its data array,LLC,59489,cycle
443,5fe562bf7988,wrCache,LLC: New data written to cache,LLC,59489,cycle
443,5fe562bf7988,respond,LLC sends response message to the requesting L1,LLC,59490,cycle
443,5fe562bf7988,add2q_u,L1 receives message from the bus,0,59494,cycle
443,5fe562bf7988,respond,L1 responds to core,0,59494,cycle
443,5fe562bf7988,updaDat,L1 attempts to update its data array,0,59494,cycle
443,5fe562bf7988,wrCache,L1: New data written to cache,0,59494,cycle
444,5fe562bf798c,add2q_l,L1: The message is added to the processing queue from the core,0,59496,cycle
444,5fe562bf798c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59496,cycle
444,5fe562bf798c,hitActn,L1: request is a hit,0,59496,cycle
445,5fe562bf7990,add2q_l,L1: The message is added to the processing queue from the core,0,59498,cycle
445,5fe562bf7990,Miss?  ,L1: Was the request a miss?,0,1,boolean
445,5fe562bf7990,MSIredy,L1: Protocol determines message is now ready to be processed,0,59498,cycle
445,5fe562bf7990,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59498,cycle
445,5fe562bf7990,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59498,cycle
445,5fe562bf7990,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59499,cycle
445,5fe562bf7990,add2q_u,L1 receives message from the bus,0,59500,cycle
445,5fe562bf7990,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,59500,cycle
445,5fe562bf7990,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
445,5fe562bf7990,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,59500,cycle
445,5fe562bf7990,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,59500,cycle
445,5fe562bf7990,add_req,LLC miss -> LLC sends request to DRAM,LLC,59500,cycle
445,5fe562bf7990,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,59757,cycle
445,5fe562bf7990,respond,LLC sends response message to the requesting L1,LLC,59757,cycle
445,5fe562bf7990,updaDat,LLC updates its data array,LLC,59757,cycle
445,5fe562bf7990,wrCache,LLC: New data written to cache,LLC,59757,cycle
445,5fe562bf7990,respond,LLC sends response message to the requesting L1,LLC,59758,cycle
445,5fe562bf7990,add2q_u,L1 receives message from the bus,0,59762,cycle
445,5fe562bf7990,respond,L1 responds to core,0,59762,cycle
445,5fe562bf7990,updaDat,L1 attempts to update its data array,0,59762,cycle
445,5fe562bf7990,wrCache,L1: New data written to cache,0,59762,cycle
446,5fe562bf7994,add2q_l,L1: The message is added to the processing queue from the core,0,59764,cycle
446,5fe562bf7994,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59764,cycle
446,5fe562bf7994,hitActn,L1: request is a hit,0,59764,cycle
447,5fe562bf7998,add2q_l,L1: The message is added to the processing queue from the core,0,59766,cycle
447,5fe562bf7998,Miss?  ,L1: Was the request a miss?,0,1,boolean
447,5fe562bf7998,MSIredy,L1: Protocol determines message is now ready to be processed,0,59766,cycle
447,5fe562bf7998,msgProc,L1: message is taken from the L1's processing queue to be processed,0,59766,cycle
447,5fe562bf7998,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59766,cycle
447,5fe562bf7998,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,59767,cycle
447,5fe562bf7998,add2q_u,L1 receives message from the bus,0,59768,cycle
447,5fe562bf7998,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,59768,cycle
447,5fe562bf7998,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
447,5fe562bf7998,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,59768,cycle
447,5fe562bf7998,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,59768,cycle
447,5fe562bf7998,add_req,LLC miss -> LLC sends request to DRAM,LLC,59768,cycle
447,5fe562bf7998,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,60025,cycle
447,5fe562bf7998,respond,LLC sends response message to the requesting L1,LLC,60025,cycle
447,5fe562bf7998,updaDat,LLC updates its data array,LLC,60025,cycle
447,5fe562bf7998,wrCache,LLC: New data written to cache,LLC,60025,cycle
447,5fe562bf7998,respond,LLC sends response message to the requesting L1,LLC,60026,cycle
447,5fe562bf7998,add2q_u,L1 receives message from the bus,0,60030,cycle
447,5fe562bf7998,respond,L1 responds to core,0,60030,cycle
447,5fe562bf7998,updaDat,L1 attempts to update its data array,0,60030,cycle
447,5fe562bf7998,wrCache,L1: New data written to cache,0,60030,cycle
448,5fe562bf799c,add2q_l,L1: The message is added to the processing queue from the core,0,60032,cycle
448,5fe562bf799c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60032,cycle
448,5fe562bf799c,hitActn,L1: request is a hit,0,60032,cycle
449,5fe562bf79a0,add2q_l,L1: The message is added to the processing queue from the core,0,60034,cycle
449,5fe562bf79a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
449,5fe562bf79a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,60034,cycle
449,5fe562bf79a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60034,cycle
449,5fe562bf79a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60034,cycle
449,5fe562bf79a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60035,cycle
449,5fe562bf79a0,add2q_u,L1 receives message from the bus,0,60036,cycle
449,5fe562bf79a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,60036,cycle
449,5fe562bf79a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
449,5fe562bf79a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,60036,cycle
449,5fe562bf79a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,60036,cycle
449,5fe562bf79a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,60036,cycle
449,5fe562bf79a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,60293,cycle
449,5fe562bf79a0,respond,LLC sends response message to the requesting L1,LLC,60293,cycle
449,5fe562bf79a0,updaDat,LLC updates its data array,LLC,60293,cycle
449,5fe562bf79a0,wrCache,LLC: New data written to cache,LLC,60293,cycle
449,5fe562bf79a0,respond,LLC sends response message to the requesting L1,LLC,60294,cycle
449,5fe562bf79a0,add2q_u,L1 receives message from the bus,0,60298,cycle
449,5fe562bf79a0,respond,L1 responds to core,0,60298,cycle
449,5fe562bf79a0,updaDat,L1 attempts to update its data array,0,60298,cycle
449,5fe562bf79a0,wrCache,L1: New data written to cache,0,60298,cycle
450,5fe562bf79a4,add2q_l,L1: The message is added to the processing queue from the core,0,60300,cycle
450,5fe562bf79a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60300,cycle
450,5fe562bf79a4,hitActn,L1: request is a hit,0,60300,cycle
451,5fe562bf79a8,add2q_l,L1: The message is added to the processing queue from the core,0,60302,cycle
451,5fe562bf79a8,Miss?  ,L1: Was the request a miss?,0,1,boolean
451,5fe562bf79a8,MSIredy,L1: Protocol determines message is now ready to be processed,0,60302,cycle
451,5fe562bf79a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60302,cycle
451,5fe562bf79a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60302,cycle
451,5fe562bf79a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60303,cycle
451,5fe562bf79a8,add2q_u,L1 receives message from the bus,0,60304,cycle
451,5fe562bf79a8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,60304,cycle
451,5fe562bf79a8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
451,5fe562bf79a8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,60304,cycle
451,5fe562bf79a8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,60304,cycle
451,5fe562bf79a8,add_req,LLC miss -> LLC sends request to DRAM,LLC,60304,cycle
451,5fe562bf79a8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,60561,cycle
451,5fe562bf79a8,respond,LLC sends response message to the requesting L1,LLC,60561,cycle
451,5fe562bf79a8,updaDat,LLC updates its data array,LLC,60561,cycle
451,5fe562bf79a8,wrCache,LLC: New data written to cache,LLC,60561,cycle
451,5fe562bf79a8,respond,LLC sends response message to the requesting L1,LLC,60562,cycle
451,5fe562bf79a8,add2q_u,L1 receives message from the bus,0,60566,cycle
451,5fe562bf79a8,respond,L1 responds to core,0,60566,cycle
451,5fe562bf79a8,updaDat,L1 attempts to update its data array,0,60566,cycle
451,5fe562bf79a8,wrCache,L1: New data written to cache,0,60566,cycle
452,5fe562bf79ac,add2q_l,L1: The message is added to the processing queue from the core,0,60568,cycle
452,5fe562bf79ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60568,cycle
452,5fe562bf79ac,hitActn,L1: request is a hit,0,60568,cycle
453,5fe562bf79b0,add2q_l,L1: The message is added to the processing queue from the core,0,60570,cycle
453,5fe562bf79b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
453,5fe562bf79b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,60570,cycle
453,5fe562bf79b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60570,cycle
453,5fe562bf79b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60570,cycle
453,5fe562bf79b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60571,cycle
453,5fe562bf79b0,add2q_u,L1 receives message from the bus,0,60572,cycle
453,5fe562bf79b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,60572,cycle
453,5fe562bf79b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
453,5fe562bf79b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,60572,cycle
453,5fe562bf79b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,60572,cycle
453,5fe562bf79b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,60572,cycle
453,5fe562bf79b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,60829,cycle
453,5fe562bf79b0,respond,LLC sends response message to the requesting L1,LLC,60829,cycle
453,5fe562bf79b0,updaDat,LLC updates its data array,LLC,60829,cycle
453,5fe562bf79b0,wrCache,LLC: New data written to cache,LLC,60829,cycle
453,5fe562bf79b0,respond,LLC sends response message to the requesting L1,LLC,60830,cycle
453,5fe562bf79b0,add2q_u,L1 receives message from the bus,0,60834,cycle
453,5fe562bf79b0,respond,L1 responds to core,0,60834,cycle
453,5fe562bf79b0,updaDat,L1 attempts to update its data array,0,60834,cycle
453,5fe562bf79b0,wrCache,L1: New data written to cache,0,60834,cycle
454,5fe562bf79b4,add2q_l,L1: The message is added to the processing queue from the core,0,60836,cycle
454,5fe562bf79b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60836,cycle
454,5fe562bf79b4,hitActn,L1: request is a hit,0,60836,cycle
455,5fe562bf79b8,add2q_l,L1: The message is added to the processing queue from the core,0,60838,cycle
455,5fe562bf79b8,Miss?  ,L1: Was the request a miss?,0,1,boolean
455,5fe562bf79b8,MSIredy,L1: Protocol determines message is now ready to be processed,0,60838,cycle
455,5fe562bf79b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,60838,cycle
455,5fe562bf79b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60838,cycle
455,5fe562bf79b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,60839,cycle
455,5fe562bf79b8,add2q_u,L1 receives message from the bus,0,60840,cycle
455,5fe562bf79b8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,60840,cycle
455,5fe562bf79b8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
455,5fe562bf79b8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,60840,cycle
455,5fe562bf79b8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,60840,cycle
455,5fe562bf79b8,add_req,LLC miss -> LLC sends request to DRAM,LLC,60840,cycle
455,5fe562bf79b8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,61097,cycle
455,5fe562bf79b8,respond,LLC sends response message to the requesting L1,LLC,61097,cycle
455,5fe562bf79b8,updaDat,LLC updates its data array,LLC,61097,cycle
455,5fe562bf79b8,wrCache,LLC: New data written to cache,LLC,61097,cycle
455,5fe562bf79b8,respond,LLC sends response message to the requesting L1,LLC,61098,cycle
455,5fe562bf79b8,add2q_u,L1 receives message from the bus,0,61102,cycle
455,5fe562bf79b8,respond,L1 responds to core,0,61102,cycle
455,5fe562bf79b8,updaDat,L1 attempts to update its data array,0,61102,cycle
455,5fe562bf79b8,wrCache,L1: New data written to cache,0,61102,cycle
456,5fe562bf79bc,add2q_l,L1: The message is added to the processing queue from the core,0,61104,cycle
456,5fe562bf79bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61104,cycle
456,5fe562bf79bc,hitActn,L1: request is a hit,0,61104,cycle
457,5fe562bf79c0,add2q_l,L1: The message is added to the processing queue from the core,0,61106,cycle
457,5fe562bf79c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
457,5fe562bf79c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,61106,cycle
457,5fe562bf79c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61106,cycle
457,5fe562bf79c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61106,cycle
457,5fe562bf79c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61107,cycle
457,5fe562bf79c0,add2q_u,L1 receives message from the bus,0,61108,cycle
457,5fe562bf79c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,61108,cycle
457,5fe562bf79c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
457,5fe562bf79c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,61108,cycle
457,5fe562bf79c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,61108,cycle
457,5fe562bf79c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,61108,cycle
457,5fe562bf79c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,61365,cycle
457,5fe562bf79c0,respond,LLC sends response message to the requesting L1,LLC,61365,cycle
457,5fe562bf79c0,updaDat,LLC updates its data array,LLC,61365,cycle
457,5fe562bf79c0,wrCache,LLC: New data written to cache,LLC,61365,cycle
457,5fe562bf79c0,respond,LLC sends response message to the requesting L1,LLC,61366,cycle
457,5fe562bf79c0,add2q_u,L1 receives message from the bus,0,61370,cycle
457,5fe562bf79c0,respond,L1 responds to core,0,61370,cycle
457,5fe562bf79c0,updaDat,L1 attempts to update its data array,0,61370,cycle
457,5fe562bf79c0,wrCache,L1: New data written to cache,0,61370,cycle
458,5fe562bf79c4,add2q_l,L1: The message is added to the processing queue from the core,0,61372,cycle
458,5fe562bf79c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61372,cycle
458,5fe562bf79c4,hitActn,L1: request is a hit,0,61372,cycle
459,5fe562bf79c8,add2q_l,L1: The message is added to the processing queue from the core,0,61374,cycle
459,5fe562bf79c8,Miss?  ,L1: Was the request a miss?,0,1,boolean
459,5fe562bf79c8,MSIredy,L1: Protocol determines message is now ready to be processed,0,61374,cycle
459,5fe562bf79c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61374,cycle
459,5fe562bf79c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61374,cycle
459,5fe562bf79c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61375,cycle
459,5fe562bf79c8,add2q_u,L1 receives message from the bus,0,61376,cycle
459,5fe562bf79c8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,61376,cycle
459,5fe562bf79c8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
459,5fe562bf79c8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,61376,cycle
459,5fe562bf79c8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,61376,cycle
459,5fe562bf79c8,add_req,LLC miss -> LLC sends request to DRAM,LLC,61376,cycle
459,5fe562bf79c8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,61633,cycle
459,5fe562bf79c8,respond,LLC sends response message to the requesting L1,LLC,61633,cycle
459,5fe562bf79c8,updaDat,LLC updates its data array,LLC,61633,cycle
459,5fe562bf79c8,wrCache,LLC: New data written to cache,LLC,61633,cycle
459,5fe562bf79c8,respond,LLC sends response message to the requesting L1,LLC,61634,cycle
459,5fe562bf79c8,add2q_u,L1 receives message from the bus,0,61638,cycle
459,5fe562bf79c8,respond,L1 responds to core,0,61638,cycle
459,5fe562bf79c8,updaDat,L1 attempts to update its data array,0,61638,cycle
459,5fe562bf79c8,wrCache,L1: New data written to cache,0,61638,cycle
460,5fe562bf79cc,add2q_l,L1: The message is added to the processing queue from the core,0,61640,cycle
460,5fe562bf79cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61640,cycle
460,5fe562bf79cc,hitActn,L1: request is a hit,0,61640,cycle
461,5fe562bf79d0,add2q_l,L1: The message is added to the processing queue from the core,0,61642,cycle
461,5fe562bf79d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
461,5fe562bf79d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,61642,cycle
461,5fe562bf79d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61642,cycle
461,5fe562bf79d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61642,cycle
461,5fe562bf79d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61643,cycle
461,5fe562bf79d0,add2q_u,L1 receives message from the bus,0,61644,cycle
461,5fe562bf79d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,61644,cycle
461,5fe562bf79d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
461,5fe562bf79d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,61644,cycle
461,5fe562bf79d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,61644,cycle
461,5fe562bf79d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,61644,cycle
461,5fe562bf79d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,61901,cycle
461,5fe562bf79d0,respond,LLC sends response message to the requesting L1,LLC,61901,cycle
461,5fe562bf79d0,updaDat,LLC updates its data array,LLC,61901,cycle
461,5fe562bf79d0,wrCache,LLC: New data written to cache,LLC,61901,cycle
461,5fe562bf79d0,respond,LLC sends response message to the requesting L1,LLC,61902,cycle
461,5fe562bf79d0,add2q_u,L1 receives message from the bus,0,61906,cycle
461,5fe562bf79d0,respond,L1 responds to core,0,61906,cycle
461,5fe562bf79d0,updaDat,L1 attempts to update its data array,0,61906,cycle
461,5fe562bf79d0,wrCache,L1: New data written to cache,0,61906,cycle
462,5fe562bf79d4,add2q_l,L1: The message is added to the processing queue from the core,0,61908,cycle
462,5fe562bf79d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61908,cycle
462,5fe562bf79d4,hitActn,L1: request is a hit,0,61908,cycle
463,5fe562bf79d8,add2q_l,L1: The message is added to the processing queue from the core,0,61910,cycle
463,5fe562bf79d8,Miss?  ,L1: Was the request a miss?,0,1,boolean
463,5fe562bf79d8,MSIredy,L1: Protocol determines message is now ready to be processed,0,61910,cycle
463,5fe562bf79d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,61910,cycle
463,5fe562bf79d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61910,cycle
463,5fe562bf79d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,61911,cycle
463,5fe562bf79d8,add2q_u,L1 receives message from the bus,0,61912,cycle
463,5fe562bf79d8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,61912,cycle
463,5fe562bf79d8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
463,5fe562bf79d8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,61912,cycle
463,5fe562bf79d8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,61912,cycle
463,5fe562bf79d8,add_req,LLC miss -> LLC sends request to DRAM,LLC,61912,cycle
463,5fe562bf79d8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,62169,cycle
463,5fe562bf79d8,respond,LLC sends response message to the requesting L1,LLC,62169,cycle
463,5fe562bf79d8,updaDat,LLC updates its data array,LLC,62169,cycle
463,5fe562bf79d8,wrCache,LLC: New data written to cache,LLC,62169,cycle
463,5fe562bf79d8,respond,LLC sends response message to the requesting L1,LLC,62170,cycle
463,5fe562bf79d8,add2q_u,L1 receives message from the bus,0,62174,cycle
463,5fe562bf79d8,respond,L1 responds to core,0,62174,cycle
463,5fe562bf79d8,updaDat,L1 attempts to update its data array,0,62174,cycle
463,5fe562bf79d8,wrCache,L1: New data written to cache,0,62174,cycle
464,5fe562bf79dc,add2q_l,L1: The message is added to the processing queue from the core,0,62176,cycle
464,5fe562bf79dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62176,cycle
464,5fe562bf79dc,hitActn,L1: request is a hit,0,62176,cycle
465,5fe562bf79e0,add2q_l,L1: The message is added to the processing queue from the core,0,62178,cycle
465,5fe562bf79e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
465,5fe562bf79e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,62178,cycle
465,5fe562bf79e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62178,cycle
465,5fe562bf79e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62178,cycle
465,5fe562bf79e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62179,cycle
465,5fe562bf79e0,add2q_u,L1 receives message from the bus,0,62180,cycle
465,5fe562bf79e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,62180,cycle
465,5fe562bf79e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
465,5fe562bf79e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,62180,cycle
465,5fe562bf79e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,62180,cycle
465,5fe562bf79e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,62180,cycle
465,5fe562bf79e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,62437,cycle
465,5fe562bf79e0,respond,LLC sends response message to the requesting L1,LLC,62437,cycle
465,5fe562bf79e0,updaDat,LLC updates its data array,LLC,62437,cycle
465,5fe562bf79e0,wrCache,LLC: New data written to cache,LLC,62437,cycle
465,5fe562bf79e0,respond,LLC sends response message to the requesting L1,LLC,62438,cycle
465,5fe562bf79e0,add2q_u,L1 receives message from the bus,0,62442,cycle
465,5fe562bf79e0,respond,L1 responds to core,0,62442,cycle
465,5fe562bf79e0,updaDat,L1 attempts to update its data array,0,62442,cycle
465,5fe562bf79e0,wrCache,L1: New data written to cache,0,62442,cycle
466,5fe562bf79e4,add2q_l,L1: The message is added to the processing queue from the core,0,62444,cycle
466,5fe562bf79e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62444,cycle
466,5fe562bf79e4,hitActn,L1: request is a hit,0,62444,cycle
467,5fe562bf79e8,add2q_l,L1: The message is added to the processing queue from the core,0,62446,cycle
467,5fe562bf79e8,Miss?  ,L1: Was the request a miss?,0,1,boolean
467,5fe562bf79e8,MSIredy,L1: Protocol determines message is now ready to be processed,0,62446,cycle
467,5fe562bf79e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62446,cycle
467,5fe562bf79e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62446,cycle
467,5fe562bf79e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62447,cycle
467,5fe562bf79e8,add2q_u,L1 receives message from the bus,0,62448,cycle
467,5fe562bf79e8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,62448,cycle
467,5fe562bf79e8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
467,5fe562bf79e8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,62448,cycle
467,5fe562bf79e8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,62448,cycle
467,5fe562bf79e8,add_req,LLC miss -> LLC sends request to DRAM,LLC,62448,cycle
467,5fe562bf79e8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,62705,cycle
467,5fe562bf79e8,respond,LLC sends response message to the requesting L1,LLC,62705,cycle
467,5fe562bf79e8,updaDat,LLC updates its data array,LLC,62705,cycle
467,5fe562bf79e8,wrCache,LLC: New data written to cache,LLC,62705,cycle
467,5fe562bf79e8,respond,LLC sends response message to the requesting L1,LLC,62706,cycle
467,5fe562bf79e8,add2q_u,L1 receives message from the bus,0,62710,cycle
467,5fe562bf79e8,respond,L1 responds to core,0,62710,cycle
467,5fe562bf79e8,updaDat,L1 attempts to update its data array,0,62710,cycle
467,5fe562bf79e8,wrCache,L1: New data written to cache,0,62710,cycle
468,5fe562bf79ec,add2q_l,L1: The message is added to the processing queue from the core,0,62712,cycle
468,5fe562bf79ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62712,cycle
468,5fe562bf79ec,hitActn,L1: request is a hit,0,62712,cycle
469,5fe562bf79f0,add2q_l,L1: The message is added to the processing queue from the core,0,62714,cycle
469,5fe562bf79f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
469,5fe562bf79f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,62714,cycle
469,5fe562bf79f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62714,cycle
469,5fe562bf79f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62714,cycle
469,5fe562bf79f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62715,cycle
469,5fe562bf79f0,add2q_u,L1 receives message from the bus,0,62716,cycle
469,5fe562bf79f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,62716,cycle
469,5fe562bf79f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
469,5fe562bf79f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,62716,cycle
469,5fe562bf79f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,62716,cycle
469,5fe562bf79f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,62716,cycle
469,5fe562bf79f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,62973,cycle
469,5fe562bf79f0,respond,LLC sends response message to the requesting L1,LLC,62973,cycle
469,5fe562bf79f0,updaDat,LLC updates its data array,LLC,62973,cycle
469,5fe562bf79f0,wrCache,LLC: New data written to cache,LLC,62973,cycle
469,5fe562bf79f0,respond,LLC sends response message to the requesting L1,LLC,62974,cycle
469,5fe562bf79f0,add2q_u,L1 receives message from the bus,0,62978,cycle
469,5fe562bf79f0,respond,L1 responds to core,0,62978,cycle
469,5fe562bf79f0,updaDat,L1 attempts to update its data array,0,62978,cycle
469,5fe562bf79f0,wrCache,L1: New data written to cache,0,62978,cycle
470,5fe562bf79f4,add2q_l,L1: The message is added to the processing queue from the core,0,62980,cycle
470,5fe562bf79f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62980,cycle
470,5fe562bf79f4,hitActn,L1: request is a hit,0,62980,cycle
471,5fe562bf79f8,add2q_l,L1: The message is added to the processing queue from the core,0,62982,cycle
471,5fe562bf79f8,Miss?  ,L1: Was the request a miss?,0,1,boolean
471,5fe562bf79f8,MSIredy,L1: Protocol determines message is now ready to be processed,0,62982,cycle
471,5fe562bf79f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,62982,cycle
471,5fe562bf79f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62982,cycle
471,5fe562bf79f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,62983,cycle
471,5fe562bf79f8,add2q_u,L1 receives message from the bus,0,62984,cycle
471,5fe562bf79f8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,62984,cycle
471,5fe562bf79f8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
471,5fe562bf79f8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,62984,cycle
471,5fe562bf79f8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,62984,cycle
471,5fe562bf79f8,add_req,LLC miss -> LLC sends request to DRAM,LLC,62984,cycle
471,5fe562bf79f8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,63241,cycle
471,5fe562bf79f8,respond,LLC sends response message to the requesting L1,LLC,63241,cycle
471,5fe562bf79f8,updaDat,LLC updates its data array,LLC,63241,cycle
471,5fe562bf79f8,wrCache,LLC: New data written to cache,LLC,63241,cycle
471,5fe562bf79f8,respond,LLC sends response message to the requesting L1,LLC,63242,cycle
471,5fe562bf79f8,add2q_u,L1 receives message from the bus,0,63246,cycle
471,5fe562bf79f8,respond,L1 responds to core,0,63246,cycle
471,5fe562bf79f8,updaDat,L1 attempts to update its data array,0,63246,cycle
471,5fe562bf79f8,wrCache,L1: New data written to cache,0,63246,cycle
472,5fe562bf79fc,add2q_l,L1: The message is added to the processing queue from the core,0,63248,cycle
472,5fe562bf79fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63248,cycle
472,5fe562bf79fc,hitActn,L1: request is a hit,0,63248,cycle
473,5fe562bf7a00,add2q_l,L1: The message is added to the processing queue from the core,0,63250,cycle
473,5fe562bf7a00,Miss?  ,L1: Was the request a miss?,0,1,boolean
473,5fe562bf7a00,MSIredy,L1: Protocol determines message is now ready to be processed,0,63250,cycle
473,5fe562bf7a00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63250,cycle
473,5fe562bf7a00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63250,cycle
473,5fe562bf7a00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63251,cycle
473,5fe562bf7a00,add2q_u,L1 receives message from the bus,0,63252,cycle
473,5fe562bf7a00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,63252,cycle
473,5fe562bf7a00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
473,5fe562bf7a00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,63252,cycle
473,5fe562bf7a00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,63252,cycle
473,5fe562bf7a00,add_req,LLC miss -> LLC sends request to DRAM,LLC,63252,cycle
473,5fe562bf7a00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,63509,cycle
473,5fe562bf7a00,respond,LLC sends response message to the requesting L1,LLC,63509,cycle
473,5fe562bf7a00,updaDat,LLC updates its data array,LLC,63509,cycle
473,5fe562bf7a00,wrCache,LLC: New data written to cache,LLC,63509,cycle
473,5fe562bf7a00,respond,LLC sends response message to the requesting L1,LLC,63510,cycle
473,5fe562bf7a00,add2q_u,L1 receives message from the bus,0,63514,cycle
473,5fe562bf7a00,respond,L1 responds to core,0,63514,cycle
473,5fe562bf7a00,updaDat,L1 attempts to update its data array,0,63514,cycle
473,5fe562bf7a00,wrCache,L1: New data written to cache,0,63514,cycle
474,5fe562bf7a04,add2q_l,L1: The message is added to the processing queue from the core,0,63516,cycle
474,5fe562bf7a04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63516,cycle
474,5fe562bf7a04,hitActn,L1: request is a hit,0,63516,cycle
475,5fe562bf7a08,add2q_l,L1: The message is added to the processing queue from the core,0,63518,cycle
475,5fe562bf7a08,Miss?  ,L1: Was the request a miss?,0,1,boolean
475,5fe562bf7a08,MSIredy,L1: Protocol determines message is now ready to be processed,0,63518,cycle
475,5fe562bf7a08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63518,cycle
475,5fe562bf7a08,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63518,cycle
475,5fe562bf7a08,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63519,cycle
475,5fe562bf7a08,add2q_u,L1 receives message from the bus,0,63520,cycle
475,5fe562bf7a08,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,63520,cycle
475,5fe562bf7a08,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
475,5fe562bf7a08,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,63520,cycle
475,5fe562bf7a08,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,63520,cycle
475,5fe562bf7a08,add_req,LLC miss -> LLC sends request to DRAM,LLC,63520,cycle
475,5fe562bf7a08,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,63777,cycle
475,5fe562bf7a08,respond,LLC sends response message to the requesting L1,LLC,63777,cycle
475,5fe562bf7a08,updaDat,LLC updates its data array,LLC,63777,cycle
475,5fe562bf7a08,wrCache,LLC: New data written to cache,LLC,63777,cycle
475,5fe562bf7a08,respond,LLC sends response message to the requesting L1,LLC,63778,cycle
475,5fe562bf7a08,add2q_u,L1 receives message from the bus,0,63782,cycle
475,5fe562bf7a08,respond,L1 responds to core,0,63782,cycle
475,5fe562bf7a08,updaDat,L1 attempts to update its data array,0,63782,cycle
475,5fe562bf7a08,wrCache,L1: New data written to cache,0,63782,cycle
476,5fe562bf7a0c,add2q_l,L1: The message is added to the processing queue from the core,0,63784,cycle
476,5fe562bf7a0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63784,cycle
476,5fe562bf7a0c,hitActn,L1: request is a hit,0,63784,cycle
477,5fe562bf7a10,add2q_l,L1: The message is added to the processing queue from the core,0,63786,cycle
477,5fe562bf7a10,Miss?  ,L1: Was the request a miss?,0,1,boolean
477,5fe562bf7a10,MSIredy,L1: Protocol determines message is now ready to be processed,0,63786,cycle
477,5fe562bf7a10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,63786,cycle
477,5fe562bf7a10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63786,cycle
477,5fe562bf7a10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,63787,cycle
477,5fe562bf7a10,add2q_u,L1 receives message from the bus,0,63788,cycle
477,5fe562bf7a10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,63788,cycle
477,5fe562bf7a10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
477,5fe562bf7a10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,63788,cycle
477,5fe562bf7a10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,63788,cycle
477,5fe562bf7a10,add_req,LLC miss -> LLC sends request to DRAM,LLC,63788,cycle
477,5fe562bf7a10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,64045,cycle
477,5fe562bf7a10,respond,LLC sends response message to the requesting L1,LLC,64045,cycle
477,5fe562bf7a10,updaDat,LLC updates its data array,LLC,64045,cycle
477,5fe562bf7a10,wrCache,LLC: New data written to cache,LLC,64045,cycle
477,5fe562bf7a10,respond,LLC sends response message to the requesting L1,LLC,64046,cycle
477,5fe562bf7a10,add2q_u,L1 receives message from the bus,0,64050,cycle
477,5fe562bf7a10,respond,L1 responds to core,0,64050,cycle
477,5fe562bf7a10,updaDat,L1 attempts to update its data array,0,64050,cycle
477,5fe562bf7a10,wrCache,L1: New data written to cache,0,64050,cycle
478,5fe562bf7a14,add2q_l,L1: The message is added to the processing queue from the core,0,64052,cycle
478,5fe562bf7a14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64052,cycle
478,5fe562bf7a14,hitActn,L1: request is a hit,0,64052,cycle
479,5fe562bf7a18,add2q_l,L1: The message is added to the processing queue from the core,0,64054,cycle
479,5fe562bf7a18,Miss?  ,L1: Was the request a miss?,0,1,boolean
479,5fe562bf7a18,MSIredy,L1: Protocol determines message is now ready to be processed,0,64054,cycle
479,5fe562bf7a18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64054,cycle
479,5fe562bf7a18,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64054,cycle
479,5fe562bf7a18,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64055,cycle
479,5fe562bf7a18,add2q_u,L1 receives message from the bus,0,64056,cycle
479,5fe562bf7a18,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,64056,cycle
479,5fe562bf7a18,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
479,5fe562bf7a18,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,64056,cycle
479,5fe562bf7a18,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,64056,cycle
479,5fe562bf7a18,add_req,LLC miss -> LLC sends request to DRAM,LLC,64056,cycle
479,5fe562bf7a18,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,64313,cycle
479,5fe562bf7a18,respond,LLC sends response message to the requesting L1,LLC,64313,cycle
479,5fe562bf7a18,updaDat,LLC updates its data array,LLC,64313,cycle
479,5fe562bf7a18,wrCache,LLC: New data written to cache,LLC,64313,cycle
479,5fe562bf7a18,respond,LLC sends response message to the requesting L1,LLC,64314,cycle
479,5fe562bf7a18,add2q_u,L1 receives message from the bus,0,64318,cycle
479,5fe562bf7a18,respond,L1 responds to core,0,64318,cycle
479,5fe562bf7a18,updaDat,L1 attempts to update its data array,0,64318,cycle
479,5fe562bf7a18,wrCache,L1: New data written to cache,0,64318,cycle
480,5fe562bf7a1c,add2q_l,L1: The message is added to the processing queue from the core,0,64320,cycle
480,5fe562bf7a1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64320,cycle
480,5fe562bf7a1c,hitActn,L1: request is a hit,0,64320,cycle
481,5fe562bf7a20,add2q_l,L1: The message is added to the processing queue from the core,0,64322,cycle
481,5fe562bf7a20,Miss?  ,L1: Was the request a miss?,0,1,boolean
481,5fe562bf7a20,MSIredy,L1: Protocol determines message is now ready to be processed,0,64322,cycle
481,5fe562bf7a20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64322,cycle
481,5fe562bf7a20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64322,cycle
481,5fe562bf7a20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64323,cycle
481,5fe562bf7a20,add2q_u,L1 receives message from the bus,0,64324,cycle
481,5fe562bf7a20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,64324,cycle
481,5fe562bf7a20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
481,5fe562bf7a20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,64324,cycle
481,5fe562bf7a20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,64324,cycle
481,5fe562bf7a20,add_req,LLC miss -> LLC sends request to DRAM,LLC,64324,cycle
481,5fe562bf7a20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,64581,cycle
481,5fe562bf7a20,respond,LLC sends response message to the requesting L1,LLC,64581,cycle
481,5fe562bf7a20,updaDat,LLC updates its data array,LLC,64581,cycle
481,5fe562bf7a20,wrCache,LLC: New data written to cache,LLC,64581,cycle
481,5fe562bf7a20,respond,LLC sends response message to the requesting L1,LLC,64582,cycle
481,5fe562bf7a20,add2q_u,L1 receives message from the bus,0,64586,cycle
481,5fe562bf7a20,respond,L1 responds to core,0,64586,cycle
481,5fe562bf7a20,updaDat,L1 attempts to update its data array,0,64586,cycle
481,5fe562bf7a20,wrCache,L1: New data written to cache,0,64586,cycle
482,5fe562bf7a24,add2q_l,L1: The message is added to the processing queue from the core,0,64588,cycle
482,5fe562bf7a24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64588,cycle
482,5fe562bf7a24,hitActn,L1: request is a hit,0,64588,cycle
483,5fe562bf7a28,add2q_l,L1: The message is added to the processing queue from the core,0,64590,cycle
483,5fe562bf7a28,Miss?  ,L1: Was the request a miss?,0,1,boolean
483,5fe562bf7a28,MSIredy,L1: Protocol determines message is now ready to be processed,0,64590,cycle
483,5fe562bf7a28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64590,cycle
483,5fe562bf7a28,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64590,cycle
483,5fe562bf7a28,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64591,cycle
483,5fe562bf7a28,add2q_u,L1 receives message from the bus,0,64592,cycle
483,5fe562bf7a28,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,64592,cycle
483,5fe562bf7a28,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
483,5fe562bf7a28,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,64592,cycle
483,5fe562bf7a28,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,64592,cycle
483,5fe562bf7a28,add_req,LLC miss -> LLC sends request to DRAM,LLC,64592,cycle
483,5fe562bf7a28,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,64849,cycle
483,5fe562bf7a28,respond,LLC sends response message to the requesting L1,LLC,64849,cycle
483,5fe562bf7a28,updaDat,LLC updates its data array,LLC,64849,cycle
483,5fe562bf7a28,wrCache,LLC: New data written to cache,LLC,64849,cycle
483,5fe562bf7a28,respond,LLC sends response message to the requesting L1,LLC,64850,cycle
483,5fe562bf7a28,add2q_u,L1 receives message from the bus,0,64854,cycle
483,5fe562bf7a28,respond,L1 responds to core,0,64854,cycle
483,5fe562bf7a28,updaDat,L1 attempts to update its data array,0,64854,cycle
483,5fe562bf7a28,wrCache,L1: New data written to cache,0,64854,cycle
484,5fe562bf7a2c,add2q_l,L1: The message is added to the processing queue from the core,0,64856,cycle
484,5fe562bf7a2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64856,cycle
484,5fe562bf7a2c,hitActn,L1: request is a hit,0,64856,cycle
485,5fe562bf7a30,add2q_l,L1: The message is added to the processing queue from the core,0,64858,cycle
485,5fe562bf7a30,Miss?  ,L1: Was the request a miss?,0,1,boolean
485,5fe562bf7a30,MSIredy,L1: Protocol determines message is now ready to be processed,0,64858,cycle
485,5fe562bf7a30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,64858,cycle
485,5fe562bf7a30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64858,cycle
485,5fe562bf7a30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,64859,cycle
485,5fe562bf7a30,add2q_u,L1 receives message from the bus,0,64860,cycle
485,5fe562bf7a30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,64860,cycle
485,5fe562bf7a30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
485,5fe562bf7a30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,64860,cycle
485,5fe562bf7a30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,64860,cycle
485,5fe562bf7a30,add_req,LLC miss -> LLC sends request to DRAM,LLC,64860,cycle
485,5fe562bf7a30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,65117,cycle
485,5fe562bf7a30,respond,LLC sends response message to the requesting L1,LLC,65117,cycle
485,5fe562bf7a30,updaDat,LLC updates its data array,LLC,65117,cycle
485,5fe562bf7a30,wrCache,LLC: New data written to cache,LLC,65117,cycle
485,5fe562bf7a30,respond,LLC sends response message to the requesting L1,LLC,65118,cycle
485,5fe562bf7a30,add2q_u,L1 receives message from the bus,0,65122,cycle
485,5fe562bf7a30,respond,L1 responds to core,0,65122,cycle
485,5fe562bf7a30,updaDat,L1 attempts to update its data array,0,65122,cycle
485,5fe562bf7a30,wrCache,L1: New data written to cache,0,65122,cycle
486,5fe562bf7a34,add2q_l,L1: The message is added to the processing queue from the core,0,65124,cycle
486,5fe562bf7a34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65124,cycle
486,5fe562bf7a34,hitActn,L1: request is a hit,0,65124,cycle
487,5fe562bf7a38,add2q_l,L1: The message is added to the processing queue from the core,0,65126,cycle
487,5fe562bf7a38,Miss?  ,L1: Was the request a miss?,0,1,boolean
487,5fe562bf7a38,MSIredy,L1: Protocol determines message is now ready to be processed,0,65126,cycle
487,5fe562bf7a38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65126,cycle
487,5fe562bf7a38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65126,cycle
487,5fe562bf7a38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65127,cycle
487,5fe562bf7a38,add2q_u,L1 receives message from the bus,0,65128,cycle
487,5fe562bf7a38,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,65128,cycle
487,5fe562bf7a38,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
487,5fe562bf7a38,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,65128,cycle
487,5fe562bf7a38,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,65128,cycle
487,5fe562bf7a38,add_req,LLC miss -> LLC sends request to DRAM,LLC,65128,cycle
487,5fe562bf7a38,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,65385,cycle
487,5fe562bf7a38,respond,LLC sends response message to the requesting L1,LLC,65385,cycle
487,5fe562bf7a38,updaDat,LLC updates its data array,LLC,65385,cycle
487,5fe562bf7a38,wrCache,LLC: New data written to cache,LLC,65385,cycle
487,5fe562bf7a38,respond,LLC sends response message to the requesting L1,LLC,65386,cycle
487,5fe562bf7a38,add2q_u,L1 receives message from the bus,0,65390,cycle
487,5fe562bf7a38,respond,L1 responds to core,0,65390,cycle
487,5fe562bf7a38,updaDat,L1 attempts to update its data array,0,65390,cycle
487,5fe562bf7a38,wrCache,L1: New data written to cache,0,65390,cycle
488,5fe562bf7a3c,add2q_l,L1: The message is added to the processing queue from the core,0,65392,cycle
488,5fe562bf7a3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65392,cycle
488,5fe562bf7a3c,hitActn,L1: request is a hit,0,65392,cycle
489,5fe562bf7a40,add2q_l,L1: The message is added to the processing queue from the core,0,65394,cycle
489,5fe562bf7a40,Miss?  ,L1: Was the request a miss?,0,1,boolean
489,5fe562bf7a40,MSIredy,L1: Protocol determines message is now ready to be processed,0,65394,cycle
489,5fe562bf7a40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65394,cycle
489,5fe562bf7a40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65394,cycle
489,5fe562bf7a40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65395,cycle
489,5fe562bf7a40,add2q_u,L1 receives message from the bus,0,65396,cycle
489,5fe562bf7a40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,65396,cycle
489,5fe562bf7a40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
489,5fe562bf7a40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,65396,cycle
489,5fe562bf7a40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,65396,cycle
489,5fe562bf7a40,add_req,LLC miss -> LLC sends request to DRAM,LLC,65396,cycle
489,5fe562bf7a40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,65653,cycle
489,5fe562bf7a40,respond,LLC sends response message to the requesting L1,LLC,65653,cycle
489,5fe562bf7a40,updaDat,LLC updates its data array,LLC,65653,cycle
489,5fe562bf7a40,wrCache,LLC: New data written to cache,LLC,65653,cycle
489,5fe562bf7a40,respond,LLC sends response message to the requesting L1,LLC,65654,cycle
489,5fe562bf7a40,add2q_u,L1 receives message from the bus,0,65658,cycle
489,5fe562bf7a40,respond,L1 responds to core,0,65658,cycle
489,5fe562bf7a40,updaDat,L1 attempts to update its data array,0,65658,cycle
489,5fe562bf7a40,wrCache,L1: New data written to cache,0,65658,cycle
490,5fe562bf7a44,add2q_l,L1: The message is added to the processing queue from the core,0,65660,cycle
490,5fe562bf7a44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65660,cycle
490,5fe562bf7a44,hitActn,L1: request is a hit,0,65660,cycle
491,5fe562bf7a48,add2q_l,L1: The message is added to the processing queue from the core,0,65662,cycle
491,5fe562bf7a48,Miss?  ,L1: Was the request a miss?,0,1,boolean
491,5fe562bf7a48,MSIredy,L1: Protocol determines message is now ready to be processed,0,65662,cycle
491,5fe562bf7a48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65662,cycle
491,5fe562bf7a48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65662,cycle
491,5fe562bf7a48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65663,cycle
491,5fe562bf7a48,add2q_u,L1 receives message from the bus,0,65664,cycle
491,5fe562bf7a48,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,65664,cycle
491,5fe562bf7a48,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
491,5fe562bf7a48,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,65664,cycle
491,5fe562bf7a48,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,65664,cycle
491,5fe562bf7a48,add_req,LLC miss -> LLC sends request to DRAM,LLC,65664,cycle
491,5fe562bf7a48,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,65921,cycle
491,5fe562bf7a48,respond,LLC sends response message to the requesting L1,LLC,65921,cycle
491,5fe562bf7a48,updaDat,LLC updates its data array,LLC,65921,cycle
491,5fe562bf7a48,wrCache,LLC: New data written to cache,LLC,65921,cycle
491,5fe562bf7a48,respond,LLC sends response message to the requesting L1,LLC,65922,cycle
491,5fe562bf7a48,add2q_u,L1 receives message from the bus,0,65926,cycle
491,5fe562bf7a48,respond,L1 responds to core,0,65926,cycle
491,5fe562bf7a48,updaDat,L1 attempts to update its data array,0,65926,cycle
491,5fe562bf7a48,wrCache,L1: New data written to cache,0,65926,cycle
492,5fe562bf7a4c,add2q_l,L1: The message is added to the processing queue from the core,0,65928,cycle
492,5fe562bf7a4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65928,cycle
492,5fe562bf7a4c,hitActn,L1: request is a hit,0,65928,cycle
493,5fe562bf7a50,add2q_l,L1: The message is added to the processing queue from the core,0,65930,cycle
493,5fe562bf7a50,Miss?  ,L1: Was the request a miss?,0,1,boolean
493,5fe562bf7a50,MSIredy,L1: Protocol determines message is now ready to be processed,0,65930,cycle
493,5fe562bf7a50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,65930,cycle
493,5fe562bf7a50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65930,cycle
493,5fe562bf7a50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,65931,cycle
493,5fe562bf7a50,add2q_u,L1 receives message from the bus,0,65932,cycle
493,5fe562bf7a50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,65932,cycle
493,5fe562bf7a50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
493,5fe562bf7a50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,65932,cycle
493,5fe562bf7a50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,65932,cycle
493,5fe562bf7a50,add_req,LLC miss -> LLC sends request to DRAM,LLC,65932,cycle
493,5fe562bf7a50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,66189,cycle
493,5fe562bf7a50,respond,LLC sends response message to the requesting L1,LLC,66189,cycle
493,5fe562bf7a50,updaDat,LLC updates its data array,LLC,66189,cycle
493,5fe562bf7a50,wrCache,LLC: New data written to cache,LLC,66189,cycle
493,5fe562bf7a50,respond,LLC sends response message to the requesting L1,LLC,66190,cycle
493,5fe562bf7a50,add2q_u,L1 receives message from the bus,0,66194,cycle
493,5fe562bf7a50,respond,L1 responds to core,0,66194,cycle
493,5fe562bf7a50,updaDat,L1 attempts to update its data array,0,66194,cycle
493,5fe562bf7a50,wrCache,L1: New data written to cache,0,66194,cycle
494,5fe562bf7a54,add2q_l,L1: The message is added to the processing queue from the core,0,66196,cycle
494,5fe562bf7a54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66196,cycle
494,5fe562bf7a54,hitActn,L1: request is a hit,0,66196,cycle
495,5fe562bf7a58,add2q_l,L1: The message is added to the processing queue from the core,0,66198,cycle
495,5fe562bf7a58,Miss?  ,L1: Was the request a miss?,0,1,boolean
495,5fe562bf7a58,MSIredy,L1: Protocol determines message is now ready to be processed,0,66198,cycle
495,5fe562bf7a58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66198,cycle
495,5fe562bf7a58,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66198,cycle
495,5fe562bf7a58,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66199,cycle
495,5fe562bf7a58,add2q_u,L1 receives message from the bus,0,66200,cycle
495,5fe562bf7a58,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,66200,cycle
495,5fe562bf7a58,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
495,5fe562bf7a58,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,66200,cycle
495,5fe562bf7a58,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,66200,cycle
495,5fe562bf7a58,add_req,LLC miss -> LLC sends request to DRAM,LLC,66200,cycle
495,5fe562bf7a58,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,66457,cycle
495,5fe562bf7a58,respond,LLC sends response message to the requesting L1,LLC,66457,cycle
495,5fe562bf7a58,updaDat,LLC updates its data array,LLC,66457,cycle
495,5fe562bf7a58,wrCache,LLC: New data written to cache,LLC,66457,cycle
495,5fe562bf7a58,respond,LLC sends response message to the requesting L1,LLC,66458,cycle
495,5fe562bf7a58,add2q_u,L1 receives message from the bus,0,66462,cycle
495,5fe562bf7a58,respond,L1 responds to core,0,66462,cycle
495,5fe562bf7a58,updaDat,L1 attempts to update its data array,0,66462,cycle
495,5fe562bf7a58,wrCache,L1: New data written to cache,0,66462,cycle
496,5fe562bf7a5c,add2q_l,L1: The message is added to the processing queue from the core,0,66464,cycle
496,5fe562bf7a5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66464,cycle
496,5fe562bf7a5c,hitActn,L1: request is a hit,0,66464,cycle
497,5fe562bf7a60,add2q_l,L1: The message is added to the processing queue from the core,0,66466,cycle
497,5fe562bf7a60,Miss?  ,L1: Was the request a miss?,0,1,boolean
497,5fe562bf7a60,MSIredy,L1: Protocol determines message is now ready to be processed,0,66466,cycle
497,5fe562bf7a60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66466,cycle
497,5fe562bf7a60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66466,cycle
497,5fe562bf7a60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66467,cycle
497,5fe562bf7a60,add2q_u,L1 receives message from the bus,0,66468,cycle
497,5fe562bf7a60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,66468,cycle
497,5fe562bf7a60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
497,5fe562bf7a60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,66468,cycle
497,5fe562bf7a60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,66468,cycle
497,5fe562bf7a60,add_req,LLC miss -> LLC sends request to DRAM,LLC,66468,cycle
497,5fe562bf7a60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,66725,cycle
497,5fe562bf7a60,respond,LLC sends response message to the requesting L1,LLC,66725,cycle
497,5fe562bf7a60,updaDat,LLC updates its data array,LLC,66725,cycle
497,5fe562bf7a60,wrCache,LLC: New data written to cache,LLC,66725,cycle
497,5fe562bf7a60,respond,LLC sends response message to the requesting L1,LLC,66726,cycle
497,5fe562bf7a60,add2q_u,L1 receives message from the bus,0,66730,cycle
497,5fe562bf7a60,respond,L1 responds to core,0,66730,cycle
497,5fe562bf7a60,updaDat,L1 attempts to update its data array,0,66730,cycle
497,5fe562bf7a60,wrCache,L1: New data written to cache,0,66730,cycle
498,5fe562bf7a64,add2q_l,L1: The message is added to the processing queue from the core,0,66732,cycle
498,5fe562bf7a64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66732,cycle
498,5fe562bf7a64,hitActn,L1: request is a hit,0,66732,cycle
499,5fe562bf7a68,add2q_l,L1: The message is added to the processing queue from the core,0,66734,cycle
499,5fe562bf7a68,Miss?  ,L1: Was the request a miss?,0,1,boolean
499,5fe562bf7a68,MSIredy,L1: Protocol determines message is now ready to be processed,0,66734,cycle
499,5fe562bf7a68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,66734,cycle
499,5fe562bf7a68,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66734,cycle
499,5fe562bf7a68,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,66735,cycle
499,5fe562bf7a68,add2q_u,L1 receives message from the bus,0,66736,cycle
499,5fe562bf7a68,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,66736,cycle
499,5fe562bf7a68,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
499,5fe562bf7a68,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,66736,cycle
499,5fe562bf7a68,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,66736,cycle
499,5fe562bf7a68,add_req,LLC miss -> LLC sends request to DRAM,LLC,66736,cycle
499,5fe562bf7a68,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,66993,cycle
499,5fe562bf7a68,respond,LLC sends response message to the requesting L1,LLC,66993,cycle
499,5fe562bf7a68,updaDat,LLC updates its data array,LLC,66993,cycle
499,5fe562bf7a68,wrCache,LLC: New data written to cache,LLC,66993,cycle
499,5fe562bf7a68,respond,LLC sends response message to the requesting L1,LLC,66994,cycle
499,5fe562bf7a68,add2q_u,L1 receives message from the bus,0,66998,cycle
499,5fe562bf7a68,respond,L1 responds to core,0,66998,cycle
499,5fe562bf7a68,updaDat,L1 attempts to update its data array,0,66998,cycle
499,5fe562bf7a68,wrCache,L1: New data written to cache,0,66998,cycle
500,5fe562bf7a6c,add2q_l,L1: The message is added to the processing queue from the core,0,67000,cycle
500,5fe562bf7a6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67000,cycle
500,5fe562bf7a6c,hitActn,L1: request is a hit,0,67000,cycle
501,5fe562bf7a70,add2q_l,L1: The message is added to the processing queue from the core,0,67002,cycle
501,5fe562bf7a70,Miss?  ,L1: Was the request a miss?,0,1,boolean
501,5fe562bf7a70,MSIredy,L1: Protocol determines message is now ready to be processed,0,67002,cycle
501,5fe562bf7a70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67002,cycle
501,5fe562bf7a70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67002,cycle
501,5fe562bf7a70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67003,cycle
501,5fe562bf7a70,add2q_u,L1 receives message from the bus,0,67004,cycle
501,5fe562bf7a70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,67004,cycle
501,5fe562bf7a70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
501,5fe562bf7a70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,67004,cycle
501,5fe562bf7a70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,67004,cycle
501,5fe562bf7a70,add_req,LLC miss -> LLC sends request to DRAM,LLC,67004,cycle
501,5fe562bf7a70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,67261,cycle
501,5fe562bf7a70,respond,LLC sends response message to the requesting L1,LLC,67261,cycle
501,5fe562bf7a70,updaDat,LLC updates its data array,LLC,67261,cycle
501,5fe562bf7a70,wrCache,LLC: New data written to cache,LLC,67261,cycle
501,5fe562bf7a70,respond,LLC sends response message to the requesting L1,LLC,67262,cycle
501,5fe562bf7a70,add2q_u,L1 receives message from the bus,0,67266,cycle
501,5fe562bf7a70,respond,L1 responds to core,0,67266,cycle
501,5fe562bf7a70,updaDat,L1 attempts to update its data array,0,67266,cycle
501,5fe562bf7a70,wrCache,L1: New data written to cache,0,67266,cycle
502,5fe562bf7a74,add2q_l,L1: The message is added to the processing queue from the core,0,67268,cycle
502,5fe562bf7a74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67268,cycle
502,5fe562bf7a74,hitActn,L1: request is a hit,0,67268,cycle
503,5fe562bf7a78,add2q_l,L1: The message is added to the processing queue from the core,0,67270,cycle
503,5fe562bf7a78,Miss?  ,L1: Was the request a miss?,0,1,boolean
503,5fe562bf7a78,MSIredy,L1: Protocol determines message is now ready to be processed,0,67270,cycle
503,5fe562bf7a78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67270,cycle
503,5fe562bf7a78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67270,cycle
503,5fe562bf7a78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67271,cycle
503,5fe562bf7a78,add2q_u,L1 receives message from the bus,0,67272,cycle
503,5fe562bf7a78,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,67272,cycle
503,5fe562bf7a78,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
503,5fe562bf7a78,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,67272,cycle
503,5fe562bf7a78,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,67272,cycle
503,5fe562bf7a78,add_req,LLC miss -> LLC sends request to DRAM,LLC,67272,cycle
503,5fe562bf7a78,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,67529,cycle
503,5fe562bf7a78,respond,LLC sends response message to the requesting L1,LLC,67529,cycle
503,5fe562bf7a78,updaDat,LLC updates its data array,LLC,67529,cycle
503,5fe562bf7a78,wrCache,LLC: New data written to cache,LLC,67529,cycle
503,5fe562bf7a78,respond,LLC sends response message to the requesting L1,LLC,67530,cycle
503,5fe562bf7a78,add2q_u,L1 receives message from the bus,0,67534,cycle
503,5fe562bf7a78,respond,L1 responds to core,0,67534,cycle
503,5fe562bf7a78,updaDat,L1 attempts to update its data array,0,67534,cycle
503,5fe562bf7a78,wrCache,L1: New data written to cache,0,67534,cycle
504,5fe562bf7a7c,add2q_l,L1: The message is added to the processing queue from the core,0,67536,cycle
504,5fe562bf7a7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67536,cycle
504,5fe562bf7a7c,hitActn,L1: request is a hit,0,67536,cycle
505,5fe562bf7a80,add2q_l,L1: The message is added to the processing queue from the core,0,67538,cycle
505,5fe562bf7a80,Miss?  ,L1: Was the request a miss?,0,1,boolean
505,5fe562bf7a80,MSIredy,L1: Protocol determines message is now ready to be processed,0,67538,cycle
505,5fe562bf7a80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67538,cycle
505,5fe562bf7a80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67538,cycle
505,5fe562bf7a80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67539,cycle
505,5fe562bf7a80,add2q_u,L1 receives message from the bus,0,67540,cycle
505,5fe562bf7a80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,67540,cycle
505,5fe562bf7a80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
505,5fe562bf7a80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,67540,cycle
505,5fe562bf7a80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,67540,cycle
505,5fe562bf7a80,add_req,LLC miss -> LLC sends request to DRAM,LLC,67540,cycle
505,5fe562bf7a80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,67797,cycle
505,5fe562bf7a80,respond,LLC sends response message to the requesting L1,LLC,67797,cycle
505,5fe562bf7a80,updaDat,LLC updates its data array,LLC,67797,cycle
505,5fe562bf7a80,wrCache,LLC: New data written to cache,LLC,67797,cycle
505,5fe562bf7a80,respond,LLC sends response message to the requesting L1,LLC,67798,cycle
505,5fe562bf7a80,add2q_u,L1 receives message from the bus,0,67802,cycle
505,5fe562bf7a80,respond,L1 responds to core,0,67802,cycle
505,5fe562bf7a80,updaDat,L1 attempts to update its data array,0,67802,cycle
505,5fe562bf7a80,wrCache,L1: New data written to cache,0,67802,cycle
506,5fe562bf7a84,add2q_l,L1: The message is added to the processing queue from the core,0,67804,cycle
506,5fe562bf7a84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67804,cycle
506,5fe562bf7a84,hitActn,L1: request is a hit,0,67804,cycle
507,5fe562bf7a88,add2q_l,L1: The message is added to the processing queue from the core,0,67806,cycle
507,5fe562bf7a88,Miss?  ,L1: Was the request a miss?,0,1,boolean
507,5fe562bf7a88,MSIredy,L1: Protocol determines message is now ready to be processed,0,67806,cycle
507,5fe562bf7a88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,67806,cycle
507,5fe562bf7a88,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67806,cycle
507,5fe562bf7a88,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,67807,cycle
507,5fe562bf7a88,add2q_u,L1 receives message from the bus,0,67808,cycle
507,5fe562bf7a88,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,67808,cycle
507,5fe562bf7a88,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
507,5fe562bf7a88,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,67808,cycle
507,5fe562bf7a88,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,67808,cycle
507,5fe562bf7a88,add_req,LLC miss -> LLC sends request to DRAM,LLC,67808,cycle
507,5fe562bf7a88,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,68065,cycle
507,5fe562bf7a88,respond,LLC sends response message to the requesting L1,LLC,68065,cycle
507,5fe562bf7a88,updaDat,LLC updates its data array,LLC,68065,cycle
507,5fe562bf7a88,wrCache,LLC: New data written to cache,LLC,68065,cycle
507,5fe562bf7a88,respond,LLC sends response message to the requesting L1,LLC,68066,cycle
507,5fe562bf7a88,add2q_u,L1 receives message from the bus,0,68070,cycle
507,5fe562bf7a88,respond,L1 responds to core,0,68070,cycle
507,5fe562bf7a88,updaDat,L1 attempts to update its data array,0,68070,cycle
507,5fe562bf7a88,wrCache,L1: New data written to cache,0,68070,cycle
508,5fe562bf7a8c,add2q_l,L1: The message is added to the processing queue from the core,0,68072,cycle
508,5fe562bf7a8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68072,cycle
508,5fe562bf7a8c,hitActn,L1: request is a hit,0,68072,cycle
509,5fe562bf7a90,add2q_l,L1: The message is added to the processing queue from the core,0,68074,cycle
509,5fe562bf7a90,Miss?  ,L1: Was the request a miss?,0,1,boolean
509,5fe562bf7a90,MSIredy,L1: Protocol determines message is now ready to be processed,0,68074,cycle
509,5fe562bf7a90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68074,cycle
509,5fe562bf7a90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68074,cycle
509,5fe562bf7a90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68075,cycle
509,5fe562bf7a90,add2q_u,L1 receives message from the bus,0,68076,cycle
509,5fe562bf7a90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,68076,cycle
509,5fe562bf7a90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
509,5fe562bf7a90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,68076,cycle
509,5fe562bf7a90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,68076,cycle
509,5fe562bf7a90,add_req,LLC miss -> LLC sends request to DRAM,LLC,68076,cycle
509,5fe562bf7a90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,68333,cycle
509,5fe562bf7a90,respond,LLC sends response message to the requesting L1,LLC,68333,cycle
509,5fe562bf7a90,updaDat,LLC updates its data array,LLC,68333,cycle
509,5fe562bf7a90,wrCache,LLC: New data written to cache,LLC,68333,cycle
509,5fe562bf7a90,respond,LLC sends response message to the requesting L1,LLC,68334,cycle
509,5fe562bf7a90,add2q_u,L1 receives message from the bus,0,68338,cycle
509,5fe562bf7a90,respond,L1 responds to core,0,68338,cycle
509,5fe562bf7a90,updaDat,L1 attempts to update its data array,0,68338,cycle
509,5fe562bf7a90,wrCache,L1: New data written to cache,0,68338,cycle
510,5fe562bf7a94,add2q_l,L1: The message is added to the processing queue from the core,0,68340,cycle
510,5fe562bf7a94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68340,cycle
510,5fe562bf7a94,hitActn,L1: request is a hit,0,68340,cycle
511,5fe562bf7a98,add2q_l,L1: The message is added to the processing queue from the core,0,68342,cycle
511,5fe562bf7a98,Miss?  ,L1: Was the request a miss?,0,1,boolean
511,5fe562bf7a98,MSIredy,L1: Protocol determines message is now ready to be processed,0,68342,cycle
511,5fe562bf7a98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68342,cycle
511,5fe562bf7a98,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68342,cycle
511,5fe562bf7a98,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68343,cycle
511,5fe562bf7a98,add2q_u,L1 receives message from the bus,0,68344,cycle
511,5fe562bf7a98,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,68344,cycle
511,5fe562bf7a98,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
511,5fe562bf7a98,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,68344,cycle
511,5fe562bf7a98,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,68344,cycle
511,5fe562bf7a98,add_req,LLC miss -> LLC sends request to DRAM,LLC,68344,cycle
511,5fe562bf7a98,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,68601,cycle
511,5fe562bf7a98,respond,LLC sends response message to the requesting L1,LLC,68601,cycle
511,5fe562bf7a98,updaDat,LLC updates its data array,LLC,68601,cycle
511,5fe562bf7a98,wrCache,LLC: New data written to cache,LLC,68601,cycle
511,5fe562bf7a98,respond,LLC sends response message to the requesting L1,LLC,68602,cycle
511,5fe562bf7a98,add2q_u,L1 receives message from the bus,0,68606,cycle
511,5fe562bf7a98,respond,L1 responds to core,0,68606,cycle
511,5fe562bf7a98,updaDat,L1 attempts to update its data array,0,68606,cycle
511,5fe562bf7a98,wrCache,L1: New data written to cache,0,68606,cycle
512,5fe562bf7a9c,add2q_l,L1: The message is added to the processing queue from the core,0,68608,cycle
512,5fe562bf7a9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68608,cycle
512,5fe562bf7a9c,hitActn,L1: request is a hit,0,68608,cycle
513,5fe562bf7aa0,add2q_l,L1: The message is added to the processing queue from the core,0,68610,cycle
513,5fe562bf7aa0,Miss?  ,L1: Was the request a miss?,0,1,boolean
513,5fe562bf7aa0,MSIredy,L1: Protocol determines message is now ready to be processed,0,68610,cycle
513,5fe562bf7aa0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68610,cycle
513,5fe562bf7aa0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68610,cycle
513,5fe562bf7aa0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68611,cycle
513,5fe562bf7aa0,add2q_u,L1 receives message from the bus,0,68612,cycle
513,5fe562bf7aa0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,68612,cycle
513,5fe562bf7aa0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
513,5fe562bf7aa0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,68612,cycle
513,5fe562bf7aa0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,68612,cycle
513,5fe562bf7aa0,add_req,LLC miss -> LLC sends request to DRAM,LLC,68612,cycle
513,5fe562bf7aa0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,68869,cycle
513,5fe562bf7aa0,respond,LLC sends response message to the requesting L1,LLC,68869,cycle
513,5fe562bf7aa0,updaDat,LLC updates its data array,LLC,68869,cycle
513,5fe562bf7aa0,wrCache,LLC: New data written to cache,LLC,68869,cycle
513,5fe562bf7aa0,respond,LLC sends response message to the requesting L1,LLC,68870,cycle
513,5fe562bf7aa0,add2q_u,L1 receives message from the bus,0,68874,cycle
513,5fe562bf7aa0,respond,L1 responds to core,0,68874,cycle
513,5fe562bf7aa0,updaDat,L1 attempts to update its data array,0,68874,cycle
513,5fe562bf7aa0,wrCache,L1: New data written to cache,0,68874,cycle
514,5fe562bf7aa4,add2q_l,L1: The message is added to the processing queue from the core,0,68876,cycle
514,5fe562bf7aa4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68876,cycle
514,5fe562bf7aa4,hitActn,L1: request is a hit,0,68876,cycle
515,5fe562bf7aa8,add2q_l,L1: The message is added to the processing queue from the core,0,68878,cycle
515,5fe562bf7aa8,Miss?  ,L1: Was the request a miss?,0,1,boolean
515,5fe562bf7aa8,MSIredy,L1: Protocol determines message is now ready to be processed,0,68878,cycle
515,5fe562bf7aa8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,68878,cycle
515,5fe562bf7aa8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68878,cycle
515,5fe562bf7aa8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,68879,cycle
515,5fe562bf7aa8,add2q_u,L1 receives message from the bus,0,68880,cycle
515,5fe562bf7aa8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,68880,cycle
515,5fe562bf7aa8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
515,5fe562bf7aa8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,68880,cycle
515,5fe562bf7aa8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,68880,cycle
515,5fe562bf7aa8,add_req,LLC miss -> LLC sends request to DRAM,LLC,68880,cycle
515,5fe562bf7aa8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,69137,cycle
515,5fe562bf7aa8,respond,LLC sends response message to the requesting L1,LLC,69137,cycle
515,5fe562bf7aa8,updaDat,LLC updates its data array,LLC,69137,cycle
515,5fe562bf7aa8,wrCache,LLC: New data written to cache,LLC,69137,cycle
515,5fe562bf7aa8,respond,LLC sends response message to the requesting L1,LLC,69138,cycle
515,5fe562bf7aa8,add2q_u,L1 receives message from the bus,0,69142,cycle
515,5fe562bf7aa8,respond,L1 responds to core,0,69142,cycle
515,5fe562bf7aa8,updaDat,L1 attempts to update its data array,0,69142,cycle
515,5fe562bf7aa8,wrCache,L1: New data written to cache,0,69142,cycle
516,5fe562bf7aac,add2q_l,L1: The message is added to the processing queue from the core,0,69144,cycle
516,5fe562bf7aac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69144,cycle
516,5fe562bf7aac,hitActn,L1: request is a hit,0,69144,cycle
517,5fe562bf7ab0,add2q_l,L1: The message is added to the processing queue from the core,0,69146,cycle
517,5fe562bf7ab0,Miss?  ,L1: Was the request a miss?,0,1,boolean
517,5fe562bf7ab0,MSIredy,L1: Protocol determines message is now ready to be processed,0,69146,cycle
517,5fe562bf7ab0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69146,cycle
517,5fe562bf7ab0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69146,cycle
517,5fe562bf7ab0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69147,cycle
517,5fe562bf7ab0,add2q_u,L1 receives message from the bus,0,69148,cycle
517,5fe562bf7ab0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,69148,cycle
517,5fe562bf7ab0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
517,5fe562bf7ab0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,69148,cycle
517,5fe562bf7ab0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,69148,cycle
517,5fe562bf7ab0,add_req,LLC miss -> LLC sends request to DRAM,LLC,69148,cycle
517,5fe562bf7ab0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,69405,cycle
517,5fe562bf7ab0,respond,LLC sends response message to the requesting L1,LLC,69405,cycle
517,5fe562bf7ab0,updaDat,LLC updates its data array,LLC,69405,cycle
517,5fe562bf7ab0,wrCache,LLC: New data written to cache,LLC,69405,cycle
517,5fe562bf7ab0,respond,LLC sends response message to the requesting L1,LLC,69406,cycle
517,5fe562bf7ab0,add2q_u,L1 receives message from the bus,0,69410,cycle
517,5fe562bf7ab0,respond,L1 responds to core,0,69410,cycle
517,5fe562bf7ab0,updaDat,L1 attempts to update its data array,0,69410,cycle
517,5fe562bf7ab0,wrCache,L1: New data written to cache,0,69410,cycle
518,5fe562bf7ab4,add2q_l,L1: The message is added to the processing queue from the core,0,69412,cycle
518,5fe562bf7ab4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69412,cycle
518,5fe562bf7ab4,hitActn,L1: request is a hit,0,69412,cycle
519,5fe562bf7ab8,add2q_l,L1: The message is added to the processing queue from the core,0,69414,cycle
519,5fe562bf7ab8,Miss?  ,L1: Was the request a miss?,0,1,boolean
519,5fe562bf7ab8,MSIredy,L1: Protocol determines message is now ready to be processed,0,69414,cycle
519,5fe562bf7ab8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69414,cycle
519,5fe562bf7ab8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69414,cycle
519,5fe562bf7ab8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69415,cycle
519,5fe562bf7ab8,add2q_u,L1 receives message from the bus,0,69416,cycle
519,5fe562bf7ab8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,69416,cycle
519,5fe562bf7ab8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
519,5fe562bf7ab8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,69416,cycle
519,5fe562bf7ab8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,69416,cycle
519,5fe562bf7ab8,add_req,LLC miss -> LLC sends request to DRAM,LLC,69416,cycle
519,5fe562bf7ab8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,69673,cycle
519,5fe562bf7ab8,respond,LLC sends response message to the requesting L1,LLC,69673,cycle
519,5fe562bf7ab8,updaDat,LLC updates its data array,LLC,69673,cycle
519,5fe562bf7ab8,wrCache,LLC: New data written to cache,LLC,69673,cycle
519,5fe562bf7ab8,respond,LLC sends response message to the requesting L1,LLC,69674,cycle
519,5fe562bf7ab8,add2q_u,L1 receives message from the bus,0,69678,cycle
519,5fe562bf7ab8,respond,L1 responds to core,0,69678,cycle
519,5fe562bf7ab8,updaDat,L1 attempts to update its data array,0,69678,cycle
519,5fe562bf7ab8,wrCache,L1: New data written to cache,0,69678,cycle
520,5fe562bf7abc,add2q_l,L1: The message is added to the processing queue from the core,0,69680,cycle
520,5fe562bf7abc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69680,cycle
520,5fe562bf7abc,hitActn,L1: request is a hit,0,69680,cycle
521,5fe562bf7ac0,add2q_l,L1: The message is added to the processing queue from the core,0,69682,cycle
521,5fe562bf7ac0,Miss?  ,L1: Was the request a miss?,0,1,boolean
521,5fe562bf7ac0,MSIredy,L1: Protocol determines message is now ready to be processed,0,69682,cycle
521,5fe562bf7ac0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69682,cycle
521,5fe562bf7ac0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69682,cycle
521,5fe562bf7ac0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69683,cycle
521,5fe562bf7ac0,add2q_u,L1 receives message from the bus,0,69684,cycle
521,5fe562bf7ac0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,69684,cycle
521,5fe562bf7ac0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
521,5fe562bf7ac0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,69684,cycle
521,5fe562bf7ac0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,69684,cycle
521,5fe562bf7ac0,add_req,LLC miss -> LLC sends request to DRAM,LLC,69684,cycle
521,5fe562bf7ac0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,69941,cycle
521,5fe562bf7ac0,respond,LLC sends response message to the requesting L1,LLC,69941,cycle
521,5fe562bf7ac0,updaDat,LLC updates its data array,LLC,69941,cycle
521,5fe562bf7ac0,wrCache,LLC: New data written to cache,LLC,69941,cycle
521,5fe562bf7ac0,respond,LLC sends response message to the requesting L1,LLC,69942,cycle
521,5fe562bf7ac0,add2q_u,L1 receives message from the bus,0,69946,cycle
521,5fe562bf7ac0,respond,L1 responds to core,0,69946,cycle
521,5fe562bf7ac0,updaDat,L1 attempts to update its data array,0,69946,cycle
521,5fe562bf7ac0,wrCache,L1: New data written to cache,0,69946,cycle
522,5fe562bf7ac4,add2q_l,L1: The message is added to the processing queue from the core,0,69948,cycle
522,5fe562bf7ac4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69948,cycle
522,5fe562bf7ac4,hitActn,L1: request is a hit,0,69948,cycle
523,5fe562bf7ac8,add2q_l,L1: The message is added to the processing queue from the core,0,69950,cycle
523,5fe562bf7ac8,Miss?  ,L1: Was the request a miss?,0,1,boolean
523,5fe562bf7ac8,MSIredy,L1: Protocol determines message is now ready to be processed,0,69950,cycle
523,5fe562bf7ac8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,69950,cycle
523,5fe562bf7ac8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69950,cycle
523,5fe562bf7ac8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,69951,cycle
523,5fe562bf7ac8,add2q_u,L1 receives message from the bus,0,69952,cycle
523,5fe562bf7ac8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,69952,cycle
523,5fe562bf7ac8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
523,5fe562bf7ac8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,69952,cycle
523,5fe562bf7ac8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,69952,cycle
523,5fe562bf7ac8,add_req,LLC miss -> LLC sends request to DRAM,LLC,69952,cycle
523,5fe562bf7ac8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,70209,cycle
523,5fe562bf7ac8,respond,LLC sends response message to the requesting L1,LLC,70209,cycle
523,5fe562bf7ac8,updaDat,LLC updates its data array,LLC,70209,cycle
523,5fe562bf7ac8,wrCache,LLC: New data written to cache,LLC,70209,cycle
523,5fe562bf7ac8,respond,LLC sends response message to the requesting L1,LLC,70210,cycle
523,5fe562bf7ac8,add2q_u,L1 receives message from the bus,0,70214,cycle
523,5fe562bf7ac8,respond,L1 responds to core,0,70214,cycle
523,5fe562bf7ac8,updaDat,L1 attempts to update its data array,0,70214,cycle
523,5fe562bf7ac8,wrCache,L1: New data written to cache,0,70214,cycle
524,5fe562bf7acc,add2q_l,L1: The message is added to the processing queue from the core,0,70216,cycle
524,5fe562bf7acc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,70216,cycle
524,5fe562bf7acc,hitActn,L1: request is a hit,0,70216,cycle
525,5fe562bf7ad0,add2q_l,L1: The message is added to the processing queue from the core,0,70218,cycle
525,5fe562bf7ad0,Miss?  ,L1: Was the request a miss?,0,1,boolean
525,5fe562bf7ad0,MSIredy,L1: Protocol determines message is now ready to be processed,0,70218,cycle
525,5fe562bf7ad0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,70218,cycle
525,5fe562bf7ad0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,70218,cycle
525,5fe562bf7ad0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,70219,cycle
525,5fe562bf7ad0,add2q_u,L1 receives message from the bus,0,70220,cycle
525,5fe562bf7ad0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,70220,cycle
525,5fe562bf7ad0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
525,5fe562bf7ad0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,70220,cycle
525,5fe562bf7ad0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,70220,cycle
525,5fe562bf7ad0,add_req,LLC miss -> LLC sends request to DRAM,LLC,70220,cycle
525,5fe562bf7ad0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,70477,cycle
525,5fe562bf7ad0,respond,LLC sends response message to the requesting L1,LLC,70477,cycle
525,5fe562bf7ad0,updaDat,LLC updates its data array,LLC,70477,cycle
525,5fe562bf7ad0,wrCache,LLC: New data written to cache,LLC,70477,cycle
525,5fe562bf7ad0,respond,LLC sends response message to the requesting L1,LLC,70478,cycle
525,5fe562bf7ad0,add2q_u,L1 receives message from the bus,0,70482,cycle
525,5fe562bf7ad0,respond,L1 responds to core,0,70482,cycle
525,5fe562bf7ad0,updaDat,L1 attempts to update its data array,0,70482,cycle
525,5fe562bf7ad0,wrCache,L1: New data written to cache,0,70482,cycle
526,5fe562bf7ad4,add2q_l,L1: The message is added to the processing queue from the core,0,70484,cycle
526,5fe562bf7ad4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,70484,cycle
526,5fe562bf7ad4,hitActn,L1: request is a hit,0,70484,cycle
527,5fe562bf7ad8,add2q_l,L1: The message is added to the processing queue from the core,0,70486,cycle
527,5fe562bf7ad8,Miss?  ,L1: Was the request a miss?,0,1,boolean
527,5fe562bf7ad8,MSIredy,L1: Protocol determines message is now ready to be processed,0,70486,cycle
527,5fe562bf7ad8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,70486,cycle
527,5fe562bf7ad8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,70486,cycle
527,5fe562bf7ad8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,70487,cycle
527,5fe562bf7ad8,add2q_u,L1 receives message from the bus,0,70488,cycle
527,5fe562bf7ad8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,70488,cycle
527,5fe562bf7ad8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
527,5fe562bf7ad8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,70488,cycle
527,5fe562bf7ad8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,70488,cycle
527,5fe562bf7ad8,add_req,LLC miss -> LLC sends request to DRAM,LLC,70488,cycle
527,5fe562bf7ad8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,70745,cycle
527,5fe562bf7ad8,respond,LLC sends response message to the requesting L1,LLC,70745,cycle
527,5fe562bf7ad8,updaDat,LLC updates its data array,LLC,70745,cycle
527,5fe562bf7ad8,wrCache,LLC: New data written to cache,LLC,70745,cycle
527,5fe562bf7ad8,respond,LLC sends response message to the requesting L1,LLC,70746,cycle
527,5fe562bf7ad8,add2q_u,L1 receives message from the bus,0,70750,cycle
527,5fe562bf7ad8,respond,L1 responds to core,0,70750,cycle
527,5fe562bf7ad8,updaDat,L1 attempts to update its data array,0,70750,cycle
527,5fe562bf7ad8,wrCache,L1: New data written to cache,0,70750,cycle
528,5fe562bf7adc,add2q_l,L1: The message is added to the processing queue from the core,0,70752,cycle
528,5fe562bf7adc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,70752,cycle
528,5fe562bf7adc,hitActn,L1: request is a hit,0,70752,cycle
529,5fe562bf7ae0,add2q_l,L1: The message is added to the processing queue from the core,0,70754,cycle
529,5fe562bf7ae0,Miss?  ,L1: Was the request a miss?,0,1,boolean
529,5fe562bf7ae0,MSIredy,L1: Protocol determines message is now ready to be processed,0,70754,cycle
529,5fe562bf7ae0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,70754,cycle
529,5fe562bf7ae0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,70754,cycle
529,5fe562bf7ae0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,70755,cycle
529,5fe562bf7ae0,add2q_u,L1 receives message from the bus,0,70756,cycle
529,5fe562bf7ae0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,70756,cycle
529,5fe562bf7ae0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
529,5fe562bf7ae0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,70756,cycle
529,5fe562bf7ae0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,70756,cycle
529,5fe562bf7ae0,add_req,LLC miss -> LLC sends request to DRAM,LLC,70756,cycle
529,5fe562bf7ae0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,71013,cycle
529,5fe562bf7ae0,respond,LLC sends response message to the requesting L1,LLC,71013,cycle
529,5fe562bf7ae0,updaDat,LLC updates its data array,LLC,71013,cycle
529,5fe562bf7ae0,wrCache,LLC: New data written to cache,LLC,71013,cycle
529,5fe562bf7ae0,respond,LLC sends response message to the requesting L1,LLC,71014,cycle
529,5fe562bf7ae0,add2q_u,L1 receives message from the bus,0,71018,cycle
529,5fe562bf7ae0,respond,L1 responds to core,0,71018,cycle
529,5fe562bf7ae0,updaDat,L1 attempts to update its data array,0,71018,cycle
529,5fe562bf7ae0,wrCache,L1: New data written to cache,0,71018,cycle
530,5fe562bf7ae4,add2q_l,L1: The message is added to the processing queue from the core,0,71020,cycle
530,5fe562bf7ae4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,71020,cycle
530,5fe562bf7ae4,hitActn,L1: request is a hit,0,71020,cycle
531,5fe562bf7ae8,add2q_l,L1: The message is added to the processing queue from the core,0,71022,cycle
531,5fe562bf7ae8,Miss?  ,L1: Was the request a miss?,0,1,boolean
531,5fe562bf7ae8,MSIredy,L1: Protocol determines message is now ready to be processed,0,71022,cycle
531,5fe562bf7ae8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,71022,cycle
531,5fe562bf7ae8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,71022,cycle
531,5fe562bf7ae8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,71023,cycle
531,5fe562bf7ae8,add2q_u,L1 receives message from the bus,0,71024,cycle
531,5fe562bf7ae8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,71024,cycle
531,5fe562bf7ae8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
531,5fe562bf7ae8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,71024,cycle
531,5fe562bf7ae8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,71024,cycle
531,5fe562bf7ae8,add_req,LLC miss -> LLC sends request to DRAM,LLC,71024,cycle
531,5fe562bf7ae8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,71281,cycle
531,5fe562bf7ae8,respond,LLC sends response message to the requesting L1,LLC,71281,cycle
531,5fe562bf7ae8,updaDat,LLC updates its data array,LLC,71281,cycle
531,5fe562bf7ae8,wrCache,LLC: New data written to cache,LLC,71281,cycle
531,5fe562bf7ae8,respond,LLC sends response message to the requesting L1,LLC,71282,cycle
531,5fe562bf7ae8,add2q_u,L1 receives message from the bus,0,71286,cycle
531,5fe562bf7ae8,respond,L1 responds to core,0,71286,cycle
531,5fe562bf7ae8,updaDat,L1 attempts to update its data array,0,71286,cycle
531,5fe562bf7ae8,wrCache,L1: New data written to cache,0,71286,cycle
532,5fe562bf7aec,add2q_l,L1: The message is added to the processing queue from the core,0,71288,cycle
532,5fe562bf7aec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,71288,cycle
532,5fe562bf7aec,hitActn,L1: request is a hit,0,71288,cycle
533,5fe562bf7af0,add2q_l,L1: The message is added to the processing queue from the core,0,71290,cycle
533,5fe562bf7af0,Miss?  ,L1: Was the request a miss?,0,1,boolean
533,5fe562bf7af0,MSIredy,L1: Protocol determines message is now ready to be processed,0,71290,cycle
533,5fe562bf7af0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,71290,cycle
533,5fe562bf7af0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,71290,cycle
533,5fe562bf7af0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,71291,cycle
533,5fe562bf7af0,add2q_u,L1 receives message from the bus,0,71292,cycle
533,5fe562bf7af0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,71292,cycle
533,5fe562bf7af0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
533,5fe562bf7af0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,71292,cycle
533,5fe562bf7af0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,71292,cycle
533,5fe562bf7af0,add_req,LLC miss -> LLC sends request to DRAM,LLC,71292,cycle
533,5fe562bf7af0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,71549,cycle
533,5fe562bf7af0,respond,LLC sends response message to the requesting L1,LLC,71549,cycle
533,5fe562bf7af0,updaDat,LLC updates its data array,LLC,71549,cycle
533,5fe562bf7af0,wrCache,LLC: New data written to cache,LLC,71549,cycle
533,5fe562bf7af0,respond,LLC sends response message to the requesting L1,LLC,71550,cycle
533,5fe562bf7af0,add2q_u,L1 receives message from the bus,0,71554,cycle
533,5fe562bf7af0,respond,L1 responds to core,0,71554,cycle
533,5fe562bf7af0,updaDat,L1 attempts to update its data array,0,71554,cycle
533,5fe562bf7af0,wrCache,L1: New data written to cache,0,71554,cycle
534,5fe562bf7af4,add2q_l,L1: The message is added to the processing queue from the core,0,71556,cycle
534,5fe562bf7af4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,71556,cycle
534,5fe562bf7af4,hitActn,L1: request is a hit,0,71556,cycle
535,5fe562bf7af8,add2q_l,L1: The message is added to the processing queue from the core,0,71558,cycle
535,5fe562bf7af8,Miss?  ,L1: Was the request a miss?,0,1,boolean
535,5fe562bf7af8,MSIredy,L1: Protocol determines message is now ready to be processed,0,71558,cycle
535,5fe562bf7af8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,71558,cycle
535,5fe562bf7af8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,71558,cycle
535,5fe562bf7af8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,71559,cycle
535,5fe562bf7af8,add2q_u,L1 receives message from the bus,0,71560,cycle
535,5fe562bf7af8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,71560,cycle
535,5fe562bf7af8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
535,5fe562bf7af8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,71560,cycle
535,5fe562bf7af8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,71560,cycle
535,5fe562bf7af8,add_req,LLC miss -> LLC sends request to DRAM,LLC,71560,cycle
535,5fe562bf7af8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,71817,cycle
535,5fe562bf7af8,respond,LLC sends response message to the requesting L1,LLC,71817,cycle
535,5fe562bf7af8,updaDat,LLC updates its data array,LLC,71817,cycle
535,5fe562bf7af8,wrCache,LLC: New data written to cache,LLC,71817,cycle
535,5fe562bf7af8,respond,LLC sends response message to the requesting L1,LLC,71818,cycle
535,5fe562bf7af8,add2q_u,L1 receives message from the bus,0,71822,cycle
535,5fe562bf7af8,respond,L1 responds to core,0,71822,cycle
535,5fe562bf7af8,updaDat,L1 attempts to update its data array,0,71822,cycle
535,5fe562bf7af8,wrCache,L1: New data written to cache,0,71822,cycle
536,5fe562bf7afc,add2q_l,L1: The message is added to the processing queue from the core,0,71824,cycle
536,5fe562bf7afc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,71824,cycle
536,5fe562bf7afc,hitActn,L1: request is a hit,0,71824,cycle
537,5fe562bf7b00,add2q_l,L1: The message is added to the processing queue from the core,0,71826,cycle
537,5fe562bf7b00,Miss?  ,L1: Was the request a miss?,0,1,boolean
537,5fe562bf7b00,MSIredy,L1: Protocol determines message is now ready to be processed,0,71826,cycle
537,5fe562bf7b00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,71826,cycle
537,5fe562bf7b00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,71826,cycle
537,5fe562bf7b00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,71827,cycle
537,5fe562bf7b00,add2q_u,L1 receives message from the bus,0,71828,cycle
537,5fe562bf7b00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,71828,cycle
537,5fe562bf7b00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
537,5fe562bf7b00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,71828,cycle
537,5fe562bf7b00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,71828,cycle
537,5fe562bf7b00,add_req,LLC miss -> LLC sends request to DRAM,LLC,71828,cycle
537,5fe562bf7b00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,72085,cycle
537,5fe562bf7b00,respond,LLC sends response message to the requesting L1,LLC,72085,cycle
537,5fe562bf7b00,updaDat,LLC updates its data array,LLC,72085,cycle
537,5fe562bf7b00,wrCache,LLC: New data written to cache,LLC,72085,cycle
537,5fe562bf7b00,respond,LLC sends response message to the requesting L1,LLC,72086,cycle
537,5fe562bf7b00,add2q_u,L1 receives message from the bus,0,72090,cycle
537,5fe562bf7b00,respond,L1 responds to core,0,72090,cycle
537,5fe562bf7b00,updaDat,L1 attempts to update its data array,0,72090,cycle
537,5fe562bf7b00,wrCache,L1: New data written to cache,0,72090,cycle
538,5fe562bf7b04,add2q_l,L1: The message is added to the processing queue from the core,0,72092,cycle
538,5fe562bf7b04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,72092,cycle
538,5fe562bf7b04,hitActn,L1: request is a hit,0,72092,cycle
539,5fe562bf7b08,add2q_l,L1: The message is added to the processing queue from the core,0,72094,cycle
539,5fe562bf7b08,Miss?  ,L1: Was the request a miss?,0,1,boolean
539,5fe562bf7b08,MSIredy,L1: Protocol determines message is now ready to be processed,0,72094,cycle
539,5fe562bf7b08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,72094,cycle
539,5fe562bf7b08,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,72094,cycle
539,5fe562bf7b08,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,72095,cycle
539,5fe562bf7b08,add2q_u,L1 receives message from the bus,0,72096,cycle
539,5fe562bf7b08,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,72096,cycle
539,5fe562bf7b08,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
539,5fe562bf7b08,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,72096,cycle
539,5fe562bf7b08,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,72096,cycle
539,5fe562bf7b08,add_req,LLC miss -> LLC sends request to DRAM,LLC,72096,cycle
539,5fe562bf7b08,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,72353,cycle
539,5fe562bf7b08,respond,LLC sends response message to the requesting L1,LLC,72353,cycle
539,5fe562bf7b08,updaDat,LLC updates its data array,LLC,72353,cycle
539,5fe562bf7b08,wrCache,LLC: New data written to cache,LLC,72353,cycle
539,5fe562bf7b08,respond,LLC sends response message to the requesting L1,LLC,72354,cycle
539,5fe562bf7b08,add2q_u,L1 receives message from the bus,0,72358,cycle
539,5fe562bf7b08,respond,L1 responds to core,0,72358,cycle
539,5fe562bf7b08,updaDat,L1 attempts to update its data array,0,72358,cycle
539,5fe562bf7b08,wrCache,L1: New data written to cache,0,72358,cycle
540,5fe562bf7b0c,add2q_l,L1: The message is added to the processing queue from the core,0,72360,cycle
540,5fe562bf7b0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,72360,cycle
540,5fe562bf7b0c,hitActn,L1: request is a hit,0,72360,cycle
541,5fe562bf7b10,add2q_l,L1: The message is added to the processing queue from the core,0,72362,cycle
541,5fe562bf7b10,Miss?  ,L1: Was the request a miss?,0,1,boolean
541,5fe562bf7b10,MSIredy,L1: Protocol determines message is now ready to be processed,0,72362,cycle
541,5fe562bf7b10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,72362,cycle
541,5fe562bf7b10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,72362,cycle
541,5fe562bf7b10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,72363,cycle
541,5fe562bf7b10,add2q_u,L1 receives message from the bus,0,72364,cycle
541,5fe562bf7b10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,72364,cycle
541,5fe562bf7b10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
541,5fe562bf7b10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,72364,cycle
541,5fe562bf7b10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,72364,cycle
541,5fe562bf7b10,add_req,LLC miss -> LLC sends request to DRAM,LLC,72364,cycle
541,5fe562bf7b10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,72621,cycle
541,5fe562bf7b10,respond,LLC sends response message to the requesting L1,LLC,72621,cycle
541,5fe562bf7b10,updaDat,LLC updates its data array,LLC,72621,cycle
541,5fe562bf7b10,wrCache,LLC: New data written to cache,LLC,72621,cycle
541,5fe562bf7b10,respond,LLC sends response message to the requesting L1,LLC,72622,cycle
541,5fe562bf7b10,add2q_u,L1 receives message from the bus,0,72626,cycle
541,5fe562bf7b10,respond,L1 responds to core,0,72626,cycle
541,5fe562bf7b10,updaDat,L1 attempts to update its data array,0,72626,cycle
541,5fe562bf7b10,wrCache,L1: New data written to cache,0,72626,cycle
542,5fe562bf7b14,add2q_l,L1: The message is added to the processing queue from the core,0,72628,cycle
542,5fe562bf7b14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,72628,cycle
542,5fe562bf7b14,hitActn,L1: request is a hit,0,72628,cycle
543,5fe562bf7b18,add2q_l,L1: The message is added to the processing queue from the core,0,72630,cycle
543,5fe562bf7b18,Miss?  ,L1: Was the request a miss?,0,1,boolean
543,5fe562bf7b18,MSIredy,L1: Protocol determines message is now ready to be processed,0,72630,cycle
543,5fe562bf7b18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,72630,cycle
543,5fe562bf7b18,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,72630,cycle
543,5fe562bf7b18,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,72631,cycle
543,5fe562bf7b18,add2q_u,L1 receives message from the bus,0,72632,cycle
543,5fe562bf7b18,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,72632,cycle
543,5fe562bf7b18,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
543,5fe562bf7b18,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,72632,cycle
543,5fe562bf7b18,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,72632,cycle
543,5fe562bf7b18,add_req,LLC miss -> LLC sends request to DRAM,LLC,72632,cycle
543,5fe562bf7b18,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,72889,cycle
543,5fe562bf7b18,respond,LLC sends response message to the requesting L1,LLC,72889,cycle
543,5fe562bf7b18,updaDat,LLC updates its data array,LLC,72889,cycle
543,5fe562bf7b18,wrCache,LLC: New data written to cache,LLC,72889,cycle
543,5fe562bf7b18,respond,LLC sends response message to the requesting L1,LLC,72890,cycle
543,5fe562bf7b18,add2q_u,L1 receives message from the bus,0,72894,cycle
543,5fe562bf7b18,respond,L1 responds to core,0,72894,cycle
543,5fe562bf7b18,updaDat,L1 attempts to update its data array,0,72894,cycle
543,5fe562bf7b18,wrCache,L1: New data written to cache,0,72894,cycle
544,5fe562bf7b1c,add2q_l,L1: The message is added to the processing queue from the core,0,72896,cycle
544,5fe562bf7b1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,72896,cycle
544,5fe562bf7b1c,hitActn,L1: request is a hit,0,72896,cycle
545,5fe562bf7b20,add2q_l,L1: The message is added to the processing queue from the core,0,72898,cycle
545,5fe562bf7b20,Miss?  ,L1: Was the request a miss?,0,1,boolean
545,5fe562bf7b20,MSIredy,L1: Protocol determines message is now ready to be processed,0,72898,cycle
545,5fe562bf7b20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,72898,cycle
545,5fe562bf7b20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,72898,cycle
545,5fe562bf7b20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,72899,cycle
545,5fe562bf7b20,add2q_u,L1 receives message from the bus,0,72900,cycle
545,5fe562bf7b20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,72900,cycle
545,5fe562bf7b20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
545,5fe562bf7b20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,72900,cycle
545,5fe562bf7b20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,72900,cycle
545,5fe562bf7b20,add_req,LLC miss -> LLC sends request to DRAM,LLC,72900,cycle
545,5fe562bf7b20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,73157,cycle
545,5fe562bf7b20,respond,LLC sends response message to the requesting L1,LLC,73157,cycle
545,5fe562bf7b20,updaDat,LLC updates its data array,LLC,73157,cycle
545,5fe562bf7b20,wrCache,LLC: New data written to cache,LLC,73157,cycle
545,5fe562bf7b20,respond,LLC sends response message to the requesting L1,LLC,73158,cycle
545,5fe562bf7b20,add2q_u,L1 receives message from the bus,0,73162,cycle
545,5fe562bf7b20,respond,L1 responds to core,0,73162,cycle
545,5fe562bf7b20,updaDat,L1 attempts to update its data array,0,73162,cycle
545,5fe562bf7b20,wrCache,L1: New data written to cache,0,73162,cycle
546,5fe562bf7b24,add2q_l,L1: The message is added to the processing queue from the core,0,73164,cycle
546,5fe562bf7b24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,73164,cycle
546,5fe562bf7b24,hitActn,L1: request is a hit,0,73164,cycle
547,5fe562bf7b28,add2q_l,L1: The message is added to the processing queue from the core,0,73166,cycle
547,5fe562bf7b28,Miss?  ,L1: Was the request a miss?,0,1,boolean
547,5fe562bf7b28,MSIredy,L1: Protocol determines message is now ready to be processed,0,73166,cycle
547,5fe562bf7b28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,73166,cycle
547,5fe562bf7b28,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,73166,cycle
547,5fe562bf7b28,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,73167,cycle
547,5fe562bf7b28,add2q_u,L1 receives message from the bus,0,73168,cycle
547,5fe562bf7b28,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,73168,cycle
547,5fe562bf7b28,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
547,5fe562bf7b28,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,73168,cycle
547,5fe562bf7b28,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,73168,cycle
547,5fe562bf7b28,add_req,LLC miss -> LLC sends request to DRAM,LLC,73168,cycle
547,5fe562bf7b28,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,73425,cycle
547,5fe562bf7b28,respond,LLC sends response message to the requesting L1,LLC,73425,cycle
547,5fe562bf7b28,updaDat,LLC updates its data array,LLC,73425,cycle
547,5fe562bf7b28,wrCache,LLC: New data written to cache,LLC,73425,cycle
547,5fe562bf7b28,respond,LLC sends response message to the requesting L1,LLC,73426,cycle
547,5fe562bf7b28,add2q_u,L1 receives message from the bus,0,73430,cycle
547,5fe562bf7b28,respond,L1 responds to core,0,73430,cycle
547,5fe562bf7b28,updaDat,L1 attempts to update its data array,0,73430,cycle
547,5fe562bf7b28,wrCache,L1: New data written to cache,0,73430,cycle
548,5fe562bf7b2c,add2q_l,L1: The message is added to the processing queue from the core,0,73432,cycle
548,5fe562bf7b2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,73432,cycle
548,5fe562bf7b2c,hitActn,L1: request is a hit,0,73432,cycle
549,5fe562bf7b30,add2q_l,L1: The message is added to the processing queue from the core,0,73434,cycle
549,5fe562bf7b30,Miss?  ,L1: Was the request a miss?,0,1,boolean
549,5fe562bf7b30,MSIredy,L1: Protocol determines message is now ready to be processed,0,73434,cycle
549,5fe562bf7b30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,73434,cycle
549,5fe562bf7b30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,73434,cycle
549,5fe562bf7b30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,73435,cycle
549,5fe562bf7b30,add2q_u,L1 receives message from the bus,0,73436,cycle
549,5fe562bf7b30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,73436,cycle
549,5fe562bf7b30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
549,5fe562bf7b30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,73436,cycle
549,5fe562bf7b30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,73436,cycle
549,5fe562bf7b30,add_req,LLC miss -> LLC sends request to DRAM,LLC,73436,cycle
549,5fe562bf7b30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,73693,cycle
549,5fe562bf7b30,respond,LLC sends response message to the requesting L1,LLC,73693,cycle
549,5fe562bf7b30,updaDat,LLC updates its data array,LLC,73693,cycle
549,5fe562bf7b30,wrCache,LLC: New data written to cache,LLC,73693,cycle
549,5fe562bf7b30,respond,LLC sends response message to the requesting L1,LLC,73694,cycle
549,5fe562bf7b30,add2q_u,L1 receives message from the bus,0,73698,cycle
549,5fe562bf7b30,respond,L1 responds to core,0,73698,cycle
549,5fe562bf7b30,updaDat,L1 attempts to update its data array,0,73698,cycle
549,5fe562bf7b30,wrCache,L1: New data written to cache,0,73698,cycle
550,5fe562bf7b34,add2q_l,L1: The message is added to the processing queue from the core,0,73700,cycle
550,5fe562bf7b34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,73700,cycle
550,5fe562bf7b34,hitActn,L1: request is a hit,0,73700,cycle
551,5fe562bf7b38,add2q_l,L1: The message is added to the processing queue from the core,0,73702,cycle
551,5fe562bf7b38,Miss?  ,L1: Was the request a miss?,0,1,boolean
551,5fe562bf7b38,MSIredy,L1: Protocol determines message is now ready to be processed,0,73702,cycle
551,5fe562bf7b38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,73702,cycle
551,5fe562bf7b38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,73702,cycle
551,5fe562bf7b38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,73703,cycle
551,5fe562bf7b38,add2q_u,L1 receives message from the bus,0,73704,cycle
551,5fe562bf7b38,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,73704,cycle
551,5fe562bf7b38,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
551,5fe562bf7b38,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,73704,cycle
551,5fe562bf7b38,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,73704,cycle
551,5fe562bf7b38,add_req,LLC miss -> LLC sends request to DRAM,LLC,73704,cycle
551,5fe562bf7b38,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,73961,cycle
551,5fe562bf7b38,respond,LLC sends response message to the requesting L1,LLC,73961,cycle
551,5fe562bf7b38,updaDat,LLC updates its data array,LLC,73961,cycle
551,5fe562bf7b38,wrCache,LLC: New data written to cache,LLC,73961,cycle
551,5fe562bf7b38,respond,LLC sends response message to the requesting L1,LLC,73962,cycle
551,5fe562bf7b38,add2q_u,L1 receives message from the bus,0,73966,cycle
551,5fe562bf7b38,respond,L1 responds to core,0,73966,cycle
551,5fe562bf7b38,updaDat,L1 attempts to update its data array,0,73966,cycle
551,5fe562bf7b38,wrCache,L1: New data written to cache,0,73966,cycle
552,5fe562bf7b3c,add2q_l,L1: The message is added to the processing queue from the core,0,73968,cycle
552,5fe562bf7b3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,73968,cycle
552,5fe562bf7b3c,hitActn,L1: request is a hit,0,73968,cycle
553,5fe562bf7b40,add2q_l,L1: The message is added to the processing queue from the core,0,73970,cycle
553,5fe562bf7b40,Miss?  ,L1: Was the request a miss?,0,1,boolean
553,5fe562bf7b40,MSIredy,L1: Protocol determines message is now ready to be processed,0,73970,cycle
553,5fe562bf7b40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,73970,cycle
553,5fe562bf7b40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,73970,cycle
553,5fe562bf7b40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,73971,cycle
553,5fe562bf7b40,add2q_u,L1 receives message from the bus,0,73972,cycle
553,5fe562bf7b40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,73972,cycle
553,5fe562bf7b40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
553,5fe562bf7b40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,73972,cycle
553,5fe562bf7b40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,73972,cycle
553,5fe562bf7b40,add_req,LLC miss -> LLC sends request to DRAM,LLC,73972,cycle
553,5fe562bf7b40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,74229,cycle
553,5fe562bf7b40,respond,LLC sends response message to the requesting L1,LLC,74229,cycle
553,5fe562bf7b40,updaDat,LLC updates its data array,LLC,74229,cycle
553,5fe562bf7b40,wrCache,LLC: New data written to cache,LLC,74229,cycle
553,5fe562bf7b40,respond,LLC sends response message to the requesting L1,LLC,74230,cycle
553,5fe562bf7b40,add2q_u,L1 receives message from the bus,0,74234,cycle
553,5fe562bf7b40,respond,L1 responds to core,0,74234,cycle
553,5fe562bf7b40,updaDat,L1 attempts to update its data array,0,74234,cycle
553,5fe562bf7b40,wrCache,L1: New data written to cache,0,74234,cycle
554,5fe562bf7b44,add2q_l,L1: The message is added to the processing queue from the core,0,74236,cycle
554,5fe562bf7b44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,74236,cycle
554,5fe562bf7b44,hitActn,L1: request is a hit,0,74236,cycle
555,5fe562bf7b48,add2q_l,L1: The message is added to the processing queue from the core,0,74238,cycle
555,5fe562bf7b48,Miss?  ,L1: Was the request a miss?,0,1,boolean
555,5fe562bf7b48,MSIredy,L1: Protocol determines message is now ready to be processed,0,74238,cycle
555,5fe562bf7b48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,74238,cycle
555,5fe562bf7b48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,74238,cycle
555,5fe562bf7b48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,74239,cycle
555,5fe562bf7b48,add2q_u,L1 receives message from the bus,0,74240,cycle
555,5fe562bf7b48,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,74240,cycle
555,5fe562bf7b48,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
555,5fe562bf7b48,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,74240,cycle
555,5fe562bf7b48,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,74240,cycle
555,5fe562bf7b48,add_req,LLC miss -> LLC sends request to DRAM,LLC,74240,cycle
555,5fe562bf7b48,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,74497,cycle
555,5fe562bf7b48,respond,LLC sends response message to the requesting L1,LLC,74497,cycle
555,5fe562bf7b48,updaDat,LLC updates its data array,LLC,74497,cycle
555,5fe562bf7b48,wrCache,LLC: New data written to cache,LLC,74497,cycle
555,5fe562bf7b48,respond,LLC sends response message to the requesting L1,LLC,74498,cycle
555,5fe562bf7b48,add2q_u,L1 receives message from the bus,0,74502,cycle
555,5fe562bf7b48,respond,L1 responds to core,0,74502,cycle
555,5fe562bf7b48,updaDat,L1 attempts to update its data array,0,74502,cycle
555,5fe562bf7b48,wrCache,L1: New data written to cache,0,74502,cycle
556,5fe562bf7b4c,add2q_l,L1: The message is added to the processing queue from the core,0,74504,cycle
556,5fe562bf7b4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,74504,cycle
556,5fe562bf7b4c,hitActn,L1: request is a hit,0,74504,cycle
557,5fe562bf7b50,add2q_l,L1: The message is added to the processing queue from the core,0,74506,cycle
557,5fe562bf7b50,Miss?  ,L1: Was the request a miss?,0,1,boolean
557,5fe562bf7b50,MSIredy,L1: Protocol determines message is now ready to be processed,0,74506,cycle
557,5fe562bf7b50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,74506,cycle
557,5fe562bf7b50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,74506,cycle
557,5fe562bf7b50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,74507,cycle
557,5fe562bf7b50,add2q_u,L1 receives message from the bus,0,74508,cycle
557,5fe562bf7b50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,74508,cycle
557,5fe562bf7b50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
557,5fe562bf7b50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,74508,cycle
557,5fe562bf7b50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,74508,cycle
557,5fe562bf7b50,add_req,LLC miss -> LLC sends request to DRAM,LLC,74508,cycle
557,5fe562bf7b50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,74765,cycle
557,5fe562bf7b50,respond,LLC sends response message to the requesting L1,LLC,74765,cycle
557,5fe562bf7b50,updaDat,LLC updates its data array,LLC,74765,cycle
557,5fe562bf7b50,wrCache,LLC: New data written to cache,LLC,74765,cycle
557,5fe562bf7b50,respond,LLC sends response message to the requesting L1,LLC,74766,cycle
557,5fe562bf7b50,add2q_u,L1 receives message from the bus,0,74770,cycle
557,5fe562bf7b50,respond,L1 responds to core,0,74770,cycle
557,5fe562bf7b50,updaDat,L1 attempts to update its data array,0,74770,cycle
557,5fe562bf7b50,wrCache,L1: New data written to cache,0,74770,cycle
558,5fe562bf7b54,add2q_l,L1: The message is added to the processing queue from the core,0,74772,cycle
558,5fe562bf7b54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,74772,cycle
558,5fe562bf7b54,hitActn,L1: request is a hit,0,74772,cycle
559,5fe562bf7b58,add2q_l,L1: The message is added to the processing queue from the core,0,74774,cycle
559,5fe562bf7b58,Miss?  ,L1: Was the request a miss?,0,1,boolean
559,5fe562bf7b58,MSIredy,L1: Protocol determines message is now ready to be processed,0,74774,cycle
559,5fe562bf7b58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,74774,cycle
559,5fe562bf7b58,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,74774,cycle
559,5fe562bf7b58,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,74775,cycle
559,5fe562bf7b58,add2q_u,L1 receives message from the bus,0,74776,cycle
559,5fe562bf7b58,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,74776,cycle
559,5fe562bf7b58,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
559,5fe562bf7b58,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,74776,cycle
559,5fe562bf7b58,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,74776,cycle
559,5fe562bf7b58,add_req,LLC miss -> LLC sends request to DRAM,LLC,74776,cycle
559,5fe562bf7b58,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,75033,cycle
559,5fe562bf7b58,respond,LLC sends response message to the requesting L1,LLC,75033,cycle
559,5fe562bf7b58,updaDat,LLC updates its data array,LLC,75033,cycle
559,5fe562bf7b58,wrCache,LLC: New data written to cache,LLC,75033,cycle
559,5fe562bf7b58,respond,LLC sends response message to the requesting L1,LLC,75034,cycle
559,5fe562bf7b58,add2q_u,L1 receives message from the bus,0,75038,cycle
559,5fe562bf7b58,respond,L1 responds to core,0,75038,cycle
559,5fe562bf7b58,updaDat,L1 attempts to update its data array,0,75038,cycle
559,5fe562bf7b58,wrCache,L1: New data written to cache,0,75038,cycle
560,5fe562bf7b5c,add2q_l,L1: The message is added to the processing queue from the core,0,75040,cycle
560,5fe562bf7b5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,75040,cycle
560,5fe562bf7b5c,hitActn,L1: request is a hit,0,75040,cycle
561,5fe562bf7b60,add2q_l,L1: The message is added to the processing queue from the core,0,75042,cycle
561,5fe562bf7b60,Miss?  ,L1: Was the request a miss?,0,1,boolean
561,5fe562bf7b60,MSIredy,L1: Protocol determines message is now ready to be processed,0,75042,cycle
561,5fe562bf7b60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,75042,cycle
561,5fe562bf7b60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,75042,cycle
561,5fe562bf7b60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,75043,cycle
561,5fe562bf7b60,add2q_u,L1 receives message from the bus,0,75044,cycle
561,5fe562bf7b60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,75044,cycle
561,5fe562bf7b60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
561,5fe562bf7b60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,75044,cycle
561,5fe562bf7b60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,75044,cycle
561,5fe562bf7b60,add_req,LLC miss -> LLC sends request to DRAM,LLC,75044,cycle
561,5fe562bf7b60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,75301,cycle
561,5fe562bf7b60,respond,LLC sends response message to the requesting L1,LLC,75301,cycle
561,5fe562bf7b60,updaDat,LLC updates its data array,LLC,75301,cycle
561,5fe562bf7b60,wrCache,LLC: New data written to cache,LLC,75301,cycle
561,5fe562bf7b60,respond,LLC sends response message to the requesting L1,LLC,75302,cycle
561,5fe562bf7b60,add2q_u,L1 receives message from the bus,0,75306,cycle
561,5fe562bf7b60,respond,L1 responds to core,0,75306,cycle
561,5fe562bf7b60,updaDat,L1 attempts to update its data array,0,75306,cycle
561,5fe562bf7b60,wrCache,L1: New data written to cache,0,75306,cycle
562,5fe562bf7b64,add2q_l,L1: The message is added to the processing queue from the core,0,75308,cycle
562,5fe562bf7b64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,75308,cycle
562,5fe562bf7b64,hitActn,L1: request is a hit,0,75308,cycle
563,5fe562bf7b68,add2q_l,L1: The message is added to the processing queue from the core,0,75310,cycle
563,5fe562bf7b68,Miss?  ,L1: Was the request a miss?,0,1,boolean
563,5fe562bf7b68,MSIredy,L1: Protocol determines message is now ready to be processed,0,75310,cycle
563,5fe562bf7b68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,75310,cycle
563,5fe562bf7b68,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,75310,cycle
563,5fe562bf7b68,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,75311,cycle
563,5fe562bf7b68,add2q_u,L1 receives message from the bus,0,75312,cycle
563,5fe562bf7b68,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,75312,cycle
563,5fe562bf7b68,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
563,5fe562bf7b68,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,75312,cycle
563,5fe562bf7b68,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,75312,cycle
563,5fe562bf7b68,add_req,LLC miss -> LLC sends request to DRAM,LLC,75312,cycle
563,5fe562bf7b68,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,75569,cycle
563,5fe562bf7b68,respond,LLC sends response message to the requesting L1,LLC,75569,cycle
563,5fe562bf7b68,updaDat,LLC updates its data array,LLC,75569,cycle
563,5fe562bf7b68,wrCache,LLC: New data written to cache,LLC,75569,cycle
563,5fe562bf7b68,respond,LLC sends response message to the requesting L1,LLC,75570,cycle
563,5fe562bf7b68,add2q_u,L1 receives message from the bus,0,75574,cycle
563,5fe562bf7b68,respond,L1 responds to core,0,75574,cycle
563,5fe562bf7b68,updaDat,L1 attempts to update its data array,0,75574,cycle
563,5fe562bf7b68,wrCache,L1: New data written to cache,0,75574,cycle
564,5fe562bf7b6c,add2q_l,L1: The message is added to the processing queue from the core,0,75576,cycle
564,5fe562bf7b6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,75576,cycle
564,5fe562bf7b6c,hitActn,L1: request is a hit,0,75576,cycle
565,5fe562bf7b70,add2q_l,L1: The message is added to the processing queue from the core,0,75578,cycle
565,5fe562bf7b70,Miss?  ,L1: Was the request a miss?,0,1,boolean
565,5fe562bf7b70,MSIredy,L1: Protocol determines message is now ready to be processed,0,75578,cycle
565,5fe562bf7b70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,75578,cycle
565,5fe562bf7b70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,75578,cycle
565,5fe562bf7b70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,75579,cycle
565,5fe562bf7b70,add2q_u,L1 receives message from the bus,0,75580,cycle
565,5fe562bf7b70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,75580,cycle
565,5fe562bf7b70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
565,5fe562bf7b70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,75580,cycle
565,5fe562bf7b70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,75580,cycle
565,5fe562bf7b70,add_req,LLC miss -> LLC sends request to DRAM,LLC,75580,cycle
565,5fe562bf7b70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,75837,cycle
565,5fe562bf7b70,respond,LLC sends response message to the requesting L1,LLC,75837,cycle
565,5fe562bf7b70,updaDat,LLC updates its data array,LLC,75837,cycle
565,5fe562bf7b70,wrCache,LLC: New data written to cache,LLC,75837,cycle
565,5fe562bf7b70,respond,LLC sends response message to the requesting L1,LLC,75838,cycle
565,5fe562bf7b70,add2q_u,L1 receives message from the bus,0,75842,cycle
565,5fe562bf7b70,respond,L1 responds to core,0,75842,cycle
565,5fe562bf7b70,updaDat,L1 attempts to update its data array,0,75842,cycle
565,5fe562bf7b70,wrCache,L1: New data written to cache,0,75842,cycle
566,5fe562bf7b74,add2q_l,L1: The message is added to the processing queue from the core,0,75844,cycle
566,5fe562bf7b74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,75844,cycle
566,5fe562bf7b74,hitActn,L1: request is a hit,0,75844,cycle
567,5fe562bf7b78,add2q_l,L1: The message is added to the processing queue from the core,0,75846,cycle
567,5fe562bf7b78,Miss?  ,L1: Was the request a miss?,0,1,boolean
567,5fe562bf7b78,MSIredy,L1: Protocol determines message is now ready to be processed,0,75846,cycle
567,5fe562bf7b78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,75846,cycle
567,5fe562bf7b78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,75846,cycle
567,5fe562bf7b78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,75847,cycle
567,5fe562bf7b78,add2q_u,L1 receives message from the bus,0,75848,cycle
567,5fe562bf7b78,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,75848,cycle
567,5fe562bf7b78,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
567,5fe562bf7b78,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,75848,cycle
567,5fe562bf7b78,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,75848,cycle
567,5fe562bf7b78,add_req,LLC miss -> LLC sends request to DRAM,LLC,75848,cycle
567,5fe562bf7b78,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,76105,cycle
567,5fe562bf7b78,respond,LLC sends response message to the requesting L1,LLC,76105,cycle
567,5fe562bf7b78,updaDat,LLC updates its data array,LLC,76105,cycle
567,5fe562bf7b78,wrCache,LLC: New data written to cache,LLC,76105,cycle
567,5fe562bf7b78,respond,LLC sends response message to the requesting L1,LLC,76106,cycle
567,5fe562bf7b78,add2q_u,L1 receives message from the bus,0,76110,cycle
567,5fe562bf7b78,respond,L1 responds to core,0,76110,cycle
567,5fe562bf7b78,updaDat,L1 attempts to update its data array,0,76110,cycle
567,5fe562bf7b78,wrCache,L1: New data written to cache,0,76110,cycle
568,5fe562bf7b7c,add2q_l,L1: The message is added to the processing queue from the core,0,76112,cycle
568,5fe562bf7b7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,76112,cycle
568,5fe562bf7b7c,hitActn,L1: request is a hit,0,76112,cycle
569,5fe562bf7b80,add2q_l,L1: The message is added to the processing queue from the core,0,76114,cycle
569,5fe562bf7b80,Miss?  ,L1: Was the request a miss?,0,1,boolean
569,5fe562bf7b80,MSIredy,L1: Protocol determines message is now ready to be processed,0,76114,cycle
569,5fe562bf7b80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,76114,cycle
569,5fe562bf7b80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,76114,cycle
569,5fe562bf7b80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,76115,cycle
569,5fe562bf7b80,add2q_u,L1 receives message from the bus,0,76116,cycle
569,5fe562bf7b80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,76116,cycle
569,5fe562bf7b80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
569,5fe562bf7b80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,76116,cycle
569,5fe562bf7b80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,76116,cycle
569,5fe562bf7b80,add_req,LLC miss -> LLC sends request to DRAM,LLC,76116,cycle
569,5fe562bf7b80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,76373,cycle
569,5fe562bf7b80,respond,LLC sends response message to the requesting L1,LLC,76373,cycle
569,5fe562bf7b80,updaDat,LLC updates its data array,LLC,76373,cycle
569,5fe562bf7b80,wrCache,LLC: New data written to cache,LLC,76373,cycle
569,5fe562bf7b80,respond,LLC sends response message to the requesting L1,LLC,76374,cycle
569,5fe562bf7b80,add2q_u,L1 receives message from the bus,0,76378,cycle
569,5fe562bf7b80,respond,L1 responds to core,0,76378,cycle
569,5fe562bf7b80,updaDat,L1 attempts to update its data array,0,76378,cycle
569,5fe562bf7b80,wrCache,L1: New data written to cache,0,76378,cycle
570,5fe562bf7b84,add2q_l,L1: The message is added to the processing queue from the core,0,76380,cycle
570,5fe562bf7b84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,76380,cycle
570,5fe562bf7b84,hitActn,L1: request is a hit,0,76380,cycle
571,5fe562bf7b88,add2q_l,L1: The message is added to the processing queue from the core,0,76382,cycle
571,5fe562bf7b88,Miss?  ,L1: Was the request a miss?,0,1,boolean
571,5fe562bf7b88,MSIredy,L1: Protocol determines message is now ready to be processed,0,76382,cycle
571,5fe562bf7b88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,76382,cycle
571,5fe562bf7b88,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,76382,cycle
571,5fe562bf7b88,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,76383,cycle
571,5fe562bf7b88,add2q_u,L1 receives message from the bus,0,76384,cycle
571,5fe562bf7b88,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,76384,cycle
571,5fe562bf7b88,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
571,5fe562bf7b88,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,76384,cycle
571,5fe562bf7b88,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,76384,cycle
571,5fe562bf7b88,add_req,LLC miss -> LLC sends request to DRAM,LLC,76384,cycle
571,5fe562bf7b88,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,76641,cycle
571,5fe562bf7b88,respond,LLC sends response message to the requesting L1,LLC,76641,cycle
571,5fe562bf7b88,updaDat,LLC updates its data array,LLC,76641,cycle
571,5fe562bf7b88,wrCache,LLC: New data written to cache,LLC,76641,cycle
571,5fe562bf7b88,respond,LLC sends response message to the requesting L1,LLC,76642,cycle
571,5fe562bf7b88,add2q_u,L1 receives message from the bus,0,76646,cycle
571,5fe562bf7b88,respond,L1 responds to core,0,76646,cycle
571,5fe562bf7b88,updaDat,L1 attempts to update its data array,0,76646,cycle
571,5fe562bf7b88,wrCache,L1: New data written to cache,0,76646,cycle
572,5fe562bf7b8c,add2q_l,L1: The message is added to the processing queue from the core,0,76648,cycle
572,5fe562bf7b8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,76648,cycle
572,5fe562bf7b8c,hitActn,L1: request is a hit,0,76648,cycle
573,5fe562bf7b90,add2q_l,L1: The message is added to the processing queue from the core,0,76650,cycle
573,5fe562bf7b90,Miss?  ,L1: Was the request a miss?,0,1,boolean
573,5fe562bf7b90,MSIredy,L1: Protocol determines message is now ready to be processed,0,76650,cycle
573,5fe562bf7b90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,76650,cycle
573,5fe562bf7b90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,76650,cycle
573,5fe562bf7b90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,76651,cycle
573,5fe562bf7b90,add2q_u,L1 receives message from the bus,0,76652,cycle
573,5fe562bf7b90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,76652,cycle
573,5fe562bf7b90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
573,5fe562bf7b90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,76652,cycle
573,5fe562bf7b90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,76652,cycle
573,5fe562bf7b90,add_req,LLC miss -> LLC sends request to DRAM,LLC,76652,cycle
573,5fe562bf7b90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,76909,cycle
573,5fe562bf7b90,respond,LLC sends response message to the requesting L1,LLC,76909,cycle
573,5fe562bf7b90,updaDat,LLC updates its data array,LLC,76909,cycle
573,5fe562bf7b90,wrCache,LLC: New data written to cache,LLC,76909,cycle
573,5fe562bf7b90,respond,LLC sends response message to the requesting L1,LLC,76910,cycle
573,5fe562bf7b90,add2q_u,L1 receives message from the bus,0,76914,cycle
573,5fe562bf7b90,respond,L1 responds to core,0,76914,cycle
573,5fe562bf7b90,updaDat,L1 attempts to update its data array,0,76914,cycle
573,5fe562bf7b90,wrCache,L1: New data written to cache,0,76914,cycle
574,5fe562bf7b94,add2q_l,L1: The message is added to the processing queue from the core,0,76916,cycle
574,5fe562bf7b94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,76916,cycle
574,5fe562bf7b94,hitActn,L1: request is a hit,0,76916,cycle
575,5fe562bf7b98,add2q_l,L1: The message is added to the processing queue from the core,0,76918,cycle
575,5fe562bf7b98,Miss?  ,L1: Was the request a miss?,0,1,boolean
575,5fe562bf7b98,MSIredy,L1: Protocol determines message is now ready to be processed,0,76918,cycle
575,5fe562bf7b98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,76918,cycle
575,5fe562bf7b98,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,76918,cycle
575,5fe562bf7b98,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,76919,cycle
575,5fe562bf7b98,add2q_u,L1 receives message from the bus,0,76920,cycle
575,5fe562bf7b98,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,76920,cycle
575,5fe562bf7b98,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
575,5fe562bf7b98,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,76920,cycle
575,5fe562bf7b98,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,76920,cycle
575,5fe562bf7b98,add_req,LLC miss -> LLC sends request to DRAM,LLC,76920,cycle
575,5fe562bf7b98,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,77177,cycle
575,5fe562bf7b98,respond,LLC sends response message to the requesting L1,LLC,77177,cycle
575,5fe562bf7b98,updaDat,LLC updates its data array,LLC,77177,cycle
575,5fe562bf7b98,wrCache,LLC: New data written to cache,LLC,77177,cycle
575,5fe562bf7b98,respond,LLC sends response message to the requesting L1,LLC,77178,cycle
575,5fe562bf7b98,add2q_u,L1 receives message from the bus,0,77182,cycle
575,5fe562bf7b98,respond,L1 responds to core,0,77182,cycle
575,5fe562bf7b98,updaDat,L1 attempts to update its data array,0,77182,cycle
575,5fe562bf7b98,wrCache,L1: New data written to cache,0,77182,cycle
576,5fe562bf7b9c,add2q_l,L1: The message is added to the processing queue from the core,0,77184,cycle
576,5fe562bf7b9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,77184,cycle
576,5fe562bf7b9c,hitActn,L1: request is a hit,0,77184,cycle
577,5fe562bf7ba0,add2q_l,L1: The message is added to the processing queue from the core,0,77186,cycle
577,5fe562bf7ba0,Miss?  ,L1: Was the request a miss?,0,1,boolean
577,5fe562bf7ba0,MSIredy,L1: Protocol determines message is now ready to be processed,0,77186,cycle
577,5fe562bf7ba0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,77186,cycle
577,5fe562bf7ba0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,77186,cycle
577,5fe562bf7ba0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,77187,cycle
577,5fe562bf7ba0,add2q_u,L1 receives message from the bus,0,77188,cycle
577,5fe562bf7ba0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,77188,cycle
577,5fe562bf7ba0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
577,5fe562bf7ba0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,77188,cycle
577,5fe562bf7ba0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,77188,cycle
577,5fe562bf7ba0,add_req,LLC miss -> LLC sends request to DRAM,LLC,77188,cycle
577,5fe562bf7ba0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,77445,cycle
577,5fe562bf7ba0,respond,LLC sends response message to the requesting L1,LLC,77445,cycle
577,5fe562bf7ba0,updaDat,LLC updates its data array,LLC,77445,cycle
577,5fe562bf7ba0,wrCache,LLC: New data written to cache,LLC,77445,cycle
577,5fe562bf7ba0,respond,LLC sends response message to the requesting L1,LLC,77446,cycle
577,5fe562bf7ba0,add2q_u,L1 receives message from the bus,0,77450,cycle
577,5fe562bf7ba0,respond,L1 responds to core,0,77450,cycle
577,5fe562bf7ba0,updaDat,L1 attempts to update its data array,0,77450,cycle
577,5fe562bf7ba0,wrCache,L1: New data written to cache,0,77450,cycle
578,5fe562bf7ba4,add2q_l,L1: The message is added to the processing queue from the core,0,77452,cycle
578,5fe562bf7ba4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,77452,cycle
578,5fe562bf7ba4,hitActn,L1: request is a hit,0,77452,cycle
579,5fe562bf7ba8,add2q_l,L1: The message is added to the processing queue from the core,0,77454,cycle
579,5fe562bf7ba8,Miss?  ,L1: Was the request a miss?,0,1,boolean
579,5fe562bf7ba8,MSIredy,L1: Protocol determines message is now ready to be processed,0,77454,cycle
579,5fe562bf7ba8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,77454,cycle
579,5fe562bf7ba8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,77454,cycle
579,5fe562bf7ba8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,77455,cycle
579,5fe562bf7ba8,add2q_u,L1 receives message from the bus,0,77456,cycle
579,5fe562bf7ba8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,77456,cycle
579,5fe562bf7ba8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
579,5fe562bf7ba8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,77456,cycle
579,5fe562bf7ba8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,77456,cycle
579,5fe562bf7ba8,add_req,LLC miss -> LLC sends request to DRAM,LLC,77456,cycle
579,5fe562bf7ba8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,77713,cycle
579,5fe562bf7ba8,respond,LLC sends response message to the requesting L1,LLC,77713,cycle
579,5fe562bf7ba8,updaDat,LLC updates its data array,LLC,77713,cycle
579,5fe562bf7ba8,wrCache,LLC: New data written to cache,LLC,77713,cycle
579,5fe562bf7ba8,respond,LLC sends response message to the requesting L1,LLC,77714,cycle
579,5fe562bf7ba8,add2q_u,L1 receives message from the bus,0,77718,cycle
579,5fe562bf7ba8,respond,L1 responds to core,0,77718,cycle
579,5fe562bf7ba8,updaDat,L1 attempts to update its data array,0,77718,cycle
579,5fe562bf7ba8,wrCache,L1: New data written to cache,0,77718,cycle
580,5fe562bf7bac,add2q_l,L1: The message is added to the processing queue from the core,0,77720,cycle
580,5fe562bf7bac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,77720,cycle
580,5fe562bf7bac,hitActn,L1: request is a hit,0,77720,cycle
581,5fe562bf7bb0,add2q_l,L1: The message is added to the processing queue from the core,0,77722,cycle
581,5fe562bf7bb0,Miss?  ,L1: Was the request a miss?,0,1,boolean
581,5fe562bf7bb0,MSIredy,L1: Protocol determines message is now ready to be processed,0,77722,cycle
581,5fe562bf7bb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,77722,cycle
581,5fe562bf7bb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,77722,cycle
581,5fe562bf7bb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,77723,cycle
581,5fe562bf7bb0,add2q_u,L1 receives message from the bus,0,77724,cycle
581,5fe562bf7bb0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,77724,cycle
581,5fe562bf7bb0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
581,5fe562bf7bb0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,77724,cycle
581,5fe562bf7bb0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,77724,cycle
581,5fe562bf7bb0,add_req,LLC miss -> LLC sends request to DRAM,LLC,77724,cycle
581,5fe562bf7bb0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,77981,cycle
581,5fe562bf7bb0,respond,LLC sends response message to the requesting L1,LLC,77981,cycle
581,5fe562bf7bb0,updaDat,LLC updates its data array,LLC,77981,cycle
581,5fe562bf7bb0,wrCache,LLC: New data written to cache,LLC,77981,cycle
581,5fe562bf7bb0,respond,LLC sends response message to the requesting L1,LLC,77982,cycle
581,5fe562bf7bb0,add2q_u,L1 receives message from the bus,0,77986,cycle
581,5fe562bf7bb0,respond,L1 responds to core,0,77986,cycle
581,5fe562bf7bb0,updaDat,L1 attempts to update its data array,0,77986,cycle
581,5fe562bf7bb0,wrCache,L1: New data written to cache,0,77986,cycle
582,5fe562bf7bb4,add2q_l,L1: The message is added to the processing queue from the core,0,77988,cycle
582,5fe562bf7bb4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,77988,cycle
582,5fe562bf7bb4,hitActn,L1: request is a hit,0,77988,cycle
583,5fe562bf7bb8,add2q_l,L1: The message is added to the processing queue from the core,0,77990,cycle
583,5fe562bf7bb8,Miss?  ,L1: Was the request a miss?,0,1,boolean
583,5fe562bf7bb8,MSIredy,L1: Protocol determines message is now ready to be processed,0,77990,cycle
583,5fe562bf7bb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,77990,cycle
583,5fe562bf7bb8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,77990,cycle
583,5fe562bf7bb8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,77991,cycle
583,5fe562bf7bb8,add2q_u,L1 receives message from the bus,0,77992,cycle
583,5fe562bf7bb8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,77992,cycle
583,5fe562bf7bb8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
583,5fe562bf7bb8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,77992,cycle
583,5fe562bf7bb8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,77992,cycle
583,5fe562bf7bb8,add_req,LLC miss -> LLC sends request to DRAM,LLC,77992,cycle
583,5fe562bf7bb8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,78249,cycle
583,5fe562bf7bb8,respond,LLC sends response message to the requesting L1,LLC,78249,cycle
583,5fe562bf7bb8,updaDat,LLC updates its data array,LLC,78249,cycle
583,5fe562bf7bb8,wrCache,LLC: New data written to cache,LLC,78249,cycle
583,5fe562bf7bb8,respond,LLC sends response message to the requesting L1,LLC,78250,cycle
583,5fe562bf7bb8,add2q_u,L1 receives message from the bus,0,78254,cycle
583,5fe562bf7bb8,respond,L1 responds to core,0,78254,cycle
583,5fe562bf7bb8,updaDat,L1 attempts to update its data array,0,78254,cycle
583,5fe562bf7bb8,wrCache,L1: New data written to cache,0,78254,cycle
584,5fe562bf7bbc,add2q_l,L1: The message is added to the processing queue from the core,0,78256,cycle
584,5fe562bf7bbc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,78256,cycle
584,5fe562bf7bbc,hitActn,L1: request is a hit,0,78256,cycle
585,5fe562bf7bc0,add2q_l,L1: The message is added to the processing queue from the core,0,78258,cycle
585,5fe562bf7bc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
585,5fe562bf7bc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,78258,cycle
585,5fe562bf7bc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,78258,cycle
585,5fe562bf7bc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,78258,cycle
585,5fe562bf7bc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,78259,cycle
585,5fe562bf7bc0,add2q_u,L1 receives message from the bus,0,78260,cycle
585,5fe562bf7bc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,78260,cycle
585,5fe562bf7bc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
585,5fe562bf7bc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,78260,cycle
585,5fe562bf7bc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,78260,cycle
585,5fe562bf7bc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,78260,cycle
585,5fe562bf7bc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,78517,cycle
585,5fe562bf7bc0,respond,LLC sends response message to the requesting L1,LLC,78517,cycle
585,5fe562bf7bc0,updaDat,LLC updates its data array,LLC,78517,cycle
585,5fe562bf7bc0,wrCache,LLC: New data written to cache,LLC,78517,cycle
585,5fe562bf7bc0,respond,LLC sends response message to the requesting L1,LLC,78518,cycle
585,5fe562bf7bc0,add2q_u,L1 receives message from the bus,0,78522,cycle
585,5fe562bf7bc0,respond,L1 responds to core,0,78522,cycle
585,5fe562bf7bc0,updaDat,L1 attempts to update its data array,0,78522,cycle
585,5fe562bf7bc0,wrCache,L1: New data written to cache,0,78522,cycle
586,5fe562bf7bc4,add2q_l,L1: The message is added to the processing queue from the core,0,78524,cycle
586,5fe562bf7bc4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,78524,cycle
586,5fe562bf7bc4,hitActn,L1: request is a hit,0,78524,cycle
587,5fe562bf7bc8,add2q_l,L1: The message is added to the processing queue from the core,0,78526,cycle
587,5fe562bf7bc8,Miss?  ,L1: Was the request a miss?,0,1,boolean
587,5fe562bf7bc8,MSIredy,L1: Protocol determines message is now ready to be processed,0,78526,cycle
587,5fe562bf7bc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,78526,cycle
587,5fe562bf7bc8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,78526,cycle
587,5fe562bf7bc8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,78527,cycle
587,5fe562bf7bc8,add2q_u,L1 receives message from the bus,0,78528,cycle
587,5fe562bf7bc8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,78528,cycle
587,5fe562bf7bc8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
587,5fe562bf7bc8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,78528,cycle
587,5fe562bf7bc8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,78528,cycle
587,5fe562bf7bc8,add_req,LLC miss -> LLC sends request to DRAM,LLC,78528,cycle
587,5fe562bf7bc8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,78785,cycle
587,5fe562bf7bc8,respond,LLC sends response message to the requesting L1,LLC,78785,cycle
587,5fe562bf7bc8,updaDat,LLC updates its data array,LLC,78785,cycle
587,5fe562bf7bc8,wrCache,LLC: New data written to cache,LLC,78785,cycle
587,5fe562bf7bc8,respond,LLC sends response message to the requesting L1,LLC,78786,cycle
587,5fe562bf7bc8,add2q_u,L1 receives message from the bus,0,78790,cycle
587,5fe562bf7bc8,respond,L1 responds to core,0,78790,cycle
587,5fe562bf7bc8,updaDat,L1 attempts to update its data array,0,78790,cycle
587,5fe562bf7bc8,wrCache,L1: New data written to cache,0,78790,cycle
588,5fe562bf7bcc,add2q_l,L1: The message is added to the processing queue from the core,0,78792,cycle
588,5fe562bf7bcc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,78792,cycle
588,5fe562bf7bcc,hitActn,L1: request is a hit,0,78792,cycle
589,5fe562bf7bd0,add2q_l,L1: The message is added to the processing queue from the core,0,78794,cycle
589,5fe562bf7bd0,Miss?  ,L1: Was the request a miss?,0,1,boolean
589,5fe562bf7bd0,MSIredy,L1: Protocol determines message is now ready to be processed,0,78794,cycle
589,5fe562bf7bd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,78794,cycle
589,5fe562bf7bd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,78794,cycle
589,5fe562bf7bd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,78795,cycle
589,5fe562bf7bd0,add2q_u,L1 receives message from the bus,0,78796,cycle
589,5fe562bf7bd0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,78796,cycle
589,5fe562bf7bd0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
589,5fe562bf7bd0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,78796,cycle
589,5fe562bf7bd0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,78796,cycle
589,5fe562bf7bd0,add_req,LLC miss -> LLC sends request to DRAM,LLC,78796,cycle
589,5fe562bf7bd0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,79053,cycle
589,5fe562bf7bd0,respond,LLC sends response message to the requesting L1,LLC,79053,cycle
589,5fe562bf7bd0,updaDat,LLC updates its data array,LLC,79053,cycle
589,5fe562bf7bd0,wrCache,LLC: New data written to cache,LLC,79053,cycle
589,5fe562bf7bd0,respond,LLC sends response message to the requesting L1,LLC,79054,cycle
589,5fe562bf7bd0,add2q_u,L1 receives message from the bus,0,79058,cycle
589,5fe562bf7bd0,respond,L1 responds to core,0,79058,cycle
589,5fe562bf7bd0,updaDat,L1 attempts to update its data array,0,79058,cycle
589,5fe562bf7bd0,wrCache,L1: New data written to cache,0,79058,cycle
590,5fe562bf7bd4,add2q_l,L1: The message is added to the processing queue from the core,0,79060,cycle
590,5fe562bf7bd4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,79060,cycle
590,5fe562bf7bd4,hitActn,L1: request is a hit,0,79060,cycle
591,5fe562bf7bd8,add2q_l,L1: The message is added to the processing queue from the core,0,79062,cycle
591,5fe562bf7bd8,Miss?  ,L1: Was the request a miss?,0,1,boolean
591,5fe562bf7bd8,MSIredy,L1: Protocol determines message is now ready to be processed,0,79062,cycle
591,5fe562bf7bd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,79062,cycle
591,5fe562bf7bd8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,79062,cycle
591,5fe562bf7bd8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,79063,cycle
591,5fe562bf7bd8,add2q_u,L1 receives message from the bus,0,79064,cycle
591,5fe562bf7bd8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,79064,cycle
591,5fe562bf7bd8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
591,5fe562bf7bd8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,79064,cycle
591,5fe562bf7bd8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,79064,cycle
591,5fe562bf7bd8,add_req,LLC miss -> LLC sends request to DRAM,LLC,79064,cycle
591,5fe562bf7bd8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,79321,cycle
591,5fe562bf7bd8,respond,LLC sends response message to the requesting L1,LLC,79321,cycle
591,5fe562bf7bd8,updaDat,LLC updates its data array,LLC,79321,cycle
591,5fe562bf7bd8,wrCache,LLC: New data written to cache,LLC,79321,cycle
591,5fe562bf7bd8,respond,LLC sends response message to the requesting L1,LLC,79322,cycle
591,5fe562bf7bd8,add2q_u,L1 receives message from the bus,0,79326,cycle
591,5fe562bf7bd8,respond,L1 responds to core,0,79326,cycle
591,5fe562bf7bd8,updaDat,L1 attempts to update its data array,0,79326,cycle
591,5fe562bf7bd8,wrCache,L1: New data written to cache,0,79326,cycle
592,5fe562bf7bdc,add2q_l,L1: The message is added to the processing queue from the core,0,79328,cycle
592,5fe562bf7bdc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,79328,cycle
592,5fe562bf7bdc,hitActn,L1: request is a hit,0,79328,cycle
593,5fe562bf7be0,add2q_l,L1: The message is added to the processing queue from the core,0,79330,cycle
593,5fe562bf7be0,Miss?  ,L1: Was the request a miss?,0,1,boolean
593,5fe562bf7be0,MSIredy,L1: Protocol determines message is now ready to be processed,0,79330,cycle
593,5fe562bf7be0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,79330,cycle
593,5fe562bf7be0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,79330,cycle
593,5fe562bf7be0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,79331,cycle
593,5fe562bf7be0,add2q_u,L1 receives message from the bus,0,79332,cycle
593,5fe562bf7be0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,79332,cycle
593,5fe562bf7be0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
593,5fe562bf7be0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,79332,cycle
593,5fe562bf7be0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,79332,cycle
593,5fe562bf7be0,add_req,LLC miss -> LLC sends request to DRAM,LLC,79332,cycle
593,5fe562bf7be0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,79589,cycle
593,5fe562bf7be0,respond,LLC sends response message to the requesting L1,LLC,79589,cycle
593,5fe562bf7be0,updaDat,LLC updates its data array,LLC,79589,cycle
593,5fe562bf7be0,wrCache,LLC: New data written to cache,LLC,79589,cycle
593,5fe562bf7be0,respond,LLC sends response message to the requesting L1,LLC,79590,cycle
593,5fe562bf7be0,add2q_u,L1 receives message from the bus,0,79594,cycle
593,5fe562bf7be0,respond,L1 responds to core,0,79594,cycle
593,5fe562bf7be0,updaDat,L1 attempts to update its data array,0,79594,cycle
593,5fe562bf7be0,wrCache,L1: New data written to cache,0,79594,cycle
594,5fe562bf7be4,add2q_l,L1: The message is added to the processing queue from the core,0,79596,cycle
594,5fe562bf7be4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,79596,cycle
594,5fe562bf7be4,hitActn,L1: request is a hit,0,79596,cycle
595,5fe562bf7be8,add2q_l,L1: The message is added to the processing queue from the core,0,79598,cycle
595,5fe562bf7be8,Miss?  ,L1: Was the request a miss?,0,1,boolean
595,5fe562bf7be8,MSIredy,L1: Protocol determines message is now ready to be processed,0,79598,cycle
595,5fe562bf7be8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,79598,cycle
595,5fe562bf7be8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,79598,cycle
595,5fe562bf7be8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,79599,cycle
595,5fe562bf7be8,add2q_u,L1 receives message from the bus,0,79600,cycle
595,5fe562bf7be8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,79600,cycle
595,5fe562bf7be8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
595,5fe562bf7be8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,79600,cycle
595,5fe562bf7be8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,79600,cycle
595,5fe562bf7be8,add_req,LLC miss -> LLC sends request to DRAM,LLC,79600,cycle
595,5fe562bf7be8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,79857,cycle
595,5fe562bf7be8,respond,LLC sends response message to the requesting L1,LLC,79857,cycle
595,5fe562bf7be8,updaDat,LLC updates its data array,LLC,79857,cycle
595,5fe562bf7be8,wrCache,LLC: New data written to cache,LLC,79857,cycle
595,5fe562bf7be8,respond,LLC sends response message to the requesting L1,LLC,79858,cycle
595,5fe562bf7be8,add2q_u,L1 receives message from the bus,0,79862,cycle
595,5fe562bf7be8,respond,L1 responds to core,0,79862,cycle
595,5fe562bf7be8,updaDat,L1 attempts to update its data array,0,79862,cycle
595,5fe562bf7be8,wrCache,L1: New data written to cache,0,79862,cycle
596,5fe562bf7bec,add2q_l,L1: The message is added to the processing queue from the core,0,79864,cycle
596,5fe562bf7bec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,79864,cycle
596,5fe562bf7bec,hitActn,L1: request is a hit,0,79864,cycle
597,5fe562bf7bf0,add2q_l,L1: The message is added to the processing queue from the core,0,79866,cycle
597,5fe562bf7bf0,Miss?  ,L1: Was the request a miss?,0,1,boolean
597,5fe562bf7bf0,MSIredy,L1: Protocol determines message is now ready to be processed,0,79866,cycle
597,5fe562bf7bf0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,79866,cycle
597,5fe562bf7bf0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,79866,cycle
597,5fe562bf7bf0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,79867,cycle
597,5fe562bf7bf0,add2q_u,L1 receives message from the bus,0,79868,cycle
597,5fe562bf7bf0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,79868,cycle
597,5fe562bf7bf0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
597,5fe562bf7bf0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,79868,cycle
597,5fe562bf7bf0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,79868,cycle
597,5fe562bf7bf0,add_req,LLC miss -> LLC sends request to DRAM,LLC,79868,cycle
597,5fe562bf7bf0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,80125,cycle
597,5fe562bf7bf0,respond,LLC sends response message to the requesting L1,LLC,80125,cycle
597,5fe562bf7bf0,updaDat,LLC updates its data array,LLC,80125,cycle
597,5fe562bf7bf0,wrCache,LLC: New data written to cache,LLC,80125,cycle
597,5fe562bf7bf0,respond,LLC sends response message to the requesting L1,LLC,80126,cycle
597,5fe562bf7bf0,add2q_u,L1 receives message from the bus,0,80130,cycle
597,5fe562bf7bf0,respond,L1 responds to core,0,80130,cycle
597,5fe562bf7bf0,updaDat,L1 attempts to update its data array,0,80130,cycle
597,5fe562bf7bf0,wrCache,L1: New data written to cache,0,80130,cycle
598,5fe562bf7bf4,add2q_l,L1: The message is added to the processing queue from the core,0,80132,cycle
598,5fe562bf7bf4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,80132,cycle
598,5fe562bf7bf4,hitActn,L1: request is a hit,0,80132,cycle
599,5fe562bf7bf8,add2q_l,L1: The message is added to the processing queue from the core,0,80134,cycle
599,5fe562bf7bf8,Miss?  ,L1: Was the request a miss?,0,1,boolean
599,5fe562bf7bf8,MSIredy,L1: Protocol determines message is now ready to be processed,0,80134,cycle
599,5fe562bf7bf8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,80134,cycle
599,5fe562bf7bf8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,80134,cycle
599,5fe562bf7bf8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,80135,cycle
599,5fe562bf7bf8,add2q_u,L1 receives message from the bus,0,80136,cycle
599,5fe562bf7bf8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,80136,cycle
599,5fe562bf7bf8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
599,5fe562bf7bf8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,80136,cycle
599,5fe562bf7bf8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,80136,cycle
599,5fe562bf7bf8,add_req,LLC miss -> LLC sends request to DRAM,LLC,80136,cycle
599,5fe562bf7bf8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,80393,cycle
599,5fe562bf7bf8,respond,LLC sends response message to the requesting L1,LLC,80393,cycle
599,5fe562bf7bf8,updaDat,LLC updates its data array,LLC,80393,cycle
599,5fe562bf7bf8,wrCache,LLC: New data written to cache,LLC,80393,cycle
599,5fe562bf7bf8,respond,LLC sends response message to the requesting L1,LLC,80394,cycle
599,5fe562bf7bf8,add2q_u,L1 receives message from the bus,0,80398,cycle
599,5fe562bf7bf8,respond,L1 responds to core,0,80398,cycle
599,5fe562bf7bf8,updaDat,L1 attempts to update its data array,0,80398,cycle
599,5fe562bf7bf8,wrCache,L1: New data written to cache,0,80398,cycle
600,5fe562bf7bfc,add2q_l,L1: The message is added to the processing queue from the core,0,80400,cycle
600,5fe562bf7bfc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,80400,cycle
600,5fe562bf7bfc,hitActn,L1: request is a hit,0,80400,cycle
601,5fe562bf7c00,add2q_l,L1: The message is added to the processing queue from the core,0,80402,cycle
601,5fe562bf7c00,Miss?  ,L1: Was the request a miss?,0,1,boolean
601,5fe562bf7c00,MSIredy,L1: Protocol determines message is now ready to be processed,0,80402,cycle
601,5fe562bf7c00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,80402,cycle
601,5fe562bf7c00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,80402,cycle
601,5fe562bf7c00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,80403,cycle
601,5fe562bf7c00,add2q_u,L1 receives message from the bus,0,80404,cycle
601,5fe562bf7c00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,80404,cycle
601,5fe562bf7c00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
601,5fe562bf7c00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,80404,cycle
601,5fe562bf7c00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,80404,cycle
601,5fe562bf7c00,add_req,LLC miss -> LLC sends request to DRAM,LLC,80404,cycle
601,5fe562bf7c00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,80661,cycle
601,5fe562bf7c00,respond,LLC sends response message to the requesting L1,LLC,80661,cycle
601,5fe562bf7c00,updaDat,LLC updates its data array,LLC,80661,cycle
601,5fe562bf7c00,wrCache,LLC: New data written to cache,LLC,80661,cycle
601,5fe562bf7c00,respond,LLC sends response message to the requesting L1,LLC,80662,cycle
601,5fe562bf7c00,add2q_u,L1 receives message from the bus,0,80666,cycle
601,5fe562bf7c00,respond,L1 responds to core,0,80666,cycle
601,5fe562bf7c00,updaDat,L1 attempts to update its data array,0,80666,cycle
601,5fe562bf7c00,wrCache,L1: New data written to cache,0,80666,cycle
602,5fe562bf7c04,add2q_l,L1: The message is added to the processing queue from the core,0,80668,cycle
602,5fe562bf7c04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,80668,cycle
602,5fe562bf7c04,hitActn,L1: request is a hit,0,80668,cycle
603,5fe562bf7c08,add2q_l,L1: The message is added to the processing queue from the core,0,80670,cycle
603,5fe562bf7c08,Miss?  ,L1: Was the request a miss?,0,1,boolean
603,5fe562bf7c08,MSIredy,L1: Protocol determines message is now ready to be processed,0,80670,cycle
603,5fe562bf7c08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,80670,cycle
603,5fe562bf7c08,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,80670,cycle
603,5fe562bf7c08,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,80671,cycle
603,5fe562bf7c08,add2q_u,L1 receives message from the bus,0,80672,cycle
603,5fe562bf7c08,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,80672,cycle
603,5fe562bf7c08,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
603,5fe562bf7c08,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,80672,cycle
603,5fe562bf7c08,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,80672,cycle
603,5fe562bf7c08,add_req,LLC miss -> LLC sends request to DRAM,LLC,80672,cycle
603,5fe562bf7c08,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,80929,cycle
603,5fe562bf7c08,respond,LLC sends response message to the requesting L1,LLC,80929,cycle
603,5fe562bf7c08,updaDat,LLC updates its data array,LLC,80929,cycle
603,5fe562bf7c08,wrCache,LLC: New data written to cache,LLC,80929,cycle
603,5fe562bf7c08,respond,LLC sends response message to the requesting L1,LLC,80930,cycle
603,5fe562bf7c08,add2q_u,L1 receives message from the bus,0,80934,cycle
603,5fe562bf7c08,respond,L1 responds to core,0,80934,cycle
603,5fe562bf7c08,updaDat,L1 attempts to update its data array,0,80934,cycle
603,5fe562bf7c08,wrCache,L1: New data written to cache,0,80934,cycle
604,5fe562bf7c0c,add2q_l,L1: The message is added to the processing queue from the core,0,80936,cycle
604,5fe562bf7c0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,80936,cycle
604,5fe562bf7c0c,hitActn,L1: request is a hit,0,80936,cycle
605,5fe562bf7c10,add2q_l,L1: The message is added to the processing queue from the core,0,80938,cycle
605,5fe562bf7c10,Miss?  ,L1: Was the request a miss?,0,1,boolean
605,5fe562bf7c10,MSIredy,L1: Protocol determines message is now ready to be processed,0,80938,cycle
605,5fe562bf7c10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,80938,cycle
605,5fe562bf7c10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,80938,cycle
605,5fe562bf7c10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,80939,cycle
605,5fe562bf7c10,add2q_u,L1 receives message from the bus,0,80940,cycle
605,5fe562bf7c10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,80940,cycle
605,5fe562bf7c10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
605,5fe562bf7c10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,80940,cycle
605,5fe562bf7c10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,80940,cycle
605,5fe562bf7c10,add_req,LLC miss -> LLC sends request to DRAM,LLC,80940,cycle
605,5fe562bf7c10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,81197,cycle
605,5fe562bf7c10,respond,LLC sends response message to the requesting L1,LLC,81197,cycle
605,5fe562bf7c10,updaDat,LLC updates its data array,LLC,81197,cycle
605,5fe562bf7c10,wrCache,LLC: New data written to cache,LLC,81197,cycle
605,5fe562bf7c10,respond,LLC sends response message to the requesting L1,LLC,81198,cycle
605,5fe562bf7c10,add2q_u,L1 receives message from the bus,0,81202,cycle
605,5fe562bf7c10,respond,L1 responds to core,0,81202,cycle
605,5fe562bf7c10,updaDat,L1 attempts to update its data array,0,81202,cycle
605,5fe562bf7c10,wrCache,L1: New data written to cache,0,81202,cycle
606,5fe562bf7c14,add2q_l,L1: The message is added to the processing queue from the core,0,81204,cycle
606,5fe562bf7c14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,81204,cycle
606,5fe562bf7c14,hitActn,L1: request is a hit,0,81204,cycle
607,5fe562bf7c18,add2q_l,L1: The message is added to the processing queue from the core,0,81206,cycle
607,5fe562bf7c18,Miss?  ,L1: Was the request a miss?,0,1,boolean
607,5fe562bf7c18,MSIredy,L1: Protocol determines message is now ready to be processed,0,81206,cycle
607,5fe562bf7c18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,81206,cycle
607,5fe562bf7c18,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,81206,cycle
607,5fe562bf7c18,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,81207,cycle
607,5fe562bf7c18,add2q_u,L1 receives message from the bus,0,81208,cycle
607,5fe562bf7c18,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,81208,cycle
607,5fe562bf7c18,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
607,5fe562bf7c18,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,81208,cycle
607,5fe562bf7c18,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,81208,cycle
607,5fe562bf7c18,add_req,LLC miss -> LLC sends request to DRAM,LLC,81208,cycle
607,5fe562bf7c18,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,81465,cycle
607,5fe562bf7c18,respond,LLC sends response message to the requesting L1,LLC,81465,cycle
607,5fe562bf7c18,updaDat,LLC updates its data array,LLC,81465,cycle
607,5fe562bf7c18,wrCache,LLC: New data written to cache,LLC,81465,cycle
607,5fe562bf7c18,respond,LLC sends response message to the requesting L1,LLC,81466,cycle
607,5fe562bf7c18,add2q_u,L1 receives message from the bus,0,81470,cycle
607,5fe562bf7c18,respond,L1 responds to core,0,81470,cycle
607,5fe562bf7c18,updaDat,L1 attempts to update its data array,0,81470,cycle
607,5fe562bf7c18,wrCache,L1: New data written to cache,0,81470,cycle
608,5fe562bf7c1c,add2q_l,L1: The message is added to the processing queue from the core,0,81472,cycle
608,5fe562bf7c1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,81472,cycle
608,5fe562bf7c1c,hitActn,L1: request is a hit,0,81472,cycle
609,5fe562bf7c20,add2q_l,L1: The message is added to the processing queue from the core,0,81474,cycle
609,5fe562bf7c20,Miss?  ,L1: Was the request a miss?,0,1,boolean
609,5fe562bf7c20,MSIredy,L1: Protocol determines message is now ready to be processed,0,81474,cycle
609,5fe562bf7c20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,81474,cycle
609,5fe562bf7c20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,81474,cycle
609,5fe562bf7c20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,81475,cycle
609,5fe562bf7c20,add2q_u,L1 receives message from the bus,0,81476,cycle
609,5fe562bf7c20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,81476,cycle
609,5fe562bf7c20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
609,5fe562bf7c20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,81476,cycle
609,5fe562bf7c20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,81476,cycle
609,5fe562bf7c20,add_req,LLC miss -> LLC sends request to DRAM,LLC,81476,cycle
609,5fe562bf7c20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,81733,cycle
609,5fe562bf7c20,respond,LLC sends response message to the requesting L1,LLC,81733,cycle
609,5fe562bf7c20,updaDat,LLC updates its data array,LLC,81733,cycle
609,5fe562bf7c20,wrCache,LLC: New data written to cache,LLC,81733,cycle
609,5fe562bf7c20,respond,LLC sends response message to the requesting L1,LLC,81734,cycle
609,5fe562bf7c20,add2q_u,L1 receives message from the bus,0,81738,cycle
609,5fe562bf7c20,respond,L1 responds to core,0,81738,cycle
609,5fe562bf7c20,updaDat,L1 attempts to update its data array,0,81738,cycle
609,5fe562bf7c20,wrCache,L1: New data written to cache,0,81738,cycle
610,5fe562bf7c24,add2q_l,L1: The message is added to the processing queue from the core,0,81740,cycle
610,5fe562bf7c24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,81740,cycle
610,5fe562bf7c24,hitActn,L1: request is a hit,0,81740,cycle
611,5fe562bf7c28,add2q_l,L1: The message is added to the processing queue from the core,0,81742,cycle
611,5fe562bf7c28,Miss?  ,L1: Was the request a miss?,0,1,boolean
611,5fe562bf7c28,MSIredy,L1: Protocol determines message is now ready to be processed,0,81742,cycle
611,5fe562bf7c28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,81742,cycle
611,5fe562bf7c28,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,81742,cycle
611,5fe562bf7c28,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,81743,cycle
611,5fe562bf7c28,add2q_u,L1 receives message from the bus,0,81744,cycle
611,5fe562bf7c28,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,81744,cycle
611,5fe562bf7c28,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
611,5fe562bf7c28,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,81744,cycle
611,5fe562bf7c28,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,81744,cycle
611,5fe562bf7c28,add_req,LLC miss -> LLC sends request to DRAM,LLC,81744,cycle
611,5fe562bf7c28,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,82001,cycle
611,5fe562bf7c28,respond,LLC sends response message to the requesting L1,LLC,82001,cycle
611,5fe562bf7c28,updaDat,LLC updates its data array,LLC,82001,cycle
611,5fe562bf7c28,wrCache,LLC: New data written to cache,LLC,82001,cycle
611,5fe562bf7c28,respond,LLC sends response message to the requesting L1,LLC,82002,cycle
611,5fe562bf7c28,add2q_u,L1 receives message from the bus,0,82006,cycle
611,5fe562bf7c28,respond,L1 responds to core,0,82006,cycle
611,5fe562bf7c28,updaDat,L1 attempts to update its data array,0,82006,cycle
611,5fe562bf7c28,wrCache,L1: New data written to cache,0,82006,cycle
612,5fe562bf7c2c,add2q_l,L1: The message is added to the processing queue from the core,0,82008,cycle
612,5fe562bf7c2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,82008,cycle
612,5fe562bf7c2c,hitActn,L1: request is a hit,0,82008,cycle
613,5fe562bf7c30,add2q_l,L1: The message is added to the processing queue from the core,0,82010,cycle
613,5fe562bf7c30,Miss?  ,L1: Was the request a miss?,0,1,boolean
613,5fe562bf7c30,MSIredy,L1: Protocol determines message is now ready to be processed,0,82010,cycle
613,5fe562bf7c30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,82010,cycle
613,5fe562bf7c30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,82010,cycle
613,5fe562bf7c30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,82011,cycle
613,5fe562bf7c30,add2q_u,L1 receives message from the bus,0,82012,cycle
613,5fe562bf7c30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,82012,cycle
613,5fe562bf7c30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
613,5fe562bf7c30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,82012,cycle
613,5fe562bf7c30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,82012,cycle
613,5fe562bf7c30,add_req,LLC miss -> LLC sends request to DRAM,LLC,82012,cycle
613,5fe562bf7c30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,82269,cycle
613,5fe562bf7c30,respond,LLC sends response message to the requesting L1,LLC,82269,cycle
613,5fe562bf7c30,updaDat,LLC updates its data array,LLC,82269,cycle
613,5fe562bf7c30,wrCache,LLC: New data written to cache,LLC,82269,cycle
613,5fe562bf7c30,respond,LLC sends response message to the requesting L1,LLC,82270,cycle
613,5fe562bf7c30,add2q_u,L1 receives message from the bus,0,82274,cycle
613,5fe562bf7c30,respond,L1 responds to core,0,82274,cycle
613,5fe562bf7c30,updaDat,L1 attempts to update its data array,0,82274,cycle
613,5fe562bf7c30,wrCache,L1: New data written to cache,0,82274,cycle
614,5fe562bf7c34,add2q_l,L1: The message is added to the processing queue from the core,0,82276,cycle
614,5fe562bf7c34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,82276,cycle
614,5fe562bf7c34,hitActn,L1: request is a hit,0,82276,cycle
615,5fe562bf7c38,add2q_l,L1: The message is added to the processing queue from the core,0,82278,cycle
615,5fe562bf7c38,Miss?  ,L1: Was the request a miss?,0,1,boolean
615,5fe562bf7c38,MSIredy,L1: Protocol determines message is now ready to be processed,0,82278,cycle
615,5fe562bf7c38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,82278,cycle
615,5fe562bf7c38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,82278,cycle
615,5fe562bf7c38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,82279,cycle
615,5fe562bf7c38,add2q_u,L1 receives message from the bus,0,82280,cycle
615,5fe562bf7c38,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,82280,cycle
615,5fe562bf7c38,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
615,5fe562bf7c38,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,82280,cycle
615,5fe562bf7c38,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,82280,cycle
615,5fe562bf7c38,add_req,LLC miss -> LLC sends request to DRAM,LLC,82280,cycle
615,5fe562bf7c38,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,82537,cycle
615,5fe562bf7c38,respond,LLC sends response message to the requesting L1,LLC,82537,cycle
615,5fe562bf7c38,updaDat,LLC updates its data array,LLC,82537,cycle
615,5fe562bf7c38,wrCache,LLC: New data written to cache,LLC,82537,cycle
615,5fe562bf7c38,respond,LLC sends response message to the requesting L1,LLC,82538,cycle
615,5fe562bf7c38,add2q_u,L1 receives message from the bus,0,82542,cycle
615,5fe562bf7c38,respond,L1 responds to core,0,82542,cycle
615,5fe562bf7c38,updaDat,L1 attempts to update its data array,0,82542,cycle
615,5fe562bf7c38,wrCache,L1: New data written to cache,0,82542,cycle
616,5fe562bf7c3c,add2q_l,L1: The message is added to the processing queue from the core,0,82544,cycle
616,5fe562bf7c3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,82544,cycle
616,5fe562bf7c3c,hitActn,L1: request is a hit,0,82544,cycle
617,5fe562bf7c40,add2q_l,L1: The message is added to the processing queue from the core,0,82546,cycle
617,5fe562bf7c40,Miss?  ,L1: Was the request a miss?,0,1,boolean
617,5fe562bf7c40,MSIredy,L1: Protocol determines message is now ready to be processed,0,82546,cycle
617,5fe562bf7c40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,82546,cycle
617,5fe562bf7c40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,82546,cycle
617,5fe562bf7c40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,82547,cycle
617,5fe562bf7c40,add2q_u,L1 receives message from the bus,0,82548,cycle
617,5fe562bf7c40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,82548,cycle
617,5fe562bf7c40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
617,5fe562bf7c40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,82548,cycle
617,5fe562bf7c40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,82548,cycle
617,5fe562bf7c40,add_req,LLC miss -> LLC sends request to DRAM,LLC,82548,cycle
617,5fe562bf7c40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,82805,cycle
617,5fe562bf7c40,respond,LLC sends response message to the requesting L1,LLC,82805,cycle
617,5fe562bf7c40,updaDat,LLC updates its data array,LLC,82805,cycle
617,5fe562bf7c40,wrCache,LLC: New data written to cache,LLC,82805,cycle
617,5fe562bf7c40,respond,LLC sends response message to the requesting L1,LLC,82806,cycle
617,5fe562bf7c40,add2q_u,L1 receives message from the bus,0,82810,cycle
617,5fe562bf7c40,respond,L1 responds to core,0,82810,cycle
617,5fe562bf7c40,updaDat,L1 attempts to update its data array,0,82810,cycle
617,5fe562bf7c40,wrCache,L1: New data written to cache,0,82810,cycle
618,5fe562bf7c44,add2q_l,L1: The message is added to the processing queue from the core,0,82812,cycle
618,5fe562bf7c44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,82812,cycle
618,5fe562bf7c44,hitActn,L1: request is a hit,0,82812,cycle
619,5fe562bf7c48,add2q_l,L1: The message is added to the processing queue from the core,0,82814,cycle
619,5fe562bf7c48,Miss?  ,L1: Was the request a miss?,0,1,boolean
619,5fe562bf7c48,MSIredy,L1: Protocol determines message is now ready to be processed,0,82814,cycle
619,5fe562bf7c48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,82814,cycle
619,5fe562bf7c48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,82814,cycle
619,5fe562bf7c48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,82815,cycle
619,5fe562bf7c48,add2q_u,L1 receives message from the bus,0,82816,cycle
619,5fe562bf7c48,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,82816,cycle
619,5fe562bf7c48,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
619,5fe562bf7c48,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,82816,cycle
619,5fe562bf7c48,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,82816,cycle
619,5fe562bf7c48,add_req,LLC miss -> LLC sends request to DRAM,LLC,82816,cycle
619,5fe562bf7c48,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,83073,cycle
619,5fe562bf7c48,respond,LLC sends response message to the requesting L1,LLC,83073,cycle
619,5fe562bf7c48,updaDat,LLC updates its data array,LLC,83073,cycle
619,5fe562bf7c48,wrCache,LLC: New data written to cache,LLC,83073,cycle
619,5fe562bf7c48,respond,LLC sends response message to the requesting L1,LLC,83074,cycle
619,5fe562bf7c48,add2q_u,L1 receives message from the bus,0,83078,cycle
619,5fe562bf7c48,respond,L1 responds to core,0,83078,cycle
619,5fe562bf7c48,updaDat,L1 attempts to update its data array,0,83078,cycle
619,5fe562bf7c48,wrCache,L1: New data written to cache,0,83078,cycle
620,5fe562bf7c4c,add2q_l,L1: The message is added to the processing queue from the core,0,83080,cycle
620,5fe562bf7c4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,83080,cycle
620,5fe562bf7c4c,hitActn,L1: request is a hit,0,83080,cycle
621,5fe562bf7c50,add2q_l,L1: The message is added to the processing queue from the core,0,83082,cycle
621,5fe562bf7c50,Miss?  ,L1: Was the request a miss?,0,1,boolean
621,5fe562bf7c50,MSIredy,L1: Protocol determines message is now ready to be processed,0,83082,cycle
621,5fe562bf7c50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,83082,cycle
621,5fe562bf7c50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,83082,cycle
621,5fe562bf7c50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,83083,cycle
621,5fe562bf7c50,add2q_u,L1 receives message from the bus,0,83084,cycle
621,5fe562bf7c50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,83084,cycle
621,5fe562bf7c50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
621,5fe562bf7c50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,83084,cycle
621,5fe562bf7c50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,83084,cycle
621,5fe562bf7c50,add_req,LLC miss -> LLC sends request to DRAM,LLC,83084,cycle
621,5fe562bf7c50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,83341,cycle
621,5fe562bf7c50,respond,LLC sends response message to the requesting L1,LLC,83341,cycle
621,5fe562bf7c50,updaDat,LLC updates its data array,LLC,83341,cycle
621,5fe562bf7c50,wrCache,LLC: New data written to cache,LLC,83341,cycle
621,5fe562bf7c50,respond,LLC sends response message to the requesting L1,LLC,83342,cycle
621,5fe562bf7c50,add2q_u,L1 receives message from the bus,0,83346,cycle
621,5fe562bf7c50,respond,L1 responds to core,0,83346,cycle
621,5fe562bf7c50,updaDat,L1 attempts to update its data array,0,83346,cycle
621,5fe562bf7c50,wrCache,L1: New data written to cache,0,83346,cycle
622,5fe562bf7c54,add2q_l,L1: The message is added to the processing queue from the core,0,83348,cycle
622,5fe562bf7c54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,83348,cycle
622,5fe562bf7c54,hitActn,L1: request is a hit,0,83348,cycle
623,5fe562bf7c58,add2q_l,L1: The message is added to the processing queue from the core,0,83350,cycle
623,5fe562bf7c58,Miss?  ,L1: Was the request a miss?,0,1,boolean
623,5fe562bf7c58,MSIredy,L1: Protocol determines message is now ready to be processed,0,83350,cycle
623,5fe562bf7c58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,83350,cycle
623,5fe562bf7c58,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,83350,cycle
623,5fe562bf7c58,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,83351,cycle
623,5fe562bf7c58,add2q_u,L1 receives message from the bus,0,83352,cycle
623,5fe562bf7c58,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,83352,cycle
623,5fe562bf7c58,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
623,5fe562bf7c58,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,83352,cycle
623,5fe562bf7c58,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,83352,cycle
623,5fe562bf7c58,add_req,LLC miss -> LLC sends request to DRAM,LLC,83352,cycle
623,5fe562bf7c58,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,83609,cycle
623,5fe562bf7c58,respond,LLC sends response message to the requesting L1,LLC,83609,cycle
623,5fe562bf7c58,updaDat,LLC updates its data array,LLC,83609,cycle
623,5fe562bf7c58,wrCache,LLC: New data written to cache,LLC,83609,cycle
623,5fe562bf7c58,respond,LLC sends response message to the requesting L1,LLC,83610,cycle
623,5fe562bf7c58,add2q_u,L1 receives message from the bus,0,83614,cycle
623,5fe562bf7c58,respond,L1 responds to core,0,83614,cycle
623,5fe562bf7c58,updaDat,L1 attempts to update its data array,0,83614,cycle
623,5fe562bf7c58,wrCache,L1: New data written to cache,0,83614,cycle
624,5fe562bf7c5c,add2q_l,L1: The message is added to the processing queue from the core,0,83616,cycle
624,5fe562bf7c5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,83616,cycle
624,5fe562bf7c5c,hitActn,L1: request is a hit,0,83616,cycle
625,5fe562bf7c60,add2q_l,L1: The message is added to the processing queue from the core,0,83618,cycle
625,5fe562bf7c60,Miss?  ,L1: Was the request a miss?,0,1,boolean
625,5fe562bf7c60,MSIredy,L1: Protocol determines message is now ready to be processed,0,83618,cycle
625,5fe562bf7c60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,83618,cycle
625,5fe562bf7c60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,83618,cycle
625,5fe562bf7c60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,83619,cycle
625,5fe562bf7c60,add2q_u,L1 receives message from the bus,0,83620,cycle
625,5fe562bf7c60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,83620,cycle
625,5fe562bf7c60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
625,5fe562bf7c60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,83620,cycle
625,5fe562bf7c60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,83620,cycle
625,5fe562bf7c60,add_req,LLC miss -> LLC sends request to DRAM,LLC,83620,cycle
625,5fe562bf7c60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,83877,cycle
625,5fe562bf7c60,respond,LLC sends response message to the requesting L1,LLC,83877,cycle
625,5fe562bf7c60,updaDat,LLC updates its data array,LLC,83877,cycle
625,5fe562bf7c60,wrCache,LLC: New data written to cache,LLC,83877,cycle
625,5fe562bf7c60,respond,LLC sends response message to the requesting L1,LLC,83878,cycle
625,5fe562bf7c60,add2q_u,L1 receives message from the bus,0,83882,cycle
625,5fe562bf7c60,respond,L1 responds to core,0,83882,cycle
625,5fe562bf7c60,updaDat,L1 attempts to update its data array,0,83882,cycle
625,5fe562bf7c60,wrCache,L1: New data written to cache,0,83882,cycle
626,5fe562bf7c64,add2q_l,L1: The message is added to the processing queue from the core,0,83884,cycle
626,5fe562bf7c64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,83884,cycle
626,5fe562bf7c64,hitActn,L1: request is a hit,0,83884,cycle
627,5fe562bf7c68,add2q_l,L1: The message is added to the processing queue from the core,0,83886,cycle
627,5fe562bf7c68,Miss?  ,L1: Was the request a miss?,0,1,boolean
627,5fe562bf7c68,MSIredy,L1: Protocol determines message is now ready to be processed,0,83886,cycle
627,5fe562bf7c68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,83886,cycle
627,5fe562bf7c68,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,83886,cycle
627,5fe562bf7c68,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,83887,cycle
627,5fe562bf7c68,add2q_u,L1 receives message from the bus,0,83888,cycle
627,5fe562bf7c68,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,83888,cycle
627,5fe562bf7c68,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
627,5fe562bf7c68,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,83888,cycle
627,5fe562bf7c68,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,83888,cycle
627,5fe562bf7c68,add_req,LLC miss -> LLC sends request to DRAM,LLC,83888,cycle
627,5fe562bf7c68,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,84145,cycle
627,5fe562bf7c68,respond,LLC sends response message to the requesting L1,LLC,84145,cycle
627,5fe562bf7c68,updaDat,LLC updates its data array,LLC,84145,cycle
627,5fe562bf7c68,wrCache,LLC: New data written to cache,LLC,84145,cycle
627,5fe562bf7c68,respond,LLC sends response message to the requesting L1,LLC,84146,cycle
627,5fe562bf7c68,add2q_u,L1 receives message from the bus,0,84150,cycle
627,5fe562bf7c68,respond,L1 responds to core,0,84150,cycle
627,5fe562bf7c68,updaDat,L1 attempts to update its data array,0,84150,cycle
627,5fe562bf7c68,wrCache,L1: New data written to cache,0,84150,cycle
628,5fe562bf7c6c,add2q_l,L1: The message is added to the processing queue from the core,0,84152,cycle
628,5fe562bf7c6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,84152,cycle
628,5fe562bf7c6c,hitActn,L1: request is a hit,0,84152,cycle
629,5fe562bf7c70,add2q_l,L1: The message is added to the processing queue from the core,0,84154,cycle
629,5fe562bf7c70,Miss?  ,L1: Was the request a miss?,0,1,boolean
629,5fe562bf7c70,MSIredy,L1: Protocol determines message is now ready to be processed,0,84154,cycle
629,5fe562bf7c70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,84154,cycle
629,5fe562bf7c70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,84154,cycle
629,5fe562bf7c70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,84155,cycle
629,5fe562bf7c70,add2q_u,L1 receives message from the bus,0,84156,cycle
629,5fe562bf7c70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,84156,cycle
629,5fe562bf7c70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
629,5fe562bf7c70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,84156,cycle
629,5fe562bf7c70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,84156,cycle
629,5fe562bf7c70,add_req,LLC miss -> LLC sends request to DRAM,LLC,84156,cycle
629,5fe562bf7c70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,84413,cycle
629,5fe562bf7c70,respond,LLC sends response message to the requesting L1,LLC,84413,cycle
629,5fe562bf7c70,updaDat,LLC updates its data array,LLC,84413,cycle
629,5fe562bf7c70,wrCache,LLC: New data written to cache,LLC,84413,cycle
629,5fe562bf7c70,respond,LLC sends response message to the requesting L1,LLC,84414,cycle
629,5fe562bf7c70,add2q_u,L1 receives message from the bus,0,84418,cycle
629,5fe562bf7c70,respond,L1 responds to core,0,84418,cycle
629,5fe562bf7c70,updaDat,L1 attempts to update its data array,0,84418,cycle
629,5fe562bf7c70,wrCache,L1: New data written to cache,0,84418,cycle
630,5fe562bf7c74,add2q_l,L1: The message is added to the processing queue from the core,0,84420,cycle
630,5fe562bf7c74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,84420,cycle
630,5fe562bf7c74,hitActn,L1: request is a hit,0,84420,cycle
631,5fe562bf7c78,add2q_l,L1: The message is added to the processing queue from the core,0,84422,cycle
631,5fe562bf7c78,Miss?  ,L1: Was the request a miss?,0,1,boolean
631,5fe562bf7c78,MSIredy,L1: Protocol determines message is now ready to be processed,0,84422,cycle
631,5fe562bf7c78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,84422,cycle
631,5fe562bf7c78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,84422,cycle
631,5fe562bf7c78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,84423,cycle
631,5fe562bf7c78,add2q_u,L1 receives message from the bus,0,84424,cycle
631,5fe562bf7c78,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,84424,cycle
631,5fe562bf7c78,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
631,5fe562bf7c78,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,84424,cycle
631,5fe562bf7c78,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,84424,cycle
631,5fe562bf7c78,add_req,LLC miss -> LLC sends request to DRAM,LLC,84424,cycle
631,5fe562bf7c78,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,84681,cycle
631,5fe562bf7c78,respond,LLC sends response message to the requesting L1,LLC,84681,cycle
631,5fe562bf7c78,updaDat,LLC updates its data array,LLC,84681,cycle
631,5fe562bf7c78,wrCache,LLC: New data written to cache,LLC,84681,cycle
631,5fe562bf7c78,respond,LLC sends response message to the requesting L1,LLC,84682,cycle
631,5fe562bf7c78,add2q_u,L1 receives message from the bus,0,84686,cycle
631,5fe562bf7c78,respond,L1 responds to core,0,84686,cycle
631,5fe562bf7c78,updaDat,L1 attempts to update its data array,0,84686,cycle
631,5fe562bf7c78,wrCache,L1: New data written to cache,0,84686,cycle
632,5fe562bf7c7c,add2q_l,L1: The message is added to the processing queue from the core,0,84688,cycle
632,5fe562bf7c7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,84688,cycle
632,5fe562bf7c7c,hitActn,L1: request is a hit,0,84688,cycle
633,5fe562bf7c80,add2q_l,L1: The message is added to the processing queue from the core,0,84690,cycle
633,5fe562bf7c80,Miss?  ,L1: Was the request a miss?,0,1,boolean
633,5fe562bf7c80,MSIredy,L1: Protocol determines message is now ready to be processed,0,84690,cycle
633,5fe562bf7c80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,84690,cycle
633,5fe562bf7c80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,84690,cycle
633,5fe562bf7c80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,84691,cycle
633,5fe562bf7c80,add2q_u,L1 receives message from the bus,0,84692,cycle
633,5fe562bf7c80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,84692,cycle
633,5fe562bf7c80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
633,5fe562bf7c80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,84692,cycle
633,5fe562bf7c80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,84692,cycle
633,5fe562bf7c80,add_req,LLC miss -> LLC sends request to DRAM,LLC,84692,cycle
633,5fe562bf7c80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,84949,cycle
633,5fe562bf7c80,respond,LLC sends response message to the requesting L1,LLC,84949,cycle
633,5fe562bf7c80,updaDat,LLC updates its data array,LLC,84949,cycle
633,5fe562bf7c80,wrCache,LLC: New data written to cache,LLC,84949,cycle
633,5fe562bf7c80,respond,LLC sends response message to the requesting L1,LLC,84950,cycle
633,5fe562bf7c80,add2q_u,L1 receives message from the bus,0,84954,cycle
633,5fe562bf7c80,respond,L1 responds to core,0,84954,cycle
633,5fe562bf7c80,updaDat,L1 attempts to update its data array,0,84954,cycle
633,5fe562bf7c80,wrCache,L1: New data written to cache,0,84954,cycle
634,5fe562bf7c84,add2q_l,L1: The message is added to the processing queue from the core,0,84956,cycle
634,5fe562bf7c84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,84956,cycle
634,5fe562bf7c84,hitActn,L1: request is a hit,0,84956,cycle
635,5fe562bf7c88,add2q_l,L1: The message is added to the processing queue from the core,0,84958,cycle
635,5fe562bf7c88,Miss?  ,L1: Was the request a miss?,0,1,boolean
635,5fe562bf7c88,MSIredy,L1: Protocol determines message is now ready to be processed,0,84958,cycle
635,5fe562bf7c88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,84958,cycle
635,5fe562bf7c88,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,84958,cycle
635,5fe562bf7c88,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,84959,cycle
635,5fe562bf7c88,add2q_u,L1 receives message from the bus,0,84960,cycle
635,5fe562bf7c88,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,84960,cycle
635,5fe562bf7c88,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
635,5fe562bf7c88,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,84960,cycle
635,5fe562bf7c88,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,84960,cycle
635,5fe562bf7c88,add_req,LLC miss -> LLC sends request to DRAM,LLC,84960,cycle
635,5fe562bf7c88,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,85217,cycle
635,5fe562bf7c88,respond,LLC sends response message to the requesting L1,LLC,85217,cycle
635,5fe562bf7c88,updaDat,LLC updates its data array,LLC,85217,cycle
635,5fe562bf7c88,wrCache,LLC: New data written to cache,LLC,85217,cycle
635,5fe562bf7c88,respond,LLC sends response message to the requesting L1,LLC,85218,cycle
635,5fe562bf7c88,add2q_u,L1 receives message from the bus,0,85222,cycle
635,5fe562bf7c88,respond,L1 responds to core,0,85222,cycle
635,5fe562bf7c88,updaDat,L1 attempts to update its data array,0,85222,cycle
635,5fe562bf7c88,wrCache,L1: New data written to cache,0,85222,cycle
636,5fe562bf7c8c,add2q_l,L1: The message is added to the processing queue from the core,0,85224,cycle
636,5fe562bf7c8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,85224,cycle
636,5fe562bf7c8c,hitActn,L1: request is a hit,0,85224,cycle
637,5fe562bf7c90,add2q_l,L1: The message is added to the processing queue from the core,0,85226,cycle
637,5fe562bf7c90,Miss?  ,L1: Was the request a miss?,0,1,boolean
637,5fe562bf7c90,MSIredy,L1: Protocol determines message is now ready to be processed,0,85226,cycle
637,5fe562bf7c90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,85226,cycle
637,5fe562bf7c90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,85226,cycle
637,5fe562bf7c90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,85227,cycle
637,5fe562bf7c90,add2q_u,L1 receives message from the bus,0,85228,cycle
637,5fe562bf7c90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,85228,cycle
637,5fe562bf7c90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
637,5fe562bf7c90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,85228,cycle
637,5fe562bf7c90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,85228,cycle
637,5fe562bf7c90,add_req,LLC miss -> LLC sends request to DRAM,LLC,85228,cycle
637,5fe562bf7c90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,85485,cycle
637,5fe562bf7c90,respond,LLC sends response message to the requesting L1,LLC,85485,cycle
637,5fe562bf7c90,updaDat,LLC updates its data array,LLC,85485,cycle
637,5fe562bf7c90,wrCache,LLC: New data written to cache,LLC,85485,cycle
637,5fe562bf7c90,respond,LLC sends response message to the requesting L1,LLC,85486,cycle
637,5fe562bf7c90,add2q_u,L1 receives message from the bus,0,85490,cycle
637,5fe562bf7c90,respond,L1 responds to core,0,85490,cycle
637,5fe562bf7c90,updaDat,L1 attempts to update its data array,0,85490,cycle
637,5fe562bf7c90,wrCache,L1: New data written to cache,0,85490,cycle
638,5fe562bf7c94,add2q_l,L1: The message is added to the processing queue from the core,0,85492,cycle
638,5fe562bf7c94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,85492,cycle
638,5fe562bf7c94,hitActn,L1: request is a hit,0,85492,cycle
639,5fe562bf7c98,add2q_l,L1: The message is added to the processing queue from the core,0,85494,cycle
639,5fe562bf7c98,Miss?  ,L1: Was the request a miss?,0,1,boolean
639,5fe562bf7c98,MSIredy,L1: Protocol determines message is now ready to be processed,0,85494,cycle
639,5fe562bf7c98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,85494,cycle
639,5fe562bf7c98,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,85494,cycle
639,5fe562bf7c98,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,85495,cycle
639,5fe562bf7c98,add2q_u,L1 receives message from the bus,0,85496,cycle
639,5fe562bf7c98,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,85496,cycle
639,5fe562bf7c98,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
639,5fe562bf7c98,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,85496,cycle
639,5fe562bf7c98,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,85496,cycle
639,5fe562bf7c98,add_req,LLC miss -> LLC sends request to DRAM,LLC,85496,cycle
639,5fe562bf7c98,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,85753,cycle
639,5fe562bf7c98,respond,LLC sends response message to the requesting L1,LLC,85753,cycle
639,5fe562bf7c98,updaDat,LLC updates its data array,LLC,85753,cycle
639,5fe562bf7c98,wrCache,LLC: New data written to cache,LLC,85753,cycle
639,5fe562bf7c98,respond,LLC sends response message to the requesting L1,LLC,85754,cycle
639,5fe562bf7c98,add2q_u,L1 receives message from the bus,0,85758,cycle
639,5fe562bf7c98,respond,L1 responds to core,0,85758,cycle
639,5fe562bf7c98,updaDat,L1 attempts to update its data array,0,85758,cycle
639,5fe562bf7c98,wrCache,L1: New data written to cache,0,85758,cycle
640,5fe562bf7c9c,add2q_l,L1: The message is added to the processing queue from the core,0,85760,cycle
640,5fe562bf7c9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,85760,cycle
640,5fe562bf7c9c,hitActn,L1: request is a hit,0,85760,cycle
641,5fe562bf7ca0,add2q_l,L1: The message is added to the processing queue from the core,0,85762,cycle
641,5fe562bf7ca0,Miss?  ,L1: Was the request a miss?,0,1,boolean
641,5fe562bf7ca0,MSIredy,L1: Protocol determines message is now ready to be processed,0,85762,cycle
641,5fe562bf7ca0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,85762,cycle
641,5fe562bf7ca0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,85762,cycle
641,5fe562bf7ca0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,85763,cycle
641,5fe562bf7ca0,add2q_u,L1 receives message from the bus,0,85764,cycle
641,5fe562bf7ca0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,85764,cycle
641,5fe562bf7ca0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
641,5fe562bf7ca0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,85764,cycle
641,5fe562bf7ca0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,85764,cycle
641,5fe562bf7ca0,add_req,LLC miss -> LLC sends request to DRAM,LLC,85764,cycle
641,5fe562bf7ca0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,86021,cycle
641,5fe562bf7ca0,respond,LLC sends response message to the requesting L1,LLC,86021,cycle
641,5fe562bf7ca0,updaDat,LLC updates its data array,LLC,86021,cycle
641,5fe562bf7ca0,wrCache,LLC: New data written to cache,LLC,86021,cycle
641,5fe562bf7ca0,respond,LLC sends response message to the requesting L1,LLC,86022,cycle
641,5fe562bf7ca0,add2q_u,L1 receives message from the bus,0,86026,cycle
641,5fe562bf7ca0,respond,L1 responds to core,0,86026,cycle
641,5fe562bf7ca0,updaDat,L1 attempts to update its data array,0,86026,cycle
641,5fe562bf7ca0,wrCache,L1: New data written to cache,0,86026,cycle
642,5fe562bf7ca4,add2q_l,L1: The message is added to the processing queue from the core,0,86028,cycle
642,5fe562bf7ca4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,86028,cycle
642,5fe562bf7ca4,hitActn,L1: request is a hit,0,86028,cycle
643,5fe562bf7ca8,add2q_l,L1: The message is added to the processing queue from the core,0,86030,cycle
643,5fe562bf7ca8,Miss?  ,L1: Was the request a miss?,0,1,boolean
643,5fe562bf7ca8,MSIredy,L1: Protocol determines message is now ready to be processed,0,86030,cycle
643,5fe562bf7ca8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,86030,cycle
643,5fe562bf7ca8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,86030,cycle
643,5fe562bf7ca8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,86031,cycle
643,5fe562bf7ca8,add2q_u,L1 receives message from the bus,0,86032,cycle
643,5fe562bf7ca8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,86032,cycle
643,5fe562bf7ca8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
643,5fe562bf7ca8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,86032,cycle
643,5fe562bf7ca8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,86032,cycle
643,5fe562bf7ca8,add_req,LLC miss -> LLC sends request to DRAM,LLC,86032,cycle
643,5fe562bf7ca8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,86289,cycle
643,5fe562bf7ca8,respond,LLC sends response message to the requesting L1,LLC,86289,cycle
643,5fe562bf7ca8,updaDat,LLC updates its data array,LLC,86289,cycle
643,5fe562bf7ca8,wrCache,LLC: New data written to cache,LLC,86289,cycle
643,5fe562bf7ca8,respond,LLC sends response message to the requesting L1,LLC,86290,cycle
643,5fe562bf7ca8,add2q_u,L1 receives message from the bus,0,86294,cycle
643,5fe562bf7ca8,respond,L1 responds to core,0,86294,cycle
643,5fe562bf7ca8,updaDat,L1 attempts to update its data array,0,86294,cycle
643,5fe562bf7ca8,wrCache,L1: New data written to cache,0,86294,cycle
644,5fe562bf7cac,add2q_l,L1: The message is added to the processing queue from the core,0,86296,cycle
644,5fe562bf7cac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,86296,cycle
644,5fe562bf7cac,hitActn,L1: request is a hit,0,86296,cycle
645,5fe562bf7cb0,add2q_l,L1: The message is added to the processing queue from the core,0,86298,cycle
645,5fe562bf7cb0,Miss?  ,L1: Was the request a miss?,0,1,boolean
645,5fe562bf7cb0,MSIredy,L1: Protocol determines message is now ready to be processed,0,86298,cycle
645,5fe562bf7cb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,86298,cycle
645,5fe562bf7cb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,86298,cycle
645,5fe562bf7cb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,86299,cycle
645,5fe562bf7cb0,add2q_u,L1 receives message from the bus,0,86300,cycle
645,5fe562bf7cb0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,86300,cycle
645,5fe562bf7cb0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
645,5fe562bf7cb0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,86300,cycle
645,5fe562bf7cb0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,86300,cycle
645,5fe562bf7cb0,add_req,LLC miss -> LLC sends request to DRAM,LLC,86300,cycle
645,5fe562bf7cb0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,86557,cycle
645,5fe562bf7cb0,respond,LLC sends response message to the requesting L1,LLC,86557,cycle
645,5fe562bf7cb0,updaDat,LLC updates its data array,LLC,86557,cycle
645,5fe562bf7cb0,wrCache,LLC: New data written to cache,LLC,86557,cycle
645,5fe562bf7cb0,respond,LLC sends response message to the requesting L1,LLC,86558,cycle
645,5fe562bf7cb0,add2q_u,L1 receives message from the bus,0,86562,cycle
645,5fe562bf7cb0,respond,L1 responds to core,0,86562,cycle
645,5fe562bf7cb0,updaDat,L1 attempts to update its data array,0,86562,cycle
645,5fe562bf7cb0,wrCache,L1: New data written to cache,0,86562,cycle
646,5fe562bf7cb4,add2q_l,L1: The message is added to the processing queue from the core,0,86564,cycle
646,5fe562bf7cb4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,86564,cycle
646,5fe562bf7cb4,hitActn,L1: request is a hit,0,86564,cycle
647,5fe562bf7cb8,add2q_l,L1: The message is added to the processing queue from the core,0,86566,cycle
647,5fe562bf7cb8,Miss?  ,L1: Was the request a miss?,0,1,boolean
647,5fe562bf7cb8,MSIredy,L1: Protocol determines message is now ready to be processed,0,86566,cycle
647,5fe562bf7cb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,86566,cycle
647,5fe562bf7cb8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,86566,cycle
647,5fe562bf7cb8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,86567,cycle
647,5fe562bf7cb8,add2q_u,L1 receives message from the bus,0,86568,cycle
647,5fe562bf7cb8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,86568,cycle
647,5fe562bf7cb8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
647,5fe562bf7cb8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,86568,cycle
647,5fe562bf7cb8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,86568,cycle
647,5fe562bf7cb8,add_req,LLC miss -> LLC sends request to DRAM,LLC,86568,cycle
647,5fe562bf7cb8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,86825,cycle
647,5fe562bf7cb8,respond,LLC sends response message to the requesting L1,LLC,86825,cycle
647,5fe562bf7cb8,updaDat,LLC updates its data array,LLC,86825,cycle
647,5fe562bf7cb8,wrCache,LLC: New data written to cache,LLC,86825,cycle
647,5fe562bf7cb8,respond,LLC sends response message to the requesting L1,LLC,86826,cycle
647,5fe562bf7cb8,add2q_u,L1 receives message from the bus,0,86830,cycle
647,5fe562bf7cb8,respond,L1 responds to core,0,86830,cycle
647,5fe562bf7cb8,updaDat,L1 attempts to update its data array,0,86830,cycle
647,5fe562bf7cb8,wrCache,L1: New data written to cache,0,86830,cycle
648,5fe562bf7cbc,add2q_l,L1: The message is added to the processing queue from the core,0,86832,cycle
648,5fe562bf7cbc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,86832,cycle
648,5fe562bf7cbc,hitActn,L1: request is a hit,0,86832,cycle
649,5fe562bf7cc0,add2q_l,L1: The message is added to the processing queue from the core,0,86834,cycle
649,5fe562bf7cc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
649,5fe562bf7cc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,86834,cycle
649,5fe562bf7cc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,86834,cycle
649,5fe562bf7cc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,86834,cycle
649,5fe562bf7cc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,86835,cycle
649,5fe562bf7cc0,add2q_u,L1 receives message from the bus,0,86836,cycle
649,5fe562bf7cc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,86836,cycle
649,5fe562bf7cc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
649,5fe562bf7cc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,86836,cycle
649,5fe562bf7cc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,86836,cycle
649,5fe562bf7cc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,86836,cycle
649,5fe562bf7cc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,87093,cycle
649,5fe562bf7cc0,respond,LLC sends response message to the requesting L1,LLC,87093,cycle
649,5fe562bf7cc0,updaDat,LLC updates its data array,LLC,87093,cycle
649,5fe562bf7cc0,wrCache,LLC: New data written to cache,LLC,87093,cycle
649,5fe562bf7cc0,respond,LLC sends response message to the requesting L1,LLC,87094,cycle
649,5fe562bf7cc0,add2q_u,L1 receives message from the bus,0,87098,cycle
649,5fe562bf7cc0,respond,L1 responds to core,0,87098,cycle
649,5fe562bf7cc0,updaDat,L1 attempts to update its data array,0,87098,cycle
649,5fe562bf7cc0,wrCache,L1: New data written to cache,0,87098,cycle
650,5fe562bf7cc4,add2q_l,L1: The message is added to the processing queue from the core,0,87100,cycle
650,5fe562bf7cc4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,87100,cycle
650,5fe562bf7cc4,hitActn,L1: request is a hit,0,87100,cycle
651,5fe562bf7cc8,add2q_l,L1: The message is added to the processing queue from the core,0,87102,cycle
651,5fe562bf7cc8,Miss?  ,L1: Was the request a miss?,0,1,boolean
651,5fe562bf7cc8,MSIredy,L1: Protocol determines message is now ready to be processed,0,87102,cycle
651,5fe562bf7cc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,87102,cycle
651,5fe562bf7cc8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,87102,cycle
651,5fe562bf7cc8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,87103,cycle
651,5fe562bf7cc8,add2q_u,L1 receives message from the bus,0,87104,cycle
651,5fe562bf7cc8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,87104,cycle
651,5fe562bf7cc8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
651,5fe562bf7cc8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,87104,cycle
651,5fe562bf7cc8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,87104,cycle
651,5fe562bf7cc8,add_req,LLC miss -> LLC sends request to DRAM,LLC,87104,cycle
651,5fe562bf7cc8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,87361,cycle
651,5fe562bf7cc8,respond,LLC sends response message to the requesting L1,LLC,87361,cycle
651,5fe562bf7cc8,updaDat,LLC updates its data array,LLC,87361,cycle
651,5fe562bf7cc8,wrCache,LLC: New data written to cache,LLC,87361,cycle
651,5fe562bf7cc8,respond,LLC sends response message to the requesting L1,LLC,87362,cycle
651,5fe562bf7cc8,add2q_u,L1 receives message from the bus,0,87366,cycle
651,5fe562bf7cc8,respond,L1 responds to core,0,87366,cycle
651,5fe562bf7cc8,updaDat,L1 attempts to update its data array,0,87366,cycle
651,5fe562bf7cc8,wrCache,L1: New data written to cache,0,87366,cycle
652,5fe562bf7ccc,add2q_l,L1: The message is added to the processing queue from the core,0,87368,cycle
652,5fe562bf7ccc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,87368,cycle
652,5fe562bf7ccc,hitActn,L1: request is a hit,0,87368,cycle
653,5fe562bf7cd0,add2q_l,L1: The message is added to the processing queue from the core,0,87370,cycle
653,5fe562bf7cd0,Miss?  ,L1: Was the request a miss?,0,1,boolean
653,5fe562bf7cd0,MSIredy,L1: Protocol determines message is now ready to be processed,0,87370,cycle
653,5fe562bf7cd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,87370,cycle
653,5fe562bf7cd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,87370,cycle
653,5fe562bf7cd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,87371,cycle
653,5fe562bf7cd0,add2q_u,L1 receives message from the bus,0,87372,cycle
653,5fe562bf7cd0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,87372,cycle
653,5fe562bf7cd0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
653,5fe562bf7cd0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,87372,cycle
653,5fe562bf7cd0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,87372,cycle
653,5fe562bf7cd0,add_req,LLC miss -> LLC sends request to DRAM,LLC,87372,cycle
653,5fe562bf7cd0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,87629,cycle
653,5fe562bf7cd0,respond,LLC sends response message to the requesting L1,LLC,87629,cycle
653,5fe562bf7cd0,updaDat,LLC updates its data array,LLC,87629,cycle
653,5fe562bf7cd0,wrCache,LLC: New data written to cache,LLC,87629,cycle
653,5fe562bf7cd0,respond,LLC sends response message to the requesting L1,LLC,87630,cycle
653,5fe562bf7cd0,add2q_u,L1 receives message from the bus,0,87634,cycle
653,5fe562bf7cd0,respond,L1 responds to core,0,87634,cycle
653,5fe562bf7cd0,updaDat,L1 attempts to update its data array,0,87634,cycle
653,5fe562bf7cd0,wrCache,L1: New data written to cache,0,87634,cycle
654,5fe562bf7cd4,add2q_l,L1: The message is added to the processing queue from the core,0,87636,cycle
654,5fe562bf7cd4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,87636,cycle
654,5fe562bf7cd4,hitActn,L1: request is a hit,0,87636,cycle
655,5fe562bf7cd8,add2q_l,L1: The message is added to the processing queue from the core,0,87638,cycle
655,5fe562bf7cd8,Miss?  ,L1: Was the request a miss?,0,1,boolean
655,5fe562bf7cd8,MSIredy,L1: Protocol determines message is now ready to be processed,0,87638,cycle
655,5fe562bf7cd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,87638,cycle
655,5fe562bf7cd8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,87638,cycle
655,5fe562bf7cd8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,87639,cycle
655,5fe562bf7cd8,add2q_u,L1 receives message from the bus,0,87640,cycle
655,5fe562bf7cd8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,87640,cycle
655,5fe562bf7cd8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
655,5fe562bf7cd8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,87640,cycle
655,5fe562bf7cd8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,87640,cycle
655,5fe562bf7cd8,add_req,LLC miss -> LLC sends request to DRAM,LLC,87640,cycle
655,5fe562bf7cd8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,87897,cycle
655,5fe562bf7cd8,respond,LLC sends response message to the requesting L1,LLC,87897,cycle
655,5fe562bf7cd8,updaDat,LLC updates its data array,LLC,87897,cycle
655,5fe562bf7cd8,wrCache,LLC: New data written to cache,LLC,87897,cycle
655,5fe562bf7cd8,respond,LLC sends response message to the requesting L1,LLC,87898,cycle
655,5fe562bf7cd8,add2q_u,L1 receives message from the bus,0,87902,cycle
655,5fe562bf7cd8,respond,L1 responds to core,0,87902,cycle
655,5fe562bf7cd8,updaDat,L1 attempts to update its data array,0,87902,cycle
655,5fe562bf7cd8,wrCache,L1: New data written to cache,0,87902,cycle
656,5fe562bf7cdc,add2q_l,L1: The message is added to the processing queue from the core,0,87904,cycle
656,5fe562bf7cdc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,87904,cycle
656,5fe562bf7cdc,hitActn,L1: request is a hit,0,87904,cycle
657,5fe562bf7ce0,add2q_l,L1: The message is added to the processing queue from the core,0,87906,cycle
657,5fe562bf7ce0,Miss?  ,L1: Was the request a miss?,0,1,boolean
657,5fe562bf7ce0,MSIredy,L1: Protocol determines message is now ready to be processed,0,87906,cycle
657,5fe562bf7ce0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,87906,cycle
657,5fe562bf7ce0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,87906,cycle
657,5fe562bf7ce0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,87907,cycle
657,5fe562bf7ce0,add2q_u,L1 receives message from the bus,0,87908,cycle
657,5fe562bf7ce0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,87908,cycle
657,5fe562bf7ce0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
657,5fe562bf7ce0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,87908,cycle
657,5fe562bf7ce0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,87908,cycle
657,5fe562bf7ce0,add_req,LLC miss -> LLC sends request to DRAM,LLC,87908,cycle
657,5fe562bf7ce0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,88165,cycle
657,5fe562bf7ce0,respond,LLC sends response message to the requesting L1,LLC,88165,cycle
657,5fe562bf7ce0,updaDat,LLC updates its data array,LLC,88165,cycle
657,5fe562bf7ce0,wrCache,LLC: New data written to cache,LLC,88165,cycle
657,5fe562bf7ce0,respond,LLC sends response message to the requesting L1,LLC,88166,cycle
657,5fe562bf7ce0,add2q_u,L1 receives message from the bus,0,88170,cycle
657,5fe562bf7ce0,respond,L1 responds to core,0,88170,cycle
657,5fe562bf7ce0,updaDat,L1 attempts to update its data array,0,88170,cycle
657,5fe562bf7ce0,wrCache,L1: New data written to cache,0,88170,cycle
658,5fe562bf7ce4,add2q_l,L1: The message is added to the processing queue from the core,0,88172,cycle
658,5fe562bf7ce4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,88172,cycle
658,5fe562bf7ce4,hitActn,L1: request is a hit,0,88172,cycle
659,5fe562bf7ce8,add2q_l,L1: The message is added to the processing queue from the core,0,88174,cycle
659,5fe562bf7ce8,Miss?  ,L1: Was the request a miss?,0,1,boolean
659,5fe562bf7ce8,MSIredy,L1: Protocol determines message is now ready to be processed,0,88174,cycle
659,5fe562bf7ce8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,88174,cycle
659,5fe562bf7ce8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,88174,cycle
659,5fe562bf7ce8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,88175,cycle
659,5fe562bf7ce8,add2q_u,L1 receives message from the bus,0,88176,cycle
659,5fe562bf7ce8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,88176,cycle
659,5fe562bf7ce8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
659,5fe562bf7ce8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,88176,cycle
659,5fe562bf7ce8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,88176,cycle
659,5fe562bf7ce8,add_req,LLC miss -> LLC sends request to DRAM,LLC,88176,cycle
659,5fe562bf7ce8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,88433,cycle
659,5fe562bf7ce8,respond,LLC sends response message to the requesting L1,LLC,88433,cycle
659,5fe562bf7ce8,updaDat,LLC updates its data array,LLC,88433,cycle
659,5fe562bf7ce8,wrCache,LLC: New data written to cache,LLC,88433,cycle
659,5fe562bf7ce8,respond,LLC sends response message to the requesting L1,LLC,88434,cycle
659,5fe562bf7ce8,add2q_u,L1 receives message from the bus,0,88438,cycle
659,5fe562bf7ce8,respond,L1 responds to core,0,88438,cycle
659,5fe562bf7ce8,updaDat,L1 attempts to update its data array,0,88438,cycle
659,5fe562bf7ce8,wrCache,L1: New data written to cache,0,88438,cycle
660,5fe562bf7cec,add2q_l,L1: The message is added to the processing queue from the core,0,88440,cycle
660,5fe562bf7cec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,88440,cycle
660,5fe562bf7cec,hitActn,L1: request is a hit,0,88440,cycle
661,5fe562bf7cf0,add2q_l,L1: The message is added to the processing queue from the core,0,88442,cycle
661,5fe562bf7cf0,Miss?  ,L1: Was the request a miss?,0,1,boolean
661,5fe562bf7cf0,MSIredy,L1: Protocol determines message is now ready to be processed,0,88442,cycle
661,5fe562bf7cf0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,88442,cycle
661,5fe562bf7cf0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,88442,cycle
661,5fe562bf7cf0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,88443,cycle
661,5fe562bf7cf0,add2q_u,L1 receives message from the bus,0,88444,cycle
661,5fe562bf7cf0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,88444,cycle
661,5fe562bf7cf0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
661,5fe562bf7cf0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,88444,cycle
661,5fe562bf7cf0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,88444,cycle
661,5fe562bf7cf0,add_req,LLC miss -> LLC sends request to DRAM,LLC,88444,cycle
661,5fe562bf7cf0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,88701,cycle
661,5fe562bf7cf0,respond,LLC sends response message to the requesting L1,LLC,88701,cycle
661,5fe562bf7cf0,updaDat,LLC updates its data array,LLC,88701,cycle
661,5fe562bf7cf0,wrCache,LLC: New data written to cache,LLC,88701,cycle
661,5fe562bf7cf0,respond,LLC sends response message to the requesting L1,LLC,88702,cycle
661,5fe562bf7cf0,add2q_u,L1 receives message from the bus,0,88706,cycle
661,5fe562bf7cf0,respond,L1 responds to core,0,88706,cycle
661,5fe562bf7cf0,updaDat,L1 attempts to update its data array,0,88706,cycle
661,5fe562bf7cf0,wrCache,L1: New data written to cache,0,88706,cycle
662,5fe562bf7cf4,add2q_l,L1: The message is added to the processing queue from the core,0,88708,cycle
662,5fe562bf7cf4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,88708,cycle
662,5fe562bf7cf4,hitActn,L1: request is a hit,0,88708,cycle
663,5fe562bf7cf8,add2q_l,L1: The message is added to the processing queue from the core,0,88710,cycle
663,5fe562bf7cf8,Miss?  ,L1: Was the request a miss?,0,1,boolean
663,5fe562bf7cf8,MSIredy,L1: Protocol determines message is now ready to be processed,0,88710,cycle
663,5fe562bf7cf8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,88710,cycle
663,5fe562bf7cf8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,88710,cycle
663,5fe562bf7cf8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,88711,cycle
663,5fe562bf7cf8,add2q_u,L1 receives message from the bus,0,88712,cycle
663,5fe562bf7cf8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,88712,cycle
663,5fe562bf7cf8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
663,5fe562bf7cf8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,88712,cycle
663,5fe562bf7cf8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,88712,cycle
663,5fe562bf7cf8,add_req,LLC miss -> LLC sends request to DRAM,LLC,88712,cycle
663,5fe562bf7cf8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,88969,cycle
663,5fe562bf7cf8,respond,LLC sends response message to the requesting L1,LLC,88969,cycle
663,5fe562bf7cf8,updaDat,LLC updates its data array,LLC,88969,cycle
663,5fe562bf7cf8,wrCache,LLC: New data written to cache,LLC,88969,cycle
663,5fe562bf7cf8,respond,LLC sends response message to the requesting L1,LLC,88970,cycle
663,5fe562bf7cf8,add2q_u,L1 receives message from the bus,0,88974,cycle
663,5fe562bf7cf8,respond,L1 responds to core,0,88974,cycle
663,5fe562bf7cf8,updaDat,L1 attempts to update its data array,0,88974,cycle
663,5fe562bf7cf8,wrCache,L1: New data written to cache,0,88974,cycle
664,5fe562bf7cfc,add2q_l,L1: The message is added to the processing queue from the core,0,88976,cycle
664,5fe562bf7cfc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,88976,cycle
664,5fe562bf7cfc,hitActn,L1: request is a hit,0,88976,cycle
665,5fe562bf7d00,add2q_l,L1: The message is added to the processing queue from the core,0,88978,cycle
665,5fe562bf7d00,Miss?  ,L1: Was the request a miss?,0,1,boolean
665,5fe562bf7d00,MSIredy,L1: Protocol determines message is now ready to be processed,0,88978,cycle
665,5fe562bf7d00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,88978,cycle
665,5fe562bf7d00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,88978,cycle
665,5fe562bf7d00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,88979,cycle
665,5fe562bf7d00,add2q_u,L1 receives message from the bus,0,88980,cycle
665,5fe562bf7d00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,88980,cycle
665,5fe562bf7d00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
665,5fe562bf7d00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,88980,cycle
665,5fe562bf7d00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,88980,cycle
665,5fe562bf7d00,add_req,LLC miss -> LLC sends request to DRAM,LLC,88980,cycle
665,5fe562bf7d00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,89237,cycle
665,5fe562bf7d00,respond,LLC sends response message to the requesting L1,LLC,89237,cycle
665,5fe562bf7d00,updaDat,LLC updates its data array,LLC,89237,cycle
665,5fe562bf7d00,wrCache,LLC: New data written to cache,LLC,89237,cycle
665,5fe562bf7d00,respond,LLC sends response message to the requesting L1,LLC,89238,cycle
665,5fe562bf7d00,add2q_u,L1 receives message from the bus,0,89242,cycle
665,5fe562bf7d00,respond,L1 responds to core,0,89242,cycle
665,5fe562bf7d00,updaDat,L1 attempts to update its data array,0,89242,cycle
665,5fe562bf7d00,wrCache,L1: New data written to cache,0,89242,cycle
666,5fe562bf7d04,add2q_l,L1: The message is added to the processing queue from the core,0,89244,cycle
666,5fe562bf7d04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,89244,cycle
666,5fe562bf7d04,hitActn,L1: request is a hit,0,89244,cycle
667,5fe562bf7d08,add2q_l,L1: The message is added to the processing queue from the core,0,89246,cycle
667,5fe562bf7d08,Miss?  ,L1: Was the request a miss?,0,1,boolean
667,5fe562bf7d08,MSIredy,L1: Protocol determines message is now ready to be processed,0,89246,cycle
667,5fe562bf7d08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,89246,cycle
667,5fe562bf7d08,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,89246,cycle
667,5fe562bf7d08,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,89247,cycle
667,5fe562bf7d08,add2q_u,L1 receives message from the bus,0,89248,cycle
667,5fe562bf7d08,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,89248,cycle
667,5fe562bf7d08,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
667,5fe562bf7d08,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,89248,cycle
667,5fe562bf7d08,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,89248,cycle
667,5fe562bf7d08,add_req,LLC miss -> LLC sends request to DRAM,LLC,89248,cycle
667,5fe562bf7d08,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,89505,cycle
667,5fe562bf7d08,respond,LLC sends response message to the requesting L1,LLC,89505,cycle
667,5fe562bf7d08,updaDat,LLC updates its data array,LLC,89505,cycle
667,5fe562bf7d08,wrCache,LLC: New data written to cache,LLC,89505,cycle
667,5fe562bf7d08,respond,LLC sends response message to the requesting L1,LLC,89506,cycle
667,5fe562bf7d08,add2q_u,L1 receives message from the bus,0,89510,cycle
667,5fe562bf7d08,respond,L1 responds to core,0,89510,cycle
667,5fe562bf7d08,updaDat,L1 attempts to update its data array,0,89510,cycle
667,5fe562bf7d08,wrCache,L1: New data written to cache,0,89510,cycle
668,5fe562bf7d0c,add2q_l,L1: The message is added to the processing queue from the core,0,89512,cycle
668,5fe562bf7d0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,89512,cycle
668,5fe562bf7d0c,hitActn,L1: request is a hit,0,89512,cycle
669,5fe562bf7d10,add2q_l,L1: The message is added to the processing queue from the core,0,89514,cycle
669,5fe562bf7d10,Miss?  ,L1: Was the request a miss?,0,1,boolean
669,5fe562bf7d10,MSIredy,L1: Protocol determines message is now ready to be processed,0,89514,cycle
669,5fe562bf7d10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,89514,cycle
669,5fe562bf7d10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,89514,cycle
669,5fe562bf7d10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,89515,cycle
669,5fe562bf7d10,add2q_u,L1 receives message from the bus,0,89516,cycle
669,5fe562bf7d10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,89516,cycle
669,5fe562bf7d10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
669,5fe562bf7d10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,89516,cycle
669,5fe562bf7d10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,89516,cycle
669,5fe562bf7d10,add_req,LLC miss -> LLC sends request to DRAM,LLC,89516,cycle
669,5fe562bf7d10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,89773,cycle
669,5fe562bf7d10,respond,LLC sends response message to the requesting L1,LLC,89773,cycle
669,5fe562bf7d10,updaDat,LLC updates its data array,LLC,89773,cycle
669,5fe562bf7d10,wrCache,LLC: New data written to cache,LLC,89773,cycle
669,5fe562bf7d10,respond,LLC sends response message to the requesting L1,LLC,89774,cycle
669,5fe562bf7d10,add2q_u,L1 receives message from the bus,0,89778,cycle
669,5fe562bf7d10,respond,L1 responds to core,0,89778,cycle
669,5fe562bf7d10,updaDat,L1 attempts to update its data array,0,89778,cycle
669,5fe562bf7d10,wrCache,L1: New data written to cache,0,89778,cycle
670,5fe562bf7d14,add2q_l,L1: The message is added to the processing queue from the core,0,89780,cycle
670,5fe562bf7d14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,89780,cycle
670,5fe562bf7d14,hitActn,L1: request is a hit,0,89780,cycle
671,5fe562bf7d18,add2q_l,L1: The message is added to the processing queue from the core,0,89782,cycle
671,5fe562bf7d18,Miss?  ,L1: Was the request a miss?,0,1,boolean
671,5fe562bf7d18,MSIredy,L1: Protocol determines message is now ready to be processed,0,89782,cycle
671,5fe562bf7d18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,89782,cycle
671,5fe562bf7d18,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,89782,cycle
671,5fe562bf7d18,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,89783,cycle
671,5fe562bf7d18,add2q_u,L1 receives message from the bus,0,89784,cycle
671,5fe562bf7d18,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,89784,cycle
671,5fe562bf7d18,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
671,5fe562bf7d18,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,89784,cycle
671,5fe562bf7d18,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,89784,cycle
671,5fe562bf7d18,add_req,LLC miss -> LLC sends request to DRAM,LLC,89784,cycle
671,5fe562bf7d18,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,90041,cycle
671,5fe562bf7d18,respond,LLC sends response message to the requesting L1,LLC,90041,cycle
671,5fe562bf7d18,updaDat,LLC updates its data array,LLC,90041,cycle
671,5fe562bf7d18,wrCache,LLC: New data written to cache,LLC,90041,cycle
671,5fe562bf7d18,respond,LLC sends response message to the requesting L1,LLC,90042,cycle
671,5fe562bf7d18,add2q_u,L1 receives message from the bus,0,90046,cycle
671,5fe562bf7d18,respond,L1 responds to core,0,90046,cycle
671,5fe562bf7d18,updaDat,L1 attempts to update its data array,0,90046,cycle
671,5fe562bf7d18,wrCache,L1: New data written to cache,0,90046,cycle
672,5fe562bf7d1c,add2q_l,L1: The message is added to the processing queue from the core,0,90048,cycle
672,5fe562bf7d1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,90048,cycle
672,5fe562bf7d1c,hitActn,L1: request is a hit,0,90048,cycle
673,5fe562bf7d20,add2q_l,L1: The message is added to the processing queue from the core,0,90050,cycle
673,5fe562bf7d20,Miss?  ,L1: Was the request a miss?,0,1,boolean
673,5fe562bf7d20,MSIredy,L1: Protocol determines message is now ready to be processed,0,90050,cycle
673,5fe562bf7d20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,90050,cycle
673,5fe562bf7d20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,90050,cycle
673,5fe562bf7d20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,90051,cycle
673,5fe562bf7d20,add2q_u,L1 receives message from the bus,0,90052,cycle
673,5fe562bf7d20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,90052,cycle
673,5fe562bf7d20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
673,5fe562bf7d20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,90052,cycle
673,5fe562bf7d20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,90052,cycle
673,5fe562bf7d20,add_req,LLC miss -> LLC sends request to DRAM,LLC,90052,cycle
673,5fe562bf7d20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,90309,cycle
673,5fe562bf7d20,respond,LLC sends response message to the requesting L1,LLC,90309,cycle
673,5fe562bf7d20,updaDat,LLC updates its data array,LLC,90309,cycle
673,5fe562bf7d20,wrCache,LLC: New data written to cache,LLC,90309,cycle
673,5fe562bf7d20,respond,LLC sends response message to the requesting L1,LLC,90310,cycle
673,5fe562bf7d20,add2q_u,L1 receives message from the bus,0,90314,cycle
673,5fe562bf7d20,respond,L1 responds to core,0,90314,cycle
673,5fe562bf7d20,updaDat,L1 attempts to update its data array,0,90314,cycle
673,5fe562bf7d20,wrCache,L1: New data written to cache,0,90314,cycle
674,5fe562bf7d24,add2q_l,L1: The message is added to the processing queue from the core,0,90316,cycle
674,5fe562bf7d24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,90316,cycle
674,5fe562bf7d24,hitActn,L1: request is a hit,0,90316,cycle
675,5fe562bf7d28,add2q_l,L1: The message is added to the processing queue from the core,0,90318,cycle
675,5fe562bf7d28,Miss?  ,L1: Was the request a miss?,0,1,boolean
675,5fe562bf7d28,MSIredy,L1: Protocol determines message is now ready to be processed,0,90318,cycle
675,5fe562bf7d28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,90318,cycle
675,5fe562bf7d28,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,90318,cycle
675,5fe562bf7d28,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,90319,cycle
675,5fe562bf7d28,add2q_u,L1 receives message from the bus,0,90320,cycle
675,5fe562bf7d28,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,90320,cycle
675,5fe562bf7d28,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
675,5fe562bf7d28,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,90320,cycle
675,5fe562bf7d28,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,90320,cycle
675,5fe562bf7d28,add_req,LLC miss -> LLC sends request to DRAM,LLC,90320,cycle
675,5fe562bf7d28,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,90577,cycle
675,5fe562bf7d28,respond,LLC sends response message to the requesting L1,LLC,90577,cycle
675,5fe562bf7d28,updaDat,LLC updates its data array,LLC,90577,cycle
675,5fe562bf7d28,wrCache,LLC: New data written to cache,LLC,90577,cycle
675,5fe562bf7d28,respond,LLC sends response message to the requesting L1,LLC,90578,cycle
675,5fe562bf7d28,add2q_u,L1 receives message from the bus,0,90582,cycle
675,5fe562bf7d28,respond,L1 responds to core,0,90582,cycle
675,5fe562bf7d28,updaDat,L1 attempts to update its data array,0,90582,cycle
675,5fe562bf7d28,wrCache,L1: New data written to cache,0,90582,cycle
676,5fe562bf7d2c,add2q_l,L1: The message is added to the processing queue from the core,0,90584,cycle
676,5fe562bf7d2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,90584,cycle
676,5fe562bf7d2c,hitActn,L1: request is a hit,0,90584,cycle
677,5fe562bf7d30,add2q_l,L1: The message is added to the processing queue from the core,0,90586,cycle
677,5fe562bf7d30,Miss?  ,L1: Was the request a miss?,0,1,boolean
677,5fe562bf7d30,MSIredy,L1: Protocol determines message is now ready to be processed,0,90586,cycle
677,5fe562bf7d30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,90586,cycle
677,5fe562bf7d30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,90586,cycle
677,5fe562bf7d30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,90587,cycle
677,5fe562bf7d30,add2q_u,L1 receives message from the bus,0,90588,cycle
677,5fe562bf7d30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,90588,cycle
677,5fe562bf7d30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
677,5fe562bf7d30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,90588,cycle
677,5fe562bf7d30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,90588,cycle
677,5fe562bf7d30,add_req,LLC miss -> LLC sends request to DRAM,LLC,90588,cycle
677,5fe562bf7d30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,90845,cycle
677,5fe562bf7d30,respond,LLC sends response message to the requesting L1,LLC,90845,cycle
677,5fe562bf7d30,updaDat,LLC updates its data array,LLC,90845,cycle
677,5fe562bf7d30,wrCache,LLC: New data written to cache,LLC,90845,cycle
677,5fe562bf7d30,respond,LLC sends response message to the requesting L1,LLC,90846,cycle
677,5fe562bf7d30,add2q_u,L1 receives message from the bus,0,90850,cycle
677,5fe562bf7d30,respond,L1 responds to core,0,90850,cycle
677,5fe562bf7d30,updaDat,L1 attempts to update its data array,0,90850,cycle
677,5fe562bf7d30,wrCache,L1: New data written to cache,0,90850,cycle
678,5fe562bf7d34,add2q_l,L1: The message is added to the processing queue from the core,0,90852,cycle
678,5fe562bf7d34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,90852,cycle
678,5fe562bf7d34,hitActn,L1: request is a hit,0,90852,cycle
679,5fe562bf7d38,add2q_l,L1: The message is added to the processing queue from the core,0,90854,cycle
679,5fe562bf7d38,Miss?  ,L1: Was the request a miss?,0,1,boolean
679,5fe562bf7d38,MSIredy,L1: Protocol determines message is now ready to be processed,0,90854,cycle
679,5fe562bf7d38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,90854,cycle
679,5fe562bf7d38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,90854,cycle
679,5fe562bf7d38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,90855,cycle
679,5fe562bf7d38,add2q_u,L1 receives message from the bus,0,90856,cycle
679,5fe562bf7d38,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,90856,cycle
679,5fe562bf7d38,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
679,5fe562bf7d38,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,90856,cycle
679,5fe562bf7d38,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,90856,cycle
679,5fe562bf7d38,add_req,LLC miss -> LLC sends request to DRAM,LLC,90856,cycle
679,5fe562bf7d38,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,91113,cycle
679,5fe562bf7d38,respond,LLC sends response message to the requesting L1,LLC,91113,cycle
679,5fe562bf7d38,updaDat,LLC updates its data array,LLC,91113,cycle
679,5fe562bf7d38,wrCache,LLC: New data written to cache,LLC,91113,cycle
679,5fe562bf7d38,respond,LLC sends response message to the requesting L1,LLC,91114,cycle
679,5fe562bf7d38,add2q_u,L1 receives message from the bus,0,91118,cycle
679,5fe562bf7d38,respond,L1 responds to core,0,91118,cycle
679,5fe562bf7d38,updaDat,L1 attempts to update its data array,0,91118,cycle
679,5fe562bf7d38,wrCache,L1: New data written to cache,0,91118,cycle
680,5fe562bf7d3c,add2q_l,L1: The message is added to the processing queue from the core,0,91120,cycle
680,5fe562bf7d3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,91120,cycle
680,5fe562bf7d3c,hitActn,L1: request is a hit,0,91120,cycle
681,5fe562bf7d40,add2q_l,L1: The message is added to the processing queue from the core,0,91122,cycle
681,5fe562bf7d40,Miss?  ,L1: Was the request a miss?,0,1,boolean
681,5fe562bf7d40,MSIredy,L1: Protocol determines message is now ready to be processed,0,91122,cycle
681,5fe562bf7d40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,91122,cycle
681,5fe562bf7d40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,91122,cycle
681,5fe562bf7d40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,91123,cycle
681,5fe562bf7d40,add2q_u,L1 receives message from the bus,0,91124,cycle
681,5fe562bf7d40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,91124,cycle
681,5fe562bf7d40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
681,5fe562bf7d40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,91124,cycle
681,5fe562bf7d40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,91124,cycle
681,5fe562bf7d40,add_req,LLC miss -> LLC sends request to DRAM,LLC,91124,cycle
681,5fe562bf7d40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,91381,cycle
681,5fe562bf7d40,respond,LLC sends response message to the requesting L1,LLC,91381,cycle
681,5fe562bf7d40,updaDat,LLC updates its data array,LLC,91381,cycle
681,5fe562bf7d40,wrCache,LLC: New data written to cache,LLC,91381,cycle
681,5fe562bf7d40,respond,LLC sends response message to the requesting L1,LLC,91382,cycle
681,5fe562bf7d40,add2q_u,L1 receives message from the bus,0,91386,cycle
681,5fe562bf7d40,respond,L1 responds to core,0,91386,cycle
681,5fe562bf7d40,updaDat,L1 attempts to update its data array,0,91386,cycle
681,5fe562bf7d40,wrCache,L1: New data written to cache,0,91386,cycle
682,5fe562bf7d44,add2q_l,L1: The message is added to the processing queue from the core,0,91388,cycle
682,5fe562bf7d44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,91388,cycle
682,5fe562bf7d44,hitActn,L1: request is a hit,0,91388,cycle
683,5fe562bf7d48,add2q_l,L1: The message is added to the processing queue from the core,0,91390,cycle
683,5fe562bf7d48,Miss?  ,L1: Was the request a miss?,0,1,boolean
683,5fe562bf7d48,MSIredy,L1: Protocol determines message is now ready to be processed,0,91390,cycle
683,5fe562bf7d48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,91390,cycle
683,5fe562bf7d48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,91390,cycle
683,5fe562bf7d48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,91391,cycle
683,5fe562bf7d48,add2q_u,L1 receives message from the bus,0,91392,cycle
683,5fe562bf7d48,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,91392,cycle
683,5fe562bf7d48,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
683,5fe562bf7d48,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,91392,cycle
683,5fe562bf7d48,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,91392,cycle
683,5fe562bf7d48,add_req,LLC miss -> LLC sends request to DRAM,LLC,91392,cycle
683,5fe562bf7d48,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,91649,cycle
683,5fe562bf7d48,respond,LLC sends response message to the requesting L1,LLC,91649,cycle
683,5fe562bf7d48,updaDat,LLC updates its data array,LLC,91649,cycle
683,5fe562bf7d48,wrCache,LLC: New data written to cache,LLC,91649,cycle
683,5fe562bf7d48,respond,LLC sends response message to the requesting L1,LLC,91650,cycle
683,5fe562bf7d48,add2q_u,L1 receives message from the bus,0,91654,cycle
683,5fe562bf7d48,respond,L1 responds to core,0,91654,cycle
683,5fe562bf7d48,updaDat,L1 attempts to update its data array,0,91654,cycle
683,5fe562bf7d48,wrCache,L1: New data written to cache,0,91654,cycle
684,5fe562bf7d4c,add2q_l,L1: The message is added to the processing queue from the core,0,91656,cycle
684,5fe562bf7d4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,91656,cycle
684,5fe562bf7d4c,hitActn,L1: request is a hit,0,91656,cycle
685,5fe562bf7d50,add2q_l,L1: The message is added to the processing queue from the core,0,91658,cycle
685,5fe562bf7d50,Miss?  ,L1: Was the request a miss?,0,1,boolean
685,5fe562bf7d50,MSIredy,L1: Protocol determines message is now ready to be processed,0,91658,cycle
685,5fe562bf7d50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,91658,cycle
685,5fe562bf7d50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,91658,cycle
685,5fe562bf7d50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,91659,cycle
685,5fe562bf7d50,add2q_u,L1 receives message from the bus,0,91660,cycle
685,5fe562bf7d50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,91660,cycle
685,5fe562bf7d50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
685,5fe562bf7d50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,91660,cycle
685,5fe562bf7d50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,91660,cycle
685,5fe562bf7d50,add_req,LLC miss -> LLC sends request to DRAM,LLC,91660,cycle
685,5fe562bf7d50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,91917,cycle
685,5fe562bf7d50,respond,LLC sends response message to the requesting L1,LLC,91917,cycle
685,5fe562bf7d50,updaDat,LLC updates its data array,LLC,91917,cycle
685,5fe562bf7d50,wrCache,LLC: New data written to cache,LLC,91917,cycle
685,5fe562bf7d50,respond,LLC sends response message to the requesting L1,LLC,91918,cycle
685,5fe562bf7d50,add2q_u,L1 receives message from the bus,0,91922,cycle
685,5fe562bf7d50,respond,L1 responds to core,0,91922,cycle
685,5fe562bf7d50,updaDat,L1 attempts to update its data array,0,91922,cycle
685,5fe562bf7d50,wrCache,L1: New data written to cache,0,91922,cycle
686,5fe562bf7d54,add2q_l,L1: The message is added to the processing queue from the core,0,91924,cycle
686,5fe562bf7d54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,91924,cycle
686,5fe562bf7d54,hitActn,L1: request is a hit,0,91924,cycle
687,5fe562bf7d58,add2q_l,L1: The message is added to the processing queue from the core,0,91926,cycle
687,5fe562bf7d58,Miss?  ,L1: Was the request a miss?,0,1,boolean
687,5fe562bf7d58,MSIredy,L1: Protocol determines message is now ready to be processed,0,91926,cycle
687,5fe562bf7d58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,91926,cycle
687,5fe562bf7d58,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,91926,cycle
687,5fe562bf7d58,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,91927,cycle
687,5fe562bf7d58,add2q_u,L1 receives message from the bus,0,91928,cycle
687,5fe562bf7d58,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,91928,cycle
687,5fe562bf7d58,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
687,5fe562bf7d58,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,91928,cycle
687,5fe562bf7d58,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,91928,cycle
687,5fe562bf7d58,add_req,LLC miss -> LLC sends request to DRAM,LLC,91928,cycle
687,5fe562bf7d58,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,92185,cycle
687,5fe562bf7d58,respond,LLC sends response message to the requesting L1,LLC,92185,cycle
687,5fe562bf7d58,updaDat,LLC updates its data array,LLC,92185,cycle
687,5fe562bf7d58,wrCache,LLC: New data written to cache,LLC,92185,cycle
687,5fe562bf7d58,respond,LLC sends response message to the requesting L1,LLC,92186,cycle
687,5fe562bf7d58,add2q_u,L1 receives message from the bus,0,92190,cycle
687,5fe562bf7d58,respond,L1 responds to core,0,92190,cycle
687,5fe562bf7d58,updaDat,L1 attempts to update its data array,0,92190,cycle
687,5fe562bf7d58,wrCache,L1: New data written to cache,0,92190,cycle
688,5fe562bf7d5c,add2q_l,L1: The message is added to the processing queue from the core,0,92192,cycle
688,5fe562bf7d5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,92192,cycle
688,5fe562bf7d5c,hitActn,L1: request is a hit,0,92192,cycle
689,5fe562bf7d60,add2q_l,L1: The message is added to the processing queue from the core,0,92194,cycle
689,5fe562bf7d60,Miss?  ,L1: Was the request a miss?,0,1,boolean
689,5fe562bf7d60,MSIredy,L1: Protocol determines message is now ready to be processed,0,92194,cycle
689,5fe562bf7d60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,92194,cycle
689,5fe562bf7d60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,92194,cycle
689,5fe562bf7d60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,92195,cycle
689,5fe562bf7d60,add2q_u,L1 receives message from the bus,0,92196,cycle
689,5fe562bf7d60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,92196,cycle
689,5fe562bf7d60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
689,5fe562bf7d60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,92196,cycle
689,5fe562bf7d60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,92196,cycle
689,5fe562bf7d60,add_req,LLC miss -> LLC sends request to DRAM,LLC,92196,cycle
689,5fe562bf7d60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,92453,cycle
689,5fe562bf7d60,respond,LLC sends response message to the requesting L1,LLC,92453,cycle
689,5fe562bf7d60,updaDat,LLC updates its data array,LLC,92453,cycle
689,5fe562bf7d60,wrCache,LLC: New data written to cache,LLC,92453,cycle
689,5fe562bf7d60,respond,LLC sends response message to the requesting L1,LLC,92454,cycle
689,5fe562bf7d60,add2q_u,L1 receives message from the bus,0,92458,cycle
689,5fe562bf7d60,respond,L1 responds to core,0,92458,cycle
689,5fe562bf7d60,updaDat,L1 attempts to update its data array,0,92458,cycle
689,5fe562bf7d60,wrCache,L1: New data written to cache,0,92458,cycle
690,5fe562bf7d64,add2q_l,L1: The message is added to the processing queue from the core,0,92460,cycle
690,5fe562bf7d64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,92460,cycle
690,5fe562bf7d64,hitActn,L1: request is a hit,0,92460,cycle
691,5fe562bf7d68,add2q_l,L1: The message is added to the processing queue from the core,0,92462,cycle
691,5fe562bf7d68,Miss?  ,L1: Was the request a miss?,0,1,boolean
691,5fe562bf7d68,MSIredy,L1: Protocol determines message is now ready to be processed,0,92462,cycle
691,5fe562bf7d68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,92462,cycle
691,5fe562bf7d68,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,92462,cycle
691,5fe562bf7d68,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,92463,cycle
691,5fe562bf7d68,add2q_u,L1 receives message from the bus,0,92464,cycle
691,5fe562bf7d68,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,92464,cycle
691,5fe562bf7d68,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
691,5fe562bf7d68,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,92464,cycle
691,5fe562bf7d68,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,92464,cycle
691,5fe562bf7d68,add_req,LLC miss -> LLC sends request to DRAM,LLC,92464,cycle
691,5fe562bf7d68,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,92721,cycle
691,5fe562bf7d68,respond,LLC sends response message to the requesting L1,LLC,92721,cycle
691,5fe562bf7d68,updaDat,LLC updates its data array,LLC,92721,cycle
691,5fe562bf7d68,wrCache,LLC: New data written to cache,LLC,92721,cycle
691,5fe562bf7d68,respond,LLC sends response message to the requesting L1,LLC,92722,cycle
691,5fe562bf7d68,add2q_u,L1 receives message from the bus,0,92726,cycle
691,5fe562bf7d68,respond,L1 responds to core,0,92726,cycle
691,5fe562bf7d68,updaDat,L1 attempts to update its data array,0,92726,cycle
691,5fe562bf7d68,wrCache,L1: New data written to cache,0,92726,cycle
692,5fe562bf7d6c,add2q_l,L1: The message is added to the processing queue from the core,0,92728,cycle
692,5fe562bf7d6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,92728,cycle
692,5fe562bf7d6c,hitActn,L1: request is a hit,0,92728,cycle
693,5fe562bf7d70,add2q_l,L1: The message is added to the processing queue from the core,0,92730,cycle
693,5fe562bf7d70,Miss?  ,L1: Was the request a miss?,0,1,boolean
693,5fe562bf7d70,MSIredy,L1: Protocol determines message is now ready to be processed,0,92730,cycle
693,5fe562bf7d70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,92730,cycle
693,5fe562bf7d70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,92730,cycle
693,5fe562bf7d70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,92731,cycle
693,5fe562bf7d70,add2q_u,L1 receives message from the bus,0,92732,cycle
693,5fe562bf7d70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,92732,cycle
693,5fe562bf7d70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
693,5fe562bf7d70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,92732,cycle
693,5fe562bf7d70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,92732,cycle
693,5fe562bf7d70,add_req,LLC miss -> LLC sends request to DRAM,LLC,92732,cycle
693,5fe562bf7d70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,92989,cycle
693,5fe562bf7d70,respond,LLC sends response message to the requesting L1,LLC,92989,cycle
693,5fe562bf7d70,updaDat,LLC updates its data array,LLC,92989,cycle
693,5fe562bf7d70,wrCache,LLC: New data written to cache,LLC,92989,cycle
693,5fe562bf7d70,respond,LLC sends response message to the requesting L1,LLC,92990,cycle
693,5fe562bf7d70,add2q_u,L1 receives message from the bus,0,92994,cycle
693,5fe562bf7d70,respond,L1 responds to core,0,92994,cycle
693,5fe562bf7d70,updaDat,L1 attempts to update its data array,0,92994,cycle
693,5fe562bf7d70,wrCache,L1: New data written to cache,0,92994,cycle
694,5fe562bf7d74,add2q_l,L1: The message is added to the processing queue from the core,0,92996,cycle
694,5fe562bf7d74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,92996,cycle
694,5fe562bf7d74,hitActn,L1: request is a hit,0,92996,cycle
695,5fe562bf7d78,add2q_l,L1: The message is added to the processing queue from the core,0,92998,cycle
695,5fe562bf7d78,Miss?  ,L1: Was the request a miss?,0,1,boolean
695,5fe562bf7d78,MSIredy,L1: Protocol determines message is now ready to be processed,0,92998,cycle
695,5fe562bf7d78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,92998,cycle
695,5fe562bf7d78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,92998,cycle
695,5fe562bf7d78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,92999,cycle
695,5fe562bf7d78,add2q_u,L1 receives message from the bus,0,93000,cycle
695,5fe562bf7d78,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,93000,cycle
695,5fe562bf7d78,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
695,5fe562bf7d78,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,93000,cycle
695,5fe562bf7d78,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,93000,cycle
695,5fe562bf7d78,add_req,LLC miss -> LLC sends request to DRAM,LLC,93000,cycle
695,5fe562bf7d78,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,93257,cycle
695,5fe562bf7d78,respond,LLC sends response message to the requesting L1,LLC,93257,cycle
695,5fe562bf7d78,updaDat,LLC updates its data array,LLC,93257,cycle
695,5fe562bf7d78,wrCache,LLC: New data written to cache,LLC,93257,cycle
695,5fe562bf7d78,respond,LLC sends response message to the requesting L1,LLC,93258,cycle
695,5fe562bf7d78,add2q_u,L1 receives message from the bus,0,93262,cycle
695,5fe562bf7d78,respond,L1 responds to core,0,93262,cycle
695,5fe562bf7d78,updaDat,L1 attempts to update its data array,0,93262,cycle
695,5fe562bf7d78,wrCache,L1: New data written to cache,0,93262,cycle
696,5fe562bf7d7c,add2q_l,L1: The message is added to the processing queue from the core,0,93264,cycle
696,5fe562bf7d7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,93264,cycle
696,5fe562bf7d7c,hitActn,L1: request is a hit,0,93264,cycle
697,5fe562bf7d80,add2q_l,L1: The message is added to the processing queue from the core,0,93266,cycle
697,5fe562bf7d80,Miss?  ,L1: Was the request a miss?,0,1,boolean
697,5fe562bf7d80,MSIredy,L1: Protocol determines message is now ready to be processed,0,93266,cycle
697,5fe562bf7d80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,93266,cycle
697,5fe562bf7d80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,93266,cycle
697,5fe562bf7d80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,93267,cycle
697,5fe562bf7d80,add2q_u,L1 receives message from the bus,0,93268,cycle
697,5fe562bf7d80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,93268,cycle
697,5fe562bf7d80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
697,5fe562bf7d80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,93268,cycle
697,5fe562bf7d80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,93268,cycle
697,5fe562bf7d80,add_req,LLC miss -> LLC sends request to DRAM,LLC,93268,cycle
697,5fe562bf7d80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,93525,cycle
697,5fe562bf7d80,respond,LLC sends response message to the requesting L1,LLC,93525,cycle
697,5fe562bf7d80,updaDat,LLC updates its data array,LLC,93525,cycle
697,5fe562bf7d80,wrCache,LLC: New data written to cache,LLC,93525,cycle
697,5fe562bf7d80,respond,LLC sends response message to the requesting L1,LLC,93526,cycle
697,5fe562bf7d80,add2q_u,L1 receives message from the bus,0,93530,cycle
697,5fe562bf7d80,respond,L1 responds to core,0,93530,cycle
697,5fe562bf7d80,updaDat,L1 attempts to update its data array,0,93530,cycle
697,5fe562bf7d80,wrCache,L1: New data written to cache,0,93530,cycle
698,5fe562bf7d84,add2q_l,L1: The message is added to the processing queue from the core,0,93532,cycle
698,5fe562bf7d84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,93532,cycle
698,5fe562bf7d84,hitActn,L1: request is a hit,0,93532,cycle
699,5fe562bf7d88,add2q_l,L1: The message is added to the processing queue from the core,0,93534,cycle
699,5fe562bf7d88,Miss?  ,L1: Was the request a miss?,0,1,boolean
699,5fe562bf7d88,MSIredy,L1: Protocol determines message is now ready to be processed,0,93534,cycle
699,5fe562bf7d88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,93534,cycle
699,5fe562bf7d88,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,93534,cycle
699,5fe562bf7d88,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,93535,cycle
699,5fe562bf7d88,add2q_u,L1 receives message from the bus,0,93536,cycle
699,5fe562bf7d88,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,93536,cycle
699,5fe562bf7d88,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
699,5fe562bf7d88,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,93536,cycle
699,5fe562bf7d88,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,93536,cycle
699,5fe562bf7d88,add_req,LLC miss -> LLC sends request to DRAM,LLC,93536,cycle
699,5fe562bf7d88,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,93793,cycle
699,5fe562bf7d88,respond,LLC sends response message to the requesting L1,LLC,93793,cycle
699,5fe562bf7d88,updaDat,LLC updates its data array,LLC,93793,cycle
699,5fe562bf7d88,wrCache,LLC: New data written to cache,LLC,93793,cycle
699,5fe562bf7d88,respond,LLC sends response message to the requesting L1,LLC,93794,cycle
699,5fe562bf7d88,add2q_u,L1 receives message from the bus,0,93798,cycle
699,5fe562bf7d88,respond,L1 responds to core,0,93798,cycle
699,5fe562bf7d88,updaDat,L1 attempts to update its data array,0,93798,cycle
699,5fe562bf7d88,wrCache,L1: New data written to cache,0,93798,cycle
700,5fe562bf7d8c,add2q_l,L1: The message is added to the processing queue from the core,0,93800,cycle
700,5fe562bf7d8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,93800,cycle
700,5fe562bf7d8c,hitActn,L1: request is a hit,0,93800,cycle
701,5fe562bf7d90,add2q_l,L1: The message is added to the processing queue from the core,0,93802,cycle
701,5fe562bf7d90,Miss?  ,L1: Was the request a miss?,0,1,boolean
701,5fe562bf7d90,MSIredy,L1: Protocol determines message is now ready to be processed,0,93802,cycle
701,5fe562bf7d90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,93802,cycle
701,5fe562bf7d90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,93802,cycle
701,5fe562bf7d90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,93803,cycle
701,5fe562bf7d90,add2q_u,L1 receives message from the bus,0,93804,cycle
701,5fe562bf7d90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,93804,cycle
701,5fe562bf7d90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
701,5fe562bf7d90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,93804,cycle
701,5fe562bf7d90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,93804,cycle
701,5fe562bf7d90,add_req,LLC miss -> LLC sends request to DRAM,LLC,93804,cycle
701,5fe562bf7d90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,94061,cycle
701,5fe562bf7d90,respond,LLC sends response message to the requesting L1,LLC,94061,cycle
701,5fe562bf7d90,updaDat,LLC updates its data array,LLC,94061,cycle
701,5fe562bf7d90,wrCache,LLC: New data written to cache,LLC,94061,cycle
701,5fe562bf7d90,respond,LLC sends response message to the requesting L1,LLC,94062,cycle
701,5fe562bf7d90,add2q_u,L1 receives message from the bus,0,94066,cycle
701,5fe562bf7d90,respond,L1 responds to core,0,94066,cycle
701,5fe562bf7d90,updaDat,L1 attempts to update its data array,0,94066,cycle
701,5fe562bf7d90,wrCache,L1: New data written to cache,0,94066,cycle
702,5fe562bf7d94,add2q_l,L1: The message is added to the processing queue from the core,0,94068,cycle
702,5fe562bf7d94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,94068,cycle
702,5fe562bf7d94,hitActn,L1: request is a hit,0,94068,cycle
703,5fe562bf7d98,add2q_l,L1: The message is added to the processing queue from the core,0,94070,cycle
703,5fe562bf7d98,Miss?  ,L1: Was the request a miss?,0,1,boolean
703,5fe562bf7d98,MSIredy,L1: Protocol determines message is now ready to be processed,0,94070,cycle
703,5fe562bf7d98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,94070,cycle
703,5fe562bf7d98,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,94070,cycle
703,5fe562bf7d98,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,94071,cycle
703,5fe562bf7d98,add2q_u,L1 receives message from the bus,0,94072,cycle
703,5fe562bf7d98,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,94072,cycle
703,5fe562bf7d98,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
703,5fe562bf7d98,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,94072,cycle
703,5fe562bf7d98,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,94072,cycle
703,5fe562bf7d98,add_req,LLC miss -> LLC sends request to DRAM,LLC,94072,cycle
703,5fe562bf7d98,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,94329,cycle
703,5fe562bf7d98,respond,LLC sends response message to the requesting L1,LLC,94329,cycle
703,5fe562bf7d98,updaDat,LLC updates its data array,LLC,94329,cycle
703,5fe562bf7d98,wrCache,LLC: New data written to cache,LLC,94329,cycle
703,5fe562bf7d98,respond,LLC sends response message to the requesting L1,LLC,94330,cycle
703,5fe562bf7d98,add2q_u,L1 receives message from the bus,0,94334,cycle
703,5fe562bf7d98,respond,L1 responds to core,0,94334,cycle
703,5fe562bf7d98,updaDat,L1 attempts to update its data array,0,94334,cycle
703,5fe562bf7d98,wrCache,L1: New data written to cache,0,94334,cycle
704,5fe562bf7d9c,add2q_l,L1: The message is added to the processing queue from the core,0,94336,cycle
704,5fe562bf7d9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,94336,cycle
704,5fe562bf7d9c,hitActn,L1: request is a hit,0,94336,cycle
705,5fe562bf7da0,add2q_l,L1: The message is added to the processing queue from the core,0,94338,cycle
705,5fe562bf7da0,Miss?  ,L1: Was the request a miss?,0,1,boolean
705,5fe562bf7da0,MSIredy,L1: Protocol determines message is now ready to be processed,0,94338,cycle
705,5fe562bf7da0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,94338,cycle
705,5fe562bf7da0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,94338,cycle
705,5fe562bf7da0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,94339,cycle
705,5fe562bf7da0,add2q_u,L1 receives message from the bus,0,94340,cycle
705,5fe562bf7da0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,94340,cycle
705,5fe562bf7da0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
705,5fe562bf7da0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,94340,cycle
705,5fe562bf7da0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,94340,cycle
705,5fe562bf7da0,add_req,LLC miss -> LLC sends request to DRAM,LLC,94340,cycle
705,5fe562bf7da0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,94597,cycle
705,5fe562bf7da0,respond,LLC sends response message to the requesting L1,LLC,94597,cycle
705,5fe562bf7da0,updaDat,LLC updates its data array,LLC,94597,cycle
705,5fe562bf7da0,wrCache,LLC: New data written to cache,LLC,94597,cycle
705,5fe562bf7da0,respond,LLC sends response message to the requesting L1,LLC,94598,cycle
705,5fe562bf7da0,add2q_u,L1 receives message from the bus,0,94602,cycle
705,5fe562bf7da0,respond,L1 responds to core,0,94602,cycle
705,5fe562bf7da0,updaDat,L1 attempts to update its data array,0,94602,cycle
705,5fe562bf7da0,wrCache,L1: New data written to cache,0,94602,cycle
706,5fe562bf7da4,add2q_l,L1: The message is added to the processing queue from the core,0,94604,cycle
706,5fe562bf7da4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,94604,cycle
706,5fe562bf7da4,hitActn,L1: request is a hit,0,94604,cycle
707,5fe562bf7da8,add2q_l,L1: The message is added to the processing queue from the core,0,94606,cycle
707,5fe562bf7da8,Miss?  ,L1: Was the request a miss?,0,1,boolean
707,5fe562bf7da8,MSIredy,L1: Protocol determines message is now ready to be processed,0,94606,cycle
707,5fe562bf7da8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,94606,cycle
707,5fe562bf7da8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,94606,cycle
707,5fe562bf7da8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,94607,cycle
707,5fe562bf7da8,add2q_u,L1 receives message from the bus,0,94608,cycle
707,5fe562bf7da8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,94608,cycle
707,5fe562bf7da8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
707,5fe562bf7da8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,94608,cycle
707,5fe562bf7da8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,94608,cycle
707,5fe562bf7da8,add_req,LLC miss -> LLC sends request to DRAM,LLC,94608,cycle
707,5fe562bf7da8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,94865,cycle
707,5fe562bf7da8,respond,LLC sends response message to the requesting L1,LLC,94865,cycle
707,5fe562bf7da8,updaDat,LLC updates its data array,LLC,94865,cycle
707,5fe562bf7da8,wrCache,LLC: New data written to cache,LLC,94865,cycle
707,5fe562bf7da8,respond,LLC sends response message to the requesting L1,LLC,94866,cycle
707,5fe562bf7da8,add2q_u,L1 receives message from the bus,0,94870,cycle
707,5fe562bf7da8,respond,L1 responds to core,0,94870,cycle
707,5fe562bf7da8,updaDat,L1 attempts to update its data array,0,94870,cycle
707,5fe562bf7da8,wrCache,L1: New data written to cache,0,94870,cycle
708,5fe562bf7dac,add2q_l,L1: The message is added to the processing queue from the core,0,94872,cycle
708,5fe562bf7dac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,94872,cycle
708,5fe562bf7dac,hitActn,L1: request is a hit,0,94872,cycle
709,5fe562bf7db0,add2q_l,L1: The message is added to the processing queue from the core,0,94874,cycle
709,5fe562bf7db0,Miss?  ,L1: Was the request a miss?,0,1,boolean
709,5fe562bf7db0,MSIredy,L1: Protocol determines message is now ready to be processed,0,94874,cycle
709,5fe562bf7db0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,94874,cycle
709,5fe562bf7db0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,94874,cycle
709,5fe562bf7db0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,94875,cycle
709,5fe562bf7db0,add2q_u,L1 receives message from the bus,0,94876,cycle
709,5fe562bf7db0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,94876,cycle
709,5fe562bf7db0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
709,5fe562bf7db0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,94876,cycle
709,5fe562bf7db0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,94876,cycle
709,5fe562bf7db0,add_req,LLC miss -> LLC sends request to DRAM,LLC,94876,cycle
709,5fe562bf7db0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,95133,cycle
709,5fe562bf7db0,respond,LLC sends response message to the requesting L1,LLC,95133,cycle
709,5fe562bf7db0,updaDat,LLC updates its data array,LLC,95133,cycle
709,5fe562bf7db0,wrCache,LLC: New data written to cache,LLC,95133,cycle
709,5fe562bf7db0,respond,LLC sends response message to the requesting L1,LLC,95134,cycle
709,5fe562bf7db0,add2q_u,L1 receives message from the bus,0,95138,cycle
709,5fe562bf7db0,respond,L1 responds to core,0,95138,cycle
709,5fe562bf7db0,updaDat,L1 attempts to update its data array,0,95138,cycle
709,5fe562bf7db0,wrCache,L1: New data written to cache,0,95138,cycle
710,5fe562bf7db4,add2q_l,L1: The message is added to the processing queue from the core,0,95140,cycle
710,5fe562bf7db4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,95140,cycle
710,5fe562bf7db4,hitActn,L1: request is a hit,0,95140,cycle
711,5fe562bf7db8,add2q_l,L1: The message is added to the processing queue from the core,0,95142,cycle
711,5fe562bf7db8,Miss?  ,L1: Was the request a miss?,0,1,boolean
711,5fe562bf7db8,MSIredy,L1: Protocol determines message is now ready to be processed,0,95142,cycle
711,5fe562bf7db8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,95142,cycle
711,5fe562bf7db8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,95142,cycle
711,5fe562bf7db8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,95143,cycle
711,5fe562bf7db8,add2q_u,L1 receives message from the bus,0,95144,cycle
711,5fe562bf7db8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,95144,cycle
711,5fe562bf7db8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
711,5fe562bf7db8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,95144,cycle
711,5fe562bf7db8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,95144,cycle
711,5fe562bf7db8,add_req,LLC miss -> LLC sends request to DRAM,LLC,95144,cycle
711,5fe562bf7db8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,95401,cycle
711,5fe562bf7db8,respond,LLC sends response message to the requesting L1,LLC,95401,cycle
711,5fe562bf7db8,updaDat,LLC updates its data array,LLC,95401,cycle
711,5fe562bf7db8,wrCache,LLC: New data written to cache,LLC,95401,cycle
711,5fe562bf7db8,respond,LLC sends response message to the requesting L1,LLC,95402,cycle
711,5fe562bf7db8,add2q_u,L1 receives message from the bus,0,95406,cycle
711,5fe562bf7db8,respond,L1 responds to core,0,95406,cycle
711,5fe562bf7db8,updaDat,L1 attempts to update its data array,0,95406,cycle
711,5fe562bf7db8,wrCache,L1: New data written to cache,0,95406,cycle
712,5fe562bf7dbc,add2q_l,L1: The message is added to the processing queue from the core,0,95408,cycle
712,5fe562bf7dbc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,95408,cycle
712,5fe562bf7dbc,hitActn,L1: request is a hit,0,95408,cycle
713,5fe562bf7dc0,add2q_l,L1: The message is added to the processing queue from the core,0,95410,cycle
713,5fe562bf7dc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
713,5fe562bf7dc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,95410,cycle
713,5fe562bf7dc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,95410,cycle
713,5fe562bf7dc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,95410,cycle
713,5fe562bf7dc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,95411,cycle
713,5fe562bf7dc0,add2q_u,L1 receives message from the bus,0,95412,cycle
713,5fe562bf7dc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,95412,cycle
713,5fe562bf7dc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
713,5fe562bf7dc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,95412,cycle
713,5fe562bf7dc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,95412,cycle
713,5fe562bf7dc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,95412,cycle
713,5fe562bf7dc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,95669,cycle
713,5fe562bf7dc0,respond,LLC sends response message to the requesting L1,LLC,95669,cycle
713,5fe562bf7dc0,updaDat,LLC updates its data array,LLC,95669,cycle
713,5fe562bf7dc0,wrCache,LLC: New data written to cache,LLC,95669,cycle
713,5fe562bf7dc0,respond,LLC sends response message to the requesting L1,LLC,95670,cycle
713,5fe562bf7dc0,add2q_u,L1 receives message from the bus,0,95674,cycle
713,5fe562bf7dc0,respond,L1 responds to core,0,95674,cycle
713,5fe562bf7dc0,updaDat,L1 attempts to update its data array,0,95674,cycle
713,5fe562bf7dc0,wrCache,L1: New data written to cache,0,95674,cycle
714,5fe562bf7dc4,add2q_l,L1: The message is added to the processing queue from the core,0,95676,cycle
714,5fe562bf7dc4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,95676,cycle
714,5fe562bf7dc4,hitActn,L1: request is a hit,0,95676,cycle
715,5fe562bf7dc8,add2q_l,L1: The message is added to the processing queue from the core,0,95678,cycle
715,5fe562bf7dc8,Miss?  ,L1: Was the request a miss?,0,1,boolean
715,5fe562bf7dc8,MSIredy,L1: Protocol determines message is now ready to be processed,0,95678,cycle
715,5fe562bf7dc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,95678,cycle
715,5fe562bf7dc8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,95678,cycle
715,5fe562bf7dc8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,95679,cycle
715,5fe562bf7dc8,add2q_u,L1 receives message from the bus,0,95680,cycle
715,5fe562bf7dc8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,95680,cycle
715,5fe562bf7dc8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
715,5fe562bf7dc8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,95680,cycle
715,5fe562bf7dc8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,95680,cycle
715,5fe562bf7dc8,add_req,LLC miss -> LLC sends request to DRAM,LLC,95680,cycle
715,5fe562bf7dc8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,95937,cycle
715,5fe562bf7dc8,respond,LLC sends response message to the requesting L1,LLC,95937,cycle
715,5fe562bf7dc8,updaDat,LLC updates its data array,LLC,95937,cycle
715,5fe562bf7dc8,wrCache,LLC: New data written to cache,LLC,95937,cycle
715,5fe562bf7dc8,respond,LLC sends response message to the requesting L1,LLC,95938,cycle
715,5fe562bf7dc8,add2q_u,L1 receives message from the bus,0,95942,cycle
715,5fe562bf7dc8,respond,L1 responds to core,0,95942,cycle
715,5fe562bf7dc8,updaDat,L1 attempts to update its data array,0,95942,cycle
715,5fe562bf7dc8,wrCache,L1: New data written to cache,0,95942,cycle
716,5fe562bf7dcc,add2q_l,L1: The message is added to the processing queue from the core,0,95944,cycle
716,5fe562bf7dcc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,95944,cycle
716,5fe562bf7dcc,hitActn,L1: request is a hit,0,95944,cycle
717,5fe562bf7dd0,add2q_l,L1: The message is added to the processing queue from the core,0,95946,cycle
717,5fe562bf7dd0,Miss?  ,L1: Was the request a miss?,0,1,boolean
717,5fe562bf7dd0,MSIredy,L1: Protocol determines message is now ready to be processed,0,95946,cycle
717,5fe562bf7dd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,95946,cycle
717,5fe562bf7dd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,95946,cycle
717,5fe562bf7dd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,95947,cycle
717,5fe562bf7dd0,add2q_u,L1 receives message from the bus,0,95948,cycle
717,5fe562bf7dd0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,95948,cycle
717,5fe562bf7dd0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
717,5fe562bf7dd0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,95948,cycle
717,5fe562bf7dd0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,95948,cycle
717,5fe562bf7dd0,add_req,LLC miss -> LLC sends request to DRAM,LLC,95948,cycle
717,5fe562bf7dd0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,96205,cycle
717,5fe562bf7dd0,respond,LLC sends response message to the requesting L1,LLC,96205,cycle
717,5fe562bf7dd0,updaDat,LLC updates its data array,LLC,96205,cycle
717,5fe562bf7dd0,wrCache,LLC: New data written to cache,LLC,96205,cycle
717,5fe562bf7dd0,respond,LLC sends response message to the requesting L1,LLC,96206,cycle
717,5fe562bf7dd0,add2q_u,L1 receives message from the bus,0,96210,cycle
717,5fe562bf7dd0,respond,L1 responds to core,0,96210,cycle
717,5fe562bf7dd0,updaDat,L1 attempts to update its data array,0,96210,cycle
717,5fe562bf7dd0,wrCache,L1: New data written to cache,0,96210,cycle
718,5fe562bf7dd4,add2q_l,L1: The message is added to the processing queue from the core,0,96212,cycle
718,5fe562bf7dd4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,96212,cycle
718,5fe562bf7dd4,hitActn,L1: request is a hit,0,96212,cycle
719,5fe562bf7dd8,add2q_l,L1: The message is added to the processing queue from the core,0,96214,cycle
719,5fe562bf7dd8,Miss?  ,L1: Was the request a miss?,0,1,boolean
719,5fe562bf7dd8,MSIredy,L1: Protocol determines message is now ready to be processed,0,96214,cycle
719,5fe562bf7dd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,96214,cycle
719,5fe562bf7dd8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,96214,cycle
719,5fe562bf7dd8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,96215,cycle
719,5fe562bf7dd8,add2q_u,L1 receives message from the bus,0,96216,cycle
719,5fe562bf7dd8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,96216,cycle
719,5fe562bf7dd8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
719,5fe562bf7dd8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,96216,cycle
719,5fe562bf7dd8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,96216,cycle
719,5fe562bf7dd8,add_req,LLC miss -> LLC sends request to DRAM,LLC,96216,cycle
719,5fe562bf7dd8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,96473,cycle
719,5fe562bf7dd8,respond,LLC sends response message to the requesting L1,LLC,96473,cycle
719,5fe562bf7dd8,updaDat,LLC updates its data array,LLC,96473,cycle
719,5fe562bf7dd8,wrCache,LLC: New data written to cache,LLC,96473,cycle
719,5fe562bf7dd8,respond,LLC sends response message to the requesting L1,LLC,96474,cycle
719,5fe562bf7dd8,add2q_u,L1 receives message from the bus,0,96478,cycle
719,5fe562bf7dd8,respond,L1 responds to core,0,96478,cycle
719,5fe562bf7dd8,updaDat,L1 attempts to update its data array,0,96478,cycle
719,5fe562bf7dd8,wrCache,L1: New data written to cache,0,96478,cycle
720,5fe562bf7ddc,add2q_l,L1: The message is added to the processing queue from the core,0,96480,cycle
720,5fe562bf7ddc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,96480,cycle
720,5fe562bf7ddc,hitActn,L1: request is a hit,0,96480,cycle
721,5fe562bf7de0,add2q_l,L1: The message is added to the processing queue from the core,0,96482,cycle
721,5fe562bf7de0,Miss?  ,L1: Was the request a miss?,0,1,boolean
721,5fe562bf7de0,MSIredy,L1: Protocol determines message is now ready to be processed,0,96482,cycle
721,5fe562bf7de0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,96482,cycle
721,5fe562bf7de0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,96482,cycle
721,5fe562bf7de0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,96483,cycle
721,5fe562bf7de0,add2q_u,L1 receives message from the bus,0,96484,cycle
721,5fe562bf7de0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,96484,cycle
721,5fe562bf7de0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
721,5fe562bf7de0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,96484,cycle
721,5fe562bf7de0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,96484,cycle
721,5fe562bf7de0,add_req,LLC miss -> LLC sends request to DRAM,LLC,96484,cycle
721,5fe562bf7de0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,96741,cycle
721,5fe562bf7de0,respond,LLC sends response message to the requesting L1,LLC,96741,cycle
721,5fe562bf7de0,updaDat,LLC updates its data array,LLC,96741,cycle
721,5fe562bf7de0,wrCache,LLC: New data written to cache,LLC,96741,cycle
721,5fe562bf7de0,respond,LLC sends response message to the requesting L1,LLC,96742,cycle
721,5fe562bf7de0,add2q_u,L1 receives message from the bus,0,96746,cycle
721,5fe562bf7de0,respond,L1 responds to core,0,96746,cycle
721,5fe562bf7de0,updaDat,L1 attempts to update its data array,0,96746,cycle
721,5fe562bf7de0,wrCache,L1: New data written to cache,0,96746,cycle
722,5fe562bf7de4,add2q_l,L1: The message is added to the processing queue from the core,0,96748,cycle
722,5fe562bf7de4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,96748,cycle
722,5fe562bf7de4,hitActn,L1: request is a hit,0,96748,cycle
723,5fe562bf7de8,add2q_l,L1: The message is added to the processing queue from the core,0,96750,cycle
723,5fe562bf7de8,Miss?  ,L1: Was the request a miss?,0,1,boolean
723,5fe562bf7de8,MSIredy,L1: Protocol determines message is now ready to be processed,0,96750,cycle
723,5fe562bf7de8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,96750,cycle
723,5fe562bf7de8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,96750,cycle
723,5fe562bf7de8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,96751,cycle
723,5fe562bf7de8,add2q_u,L1 receives message from the bus,0,96752,cycle
723,5fe562bf7de8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,96752,cycle
723,5fe562bf7de8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
723,5fe562bf7de8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,96752,cycle
723,5fe562bf7de8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,96752,cycle
723,5fe562bf7de8,add_req,LLC miss -> LLC sends request to DRAM,LLC,96752,cycle
723,5fe562bf7de8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,97009,cycle
723,5fe562bf7de8,respond,LLC sends response message to the requesting L1,LLC,97009,cycle
723,5fe562bf7de8,updaDat,LLC updates its data array,LLC,97009,cycle
723,5fe562bf7de8,wrCache,LLC: New data written to cache,LLC,97009,cycle
723,5fe562bf7de8,respond,LLC sends response message to the requesting L1,LLC,97010,cycle
723,5fe562bf7de8,add2q_u,L1 receives message from the bus,0,97014,cycle
723,5fe562bf7de8,respond,L1 responds to core,0,97014,cycle
723,5fe562bf7de8,updaDat,L1 attempts to update its data array,0,97014,cycle
723,5fe562bf7de8,wrCache,L1: New data written to cache,0,97014,cycle
724,5fe562bf7dec,add2q_l,L1: The message is added to the processing queue from the core,0,97016,cycle
724,5fe562bf7dec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,97016,cycle
724,5fe562bf7dec,hitActn,L1: request is a hit,0,97016,cycle
725,5fe562bf7df0,add2q_l,L1: The message is added to the processing queue from the core,0,97018,cycle
725,5fe562bf7df0,Miss?  ,L1: Was the request a miss?,0,1,boolean
725,5fe562bf7df0,MSIredy,L1: Protocol determines message is now ready to be processed,0,97018,cycle
725,5fe562bf7df0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,97018,cycle
725,5fe562bf7df0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,97018,cycle
725,5fe562bf7df0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,97019,cycle
725,5fe562bf7df0,add2q_u,L1 receives message from the bus,0,97020,cycle
725,5fe562bf7df0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,97020,cycle
725,5fe562bf7df0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
725,5fe562bf7df0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,97020,cycle
725,5fe562bf7df0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,97020,cycle
725,5fe562bf7df0,add_req,LLC miss -> LLC sends request to DRAM,LLC,97020,cycle
725,5fe562bf7df0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,97277,cycle
725,5fe562bf7df0,respond,LLC sends response message to the requesting L1,LLC,97277,cycle
725,5fe562bf7df0,updaDat,LLC updates its data array,LLC,97277,cycle
725,5fe562bf7df0,wrCache,LLC: New data written to cache,LLC,97277,cycle
725,5fe562bf7df0,respond,LLC sends response message to the requesting L1,LLC,97278,cycle
725,5fe562bf7df0,add2q_u,L1 receives message from the bus,0,97282,cycle
725,5fe562bf7df0,respond,L1 responds to core,0,97282,cycle
725,5fe562bf7df0,updaDat,L1 attempts to update its data array,0,97282,cycle
725,5fe562bf7df0,wrCache,L1: New data written to cache,0,97282,cycle
726,5fe562bf7df4,add2q_l,L1: The message is added to the processing queue from the core,0,97284,cycle
726,5fe562bf7df4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,97284,cycle
726,5fe562bf7df4,hitActn,L1: request is a hit,0,97284,cycle
727,5fe562bf7df8,add2q_l,L1: The message is added to the processing queue from the core,0,97286,cycle
727,5fe562bf7df8,Miss?  ,L1: Was the request a miss?,0,1,boolean
727,5fe562bf7df8,MSIredy,L1: Protocol determines message is now ready to be processed,0,97286,cycle
727,5fe562bf7df8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,97286,cycle
727,5fe562bf7df8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,97286,cycle
727,5fe562bf7df8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,97287,cycle
727,5fe562bf7df8,add2q_u,L1 receives message from the bus,0,97288,cycle
727,5fe562bf7df8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,97288,cycle
727,5fe562bf7df8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
727,5fe562bf7df8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,97288,cycle
727,5fe562bf7df8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,97288,cycle
727,5fe562bf7df8,add_req,LLC miss -> LLC sends request to DRAM,LLC,97288,cycle
727,5fe562bf7df8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,97545,cycle
727,5fe562bf7df8,respond,LLC sends response message to the requesting L1,LLC,97545,cycle
727,5fe562bf7df8,updaDat,LLC updates its data array,LLC,97545,cycle
727,5fe562bf7df8,wrCache,LLC: New data written to cache,LLC,97545,cycle
727,5fe562bf7df8,respond,LLC sends response message to the requesting L1,LLC,97546,cycle
727,5fe562bf7df8,add2q_u,L1 receives message from the bus,0,97550,cycle
727,5fe562bf7df8,respond,L1 responds to core,0,97550,cycle
727,5fe562bf7df8,updaDat,L1 attempts to update its data array,0,97550,cycle
727,5fe562bf7df8,wrCache,L1: New data written to cache,0,97550,cycle
728,5fe562bf7dfc,add2q_l,L1: The message is added to the processing queue from the core,0,97552,cycle
728,5fe562bf7dfc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,97552,cycle
728,5fe562bf7dfc,hitActn,L1: request is a hit,0,97552,cycle
729,5fe562bf7e00,add2q_l,L1: The message is added to the processing queue from the core,0,97554,cycle
729,5fe562bf7e00,Miss?  ,L1: Was the request a miss?,0,1,boolean
729,5fe562bf7e00,MSIredy,L1: Protocol determines message is now ready to be processed,0,97554,cycle
729,5fe562bf7e00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,97554,cycle
729,5fe562bf7e00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,97554,cycle
729,5fe562bf7e00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,97555,cycle
729,5fe562bf7e00,add2q_u,L1 receives message from the bus,0,97556,cycle
729,5fe562bf7e00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,97556,cycle
729,5fe562bf7e00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
729,5fe562bf7e00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,97556,cycle
729,5fe562bf7e00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,97556,cycle
729,5fe562bf7e00,add_req,LLC miss -> LLC sends request to DRAM,LLC,97556,cycle
729,5fe562bf7e00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,97813,cycle
729,5fe562bf7e00,respond,LLC sends response message to the requesting L1,LLC,97813,cycle
729,5fe562bf7e00,updaDat,LLC updates its data array,LLC,97813,cycle
729,5fe562bf7e00,wrCache,LLC: New data written to cache,LLC,97813,cycle
729,5fe562bf7e00,respond,LLC sends response message to the requesting L1,LLC,97814,cycle
729,5fe562bf7e00,add2q_u,L1 receives message from the bus,0,97818,cycle
729,5fe562bf7e00,respond,L1 responds to core,0,97818,cycle
729,5fe562bf7e00,updaDat,L1 attempts to update its data array,0,97818,cycle
729,5fe562bf7e00,wrCache,L1: New data written to cache,0,97818,cycle
730,5fe562bf7e04,add2q_l,L1: The message is added to the processing queue from the core,0,97820,cycle
730,5fe562bf7e04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,97820,cycle
730,5fe562bf7e04,hitActn,L1: request is a hit,0,97820,cycle
731,5fe562bf7e08,add2q_l,L1: The message is added to the processing queue from the core,0,97822,cycle
731,5fe562bf7e08,Miss?  ,L1: Was the request a miss?,0,1,boolean
731,5fe562bf7e08,MSIredy,L1: Protocol determines message is now ready to be processed,0,97822,cycle
731,5fe562bf7e08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,97822,cycle
731,5fe562bf7e08,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,97822,cycle
731,5fe562bf7e08,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,97823,cycle
731,5fe562bf7e08,add2q_u,L1 receives message from the bus,0,97824,cycle
731,5fe562bf7e08,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,97824,cycle
731,5fe562bf7e08,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
731,5fe562bf7e08,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,97824,cycle
731,5fe562bf7e08,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,97824,cycle
731,5fe562bf7e08,add_req,LLC miss -> LLC sends request to DRAM,LLC,97824,cycle
731,5fe562bf7e08,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,98081,cycle
731,5fe562bf7e08,respond,LLC sends response message to the requesting L1,LLC,98081,cycle
731,5fe562bf7e08,updaDat,LLC updates its data array,LLC,98081,cycle
731,5fe562bf7e08,wrCache,LLC: New data written to cache,LLC,98081,cycle
731,5fe562bf7e08,respond,LLC sends response message to the requesting L1,LLC,98082,cycle
731,5fe562bf7e08,add2q_u,L1 receives message from the bus,0,98086,cycle
731,5fe562bf7e08,respond,L1 responds to core,0,98086,cycle
731,5fe562bf7e08,updaDat,L1 attempts to update its data array,0,98086,cycle
731,5fe562bf7e08,wrCache,L1: New data written to cache,0,98086,cycle
732,5fe562bf7e0c,add2q_l,L1: The message is added to the processing queue from the core,0,98088,cycle
732,5fe562bf7e0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,98088,cycle
732,5fe562bf7e0c,hitActn,L1: request is a hit,0,98088,cycle
733,5fe562bf7e10,add2q_l,L1: The message is added to the processing queue from the core,0,98090,cycle
733,5fe562bf7e10,Miss?  ,L1: Was the request a miss?,0,1,boolean
733,5fe562bf7e10,MSIredy,L1: Protocol determines message is now ready to be processed,0,98090,cycle
733,5fe562bf7e10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,98090,cycle
733,5fe562bf7e10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,98090,cycle
733,5fe562bf7e10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,98091,cycle
733,5fe562bf7e10,add2q_u,L1 receives message from the bus,0,98092,cycle
733,5fe562bf7e10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,98092,cycle
733,5fe562bf7e10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
733,5fe562bf7e10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,98092,cycle
733,5fe562bf7e10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,98092,cycle
733,5fe562bf7e10,add_req,LLC miss -> LLC sends request to DRAM,LLC,98092,cycle
733,5fe562bf7e10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,98349,cycle
733,5fe562bf7e10,respond,LLC sends response message to the requesting L1,LLC,98349,cycle
733,5fe562bf7e10,updaDat,LLC updates its data array,LLC,98349,cycle
733,5fe562bf7e10,wrCache,LLC: New data written to cache,LLC,98349,cycle
733,5fe562bf7e10,respond,LLC sends response message to the requesting L1,LLC,98350,cycle
733,5fe562bf7e10,add2q_u,L1 receives message from the bus,0,98354,cycle
733,5fe562bf7e10,respond,L1 responds to core,0,98354,cycle
733,5fe562bf7e10,updaDat,L1 attempts to update its data array,0,98354,cycle
733,5fe562bf7e10,wrCache,L1: New data written to cache,0,98354,cycle
734,5fe562bf7e14,add2q_l,L1: The message is added to the processing queue from the core,0,98356,cycle
734,5fe562bf7e14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,98356,cycle
734,5fe562bf7e14,hitActn,L1: request is a hit,0,98356,cycle
735,5fe562bf7e18,add2q_l,L1: The message is added to the processing queue from the core,0,98358,cycle
735,5fe562bf7e18,Miss?  ,L1: Was the request a miss?,0,1,boolean
735,5fe562bf7e18,MSIredy,L1: Protocol determines message is now ready to be processed,0,98358,cycle
735,5fe562bf7e18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,98358,cycle
735,5fe562bf7e18,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,98358,cycle
735,5fe562bf7e18,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,98359,cycle
735,5fe562bf7e18,add2q_u,L1 receives message from the bus,0,98360,cycle
735,5fe562bf7e18,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,98360,cycle
735,5fe562bf7e18,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
735,5fe562bf7e18,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,98360,cycle
735,5fe562bf7e18,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,98360,cycle
735,5fe562bf7e18,add_req,LLC miss -> LLC sends request to DRAM,LLC,98360,cycle
735,5fe562bf7e18,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,98617,cycle
735,5fe562bf7e18,respond,LLC sends response message to the requesting L1,LLC,98617,cycle
735,5fe562bf7e18,updaDat,LLC updates its data array,LLC,98617,cycle
735,5fe562bf7e18,wrCache,LLC: New data written to cache,LLC,98617,cycle
735,5fe562bf7e18,respond,LLC sends response message to the requesting L1,LLC,98618,cycle
735,5fe562bf7e18,add2q_u,L1 receives message from the bus,0,98622,cycle
735,5fe562bf7e18,respond,L1 responds to core,0,98622,cycle
735,5fe562bf7e18,updaDat,L1 attempts to update its data array,0,98622,cycle
735,5fe562bf7e18,wrCache,L1: New data written to cache,0,98622,cycle
736,5fe562bf7e1c,add2q_l,L1: The message is added to the processing queue from the core,0,98624,cycle
736,5fe562bf7e1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,98624,cycle
736,5fe562bf7e1c,hitActn,L1: request is a hit,0,98624,cycle
737,5fe562bf7e20,add2q_l,L1: The message is added to the processing queue from the core,0,98626,cycle
737,5fe562bf7e20,Miss?  ,L1: Was the request a miss?,0,1,boolean
737,5fe562bf7e20,MSIredy,L1: Protocol determines message is now ready to be processed,0,98626,cycle
737,5fe562bf7e20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,98626,cycle
737,5fe562bf7e20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,98626,cycle
737,5fe562bf7e20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,98627,cycle
737,5fe562bf7e20,add2q_u,L1 receives message from the bus,0,98628,cycle
737,5fe562bf7e20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,98628,cycle
737,5fe562bf7e20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
737,5fe562bf7e20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,98628,cycle
737,5fe562bf7e20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,98628,cycle
737,5fe562bf7e20,add_req,LLC miss -> LLC sends request to DRAM,LLC,98628,cycle
737,5fe562bf7e20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,98885,cycle
737,5fe562bf7e20,respond,LLC sends response message to the requesting L1,LLC,98885,cycle
737,5fe562bf7e20,updaDat,LLC updates its data array,LLC,98885,cycle
737,5fe562bf7e20,wrCache,LLC: New data written to cache,LLC,98885,cycle
737,5fe562bf7e20,respond,LLC sends response message to the requesting L1,LLC,98886,cycle
737,5fe562bf7e20,add2q_u,L1 receives message from the bus,0,98890,cycle
737,5fe562bf7e20,respond,L1 responds to core,0,98890,cycle
737,5fe562bf7e20,updaDat,L1 attempts to update its data array,0,98890,cycle
737,5fe562bf7e20,wrCache,L1: New data written to cache,0,98890,cycle
738,5fe562bf7e24,add2q_l,L1: The message is added to the processing queue from the core,0,98892,cycle
738,5fe562bf7e24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,98892,cycle
738,5fe562bf7e24,hitActn,L1: request is a hit,0,98892,cycle
739,5fe562bf7e28,add2q_l,L1: The message is added to the processing queue from the core,0,98894,cycle
739,5fe562bf7e28,Miss?  ,L1: Was the request a miss?,0,1,boolean
739,5fe562bf7e28,MSIredy,L1: Protocol determines message is now ready to be processed,0,98894,cycle
739,5fe562bf7e28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,98894,cycle
739,5fe562bf7e28,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,98894,cycle
739,5fe562bf7e28,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,98895,cycle
739,5fe562bf7e28,add2q_u,L1 receives message from the bus,0,98896,cycle
739,5fe562bf7e28,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,98896,cycle
739,5fe562bf7e28,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
739,5fe562bf7e28,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,98896,cycle
739,5fe562bf7e28,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,98896,cycle
739,5fe562bf7e28,add_req,LLC miss -> LLC sends request to DRAM,LLC,98896,cycle
739,5fe562bf7e28,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,99153,cycle
739,5fe562bf7e28,respond,LLC sends response message to the requesting L1,LLC,99153,cycle
739,5fe562bf7e28,updaDat,LLC updates its data array,LLC,99153,cycle
739,5fe562bf7e28,wrCache,LLC: New data written to cache,LLC,99153,cycle
739,5fe562bf7e28,respond,LLC sends response message to the requesting L1,LLC,99154,cycle
739,5fe562bf7e28,add2q_u,L1 receives message from the bus,0,99158,cycle
739,5fe562bf7e28,respond,L1 responds to core,0,99158,cycle
739,5fe562bf7e28,updaDat,L1 attempts to update its data array,0,99158,cycle
739,5fe562bf7e28,wrCache,L1: New data written to cache,0,99158,cycle
740,5fe562bf7e2c,add2q_l,L1: The message is added to the processing queue from the core,0,99160,cycle
740,5fe562bf7e2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,99160,cycle
740,5fe562bf7e2c,hitActn,L1: request is a hit,0,99160,cycle
741,5fe562bf7e30,add2q_l,L1: The message is added to the processing queue from the core,0,99162,cycle
741,5fe562bf7e30,Miss?  ,L1: Was the request a miss?,0,1,boolean
741,5fe562bf7e30,MSIredy,L1: Protocol determines message is now ready to be processed,0,99162,cycle
741,5fe562bf7e30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,99162,cycle
741,5fe562bf7e30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,99162,cycle
741,5fe562bf7e30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,99163,cycle
741,5fe562bf7e30,add2q_u,L1 receives message from the bus,0,99164,cycle
741,5fe562bf7e30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,99164,cycle
741,5fe562bf7e30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
741,5fe562bf7e30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,99164,cycle
741,5fe562bf7e30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,99164,cycle
741,5fe562bf7e30,add_req,LLC miss -> LLC sends request to DRAM,LLC,99164,cycle
741,5fe562bf7e30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,99421,cycle
741,5fe562bf7e30,respond,LLC sends response message to the requesting L1,LLC,99421,cycle
741,5fe562bf7e30,updaDat,LLC updates its data array,LLC,99421,cycle
741,5fe562bf7e30,wrCache,LLC: New data written to cache,LLC,99421,cycle
741,5fe562bf7e30,respond,LLC sends response message to the requesting L1,LLC,99422,cycle
741,5fe562bf7e30,add2q_u,L1 receives message from the bus,0,99426,cycle
741,5fe562bf7e30,respond,L1 responds to core,0,99426,cycle
741,5fe562bf7e30,updaDat,L1 attempts to update its data array,0,99426,cycle
741,5fe562bf7e30,wrCache,L1: New data written to cache,0,99426,cycle
742,5fe562bf7e34,add2q_l,L1: The message is added to the processing queue from the core,0,99428,cycle
742,5fe562bf7e34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,99428,cycle
742,5fe562bf7e34,hitActn,L1: request is a hit,0,99428,cycle
743,5fe562bf7e38,add2q_l,L1: The message is added to the processing queue from the core,0,99430,cycle
743,5fe562bf7e38,Miss?  ,L1: Was the request a miss?,0,1,boolean
743,5fe562bf7e38,MSIredy,L1: Protocol determines message is now ready to be processed,0,99430,cycle
743,5fe562bf7e38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,99430,cycle
743,5fe562bf7e38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,99430,cycle
743,5fe562bf7e38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,99431,cycle
743,5fe562bf7e38,add2q_u,L1 receives message from the bus,0,99432,cycle
743,5fe562bf7e38,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,99432,cycle
743,5fe562bf7e38,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
743,5fe562bf7e38,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,99432,cycle
743,5fe562bf7e38,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,99432,cycle
743,5fe562bf7e38,add_req,LLC miss -> LLC sends request to DRAM,LLC,99432,cycle
743,5fe562bf7e38,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,99689,cycle
743,5fe562bf7e38,respond,LLC sends response message to the requesting L1,LLC,99689,cycle
743,5fe562bf7e38,updaDat,LLC updates its data array,LLC,99689,cycle
743,5fe562bf7e38,wrCache,LLC: New data written to cache,LLC,99689,cycle
743,5fe562bf7e38,respond,LLC sends response message to the requesting L1,LLC,99690,cycle
743,5fe562bf7e38,add2q_u,L1 receives message from the bus,0,99694,cycle
743,5fe562bf7e38,respond,L1 responds to core,0,99694,cycle
743,5fe562bf7e38,updaDat,L1 attempts to update its data array,0,99694,cycle
743,5fe562bf7e38,wrCache,L1: New data written to cache,0,99694,cycle
744,5fe562bf7e3c,add2q_l,L1: The message is added to the processing queue from the core,0,99696,cycle
744,5fe562bf7e3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,99696,cycle
744,5fe562bf7e3c,hitActn,L1: request is a hit,0,99696,cycle
745,5fe562bf7e40,add2q_l,L1: The message is added to the processing queue from the core,0,99698,cycle
745,5fe562bf7e40,Miss?  ,L1: Was the request a miss?,0,1,boolean
745,5fe562bf7e40,MSIredy,L1: Protocol determines message is now ready to be processed,0,99698,cycle
745,5fe562bf7e40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,99698,cycle
745,5fe562bf7e40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,99698,cycle
745,5fe562bf7e40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,99699,cycle
745,5fe562bf7e40,add2q_u,L1 receives message from the bus,0,99700,cycle
745,5fe562bf7e40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,99700,cycle
745,5fe562bf7e40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
745,5fe562bf7e40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,99700,cycle
745,5fe562bf7e40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,99700,cycle
745,5fe562bf7e40,add_req,LLC miss -> LLC sends request to DRAM,LLC,99700,cycle
745,5fe562bf7e40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,99957,cycle
745,5fe562bf7e40,respond,LLC sends response message to the requesting L1,LLC,99957,cycle
745,5fe562bf7e40,updaDat,LLC updates its data array,LLC,99957,cycle
745,5fe562bf7e40,wrCache,LLC: New data written to cache,LLC,99957,cycle
745,5fe562bf7e40,respond,LLC sends response message to the requesting L1,LLC,99958,cycle
745,5fe562bf7e40,add2q_u,L1 receives message from the bus,0,99962,cycle
745,5fe562bf7e40,respond,L1 responds to core,0,99962,cycle
745,5fe562bf7e40,updaDat,L1 attempts to update its data array,0,99962,cycle
745,5fe562bf7e40,wrCache,L1: New data written to cache,0,99962,cycle
746,5fe562bf7e44,add2q_l,L1: The message is added to the processing queue from the core,0,99964,cycle
746,5fe562bf7e44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,99964,cycle
746,5fe562bf7e44,hitActn,L1: request is a hit,0,99964,cycle
747,5fe562bf7e48,add2q_l,L1: The message is added to the processing queue from the core,0,99966,cycle
747,5fe562bf7e48,Miss?  ,L1: Was the request a miss?,0,1,boolean
747,5fe562bf7e48,MSIredy,L1: Protocol determines message is now ready to be processed,0,99966,cycle
747,5fe562bf7e48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,99966,cycle
747,5fe562bf7e48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,99966,cycle
747,5fe562bf7e48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,99967,cycle
747,5fe562bf7e48,add2q_u,L1 receives message from the bus,0,99968,cycle
747,5fe562bf7e48,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,99968,cycle
747,5fe562bf7e48,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
747,5fe562bf7e48,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,99968,cycle
747,5fe562bf7e48,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,99968,cycle
747,5fe562bf7e48,add_req,LLC miss -> LLC sends request to DRAM,LLC,99968,cycle
747,5fe562bf7e48,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,100225,cycle
747,5fe562bf7e48,respond,LLC sends response message to the requesting L1,LLC,100225,cycle
747,5fe562bf7e48,updaDat,LLC updates its data array,LLC,100225,cycle
747,5fe562bf7e48,wrCache,LLC: New data written to cache,LLC,100225,cycle
747,5fe562bf7e48,respond,LLC sends response message to the requesting L1,LLC,100226,cycle
747,5fe562bf7e48,add2q_u,L1 receives message from the bus,0,100230,cycle
747,5fe562bf7e48,respond,L1 responds to core,0,100230,cycle
747,5fe562bf7e48,updaDat,L1 attempts to update its data array,0,100230,cycle
747,5fe562bf7e48,wrCache,L1: New data written to cache,0,100230,cycle
748,5fe562bf7e4c,add2q_l,L1: The message is added to the processing queue from the core,0,100232,cycle
748,5fe562bf7e4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,100232,cycle
748,5fe562bf7e4c,hitActn,L1: request is a hit,0,100232,cycle
749,5fe562bf7e50,add2q_l,L1: The message is added to the processing queue from the core,0,100234,cycle
749,5fe562bf7e50,Miss?  ,L1: Was the request a miss?,0,1,boolean
749,5fe562bf7e50,MSIredy,L1: Protocol determines message is now ready to be processed,0,100234,cycle
749,5fe562bf7e50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,100234,cycle
749,5fe562bf7e50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,100234,cycle
749,5fe562bf7e50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,100235,cycle
749,5fe562bf7e50,add2q_u,L1 receives message from the bus,0,100236,cycle
749,5fe562bf7e50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,100236,cycle
749,5fe562bf7e50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
749,5fe562bf7e50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,100236,cycle
749,5fe562bf7e50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,100236,cycle
749,5fe562bf7e50,add_req,LLC miss -> LLC sends request to DRAM,LLC,100236,cycle
749,5fe562bf7e50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,100493,cycle
749,5fe562bf7e50,respond,LLC sends response message to the requesting L1,LLC,100493,cycle
749,5fe562bf7e50,updaDat,LLC updates its data array,LLC,100493,cycle
749,5fe562bf7e50,wrCache,LLC: New data written to cache,LLC,100493,cycle
749,5fe562bf7e50,respond,LLC sends response message to the requesting L1,LLC,100494,cycle
749,5fe562bf7e50,add2q_u,L1 receives message from the bus,0,100498,cycle
749,5fe562bf7e50,respond,L1 responds to core,0,100498,cycle
749,5fe562bf7e50,updaDat,L1 attempts to update its data array,0,100498,cycle
749,5fe562bf7e50,wrCache,L1: New data written to cache,0,100498,cycle
750,5fe562bf7e54,add2q_l,L1: The message is added to the processing queue from the core,0,100500,cycle
750,5fe562bf7e54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,100500,cycle
750,5fe562bf7e54,hitActn,L1: request is a hit,0,100500,cycle
751,5fe562bf7e58,add2q_l,L1: The message is added to the processing queue from the core,0,100502,cycle
751,5fe562bf7e58,Miss?  ,L1: Was the request a miss?,0,1,boolean
751,5fe562bf7e58,MSIredy,L1: Protocol determines message is now ready to be processed,0,100502,cycle
751,5fe562bf7e58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,100502,cycle
751,5fe562bf7e58,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,100502,cycle
751,5fe562bf7e58,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,100503,cycle
751,5fe562bf7e58,add2q_u,L1 receives message from the bus,0,100504,cycle
751,5fe562bf7e58,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,100504,cycle
751,5fe562bf7e58,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
751,5fe562bf7e58,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,100504,cycle
751,5fe562bf7e58,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,100504,cycle
751,5fe562bf7e58,add_req,LLC miss -> LLC sends request to DRAM,LLC,100504,cycle
751,5fe562bf7e58,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,100761,cycle
751,5fe562bf7e58,respond,LLC sends response message to the requesting L1,LLC,100761,cycle
751,5fe562bf7e58,updaDat,LLC updates its data array,LLC,100761,cycle
751,5fe562bf7e58,wrCache,LLC: New data written to cache,LLC,100761,cycle
751,5fe562bf7e58,respond,LLC sends response message to the requesting L1,LLC,100762,cycle
751,5fe562bf7e58,add2q_u,L1 receives message from the bus,0,100766,cycle
751,5fe562bf7e58,respond,L1 responds to core,0,100766,cycle
751,5fe562bf7e58,updaDat,L1 attempts to update its data array,0,100766,cycle
751,5fe562bf7e58,wrCache,L1: New data written to cache,0,100766,cycle
752,5fe562bf7e5c,add2q_l,L1: The message is added to the processing queue from the core,0,100768,cycle
752,5fe562bf7e5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,100768,cycle
752,5fe562bf7e5c,hitActn,L1: request is a hit,0,100768,cycle
753,5fe562bf7e60,add2q_l,L1: The message is added to the processing queue from the core,0,100770,cycle
753,5fe562bf7e60,Miss?  ,L1: Was the request a miss?,0,1,boolean
753,5fe562bf7e60,MSIredy,L1: Protocol determines message is now ready to be processed,0,100770,cycle
753,5fe562bf7e60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,100770,cycle
753,5fe562bf7e60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,100770,cycle
753,5fe562bf7e60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,100771,cycle
753,5fe562bf7e60,add2q_u,L1 receives message from the bus,0,100772,cycle
753,5fe562bf7e60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,100772,cycle
753,5fe562bf7e60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
753,5fe562bf7e60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,100772,cycle
753,5fe562bf7e60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,100772,cycle
753,5fe562bf7e60,add_req,LLC miss -> LLC sends request to DRAM,LLC,100772,cycle
753,5fe562bf7e60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,101029,cycle
753,5fe562bf7e60,respond,LLC sends response message to the requesting L1,LLC,101029,cycle
753,5fe562bf7e60,updaDat,LLC updates its data array,LLC,101029,cycle
753,5fe562bf7e60,wrCache,LLC: New data written to cache,LLC,101029,cycle
753,5fe562bf7e60,respond,LLC sends response message to the requesting L1,LLC,101030,cycle
753,5fe562bf7e60,add2q_u,L1 receives message from the bus,0,101034,cycle
753,5fe562bf7e60,respond,L1 responds to core,0,101034,cycle
753,5fe562bf7e60,updaDat,L1 attempts to update its data array,0,101034,cycle
753,5fe562bf7e60,wrCache,L1: New data written to cache,0,101034,cycle
754,5fe562bf7e64,add2q_l,L1: The message is added to the processing queue from the core,0,101036,cycle
754,5fe562bf7e64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,101036,cycle
754,5fe562bf7e64,hitActn,L1: request is a hit,0,101036,cycle
755,5fe562bf7e68,add2q_l,L1: The message is added to the processing queue from the core,0,101038,cycle
755,5fe562bf7e68,Miss?  ,L1: Was the request a miss?,0,1,boolean
755,5fe562bf7e68,MSIredy,L1: Protocol determines message is now ready to be processed,0,101038,cycle
755,5fe562bf7e68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,101038,cycle
755,5fe562bf7e68,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,101038,cycle
755,5fe562bf7e68,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,101039,cycle
755,5fe562bf7e68,add2q_u,L1 receives message from the bus,0,101040,cycle
755,5fe562bf7e68,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,101040,cycle
755,5fe562bf7e68,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
755,5fe562bf7e68,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,101040,cycle
755,5fe562bf7e68,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,101040,cycle
755,5fe562bf7e68,add_req,LLC miss -> LLC sends request to DRAM,LLC,101040,cycle
755,5fe562bf7e68,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,101297,cycle
755,5fe562bf7e68,respond,LLC sends response message to the requesting L1,LLC,101297,cycle
755,5fe562bf7e68,updaDat,LLC updates its data array,LLC,101297,cycle
755,5fe562bf7e68,wrCache,LLC: New data written to cache,LLC,101297,cycle
755,5fe562bf7e68,respond,LLC sends response message to the requesting L1,LLC,101298,cycle
755,5fe562bf7e68,add2q_u,L1 receives message from the bus,0,101302,cycle
755,5fe562bf7e68,respond,L1 responds to core,0,101302,cycle
755,5fe562bf7e68,updaDat,L1 attempts to update its data array,0,101302,cycle
755,5fe562bf7e68,wrCache,L1: New data written to cache,0,101302,cycle
756,5fe562bf7e6c,add2q_l,L1: The message is added to the processing queue from the core,0,101304,cycle
756,5fe562bf7e6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,101304,cycle
756,5fe562bf7e6c,hitActn,L1: request is a hit,0,101304,cycle
757,5fe562bf7e70,add2q_l,L1: The message is added to the processing queue from the core,0,101306,cycle
757,5fe562bf7e70,Miss?  ,L1: Was the request a miss?,0,1,boolean
757,5fe562bf7e70,MSIredy,L1: Protocol determines message is now ready to be processed,0,101306,cycle
757,5fe562bf7e70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,101306,cycle
757,5fe562bf7e70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,101306,cycle
757,5fe562bf7e70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,101307,cycle
757,5fe562bf7e70,add2q_u,L1 receives message from the bus,0,101308,cycle
757,5fe562bf7e70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,101308,cycle
757,5fe562bf7e70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
757,5fe562bf7e70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,101308,cycle
757,5fe562bf7e70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,101308,cycle
757,5fe562bf7e70,add_req,LLC miss -> LLC sends request to DRAM,LLC,101308,cycle
757,5fe562bf7e70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,101565,cycle
757,5fe562bf7e70,respond,LLC sends response message to the requesting L1,LLC,101565,cycle
757,5fe562bf7e70,updaDat,LLC updates its data array,LLC,101565,cycle
757,5fe562bf7e70,wrCache,LLC: New data written to cache,LLC,101565,cycle
757,5fe562bf7e70,respond,LLC sends response message to the requesting L1,LLC,101566,cycle
757,5fe562bf7e70,add2q_u,L1 receives message from the bus,0,101570,cycle
757,5fe562bf7e70,respond,L1 responds to core,0,101570,cycle
757,5fe562bf7e70,updaDat,L1 attempts to update its data array,0,101570,cycle
757,5fe562bf7e70,wrCache,L1: New data written to cache,0,101570,cycle
758,5fe562bf7e74,add2q_l,L1: The message is added to the processing queue from the core,0,101572,cycle
758,5fe562bf7e74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,101572,cycle
758,5fe562bf7e74,hitActn,L1: request is a hit,0,101572,cycle
759,5fe562bf7e78,add2q_l,L1: The message is added to the processing queue from the core,0,101574,cycle
759,5fe562bf7e78,Miss?  ,L1: Was the request a miss?,0,1,boolean
759,5fe562bf7e78,MSIredy,L1: Protocol determines message is now ready to be processed,0,101574,cycle
759,5fe562bf7e78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,101574,cycle
759,5fe562bf7e78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,101574,cycle
759,5fe562bf7e78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,101575,cycle
759,5fe562bf7e78,add2q_u,L1 receives message from the bus,0,101576,cycle
759,5fe562bf7e78,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,101576,cycle
759,5fe562bf7e78,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
759,5fe562bf7e78,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,101576,cycle
759,5fe562bf7e78,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,101576,cycle
759,5fe562bf7e78,add_req,LLC miss -> LLC sends request to DRAM,LLC,101576,cycle
759,5fe562bf7e78,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,101833,cycle
759,5fe562bf7e78,respond,LLC sends response message to the requesting L1,LLC,101833,cycle
759,5fe562bf7e78,updaDat,LLC updates its data array,LLC,101833,cycle
759,5fe562bf7e78,wrCache,LLC: New data written to cache,LLC,101833,cycle
759,5fe562bf7e78,respond,LLC sends response message to the requesting L1,LLC,101834,cycle
759,5fe562bf7e78,add2q_u,L1 receives message from the bus,0,101838,cycle
759,5fe562bf7e78,respond,L1 responds to core,0,101838,cycle
759,5fe562bf7e78,updaDat,L1 attempts to update its data array,0,101838,cycle
759,5fe562bf7e78,wrCache,L1: New data written to cache,0,101838,cycle
760,5fe562bf7e7c,add2q_l,L1: The message is added to the processing queue from the core,0,101840,cycle
760,5fe562bf7e7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,101840,cycle
760,5fe562bf7e7c,hitActn,L1: request is a hit,0,101840,cycle
761,5fe562bf7e80,add2q_l,L1: The message is added to the processing queue from the core,0,101842,cycle
761,5fe562bf7e80,Miss?  ,L1: Was the request a miss?,0,1,boolean
761,5fe562bf7e80,MSIredy,L1: Protocol determines message is now ready to be processed,0,101842,cycle
761,5fe562bf7e80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,101842,cycle
761,5fe562bf7e80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,101842,cycle
761,5fe562bf7e80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,101843,cycle
761,5fe562bf7e80,add2q_u,L1 receives message from the bus,0,101844,cycle
761,5fe562bf7e80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,101844,cycle
761,5fe562bf7e80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
761,5fe562bf7e80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,101844,cycle
761,5fe562bf7e80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,101844,cycle
761,5fe562bf7e80,add_req,LLC miss -> LLC sends request to DRAM,LLC,101844,cycle
761,5fe562bf7e80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,102101,cycle
761,5fe562bf7e80,respond,LLC sends response message to the requesting L1,LLC,102101,cycle
761,5fe562bf7e80,updaDat,LLC updates its data array,LLC,102101,cycle
761,5fe562bf7e80,wrCache,LLC: New data written to cache,LLC,102101,cycle
761,5fe562bf7e80,respond,LLC sends response message to the requesting L1,LLC,102102,cycle
761,5fe562bf7e80,add2q_u,L1 receives message from the bus,0,102106,cycle
761,5fe562bf7e80,respond,L1 responds to core,0,102106,cycle
761,5fe562bf7e80,updaDat,L1 attempts to update its data array,0,102106,cycle
761,5fe562bf7e80,wrCache,L1: New data written to cache,0,102106,cycle
762,5fe562bf7e84,add2q_l,L1: The message is added to the processing queue from the core,0,102108,cycle
762,5fe562bf7e84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,102108,cycle
762,5fe562bf7e84,hitActn,L1: request is a hit,0,102108,cycle
763,5fe562bf7e88,add2q_l,L1: The message is added to the processing queue from the core,0,102110,cycle
763,5fe562bf7e88,Miss?  ,L1: Was the request a miss?,0,1,boolean
763,5fe562bf7e88,MSIredy,L1: Protocol determines message is now ready to be processed,0,102110,cycle
763,5fe562bf7e88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,102110,cycle
763,5fe562bf7e88,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,102110,cycle
763,5fe562bf7e88,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,102111,cycle
763,5fe562bf7e88,add2q_u,L1 receives message from the bus,0,102112,cycle
763,5fe562bf7e88,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,102112,cycle
763,5fe562bf7e88,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
763,5fe562bf7e88,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,102112,cycle
763,5fe562bf7e88,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,102112,cycle
763,5fe562bf7e88,add_req,LLC miss -> LLC sends request to DRAM,LLC,102112,cycle
763,5fe562bf7e88,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,102369,cycle
763,5fe562bf7e88,respond,LLC sends response message to the requesting L1,LLC,102369,cycle
763,5fe562bf7e88,updaDat,LLC updates its data array,LLC,102369,cycle
763,5fe562bf7e88,wrCache,LLC: New data written to cache,LLC,102369,cycle
763,5fe562bf7e88,respond,LLC sends response message to the requesting L1,LLC,102370,cycle
763,5fe562bf7e88,add2q_u,L1 receives message from the bus,0,102374,cycle
763,5fe562bf7e88,respond,L1 responds to core,0,102374,cycle
763,5fe562bf7e88,updaDat,L1 attempts to update its data array,0,102374,cycle
763,5fe562bf7e88,wrCache,L1: New data written to cache,0,102374,cycle
764,5fe562bf7e8c,add2q_l,L1: The message is added to the processing queue from the core,0,102376,cycle
764,5fe562bf7e8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,102376,cycle
764,5fe562bf7e8c,hitActn,L1: request is a hit,0,102376,cycle
765,5fe562bf7e90,add2q_l,L1: The message is added to the processing queue from the core,0,102378,cycle
765,5fe562bf7e90,Miss?  ,L1: Was the request a miss?,0,1,boolean
765,5fe562bf7e90,MSIredy,L1: Protocol determines message is now ready to be processed,0,102378,cycle
765,5fe562bf7e90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,102378,cycle
765,5fe562bf7e90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,102378,cycle
765,5fe562bf7e90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,102379,cycle
765,5fe562bf7e90,add2q_u,L1 receives message from the bus,0,102380,cycle
765,5fe562bf7e90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,102380,cycle
765,5fe562bf7e90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
765,5fe562bf7e90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,102380,cycle
765,5fe562bf7e90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,102380,cycle
765,5fe562bf7e90,add_req,LLC miss -> LLC sends request to DRAM,LLC,102380,cycle
765,5fe562bf7e90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,102637,cycle
765,5fe562bf7e90,respond,LLC sends response message to the requesting L1,LLC,102637,cycle
765,5fe562bf7e90,updaDat,LLC updates its data array,LLC,102637,cycle
765,5fe562bf7e90,wrCache,LLC: New data written to cache,LLC,102637,cycle
765,5fe562bf7e90,respond,LLC sends response message to the requesting L1,LLC,102638,cycle
765,5fe562bf7e90,add2q_u,L1 receives message from the bus,0,102642,cycle
765,5fe562bf7e90,respond,L1 responds to core,0,102642,cycle
765,5fe562bf7e90,updaDat,L1 attempts to update its data array,0,102642,cycle
765,5fe562bf7e90,wrCache,L1: New data written to cache,0,102642,cycle
766,5fe562bf7e94,add2q_l,L1: The message is added to the processing queue from the core,0,102644,cycle
766,5fe562bf7e94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,102644,cycle
766,5fe562bf7e94,hitActn,L1: request is a hit,0,102644,cycle
767,5fe562bf7e98,add2q_l,L1: The message is added to the processing queue from the core,0,102646,cycle
767,5fe562bf7e98,Miss?  ,L1: Was the request a miss?,0,1,boolean
767,5fe562bf7e98,MSIredy,L1: Protocol determines message is now ready to be processed,0,102646,cycle
767,5fe562bf7e98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,102646,cycle
767,5fe562bf7e98,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,102646,cycle
767,5fe562bf7e98,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,102647,cycle
767,5fe562bf7e98,add2q_u,L1 receives message from the bus,0,102648,cycle
767,5fe562bf7e98,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,102648,cycle
767,5fe562bf7e98,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
767,5fe562bf7e98,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,102648,cycle
767,5fe562bf7e98,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,102648,cycle
767,5fe562bf7e98,add_req,LLC miss -> LLC sends request to DRAM,LLC,102648,cycle
767,5fe562bf7e98,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,102905,cycle
767,5fe562bf7e98,respond,LLC sends response message to the requesting L1,LLC,102905,cycle
767,5fe562bf7e98,updaDat,LLC updates its data array,LLC,102905,cycle
767,5fe562bf7e98,wrCache,LLC: New data written to cache,LLC,102905,cycle
767,5fe562bf7e98,respond,LLC sends response message to the requesting L1,LLC,102906,cycle
767,5fe562bf7e98,add2q_u,L1 receives message from the bus,0,102910,cycle
767,5fe562bf7e98,respond,L1 responds to core,0,102910,cycle
767,5fe562bf7e98,updaDat,L1 attempts to update its data array,0,102910,cycle
767,5fe562bf7e98,wrCache,L1: New data written to cache,0,102910,cycle
768,5fe562bf7e9c,add2q_l,L1: The message is added to the processing queue from the core,0,102912,cycle
768,5fe562bf7e9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,102912,cycle
768,5fe562bf7e9c,hitActn,L1: request is a hit,0,102912,cycle
769,5fe562bf7ea0,add2q_l,L1: The message is added to the processing queue from the core,0,102914,cycle
769,5fe562bf7ea0,Miss?  ,L1: Was the request a miss?,0,1,boolean
769,5fe562bf7ea0,MSIredy,L1: Protocol determines message is now ready to be processed,0,102914,cycle
769,5fe562bf7ea0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,102914,cycle
769,5fe562bf7ea0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,102914,cycle
769,5fe562bf7ea0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,102915,cycle
769,5fe562bf7ea0,add2q_u,L1 receives message from the bus,0,102916,cycle
769,5fe562bf7ea0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,102916,cycle
769,5fe562bf7ea0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
769,5fe562bf7ea0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,102916,cycle
769,5fe562bf7ea0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,102916,cycle
769,5fe562bf7ea0,add_req,LLC miss -> LLC sends request to DRAM,LLC,102916,cycle
769,5fe562bf7ea0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,103173,cycle
769,5fe562bf7ea0,respond,LLC sends response message to the requesting L1,LLC,103173,cycle
769,5fe562bf7ea0,updaDat,LLC updates its data array,LLC,103173,cycle
769,5fe562bf7ea0,wrCache,LLC: New data written to cache,LLC,103173,cycle
769,5fe562bf7ea0,respond,LLC sends response message to the requesting L1,LLC,103174,cycle
769,5fe562bf7ea0,add2q_u,L1 receives message from the bus,0,103178,cycle
769,5fe562bf7ea0,respond,L1 responds to core,0,103178,cycle
769,5fe562bf7ea0,updaDat,L1 attempts to update its data array,0,103178,cycle
769,5fe562bf7ea0,wrCache,L1: New data written to cache,0,103178,cycle
770,5fe562bf7ea4,add2q_l,L1: The message is added to the processing queue from the core,0,103180,cycle
770,5fe562bf7ea4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,103180,cycle
770,5fe562bf7ea4,hitActn,L1: request is a hit,0,103180,cycle
771,5fe562bf7ea8,add2q_l,L1: The message is added to the processing queue from the core,0,103182,cycle
771,5fe562bf7ea8,Miss?  ,L1: Was the request a miss?,0,1,boolean
771,5fe562bf7ea8,MSIredy,L1: Protocol determines message is now ready to be processed,0,103182,cycle
771,5fe562bf7ea8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,103182,cycle
771,5fe562bf7ea8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,103182,cycle
771,5fe562bf7ea8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,103183,cycle
771,5fe562bf7ea8,add2q_u,L1 receives message from the bus,0,103184,cycle
771,5fe562bf7ea8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,103184,cycle
771,5fe562bf7ea8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
771,5fe562bf7ea8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,103184,cycle
771,5fe562bf7ea8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,103184,cycle
771,5fe562bf7ea8,add_req,LLC miss -> LLC sends request to DRAM,LLC,103184,cycle
771,5fe562bf7ea8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,103441,cycle
771,5fe562bf7ea8,respond,LLC sends response message to the requesting L1,LLC,103441,cycle
771,5fe562bf7ea8,updaDat,LLC updates its data array,LLC,103441,cycle
771,5fe562bf7ea8,wrCache,LLC: New data written to cache,LLC,103441,cycle
771,5fe562bf7ea8,respond,LLC sends response message to the requesting L1,LLC,103442,cycle
771,5fe562bf7ea8,add2q_u,L1 receives message from the bus,0,103446,cycle
771,5fe562bf7ea8,respond,L1 responds to core,0,103446,cycle
771,5fe562bf7ea8,updaDat,L1 attempts to update its data array,0,103446,cycle
771,5fe562bf7ea8,wrCache,L1: New data written to cache,0,103446,cycle
772,5fe562bf7eac,add2q_l,L1: The message is added to the processing queue from the core,0,103448,cycle
772,5fe562bf7eac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,103448,cycle
772,5fe562bf7eac,hitActn,L1: request is a hit,0,103448,cycle
773,5fe562bf7eb0,add2q_l,L1: The message is added to the processing queue from the core,0,103450,cycle
773,5fe562bf7eb0,Miss?  ,L1: Was the request a miss?,0,1,boolean
773,5fe562bf7eb0,MSIredy,L1: Protocol determines message is now ready to be processed,0,103450,cycle
773,5fe562bf7eb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,103450,cycle
773,5fe562bf7eb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,103450,cycle
773,5fe562bf7eb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,103451,cycle
773,5fe562bf7eb0,add2q_u,L1 receives message from the bus,0,103452,cycle
773,5fe562bf7eb0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,103452,cycle
773,5fe562bf7eb0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
773,5fe562bf7eb0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,103452,cycle
773,5fe562bf7eb0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,103452,cycle
773,5fe562bf7eb0,add_req,LLC miss -> LLC sends request to DRAM,LLC,103452,cycle
773,5fe562bf7eb0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,103709,cycle
773,5fe562bf7eb0,respond,LLC sends response message to the requesting L1,LLC,103709,cycle
773,5fe562bf7eb0,updaDat,LLC updates its data array,LLC,103709,cycle
773,5fe562bf7eb0,wrCache,LLC: New data written to cache,LLC,103709,cycle
773,5fe562bf7eb0,respond,LLC sends response message to the requesting L1,LLC,103710,cycle
773,5fe562bf7eb0,add2q_u,L1 receives message from the bus,0,103714,cycle
773,5fe562bf7eb0,respond,L1 responds to core,0,103714,cycle
773,5fe562bf7eb0,updaDat,L1 attempts to update its data array,0,103714,cycle
773,5fe562bf7eb0,wrCache,L1: New data written to cache,0,103714,cycle
774,5fe562bf7eb4,add2q_l,L1: The message is added to the processing queue from the core,0,103716,cycle
774,5fe562bf7eb4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,103716,cycle
774,5fe562bf7eb4,hitActn,L1: request is a hit,0,103716,cycle
775,5fe562bf7eb8,add2q_l,L1: The message is added to the processing queue from the core,0,103718,cycle
775,5fe562bf7eb8,Miss?  ,L1: Was the request a miss?,0,1,boolean
775,5fe562bf7eb8,MSIredy,L1: Protocol determines message is now ready to be processed,0,103718,cycle
775,5fe562bf7eb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,103718,cycle
775,5fe562bf7eb8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,103718,cycle
775,5fe562bf7eb8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,103719,cycle
775,5fe562bf7eb8,add2q_u,L1 receives message from the bus,0,103720,cycle
775,5fe562bf7eb8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,103720,cycle
775,5fe562bf7eb8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
775,5fe562bf7eb8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,103720,cycle
775,5fe562bf7eb8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,103720,cycle
775,5fe562bf7eb8,add_req,LLC miss -> LLC sends request to DRAM,LLC,103720,cycle
775,5fe562bf7eb8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,103977,cycle
775,5fe562bf7eb8,respond,LLC sends response message to the requesting L1,LLC,103977,cycle
775,5fe562bf7eb8,updaDat,LLC updates its data array,LLC,103977,cycle
775,5fe562bf7eb8,wrCache,LLC: New data written to cache,LLC,103977,cycle
775,5fe562bf7eb8,respond,LLC sends response message to the requesting L1,LLC,103978,cycle
775,5fe562bf7eb8,add2q_u,L1 receives message from the bus,0,103982,cycle
775,5fe562bf7eb8,respond,L1 responds to core,0,103982,cycle
775,5fe562bf7eb8,updaDat,L1 attempts to update its data array,0,103982,cycle
775,5fe562bf7eb8,wrCache,L1: New data written to cache,0,103982,cycle
776,5fe562bf7ebc,add2q_l,L1: The message is added to the processing queue from the core,0,103984,cycle
776,5fe562bf7ebc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,103984,cycle
776,5fe562bf7ebc,hitActn,L1: request is a hit,0,103984,cycle
777,5fe562bf7ec0,add2q_l,L1: The message is added to the processing queue from the core,0,103986,cycle
777,5fe562bf7ec0,Miss?  ,L1: Was the request a miss?,0,1,boolean
777,5fe562bf7ec0,MSIredy,L1: Protocol determines message is now ready to be processed,0,103986,cycle
777,5fe562bf7ec0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,103986,cycle
777,5fe562bf7ec0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,103986,cycle
777,5fe562bf7ec0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,103987,cycle
777,5fe562bf7ec0,add2q_u,L1 receives message from the bus,0,103988,cycle
777,5fe562bf7ec0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,103988,cycle
777,5fe562bf7ec0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
777,5fe562bf7ec0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,103988,cycle
777,5fe562bf7ec0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,103988,cycle
777,5fe562bf7ec0,add_req,LLC miss -> LLC sends request to DRAM,LLC,103988,cycle
777,5fe562bf7ec0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,104245,cycle
777,5fe562bf7ec0,respond,LLC sends response message to the requesting L1,LLC,104245,cycle
777,5fe562bf7ec0,updaDat,LLC updates its data array,LLC,104245,cycle
777,5fe562bf7ec0,wrCache,LLC: New data written to cache,LLC,104245,cycle
777,5fe562bf7ec0,respond,LLC sends response message to the requesting L1,LLC,104246,cycle
777,5fe562bf7ec0,add2q_u,L1 receives message from the bus,0,104250,cycle
777,5fe562bf7ec0,respond,L1 responds to core,0,104250,cycle
777,5fe562bf7ec0,updaDat,L1 attempts to update its data array,0,104250,cycle
777,5fe562bf7ec0,wrCache,L1: New data written to cache,0,104250,cycle
778,5fe562bf7ec4,add2q_l,L1: The message is added to the processing queue from the core,0,104252,cycle
778,5fe562bf7ec4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,104252,cycle
778,5fe562bf7ec4,hitActn,L1: request is a hit,0,104252,cycle
779,5fe562bf7ec8,add2q_l,L1: The message is added to the processing queue from the core,0,104254,cycle
779,5fe562bf7ec8,Miss?  ,L1: Was the request a miss?,0,1,boolean
779,5fe562bf7ec8,MSIredy,L1: Protocol determines message is now ready to be processed,0,104254,cycle
779,5fe562bf7ec8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,104254,cycle
779,5fe562bf7ec8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,104254,cycle
779,5fe562bf7ec8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,104255,cycle
779,5fe562bf7ec8,add2q_u,L1 receives message from the bus,0,104256,cycle
779,5fe562bf7ec8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,104256,cycle
779,5fe562bf7ec8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
779,5fe562bf7ec8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,104256,cycle
779,5fe562bf7ec8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,104256,cycle
779,5fe562bf7ec8,add_req,LLC miss -> LLC sends request to DRAM,LLC,104256,cycle
779,5fe562bf7ec8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,104513,cycle
779,5fe562bf7ec8,respond,LLC sends response message to the requesting L1,LLC,104513,cycle
779,5fe562bf7ec8,updaDat,LLC updates its data array,LLC,104513,cycle
779,5fe562bf7ec8,wrCache,LLC: New data written to cache,LLC,104513,cycle
779,5fe562bf7ec8,respond,LLC sends response message to the requesting L1,LLC,104514,cycle
779,5fe562bf7ec8,add2q_u,L1 receives message from the bus,0,104518,cycle
779,5fe562bf7ec8,respond,L1 responds to core,0,104518,cycle
779,5fe562bf7ec8,updaDat,L1 attempts to update its data array,0,104518,cycle
779,5fe562bf7ec8,wrCache,L1: New data written to cache,0,104518,cycle
780,5fe562bf7ecc,add2q_l,L1: The message is added to the processing queue from the core,0,104520,cycle
780,5fe562bf7ecc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,104520,cycle
780,5fe562bf7ecc,hitActn,L1: request is a hit,0,104520,cycle
781,5fe562bf7ed0,add2q_l,L1: The message is added to the processing queue from the core,0,104522,cycle
781,5fe562bf7ed0,Miss?  ,L1: Was the request a miss?,0,1,boolean
781,5fe562bf7ed0,MSIredy,L1: Protocol determines message is now ready to be processed,0,104522,cycle
781,5fe562bf7ed0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,104522,cycle
781,5fe562bf7ed0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,104522,cycle
781,5fe562bf7ed0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,104523,cycle
781,5fe562bf7ed0,add2q_u,L1 receives message from the bus,0,104524,cycle
781,5fe562bf7ed0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,104524,cycle
781,5fe562bf7ed0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
781,5fe562bf7ed0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,104524,cycle
781,5fe562bf7ed0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,104524,cycle
781,5fe562bf7ed0,add_req,LLC miss -> LLC sends request to DRAM,LLC,104524,cycle
781,5fe562bf7ed0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,104781,cycle
781,5fe562bf7ed0,respond,LLC sends response message to the requesting L1,LLC,104781,cycle
781,5fe562bf7ed0,updaDat,LLC updates its data array,LLC,104781,cycle
781,5fe562bf7ed0,wrCache,LLC: New data written to cache,LLC,104781,cycle
781,5fe562bf7ed0,respond,LLC sends response message to the requesting L1,LLC,104782,cycle
781,5fe562bf7ed0,add2q_u,L1 receives message from the bus,0,104786,cycle
781,5fe562bf7ed0,respond,L1 responds to core,0,104786,cycle
781,5fe562bf7ed0,updaDat,L1 attempts to update its data array,0,104786,cycle
781,5fe562bf7ed0,wrCache,L1: New data written to cache,0,104786,cycle
782,5fe562bf7ed4,add2q_l,L1: The message is added to the processing queue from the core,0,104788,cycle
782,5fe562bf7ed4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,104788,cycle
782,5fe562bf7ed4,hitActn,L1: request is a hit,0,104788,cycle
783,5fe562bf7ed8,add2q_l,L1: The message is added to the processing queue from the core,0,104790,cycle
783,5fe562bf7ed8,Miss?  ,L1: Was the request a miss?,0,1,boolean
783,5fe562bf7ed8,MSIredy,L1: Protocol determines message is now ready to be processed,0,104790,cycle
783,5fe562bf7ed8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,104790,cycle
783,5fe562bf7ed8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,104790,cycle
783,5fe562bf7ed8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,104791,cycle
783,5fe562bf7ed8,add2q_u,L1 receives message from the bus,0,104792,cycle
783,5fe562bf7ed8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,104792,cycle
783,5fe562bf7ed8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
783,5fe562bf7ed8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,104792,cycle
783,5fe562bf7ed8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,104792,cycle
783,5fe562bf7ed8,add_req,LLC miss -> LLC sends request to DRAM,LLC,104792,cycle
783,5fe562bf7ed8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,105049,cycle
783,5fe562bf7ed8,respond,LLC sends response message to the requesting L1,LLC,105049,cycle
783,5fe562bf7ed8,updaDat,LLC updates its data array,LLC,105049,cycle
783,5fe562bf7ed8,wrCache,LLC: New data written to cache,LLC,105049,cycle
783,5fe562bf7ed8,respond,LLC sends response message to the requesting L1,LLC,105050,cycle
783,5fe562bf7ed8,add2q_u,L1 receives message from the bus,0,105054,cycle
783,5fe562bf7ed8,respond,L1 responds to core,0,105054,cycle
783,5fe562bf7ed8,updaDat,L1 attempts to update its data array,0,105054,cycle
783,5fe562bf7ed8,wrCache,L1: New data written to cache,0,105054,cycle
784,5fe562bf7edc,add2q_l,L1: The message is added to the processing queue from the core,0,105056,cycle
784,5fe562bf7edc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,105056,cycle
784,5fe562bf7edc,hitActn,L1: request is a hit,0,105056,cycle
785,5fe562bf7ee0,add2q_l,L1: The message is added to the processing queue from the core,0,105058,cycle
785,5fe562bf7ee0,Miss?  ,L1: Was the request a miss?,0,1,boolean
785,5fe562bf7ee0,MSIredy,L1: Protocol determines message is now ready to be processed,0,105058,cycle
785,5fe562bf7ee0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,105058,cycle
785,5fe562bf7ee0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,105058,cycle
785,5fe562bf7ee0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,105059,cycle
785,5fe562bf7ee0,add2q_u,L1 receives message from the bus,0,105060,cycle
785,5fe562bf7ee0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,105060,cycle
785,5fe562bf7ee0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
785,5fe562bf7ee0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,105060,cycle
785,5fe562bf7ee0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,105060,cycle
785,5fe562bf7ee0,add_req,LLC miss -> LLC sends request to DRAM,LLC,105060,cycle
785,5fe562bf7ee0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,105317,cycle
785,5fe562bf7ee0,respond,LLC sends response message to the requesting L1,LLC,105317,cycle
785,5fe562bf7ee0,updaDat,LLC updates its data array,LLC,105317,cycle
785,5fe562bf7ee0,wrCache,LLC: New data written to cache,LLC,105317,cycle
785,5fe562bf7ee0,respond,LLC sends response message to the requesting L1,LLC,105318,cycle
785,5fe562bf7ee0,add2q_u,L1 receives message from the bus,0,105322,cycle
785,5fe562bf7ee0,respond,L1 responds to core,0,105322,cycle
785,5fe562bf7ee0,updaDat,L1 attempts to update its data array,0,105322,cycle
785,5fe562bf7ee0,wrCache,L1: New data written to cache,0,105322,cycle
786,5fe562bf7ee4,add2q_l,L1: The message is added to the processing queue from the core,0,105324,cycle
786,5fe562bf7ee4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,105324,cycle
786,5fe562bf7ee4,hitActn,L1: request is a hit,0,105324,cycle
787,5fe562bf7ee8,add2q_l,L1: The message is added to the processing queue from the core,0,105326,cycle
787,5fe562bf7ee8,Miss?  ,L1: Was the request a miss?,0,1,boolean
787,5fe562bf7ee8,MSIredy,L1: Protocol determines message is now ready to be processed,0,105326,cycle
787,5fe562bf7ee8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,105326,cycle
787,5fe562bf7ee8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,105326,cycle
787,5fe562bf7ee8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,105327,cycle
787,5fe562bf7ee8,add2q_u,L1 receives message from the bus,0,105328,cycle
787,5fe562bf7ee8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,105328,cycle
787,5fe562bf7ee8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
787,5fe562bf7ee8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,105328,cycle
787,5fe562bf7ee8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,105328,cycle
787,5fe562bf7ee8,add_req,LLC miss -> LLC sends request to DRAM,LLC,105328,cycle
787,5fe562bf7ee8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,105585,cycle
787,5fe562bf7ee8,respond,LLC sends response message to the requesting L1,LLC,105585,cycle
787,5fe562bf7ee8,updaDat,LLC updates its data array,LLC,105585,cycle
787,5fe562bf7ee8,wrCache,LLC: New data written to cache,LLC,105585,cycle
787,5fe562bf7ee8,respond,LLC sends response message to the requesting L1,LLC,105586,cycle
787,5fe562bf7ee8,add2q_u,L1 receives message from the bus,0,105590,cycle
787,5fe562bf7ee8,respond,L1 responds to core,0,105590,cycle
787,5fe562bf7ee8,updaDat,L1 attempts to update its data array,0,105590,cycle
787,5fe562bf7ee8,wrCache,L1: New data written to cache,0,105590,cycle
788,5fe562bf7eec,add2q_l,L1: The message is added to the processing queue from the core,0,105592,cycle
788,5fe562bf7eec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,105592,cycle
788,5fe562bf7eec,hitActn,L1: request is a hit,0,105592,cycle
789,5fe562bf7ef0,add2q_l,L1: The message is added to the processing queue from the core,0,105594,cycle
789,5fe562bf7ef0,Miss?  ,L1: Was the request a miss?,0,1,boolean
789,5fe562bf7ef0,MSIredy,L1: Protocol determines message is now ready to be processed,0,105594,cycle
789,5fe562bf7ef0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,105594,cycle
789,5fe562bf7ef0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,105594,cycle
789,5fe562bf7ef0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,105595,cycle
789,5fe562bf7ef0,add2q_u,L1 receives message from the bus,0,105596,cycle
789,5fe562bf7ef0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,105596,cycle
789,5fe562bf7ef0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
789,5fe562bf7ef0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,105596,cycle
789,5fe562bf7ef0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,105596,cycle
789,5fe562bf7ef0,add_req,LLC miss -> LLC sends request to DRAM,LLC,105596,cycle
789,5fe562bf7ef0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,105853,cycle
789,5fe562bf7ef0,respond,LLC sends response message to the requesting L1,LLC,105853,cycle
789,5fe562bf7ef0,updaDat,LLC updates its data array,LLC,105853,cycle
789,5fe562bf7ef0,wrCache,LLC: New data written to cache,LLC,105853,cycle
789,5fe562bf7ef0,respond,LLC sends response message to the requesting L1,LLC,105854,cycle
789,5fe562bf7ef0,add2q_u,L1 receives message from the bus,0,105858,cycle
789,5fe562bf7ef0,respond,L1 responds to core,0,105858,cycle
789,5fe562bf7ef0,updaDat,L1 attempts to update its data array,0,105858,cycle
789,5fe562bf7ef0,wrCache,L1: New data written to cache,0,105858,cycle
790,5fe562bf7ef4,add2q_l,L1: The message is added to the processing queue from the core,0,105860,cycle
790,5fe562bf7ef4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,105860,cycle
790,5fe562bf7ef4,hitActn,L1: request is a hit,0,105860,cycle
791,5fe562bf7ef8,add2q_l,L1: The message is added to the processing queue from the core,0,105862,cycle
791,5fe562bf7ef8,Miss?  ,L1: Was the request a miss?,0,1,boolean
791,5fe562bf7ef8,MSIredy,L1: Protocol determines message is now ready to be processed,0,105862,cycle
791,5fe562bf7ef8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,105862,cycle
791,5fe562bf7ef8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,105862,cycle
791,5fe562bf7ef8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,105863,cycle
791,5fe562bf7ef8,add2q_u,L1 receives message from the bus,0,105864,cycle
791,5fe562bf7ef8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,105864,cycle
791,5fe562bf7ef8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
791,5fe562bf7ef8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,105864,cycle
791,5fe562bf7ef8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,105864,cycle
791,5fe562bf7ef8,add_req,LLC miss -> LLC sends request to DRAM,LLC,105864,cycle
791,5fe562bf7ef8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,106121,cycle
791,5fe562bf7ef8,respond,LLC sends response message to the requesting L1,LLC,106121,cycle
791,5fe562bf7ef8,updaDat,LLC updates its data array,LLC,106121,cycle
791,5fe562bf7ef8,wrCache,LLC: New data written to cache,LLC,106121,cycle
791,5fe562bf7ef8,respond,LLC sends response message to the requesting L1,LLC,106122,cycle
791,5fe562bf7ef8,add2q_u,L1 receives message from the bus,0,106126,cycle
791,5fe562bf7ef8,respond,L1 responds to core,0,106126,cycle
791,5fe562bf7ef8,updaDat,L1 attempts to update its data array,0,106126,cycle
791,5fe562bf7ef8,wrCache,L1: New data written to cache,0,106126,cycle
792,5fe562bf7efc,add2q_l,L1: The message is added to the processing queue from the core,0,106128,cycle
792,5fe562bf7efc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,106128,cycle
792,5fe562bf7efc,hitActn,L1: request is a hit,0,106128,cycle
793,5fe562bf7f00,add2q_l,L1: The message is added to the processing queue from the core,0,106130,cycle
793,5fe562bf7f00,Miss?  ,L1: Was the request a miss?,0,1,boolean
793,5fe562bf7f00,MSIredy,L1: Protocol determines message is now ready to be processed,0,106130,cycle
793,5fe562bf7f00,msgProc,L1: message is taken from the L1's processing queue to be processed,0,106130,cycle
793,5fe562bf7f00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,106130,cycle
793,5fe562bf7f00,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,106131,cycle
793,5fe562bf7f00,add2q_u,L1 receives message from the bus,0,106132,cycle
793,5fe562bf7f00,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,106132,cycle
793,5fe562bf7f00,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
793,5fe562bf7f00,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,106132,cycle
793,5fe562bf7f00,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,106132,cycle
793,5fe562bf7f00,add_req,LLC miss -> LLC sends request to DRAM,LLC,106132,cycle
793,5fe562bf7f00,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,106389,cycle
793,5fe562bf7f00,respond,LLC sends response message to the requesting L1,LLC,106389,cycle
793,5fe562bf7f00,updaDat,LLC updates its data array,LLC,106389,cycle
793,5fe562bf7f00,wrCache,LLC: New data written to cache,LLC,106389,cycle
793,5fe562bf7f00,respond,LLC sends response message to the requesting L1,LLC,106390,cycle
793,5fe562bf7f00,add2q_u,L1 receives message from the bus,0,106394,cycle
793,5fe562bf7f00,respond,L1 responds to core,0,106394,cycle
793,5fe562bf7f00,updaDat,L1 attempts to update its data array,0,106394,cycle
793,5fe562bf7f00,wrCache,L1: New data written to cache,0,106394,cycle
794,5fe562bf7f04,add2q_l,L1: The message is added to the processing queue from the core,0,106396,cycle
794,5fe562bf7f04,msgProc,L1: message is taken from the L1's processing queue to be processed,0,106396,cycle
794,5fe562bf7f04,hitActn,L1: request is a hit,0,106396,cycle
795,5fe562bf7f08,add2q_l,L1: The message is added to the processing queue from the core,0,106398,cycle
795,5fe562bf7f08,Miss?  ,L1: Was the request a miss?,0,1,boolean
795,5fe562bf7f08,MSIredy,L1: Protocol determines message is now ready to be processed,0,106398,cycle
795,5fe562bf7f08,msgProc,L1: message is taken from the L1's processing queue to be processed,0,106398,cycle
795,5fe562bf7f08,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,106398,cycle
795,5fe562bf7f08,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,106399,cycle
795,5fe562bf7f08,add2q_u,L1 receives message from the bus,0,106400,cycle
795,5fe562bf7f08,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,106400,cycle
795,5fe562bf7f08,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
795,5fe562bf7f08,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,106400,cycle
795,5fe562bf7f08,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,106400,cycle
795,5fe562bf7f08,add_req,LLC miss -> LLC sends request to DRAM,LLC,106400,cycle
795,5fe562bf7f08,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,106657,cycle
795,5fe562bf7f08,respond,LLC sends response message to the requesting L1,LLC,106657,cycle
795,5fe562bf7f08,updaDat,LLC updates its data array,LLC,106657,cycle
795,5fe562bf7f08,wrCache,LLC: New data written to cache,LLC,106657,cycle
795,5fe562bf7f08,respond,LLC sends response message to the requesting L1,LLC,106658,cycle
795,5fe562bf7f08,add2q_u,L1 receives message from the bus,0,106662,cycle
795,5fe562bf7f08,respond,L1 responds to core,0,106662,cycle
795,5fe562bf7f08,updaDat,L1 attempts to update its data array,0,106662,cycle
795,5fe562bf7f08,wrCache,L1: New data written to cache,0,106662,cycle
796,5fe562bf7f0c,add2q_l,L1: The message is added to the processing queue from the core,0,106664,cycle
796,5fe562bf7f0c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,106664,cycle
796,5fe562bf7f0c,hitActn,L1: request is a hit,0,106664,cycle
797,5fe562bf7f10,add2q_l,L1: The message is added to the processing queue from the core,0,106666,cycle
797,5fe562bf7f10,Miss?  ,L1: Was the request a miss?,0,1,boolean
797,5fe562bf7f10,MSIredy,L1: Protocol determines message is now ready to be processed,0,106666,cycle
797,5fe562bf7f10,msgProc,L1: message is taken from the L1's processing queue to be processed,0,106666,cycle
797,5fe562bf7f10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,106666,cycle
797,5fe562bf7f10,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,106667,cycle
797,5fe562bf7f10,add2q_u,L1 receives message from the bus,0,106668,cycle
797,5fe562bf7f10,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,106668,cycle
797,5fe562bf7f10,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
797,5fe562bf7f10,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,106668,cycle
797,5fe562bf7f10,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,106668,cycle
797,5fe562bf7f10,add_req,LLC miss -> LLC sends request to DRAM,LLC,106668,cycle
797,5fe562bf7f10,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,106925,cycle
797,5fe562bf7f10,respond,LLC sends response message to the requesting L1,LLC,106925,cycle
797,5fe562bf7f10,updaDat,LLC updates its data array,LLC,106925,cycle
797,5fe562bf7f10,wrCache,LLC: New data written to cache,LLC,106925,cycle
797,5fe562bf7f10,respond,LLC sends response message to the requesting L1,LLC,106926,cycle
797,5fe562bf7f10,add2q_u,L1 receives message from the bus,0,106930,cycle
797,5fe562bf7f10,respond,L1 responds to core,0,106930,cycle
797,5fe562bf7f10,updaDat,L1 attempts to update its data array,0,106930,cycle
797,5fe562bf7f10,wrCache,L1: New data written to cache,0,106930,cycle
798,5fe562bf7f14,add2q_l,L1: The message is added to the processing queue from the core,0,106932,cycle
798,5fe562bf7f14,msgProc,L1: message is taken from the L1's processing queue to be processed,0,106932,cycle
798,5fe562bf7f14,hitActn,L1: request is a hit,0,106932,cycle
799,5fe562bf7f18,add2q_l,L1: The message is added to the processing queue from the core,0,106934,cycle
799,5fe562bf7f18,Miss?  ,L1: Was the request a miss?,0,1,boolean
799,5fe562bf7f18,MSIredy,L1: Protocol determines message is now ready to be processed,0,106934,cycle
799,5fe562bf7f18,msgProc,L1: message is taken from the L1's processing queue to be processed,0,106934,cycle
799,5fe562bf7f18,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,106934,cycle
799,5fe562bf7f18,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,106935,cycle
799,5fe562bf7f18,add2q_u,L1 receives message from the bus,0,106936,cycle
799,5fe562bf7f18,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,106936,cycle
799,5fe562bf7f18,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
799,5fe562bf7f18,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,106936,cycle
799,5fe562bf7f18,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,106936,cycle
799,5fe562bf7f18,add_req,LLC miss -> LLC sends request to DRAM,LLC,106936,cycle
799,5fe562bf7f18,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,107193,cycle
799,5fe562bf7f18,respond,LLC sends response message to the requesting L1,LLC,107193,cycle
799,5fe562bf7f18,updaDat,LLC updates its data array,LLC,107193,cycle
799,5fe562bf7f18,wrCache,LLC: New data written to cache,LLC,107193,cycle
799,5fe562bf7f18,respond,LLC sends response message to the requesting L1,LLC,107194,cycle
799,5fe562bf7f18,add2q_u,L1 receives message from the bus,0,107198,cycle
799,5fe562bf7f18,respond,L1 responds to core,0,107198,cycle
799,5fe562bf7f18,updaDat,L1 attempts to update its data array,0,107198,cycle
799,5fe562bf7f18,wrCache,L1: New data written to cache,0,107198,cycle
800,5fe562bf7f1c,add2q_l,L1: The message is added to the processing queue from the core,0,107200,cycle
800,5fe562bf7f1c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,107200,cycle
800,5fe562bf7f1c,hitActn,L1: request is a hit,0,107200,cycle
801,5fe562bf7f20,add2q_l,L1: The message is added to the processing queue from the core,0,107202,cycle
801,5fe562bf7f20,Miss?  ,L1: Was the request a miss?,0,1,boolean
801,5fe562bf7f20,MSIredy,L1: Protocol determines message is now ready to be processed,0,107202,cycle
801,5fe562bf7f20,msgProc,L1: message is taken from the L1's processing queue to be processed,0,107202,cycle
801,5fe562bf7f20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,107202,cycle
801,5fe562bf7f20,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,107203,cycle
801,5fe562bf7f20,add2q_u,L1 receives message from the bus,0,107204,cycle
801,5fe562bf7f20,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,107204,cycle
801,5fe562bf7f20,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
801,5fe562bf7f20,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,107204,cycle
801,5fe562bf7f20,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,107204,cycle
801,5fe562bf7f20,add_req,LLC miss -> LLC sends request to DRAM,LLC,107204,cycle
801,5fe562bf7f20,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,107461,cycle
801,5fe562bf7f20,respond,LLC sends response message to the requesting L1,LLC,107461,cycle
801,5fe562bf7f20,updaDat,LLC updates its data array,LLC,107461,cycle
801,5fe562bf7f20,wrCache,LLC: New data written to cache,LLC,107461,cycle
801,5fe562bf7f20,respond,LLC sends response message to the requesting L1,LLC,107462,cycle
801,5fe562bf7f20,add2q_u,L1 receives message from the bus,0,107466,cycle
801,5fe562bf7f20,respond,L1 responds to core,0,107466,cycle
801,5fe562bf7f20,updaDat,L1 attempts to update its data array,0,107466,cycle
801,5fe562bf7f20,wrCache,L1: New data written to cache,0,107466,cycle
802,5fe562bf7f24,add2q_l,L1: The message is added to the processing queue from the core,0,107468,cycle
802,5fe562bf7f24,msgProc,L1: message is taken from the L1's processing queue to be processed,0,107468,cycle
802,5fe562bf7f24,hitActn,L1: request is a hit,0,107468,cycle
803,5fe562bf7f28,add2q_l,L1: The message is added to the processing queue from the core,0,107470,cycle
803,5fe562bf7f28,Miss?  ,L1: Was the request a miss?,0,1,boolean
803,5fe562bf7f28,MSIredy,L1: Protocol determines message is now ready to be processed,0,107470,cycle
803,5fe562bf7f28,msgProc,L1: message is taken from the L1's processing queue to be processed,0,107470,cycle
803,5fe562bf7f28,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,107470,cycle
803,5fe562bf7f28,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,107471,cycle
803,5fe562bf7f28,add2q_u,L1 receives message from the bus,0,107472,cycle
803,5fe562bf7f28,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,107472,cycle
803,5fe562bf7f28,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
803,5fe562bf7f28,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,107472,cycle
803,5fe562bf7f28,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,107472,cycle
803,5fe562bf7f28,add_req,LLC miss -> LLC sends request to DRAM,LLC,107472,cycle
803,5fe562bf7f28,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,107729,cycle
803,5fe562bf7f28,respond,LLC sends response message to the requesting L1,LLC,107729,cycle
803,5fe562bf7f28,updaDat,LLC updates its data array,LLC,107729,cycle
803,5fe562bf7f28,wrCache,LLC: New data written to cache,LLC,107729,cycle
803,5fe562bf7f28,respond,LLC sends response message to the requesting L1,LLC,107730,cycle
803,5fe562bf7f28,add2q_u,L1 receives message from the bus,0,107734,cycle
803,5fe562bf7f28,respond,L1 responds to core,0,107734,cycle
803,5fe562bf7f28,updaDat,L1 attempts to update its data array,0,107734,cycle
803,5fe562bf7f28,wrCache,L1: New data written to cache,0,107734,cycle
804,5fe562bf7f2c,add2q_l,L1: The message is added to the processing queue from the core,0,107736,cycle
804,5fe562bf7f2c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,107736,cycle
804,5fe562bf7f2c,hitActn,L1: request is a hit,0,107736,cycle
805,5fe562bf7f30,add2q_l,L1: The message is added to the processing queue from the core,0,107738,cycle
805,5fe562bf7f30,Miss?  ,L1: Was the request a miss?,0,1,boolean
805,5fe562bf7f30,MSIredy,L1: Protocol determines message is now ready to be processed,0,107738,cycle
805,5fe562bf7f30,msgProc,L1: message is taken from the L1's processing queue to be processed,0,107738,cycle
805,5fe562bf7f30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,107738,cycle
805,5fe562bf7f30,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,107739,cycle
805,5fe562bf7f30,add2q_u,L1 receives message from the bus,0,107740,cycle
805,5fe562bf7f30,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,107740,cycle
805,5fe562bf7f30,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
805,5fe562bf7f30,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,107740,cycle
805,5fe562bf7f30,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,107740,cycle
805,5fe562bf7f30,add_req,LLC miss -> LLC sends request to DRAM,LLC,107740,cycle
805,5fe562bf7f30,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,107997,cycle
805,5fe562bf7f30,respond,LLC sends response message to the requesting L1,LLC,107997,cycle
805,5fe562bf7f30,updaDat,LLC updates its data array,LLC,107997,cycle
805,5fe562bf7f30,wrCache,LLC: New data written to cache,LLC,107997,cycle
805,5fe562bf7f30,respond,LLC sends response message to the requesting L1,LLC,107998,cycle
805,5fe562bf7f30,add2q_u,L1 receives message from the bus,0,108002,cycle
805,5fe562bf7f30,respond,L1 responds to core,0,108002,cycle
805,5fe562bf7f30,updaDat,L1 attempts to update its data array,0,108002,cycle
805,5fe562bf7f30,wrCache,L1: New data written to cache,0,108002,cycle
806,5fe562bf7f34,add2q_l,L1: The message is added to the processing queue from the core,0,108004,cycle
806,5fe562bf7f34,msgProc,L1: message is taken from the L1's processing queue to be processed,0,108004,cycle
806,5fe562bf7f34,hitActn,L1: request is a hit,0,108004,cycle
807,5fe562bf7f38,add2q_l,L1: The message is added to the processing queue from the core,0,108006,cycle
807,5fe562bf7f38,Miss?  ,L1: Was the request a miss?,0,1,boolean
807,5fe562bf7f38,MSIredy,L1: Protocol determines message is now ready to be processed,0,108006,cycle
807,5fe562bf7f38,msgProc,L1: message is taken from the L1's processing queue to be processed,0,108006,cycle
807,5fe562bf7f38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,108006,cycle
807,5fe562bf7f38,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,108007,cycle
807,5fe562bf7f38,add2q_u,L1 receives message from the bus,0,108008,cycle
807,5fe562bf7f38,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,108008,cycle
807,5fe562bf7f38,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
807,5fe562bf7f38,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,108008,cycle
807,5fe562bf7f38,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,108008,cycle
807,5fe562bf7f38,add_req,LLC miss -> LLC sends request to DRAM,LLC,108008,cycle
807,5fe562bf7f38,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,108265,cycle
807,5fe562bf7f38,respond,LLC sends response message to the requesting L1,LLC,108265,cycle
807,5fe562bf7f38,updaDat,LLC updates its data array,LLC,108265,cycle
807,5fe562bf7f38,wrCache,LLC: New data written to cache,LLC,108265,cycle
807,5fe562bf7f38,respond,LLC sends response message to the requesting L1,LLC,108266,cycle
807,5fe562bf7f38,add2q_u,L1 receives message from the bus,0,108270,cycle
807,5fe562bf7f38,respond,L1 responds to core,0,108270,cycle
807,5fe562bf7f38,updaDat,L1 attempts to update its data array,0,108270,cycle
807,5fe562bf7f38,wrCache,L1: New data written to cache,0,108270,cycle
808,5fe562bf7f3c,add2q_l,L1: The message is added to the processing queue from the core,0,108272,cycle
808,5fe562bf7f3c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,108272,cycle
808,5fe562bf7f3c,hitActn,L1: request is a hit,0,108272,cycle
809,5fe562bf7f40,add2q_l,L1: The message is added to the processing queue from the core,0,108274,cycle
809,5fe562bf7f40,Miss?  ,L1: Was the request a miss?,0,1,boolean
809,5fe562bf7f40,MSIredy,L1: Protocol determines message is now ready to be processed,0,108274,cycle
809,5fe562bf7f40,msgProc,L1: message is taken from the L1's processing queue to be processed,0,108274,cycle
809,5fe562bf7f40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,108274,cycle
809,5fe562bf7f40,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,108275,cycle
809,5fe562bf7f40,add2q_u,L1 receives message from the bus,0,108276,cycle
809,5fe562bf7f40,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,108276,cycle
809,5fe562bf7f40,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
809,5fe562bf7f40,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,108276,cycle
809,5fe562bf7f40,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,108276,cycle
809,5fe562bf7f40,add_req,LLC miss -> LLC sends request to DRAM,LLC,108276,cycle
809,5fe562bf7f40,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,108533,cycle
809,5fe562bf7f40,respond,LLC sends response message to the requesting L1,LLC,108533,cycle
809,5fe562bf7f40,updaDat,LLC updates its data array,LLC,108533,cycle
809,5fe562bf7f40,wrCache,LLC: New data written to cache,LLC,108533,cycle
809,5fe562bf7f40,respond,LLC sends response message to the requesting L1,LLC,108534,cycle
809,5fe562bf7f40,add2q_u,L1 receives message from the bus,0,108538,cycle
809,5fe562bf7f40,respond,L1 responds to core,0,108538,cycle
809,5fe562bf7f40,updaDat,L1 attempts to update its data array,0,108538,cycle
809,5fe562bf7f40,wrCache,L1: New data written to cache,0,108538,cycle
810,5fe562bf7f44,add2q_l,L1: The message is added to the processing queue from the core,0,108540,cycle
810,5fe562bf7f44,msgProc,L1: message is taken from the L1's processing queue to be processed,0,108540,cycle
810,5fe562bf7f44,hitActn,L1: request is a hit,0,108540,cycle
811,5fe562bf7f48,add2q_l,L1: The message is added to the processing queue from the core,0,108542,cycle
811,5fe562bf7f48,Miss?  ,L1: Was the request a miss?,0,1,boolean
811,5fe562bf7f48,MSIredy,L1: Protocol determines message is now ready to be processed,0,108542,cycle
811,5fe562bf7f48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,108542,cycle
811,5fe562bf7f48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,108542,cycle
811,5fe562bf7f48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,108543,cycle
811,5fe562bf7f48,add2q_u,L1 receives message from the bus,0,108544,cycle
811,5fe562bf7f48,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,108544,cycle
811,5fe562bf7f48,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
811,5fe562bf7f48,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,108544,cycle
811,5fe562bf7f48,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,108544,cycle
811,5fe562bf7f48,add_req,LLC miss -> LLC sends request to DRAM,LLC,108544,cycle
811,5fe562bf7f48,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,108801,cycle
811,5fe562bf7f48,respond,LLC sends response message to the requesting L1,LLC,108801,cycle
811,5fe562bf7f48,updaDat,LLC updates its data array,LLC,108801,cycle
811,5fe562bf7f48,wrCache,LLC: New data written to cache,LLC,108801,cycle
811,5fe562bf7f48,respond,LLC sends response message to the requesting L1,LLC,108802,cycle
811,5fe562bf7f48,add2q_u,L1 receives message from the bus,0,108806,cycle
811,5fe562bf7f48,respond,L1 responds to core,0,108806,cycle
811,5fe562bf7f48,updaDat,L1 attempts to update its data array,0,108806,cycle
811,5fe562bf7f48,wrCache,L1: New data written to cache,0,108806,cycle
812,5fe562bf7f4c,add2q_l,L1: The message is added to the processing queue from the core,0,108808,cycle
812,5fe562bf7f4c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,108808,cycle
812,5fe562bf7f4c,hitActn,L1: request is a hit,0,108808,cycle
813,5fe562bf7f50,add2q_l,L1: The message is added to the processing queue from the core,0,108810,cycle
813,5fe562bf7f50,Miss?  ,L1: Was the request a miss?,0,1,boolean
813,5fe562bf7f50,MSIredy,L1: Protocol determines message is now ready to be processed,0,108810,cycle
813,5fe562bf7f50,msgProc,L1: message is taken from the L1's processing queue to be processed,0,108810,cycle
813,5fe562bf7f50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,108810,cycle
813,5fe562bf7f50,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,108811,cycle
813,5fe562bf7f50,add2q_u,L1 receives message from the bus,0,108812,cycle
813,5fe562bf7f50,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,108812,cycle
813,5fe562bf7f50,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
813,5fe562bf7f50,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,108812,cycle
813,5fe562bf7f50,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,108812,cycle
813,5fe562bf7f50,add_req,LLC miss -> LLC sends request to DRAM,LLC,108812,cycle
813,5fe562bf7f50,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,109069,cycle
813,5fe562bf7f50,respond,LLC sends response message to the requesting L1,LLC,109069,cycle
813,5fe562bf7f50,updaDat,LLC updates its data array,LLC,109069,cycle
813,5fe562bf7f50,wrCache,LLC: New data written to cache,LLC,109069,cycle
813,5fe562bf7f50,respond,LLC sends response message to the requesting L1,LLC,109070,cycle
813,5fe562bf7f50,add2q_u,L1 receives message from the bus,0,109074,cycle
813,5fe562bf7f50,respond,L1 responds to core,0,109074,cycle
813,5fe562bf7f50,updaDat,L1 attempts to update its data array,0,109074,cycle
813,5fe562bf7f50,wrCache,L1: New data written to cache,0,109074,cycle
814,5fe562bf7f54,add2q_l,L1: The message is added to the processing queue from the core,0,109076,cycle
814,5fe562bf7f54,msgProc,L1: message is taken from the L1's processing queue to be processed,0,109076,cycle
814,5fe562bf7f54,hitActn,L1: request is a hit,0,109076,cycle
815,5fe562bf7f58,add2q_l,L1: The message is added to the processing queue from the core,0,109078,cycle
815,5fe562bf7f58,Miss?  ,L1: Was the request a miss?,0,1,boolean
815,5fe562bf7f58,MSIredy,L1: Protocol determines message is now ready to be processed,0,109078,cycle
815,5fe562bf7f58,msgProc,L1: message is taken from the L1's processing queue to be processed,0,109078,cycle
815,5fe562bf7f58,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,109078,cycle
815,5fe562bf7f58,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,109079,cycle
815,5fe562bf7f58,add2q_u,L1 receives message from the bus,0,109080,cycle
815,5fe562bf7f58,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,109080,cycle
815,5fe562bf7f58,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
815,5fe562bf7f58,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,109080,cycle
815,5fe562bf7f58,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,109080,cycle
815,5fe562bf7f58,add_req,LLC miss -> LLC sends request to DRAM,LLC,109080,cycle
815,5fe562bf7f58,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,109337,cycle
815,5fe562bf7f58,respond,LLC sends response message to the requesting L1,LLC,109337,cycle
815,5fe562bf7f58,updaDat,LLC updates its data array,LLC,109337,cycle
815,5fe562bf7f58,wrCache,LLC: New data written to cache,LLC,109337,cycle
815,5fe562bf7f58,respond,LLC sends response message to the requesting L1,LLC,109338,cycle
815,5fe562bf7f58,add2q_u,L1 receives message from the bus,0,109342,cycle
815,5fe562bf7f58,respond,L1 responds to core,0,109342,cycle
815,5fe562bf7f58,updaDat,L1 attempts to update its data array,0,109342,cycle
815,5fe562bf7f58,wrCache,L1: New data written to cache,0,109342,cycle
816,5fe562bf7f5c,add2q_l,L1: The message is added to the processing queue from the core,0,109344,cycle
816,5fe562bf7f5c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,109344,cycle
816,5fe562bf7f5c,hitActn,L1: request is a hit,0,109344,cycle
817,5fe562bf7f60,add2q_l,L1: The message is added to the processing queue from the core,0,109346,cycle
817,5fe562bf7f60,Miss?  ,L1: Was the request a miss?,0,1,boolean
817,5fe562bf7f60,MSIredy,L1: Protocol determines message is now ready to be processed,0,109346,cycle
817,5fe562bf7f60,msgProc,L1: message is taken from the L1's processing queue to be processed,0,109346,cycle
817,5fe562bf7f60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,109346,cycle
817,5fe562bf7f60,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,109347,cycle
817,5fe562bf7f60,add2q_u,L1 receives message from the bus,0,109348,cycle
817,5fe562bf7f60,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,109348,cycle
817,5fe562bf7f60,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
817,5fe562bf7f60,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,109348,cycle
817,5fe562bf7f60,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,109348,cycle
817,5fe562bf7f60,add_req,LLC miss -> LLC sends request to DRAM,LLC,109348,cycle
817,5fe562bf7f60,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,109605,cycle
817,5fe562bf7f60,respond,LLC sends response message to the requesting L1,LLC,109605,cycle
817,5fe562bf7f60,updaDat,LLC updates its data array,LLC,109605,cycle
817,5fe562bf7f60,wrCache,LLC: New data written to cache,LLC,109605,cycle
817,5fe562bf7f60,respond,LLC sends response message to the requesting L1,LLC,109606,cycle
817,5fe562bf7f60,add2q_u,L1 receives message from the bus,0,109610,cycle
817,5fe562bf7f60,respond,L1 responds to core,0,109610,cycle
817,5fe562bf7f60,updaDat,L1 attempts to update its data array,0,109610,cycle
817,5fe562bf7f60,wrCache,L1: New data written to cache,0,109610,cycle
818,5fe562bf7f64,add2q_l,L1: The message is added to the processing queue from the core,0,109612,cycle
818,5fe562bf7f64,msgProc,L1: message is taken from the L1's processing queue to be processed,0,109612,cycle
818,5fe562bf7f64,hitActn,L1: request is a hit,0,109612,cycle
819,5fe562bf7f68,add2q_l,L1: The message is added to the processing queue from the core,0,109614,cycle
819,5fe562bf7f68,Miss?  ,L1: Was the request a miss?,0,1,boolean
819,5fe562bf7f68,MSIredy,L1: Protocol determines message is now ready to be processed,0,109614,cycle
819,5fe562bf7f68,msgProc,L1: message is taken from the L1's processing queue to be processed,0,109614,cycle
819,5fe562bf7f68,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,109614,cycle
819,5fe562bf7f68,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,109615,cycle
819,5fe562bf7f68,add2q_u,L1 receives message from the bus,0,109616,cycle
819,5fe562bf7f68,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,109616,cycle
819,5fe562bf7f68,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
819,5fe562bf7f68,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,109616,cycle
819,5fe562bf7f68,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,109616,cycle
819,5fe562bf7f68,add_req,LLC miss -> LLC sends request to DRAM,LLC,109616,cycle
819,5fe562bf7f68,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,109873,cycle
819,5fe562bf7f68,respond,LLC sends response message to the requesting L1,LLC,109873,cycle
819,5fe562bf7f68,updaDat,LLC updates its data array,LLC,109873,cycle
819,5fe562bf7f68,wrCache,LLC: New data written to cache,LLC,109873,cycle
819,5fe562bf7f68,respond,LLC sends response message to the requesting L1,LLC,109874,cycle
819,5fe562bf7f68,add2q_u,L1 receives message from the bus,0,109878,cycle
819,5fe562bf7f68,respond,L1 responds to core,0,109878,cycle
819,5fe562bf7f68,updaDat,L1 attempts to update its data array,0,109878,cycle
819,5fe562bf7f68,wrCache,L1: New data written to cache,0,109878,cycle
820,5fe562bf7f6c,add2q_l,L1: The message is added to the processing queue from the core,0,109880,cycle
820,5fe562bf7f6c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,109880,cycle
820,5fe562bf7f6c,hitActn,L1: request is a hit,0,109880,cycle
821,5fe562bf7f70,add2q_l,L1: The message is added to the processing queue from the core,0,109882,cycle
821,5fe562bf7f70,Miss?  ,L1: Was the request a miss?,0,1,boolean
821,5fe562bf7f70,MSIredy,L1: Protocol determines message is now ready to be processed,0,109882,cycle
821,5fe562bf7f70,msgProc,L1: message is taken from the L1's processing queue to be processed,0,109882,cycle
821,5fe562bf7f70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,109882,cycle
821,5fe562bf7f70,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,109883,cycle
821,5fe562bf7f70,add2q_u,L1 receives message from the bus,0,109884,cycle
821,5fe562bf7f70,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,109884,cycle
821,5fe562bf7f70,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
821,5fe562bf7f70,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,109884,cycle
821,5fe562bf7f70,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,109884,cycle
821,5fe562bf7f70,add_req,LLC miss -> LLC sends request to DRAM,LLC,109884,cycle
821,5fe562bf7f70,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,110141,cycle
821,5fe562bf7f70,respond,LLC sends response message to the requesting L1,LLC,110141,cycle
821,5fe562bf7f70,updaDat,LLC updates its data array,LLC,110141,cycle
821,5fe562bf7f70,wrCache,LLC: New data written to cache,LLC,110141,cycle
821,5fe562bf7f70,respond,LLC sends response message to the requesting L1,LLC,110142,cycle
821,5fe562bf7f70,add2q_u,L1 receives message from the bus,0,110146,cycle
821,5fe562bf7f70,respond,L1 responds to core,0,110146,cycle
821,5fe562bf7f70,updaDat,L1 attempts to update its data array,0,110146,cycle
821,5fe562bf7f70,wrCache,L1: New data written to cache,0,110146,cycle
822,5fe562bf7f74,add2q_l,L1: The message is added to the processing queue from the core,0,110148,cycle
822,5fe562bf7f74,msgProc,L1: message is taken from the L1's processing queue to be processed,0,110148,cycle
822,5fe562bf7f74,hitActn,L1: request is a hit,0,110148,cycle
823,5fe562bf7f78,add2q_l,L1: The message is added to the processing queue from the core,0,110150,cycle
823,5fe562bf7f78,Miss?  ,L1: Was the request a miss?,0,1,boolean
823,5fe562bf7f78,MSIredy,L1: Protocol determines message is now ready to be processed,0,110150,cycle
823,5fe562bf7f78,msgProc,L1: message is taken from the L1's processing queue to be processed,0,110150,cycle
823,5fe562bf7f78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,110150,cycle
823,5fe562bf7f78,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,110151,cycle
823,5fe562bf7f78,add2q_u,L1 receives message from the bus,0,110152,cycle
823,5fe562bf7f78,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,110152,cycle
823,5fe562bf7f78,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
823,5fe562bf7f78,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,110152,cycle
823,5fe562bf7f78,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,110152,cycle
823,5fe562bf7f78,add_req,LLC miss -> LLC sends request to DRAM,LLC,110152,cycle
823,5fe562bf7f78,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,110409,cycle
823,5fe562bf7f78,respond,LLC sends response message to the requesting L1,LLC,110409,cycle
823,5fe562bf7f78,updaDat,LLC updates its data array,LLC,110409,cycle
823,5fe562bf7f78,wrCache,LLC: New data written to cache,LLC,110409,cycle
823,5fe562bf7f78,respond,LLC sends response message to the requesting L1,LLC,110410,cycle
823,5fe562bf7f78,add2q_u,L1 receives message from the bus,0,110414,cycle
823,5fe562bf7f78,respond,L1 responds to core,0,110414,cycle
823,5fe562bf7f78,updaDat,L1 attempts to update its data array,0,110414,cycle
823,5fe562bf7f78,wrCache,L1: New data written to cache,0,110414,cycle
824,5fe562bf7f7c,add2q_l,L1: The message is added to the processing queue from the core,0,110416,cycle
824,5fe562bf7f7c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,110416,cycle
824,5fe562bf7f7c,hitActn,L1: request is a hit,0,110416,cycle
825,5fe562bf7f80,add2q_l,L1: The message is added to the processing queue from the core,0,110418,cycle
825,5fe562bf7f80,Miss?  ,L1: Was the request a miss?,0,1,boolean
825,5fe562bf7f80,MSIredy,L1: Protocol determines message is now ready to be processed,0,110418,cycle
825,5fe562bf7f80,msgProc,L1: message is taken from the L1's processing queue to be processed,0,110418,cycle
825,5fe562bf7f80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,110418,cycle
825,5fe562bf7f80,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,110419,cycle
825,5fe562bf7f80,add2q_u,L1 receives message from the bus,0,110420,cycle
825,5fe562bf7f80,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,110420,cycle
825,5fe562bf7f80,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
825,5fe562bf7f80,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,110420,cycle
825,5fe562bf7f80,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,110420,cycle
825,5fe562bf7f80,add_req,LLC miss -> LLC sends request to DRAM,LLC,110420,cycle
825,5fe562bf7f80,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,110677,cycle
825,5fe562bf7f80,respond,LLC sends response message to the requesting L1,LLC,110677,cycle
825,5fe562bf7f80,updaDat,LLC updates its data array,LLC,110677,cycle
825,5fe562bf7f80,wrCache,LLC: New data written to cache,LLC,110677,cycle
825,5fe562bf7f80,respond,LLC sends response message to the requesting L1,LLC,110678,cycle
825,5fe562bf7f80,add2q_u,L1 receives message from the bus,0,110682,cycle
825,5fe562bf7f80,respond,L1 responds to core,0,110682,cycle
825,5fe562bf7f80,updaDat,L1 attempts to update its data array,0,110682,cycle
825,5fe562bf7f80,wrCache,L1: New data written to cache,0,110682,cycle
826,5fe562bf7f84,add2q_l,L1: The message is added to the processing queue from the core,0,110684,cycle
826,5fe562bf7f84,msgProc,L1: message is taken from the L1's processing queue to be processed,0,110684,cycle
826,5fe562bf7f84,hitActn,L1: request is a hit,0,110684,cycle
827,5fe562bf7f88,add2q_l,L1: The message is added to the processing queue from the core,0,110686,cycle
827,5fe562bf7f88,Miss?  ,L1: Was the request a miss?,0,1,boolean
827,5fe562bf7f88,MSIredy,L1: Protocol determines message is now ready to be processed,0,110686,cycle
827,5fe562bf7f88,msgProc,L1: message is taken from the L1's processing queue to be processed,0,110686,cycle
827,5fe562bf7f88,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,110686,cycle
827,5fe562bf7f88,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,110687,cycle
827,5fe562bf7f88,add2q_u,L1 receives message from the bus,0,110688,cycle
827,5fe562bf7f88,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,110688,cycle
827,5fe562bf7f88,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
827,5fe562bf7f88,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,110688,cycle
827,5fe562bf7f88,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,110688,cycle
827,5fe562bf7f88,add_req,LLC miss -> LLC sends request to DRAM,LLC,110688,cycle
827,5fe562bf7f88,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,110945,cycle
827,5fe562bf7f88,respond,LLC sends response message to the requesting L1,LLC,110945,cycle
827,5fe562bf7f88,updaDat,LLC updates its data array,LLC,110945,cycle
827,5fe562bf7f88,wrCache,LLC: New data written to cache,LLC,110945,cycle
827,5fe562bf7f88,respond,LLC sends response message to the requesting L1,LLC,110946,cycle
827,5fe562bf7f88,add2q_u,L1 receives message from the bus,0,110950,cycle
827,5fe562bf7f88,respond,L1 responds to core,0,110950,cycle
827,5fe562bf7f88,updaDat,L1 attempts to update its data array,0,110950,cycle
827,5fe562bf7f88,wrCache,L1: New data written to cache,0,110950,cycle
828,5fe562bf7f8c,add2q_l,L1: The message is added to the processing queue from the core,0,110952,cycle
828,5fe562bf7f8c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,110952,cycle
828,5fe562bf7f8c,hitActn,L1: request is a hit,0,110952,cycle
829,5fe562bf7f90,add2q_l,L1: The message is added to the processing queue from the core,0,110954,cycle
829,5fe562bf7f90,Miss?  ,L1: Was the request a miss?,0,1,boolean
829,5fe562bf7f90,MSIredy,L1: Protocol determines message is now ready to be processed,0,110954,cycle
829,5fe562bf7f90,msgProc,L1: message is taken from the L1's processing queue to be processed,0,110954,cycle
829,5fe562bf7f90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,110954,cycle
829,5fe562bf7f90,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,110955,cycle
829,5fe562bf7f90,add2q_u,L1 receives message from the bus,0,110956,cycle
829,5fe562bf7f90,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,110956,cycle
829,5fe562bf7f90,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
829,5fe562bf7f90,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,110956,cycle
829,5fe562bf7f90,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,110956,cycle
829,5fe562bf7f90,add_req,LLC miss -> LLC sends request to DRAM,LLC,110956,cycle
829,5fe562bf7f90,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,111213,cycle
829,5fe562bf7f90,respond,LLC sends response message to the requesting L1,LLC,111213,cycle
829,5fe562bf7f90,updaDat,LLC updates its data array,LLC,111213,cycle
829,5fe562bf7f90,wrCache,LLC: New data written to cache,LLC,111213,cycle
829,5fe562bf7f90,respond,LLC sends response message to the requesting L1,LLC,111214,cycle
829,5fe562bf7f90,add2q_u,L1 receives message from the bus,0,111218,cycle
829,5fe562bf7f90,respond,L1 responds to core,0,111218,cycle
829,5fe562bf7f90,updaDat,L1 attempts to update its data array,0,111218,cycle
829,5fe562bf7f90,wrCache,L1: New data written to cache,0,111218,cycle
830,5fe562bf7f94,add2q_l,L1: The message is added to the processing queue from the core,0,111220,cycle
830,5fe562bf7f94,msgProc,L1: message is taken from the L1's processing queue to be processed,0,111220,cycle
830,5fe562bf7f94,hitActn,L1: request is a hit,0,111220,cycle
831,5fe562bf7f98,add2q_l,L1: The message is added to the processing queue from the core,0,111222,cycle
831,5fe562bf7f98,Miss?  ,L1: Was the request a miss?,0,1,boolean
831,5fe562bf7f98,MSIredy,L1: Protocol determines message is now ready to be processed,0,111222,cycle
831,5fe562bf7f98,msgProc,L1: message is taken from the L1's processing queue to be processed,0,111222,cycle
831,5fe562bf7f98,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,111222,cycle
831,5fe562bf7f98,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,111223,cycle
831,5fe562bf7f98,add2q_u,L1 receives message from the bus,0,111224,cycle
831,5fe562bf7f98,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,111224,cycle
831,5fe562bf7f98,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
831,5fe562bf7f98,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,111224,cycle
831,5fe562bf7f98,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,111224,cycle
831,5fe562bf7f98,add_req,LLC miss -> LLC sends request to DRAM,LLC,111224,cycle
831,5fe562bf7f98,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,111481,cycle
831,5fe562bf7f98,respond,LLC sends response message to the requesting L1,LLC,111481,cycle
831,5fe562bf7f98,updaDat,LLC updates its data array,LLC,111481,cycle
831,5fe562bf7f98,wrCache,LLC: New data written to cache,LLC,111481,cycle
831,5fe562bf7f98,respond,LLC sends response message to the requesting L1,LLC,111482,cycle
831,5fe562bf7f98,add2q_u,L1 receives message from the bus,0,111486,cycle
831,5fe562bf7f98,respond,L1 responds to core,0,111486,cycle
831,5fe562bf7f98,updaDat,L1 attempts to update its data array,0,111486,cycle
831,5fe562bf7f98,wrCache,L1: New data written to cache,0,111486,cycle
832,5fe562bf7f9c,add2q_l,L1: The message is added to the processing queue from the core,0,111488,cycle
832,5fe562bf7f9c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,111488,cycle
832,5fe562bf7f9c,hitActn,L1: request is a hit,0,111488,cycle
833,5fe562bf7fa0,add2q_l,L1: The message is added to the processing queue from the core,0,111490,cycle
833,5fe562bf7fa0,Miss?  ,L1: Was the request a miss?,0,1,boolean
833,5fe562bf7fa0,MSIredy,L1: Protocol determines message is now ready to be processed,0,111490,cycle
833,5fe562bf7fa0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,111490,cycle
833,5fe562bf7fa0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,111490,cycle
833,5fe562bf7fa0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,111491,cycle
833,5fe562bf7fa0,add2q_u,L1 receives message from the bus,0,111492,cycle
833,5fe562bf7fa0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,111492,cycle
833,5fe562bf7fa0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
833,5fe562bf7fa0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,111492,cycle
833,5fe562bf7fa0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,111492,cycle
833,5fe562bf7fa0,add_req,LLC miss -> LLC sends request to DRAM,LLC,111492,cycle
833,5fe562bf7fa0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,111749,cycle
833,5fe562bf7fa0,respond,LLC sends response message to the requesting L1,LLC,111749,cycle
833,5fe562bf7fa0,updaDat,LLC updates its data array,LLC,111749,cycle
833,5fe562bf7fa0,wrCache,LLC: New data written to cache,LLC,111749,cycle
833,5fe562bf7fa0,respond,LLC sends response message to the requesting L1,LLC,111750,cycle
833,5fe562bf7fa0,add2q_u,L1 receives message from the bus,0,111754,cycle
833,5fe562bf7fa0,respond,L1 responds to core,0,111754,cycle
833,5fe562bf7fa0,updaDat,L1 attempts to update its data array,0,111754,cycle
833,5fe562bf7fa0,wrCache,L1: New data written to cache,0,111754,cycle
834,5fe562bf7fa4,add2q_l,L1: The message is added to the processing queue from the core,0,111756,cycle
834,5fe562bf7fa4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,111756,cycle
834,5fe562bf7fa4,hitActn,L1: request is a hit,0,111756,cycle
835,5fe562bf7fa8,add2q_l,L1: The message is added to the processing queue from the core,0,111758,cycle
835,5fe562bf7fa8,Miss?  ,L1: Was the request a miss?,0,1,boolean
835,5fe562bf7fa8,MSIredy,L1: Protocol determines message is now ready to be processed,0,111758,cycle
835,5fe562bf7fa8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,111758,cycle
835,5fe562bf7fa8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,111758,cycle
835,5fe562bf7fa8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,111759,cycle
835,5fe562bf7fa8,add2q_u,L1 receives message from the bus,0,111760,cycle
835,5fe562bf7fa8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,111760,cycle
835,5fe562bf7fa8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
835,5fe562bf7fa8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,111760,cycle
835,5fe562bf7fa8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,111760,cycle
835,5fe562bf7fa8,add_req,LLC miss -> LLC sends request to DRAM,LLC,111760,cycle
835,5fe562bf7fa8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,112017,cycle
835,5fe562bf7fa8,respond,LLC sends response message to the requesting L1,LLC,112017,cycle
835,5fe562bf7fa8,updaDat,LLC updates its data array,LLC,112017,cycle
835,5fe562bf7fa8,wrCache,LLC: New data written to cache,LLC,112017,cycle
835,5fe562bf7fa8,respond,LLC sends response message to the requesting L1,LLC,112018,cycle
835,5fe562bf7fa8,add2q_u,L1 receives message from the bus,0,112022,cycle
835,5fe562bf7fa8,respond,L1 responds to core,0,112022,cycle
835,5fe562bf7fa8,updaDat,L1 attempts to update its data array,0,112022,cycle
835,5fe562bf7fa8,wrCache,L1: New data written to cache,0,112022,cycle
836,5fe562bf7fac,add2q_l,L1: The message is added to the processing queue from the core,0,112024,cycle
836,5fe562bf7fac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,112024,cycle
836,5fe562bf7fac,hitActn,L1: request is a hit,0,112024,cycle
837,5fe562bf7fb0,add2q_l,L1: The message is added to the processing queue from the core,0,112026,cycle
837,5fe562bf7fb0,Miss?  ,L1: Was the request a miss?,0,1,boolean
837,5fe562bf7fb0,MSIredy,L1: Protocol determines message is now ready to be processed,0,112026,cycle
837,5fe562bf7fb0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,112026,cycle
837,5fe562bf7fb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,112026,cycle
837,5fe562bf7fb0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,112027,cycle
837,5fe562bf7fb0,add2q_u,L1 receives message from the bus,0,112028,cycle
837,5fe562bf7fb0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,112028,cycle
837,5fe562bf7fb0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
837,5fe562bf7fb0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,112028,cycle
837,5fe562bf7fb0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,112028,cycle
837,5fe562bf7fb0,add_req,LLC miss -> LLC sends request to DRAM,LLC,112028,cycle
837,5fe562bf7fb0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,112285,cycle
837,5fe562bf7fb0,respond,LLC sends response message to the requesting L1,LLC,112285,cycle
837,5fe562bf7fb0,updaDat,LLC updates its data array,LLC,112285,cycle
837,5fe562bf7fb0,wrCache,LLC: New data written to cache,LLC,112285,cycle
837,5fe562bf7fb0,respond,LLC sends response message to the requesting L1,LLC,112286,cycle
837,5fe562bf7fb0,add2q_u,L1 receives message from the bus,0,112290,cycle
837,5fe562bf7fb0,respond,L1 responds to core,0,112290,cycle
837,5fe562bf7fb0,updaDat,L1 attempts to update its data array,0,112290,cycle
837,5fe562bf7fb0,wrCache,L1: New data written to cache,0,112290,cycle
838,5fe562bf7fb4,add2q_l,L1: The message is added to the processing queue from the core,0,112292,cycle
838,5fe562bf7fb4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,112292,cycle
838,5fe562bf7fb4,hitActn,L1: request is a hit,0,112292,cycle
839,5fe562bf7fb8,add2q_l,L1: The message is added to the processing queue from the core,0,112294,cycle
839,5fe562bf7fb8,Miss?  ,L1: Was the request a miss?,0,1,boolean
839,5fe562bf7fb8,MSIredy,L1: Protocol determines message is now ready to be processed,0,112294,cycle
839,5fe562bf7fb8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,112294,cycle
839,5fe562bf7fb8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,112294,cycle
839,5fe562bf7fb8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,112295,cycle
839,5fe562bf7fb8,add2q_u,L1 receives message from the bus,0,112296,cycle
839,5fe562bf7fb8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,112296,cycle
839,5fe562bf7fb8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
839,5fe562bf7fb8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,112296,cycle
839,5fe562bf7fb8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,112296,cycle
839,5fe562bf7fb8,add_req,LLC miss -> LLC sends request to DRAM,LLC,112296,cycle
839,5fe562bf7fb8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,112553,cycle
839,5fe562bf7fb8,respond,LLC sends response message to the requesting L1,LLC,112553,cycle
839,5fe562bf7fb8,updaDat,LLC updates its data array,LLC,112553,cycle
839,5fe562bf7fb8,wrCache,LLC: New data written to cache,LLC,112553,cycle
839,5fe562bf7fb8,respond,LLC sends response message to the requesting L1,LLC,112554,cycle
839,5fe562bf7fb8,add2q_u,L1 receives message from the bus,0,112558,cycle
839,5fe562bf7fb8,respond,L1 responds to core,0,112558,cycle
839,5fe562bf7fb8,updaDat,L1 attempts to update its data array,0,112558,cycle
839,5fe562bf7fb8,wrCache,L1: New data written to cache,0,112558,cycle
840,5fe562bf7fbc,add2q_l,L1: The message is added to the processing queue from the core,0,112560,cycle
840,5fe562bf7fbc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,112560,cycle
840,5fe562bf7fbc,hitActn,L1: request is a hit,0,112560,cycle
841,5fe562bf7fc0,add2q_l,L1: The message is added to the processing queue from the core,0,112562,cycle
841,5fe562bf7fc0,Miss?  ,L1: Was the request a miss?,0,1,boolean
841,5fe562bf7fc0,MSIredy,L1: Protocol determines message is now ready to be processed,0,112562,cycle
841,5fe562bf7fc0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,112562,cycle
841,5fe562bf7fc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,112562,cycle
841,5fe562bf7fc0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,112563,cycle
841,5fe562bf7fc0,add2q_u,L1 receives message from the bus,0,112564,cycle
841,5fe562bf7fc0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,112564,cycle
841,5fe562bf7fc0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
841,5fe562bf7fc0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,112564,cycle
841,5fe562bf7fc0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,112564,cycle
841,5fe562bf7fc0,add_req,LLC miss -> LLC sends request to DRAM,LLC,112564,cycle
841,5fe562bf7fc0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,112821,cycle
841,5fe562bf7fc0,respond,LLC sends response message to the requesting L1,LLC,112821,cycle
841,5fe562bf7fc0,updaDat,LLC updates its data array,LLC,112821,cycle
841,5fe562bf7fc0,wrCache,LLC: New data written to cache,LLC,112821,cycle
841,5fe562bf7fc0,respond,LLC sends response message to the requesting L1,LLC,112822,cycle
841,5fe562bf7fc0,add2q_u,L1 receives message from the bus,0,112826,cycle
841,5fe562bf7fc0,respond,L1 responds to core,0,112826,cycle
841,5fe562bf7fc0,updaDat,L1 attempts to update its data array,0,112826,cycle
841,5fe562bf7fc0,wrCache,L1: New data written to cache,0,112826,cycle
842,5fe562bf7fc4,add2q_l,L1: The message is added to the processing queue from the core,0,112828,cycle
842,5fe562bf7fc4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,112828,cycle
842,5fe562bf7fc4,hitActn,L1: request is a hit,0,112828,cycle
843,5fe562bf7fc8,add2q_l,L1: The message is added to the processing queue from the core,0,112830,cycle
843,5fe562bf7fc8,Miss?  ,L1: Was the request a miss?,0,1,boolean
843,5fe562bf7fc8,MSIredy,L1: Protocol determines message is now ready to be processed,0,112830,cycle
843,5fe562bf7fc8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,112830,cycle
843,5fe562bf7fc8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,112830,cycle
843,5fe562bf7fc8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,112831,cycle
843,5fe562bf7fc8,add2q_u,L1 receives message from the bus,0,112832,cycle
843,5fe562bf7fc8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,112832,cycle
843,5fe562bf7fc8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
843,5fe562bf7fc8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,112832,cycle
843,5fe562bf7fc8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,112832,cycle
843,5fe562bf7fc8,add_req,LLC miss -> LLC sends request to DRAM,LLC,112832,cycle
843,5fe562bf7fc8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,113089,cycle
843,5fe562bf7fc8,respond,LLC sends response message to the requesting L1,LLC,113089,cycle
843,5fe562bf7fc8,updaDat,LLC updates its data array,LLC,113089,cycle
843,5fe562bf7fc8,wrCache,LLC: New data written to cache,LLC,113089,cycle
843,5fe562bf7fc8,respond,LLC sends response message to the requesting L1,LLC,113090,cycle
843,5fe562bf7fc8,add2q_u,L1 receives message from the bus,0,113094,cycle
843,5fe562bf7fc8,respond,L1 responds to core,0,113094,cycle
843,5fe562bf7fc8,updaDat,L1 attempts to update its data array,0,113094,cycle
843,5fe562bf7fc8,wrCache,L1: New data written to cache,0,113094,cycle
844,5fe562bf7fcc,add2q_l,L1: The message is added to the processing queue from the core,0,113096,cycle
844,5fe562bf7fcc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,113096,cycle
844,5fe562bf7fcc,hitActn,L1: request is a hit,0,113096,cycle
845,5fe562bf7fd0,add2q_l,L1: The message is added to the processing queue from the core,0,113098,cycle
845,5fe562bf7fd0,Miss?  ,L1: Was the request a miss?,0,1,boolean
845,5fe562bf7fd0,MSIredy,L1: Protocol determines message is now ready to be processed,0,113098,cycle
845,5fe562bf7fd0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,113098,cycle
845,5fe562bf7fd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,113098,cycle
845,5fe562bf7fd0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,113099,cycle
845,5fe562bf7fd0,add2q_u,L1 receives message from the bus,0,113100,cycle
845,5fe562bf7fd0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,113100,cycle
845,5fe562bf7fd0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
845,5fe562bf7fd0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,113100,cycle
845,5fe562bf7fd0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,113100,cycle
845,5fe562bf7fd0,add_req,LLC miss -> LLC sends request to DRAM,LLC,113100,cycle
845,5fe562bf7fd0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,113357,cycle
845,5fe562bf7fd0,respond,LLC sends response message to the requesting L1,LLC,113357,cycle
845,5fe562bf7fd0,updaDat,LLC updates its data array,LLC,113357,cycle
845,5fe562bf7fd0,wrCache,LLC: New data written to cache,LLC,113357,cycle
845,5fe562bf7fd0,respond,LLC sends response message to the requesting L1,LLC,113358,cycle
845,5fe562bf7fd0,add2q_u,L1 receives message from the bus,0,113362,cycle
845,5fe562bf7fd0,respond,L1 responds to core,0,113362,cycle
845,5fe562bf7fd0,updaDat,L1 attempts to update its data array,0,113362,cycle
845,5fe562bf7fd0,wrCache,L1: New data written to cache,0,113362,cycle
846,5fe562bf7fd4,add2q_l,L1: The message is added to the processing queue from the core,0,113364,cycle
846,5fe562bf7fd4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,113364,cycle
846,5fe562bf7fd4,hitActn,L1: request is a hit,0,113364,cycle
847,5fe562bf7fd8,add2q_l,L1: The message is added to the processing queue from the core,0,113366,cycle
847,5fe562bf7fd8,Miss?  ,L1: Was the request a miss?,0,1,boolean
847,5fe562bf7fd8,MSIredy,L1: Protocol determines message is now ready to be processed,0,113366,cycle
847,5fe562bf7fd8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,113366,cycle
847,5fe562bf7fd8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,113366,cycle
847,5fe562bf7fd8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,113367,cycle
847,5fe562bf7fd8,add2q_u,L1 receives message from the bus,0,113368,cycle
847,5fe562bf7fd8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,113368,cycle
847,5fe562bf7fd8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
847,5fe562bf7fd8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,113368,cycle
847,5fe562bf7fd8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,113368,cycle
847,5fe562bf7fd8,add_req,LLC miss -> LLC sends request to DRAM,LLC,113368,cycle
847,5fe562bf7fd8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,113625,cycle
847,5fe562bf7fd8,respond,LLC sends response message to the requesting L1,LLC,113625,cycle
847,5fe562bf7fd8,updaDat,LLC updates its data array,LLC,113625,cycle
847,5fe562bf7fd8,wrCache,LLC: New data written to cache,LLC,113625,cycle
847,5fe562bf7fd8,respond,LLC sends response message to the requesting L1,LLC,113626,cycle
847,5fe562bf7fd8,add2q_u,L1 receives message from the bus,0,113630,cycle
847,5fe562bf7fd8,respond,L1 responds to core,0,113630,cycle
847,5fe562bf7fd8,updaDat,L1 attempts to update its data array,0,113630,cycle
847,5fe562bf7fd8,wrCache,L1: New data written to cache,0,113630,cycle
848,5fe562bf7fdc,add2q_l,L1: The message is added to the processing queue from the core,0,113632,cycle
848,5fe562bf7fdc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,113632,cycle
848,5fe562bf7fdc,hitActn,L1: request is a hit,0,113632,cycle
849,5fe562bf7fe0,add2q_l,L1: The message is added to the processing queue from the core,0,113634,cycle
849,5fe562bf7fe0,Miss?  ,L1: Was the request a miss?,0,1,boolean
849,5fe562bf7fe0,MSIredy,L1: Protocol determines message is now ready to be processed,0,113634,cycle
849,5fe562bf7fe0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,113634,cycle
849,5fe562bf7fe0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,113634,cycle
849,5fe562bf7fe0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,113635,cycle
849,5fe562bf7fe0,add2q_u,L1 receives message from the bus,0,113636,cycle
849,5fe562bf7fe0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,113636,cycle
849,5fe562bf7fe0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
849,5fe562bf7fe0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,113636,cycle
849,5fe562bf7fe0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,113636,cycle
849,5fe562bf7fe0,add_req,LLC miss -> LLC sends request to DRAM,LLC,113636,cycle
849,5fe562bf7fe0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,113893,cycle
849,5fe562bf7fe0,respond,LLC sends response message to the requesting L1,LLC,113893,cycle
849,5fe562bf7fe0,updaDat,LLC updates its data array,LLC,113893,cycle
849,5fe562bf7fe0,wrCache,LLC: New data written to cache,LLC,113893,cycle
849,5fe562bf7fe0,respond,LLC sends response message to the requesting L1,LLC,113894,cycle
849,5fe562bf7fe0,add2q_u,L1 receives message from the bus,0,113898,cycle
849,5fe562bf7fe0,respond,L1 responds to core,0,113898,cycle
849,5fe562bf7fe0,updaDat,L1 attempts to update its data array,0,113898,cycle
849,5fe562bf7fe0,wrCache,L1: New data written to cache,0,113898,cycle
850,5fe562bf7fe4,add2q_l,L1: The message is added to the processing queue from the core,0,113900,cycle
850,5fe562bf7fe4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,113900,cycle
850,5fe562bf7fe4,hitActn,L1: request is a hit,0,113900,cycle
851,5fe562bf7fe8,add2q_l,L1: The message is added to the processing queue from the core,0,113902,cycle
851,5fe562bf7fe8,Miss?  ,L1: Was the request a miss?,0,1,boolean
851,5fe562bf7fe8,MSIredy,L1: Protocol determines message is now ready to be processed,0,113902,cycle
851,5fe562bf7fe8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,113902,cycle
851,5fe562bf7fe8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,113902,cycle
851,5fe562bf7fe8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,113903,cycle
851,5fe562bf7fe8,add2q_u,L1 receives message from the bus,0,113904,cycle
851,5fe562bf7fe8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,113904,cycle
851,5fe562bf7fe8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
851,5fe562bf7fe8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,113904,cycle
851,5fe562bf7fe8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,113904,cycle
851,5fe562bf7fe8,add_req,LLC miss -> LLC sends request to DRAM,LLC,113904,cycle
851,5fe562bf7fe8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,114161,cycle
851,5fe562bf7fe8,respond,LLC sends response message to the requesting L1,LLC,114161,cycle
851,5fe562bf7fe8,updaDat,LLC updates its data array,LLC,114161,cycle
851,5fe562bf7fe8,wrCache,LLC: New data written to cache,LLC,114161,cycle
851,5fe562bf7fe8,respond,LLC sends response message to the requesting L1,LLC,114162,cycle
851,5fe562bf7fe8,add2q_u,L1 receives message from the bus,0,114166,cycle
851,5fe562bf7fe8,respond,L1 responds to core,0,114166,cycle
851,5fe562bf7fe8,updaDat,L1 attempts to update its data array,0,114166,cycle
851,5fe562bf7fe8,wrCache,L1: New data written to cache,0,114166,cycle
852,5fe562bf7fec,add2q_l,L1: The message is added to the processing queue from the core,0,114168,cycle
852,5fe562bf7fec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,114168,cycle
852,5fe562bf7fec,hitActn,L1: request is a hit,0,114168,cycle
853,5fe562bf7ff0,add2q_l,L1: The message is added to the processing queue from the core,0,114170,cycle
853,5fe562bf7ff0,Miss?  ,L1: Was the request a miss?,0,1,boolean
853,5fe562bf7ff0,MSIredy,L1: Protocol determines message is now ready to be processed,0,114170,cycle
853,5fe562bf7ff0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,114170,cycle
853,5fe562bf7ff0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,114170,cycle
853,5fe562bf7ff0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,114171,cycle
853,5fe562bf7ff0,add2q_u,L1 receives message from the bus,0,114172,cycle
853,5fe562bf7ff0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,114172,cycle
853,5fe562bf7ff0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
853,5fe562bf7ff0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,114172,cycle
853,5fe562bf7ff0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,114172,cycle
853,5fe562bf7ff0,add_req,LLC miss -> LLC sends request to DRAM,LLC,114172,cycle
853,5fe562bf7ff0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,114429,cycle
853,5fe562bf7ff0,respond,LLC sends response message to the requesting L1,LLC,114429,cycle
853,5fe562bf7ff0,updaDat,LLC updates its data array,LLC,114429,cycle
853,5fe562bf7ff0,wrCache,LLC: New data written to cache,LLC,114429,cycle
853,5fe562bf7ff0,respond,LLC sends response message to the requesting L1,LLC,114430,cycle
853,5fe562bf7ff0,add2q_u,L1 receives message from the bus,0,114434,cycle
853,5fe562bf7ff0,respond,L1 responds to core,0,114434,cycle
853,5fe562bf7ff0,updaDat,L1 attempts to update its data array,0,114434,cycle
853,5fe562bf7ff0,wrCache,L1: New data written to cache,0,114434,cycle
854,5fe562bf7ff4,add2q_l,L1: The message is added to the processing queue from the core,0,114436,cycle
854,5fe562bf7ff4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,114436,cycle
854,5fe562bf7ff4,hitActn,L1: request is a hit,0,114436,cycle
855,5fe562bf7ff8,add2q_l,L1: The message is added to the processing queue from the core,0,114438,cycle
855,5fe562bf7ff8,Miss?  ,L1: Was the request a miss?,0,1,boolean
855,5fe562bf7ff8,MSIredy,L1: Protocol determines message is now ready to be processed,0,114438,cycle
855,5fe562bf7ff8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,114438,cycle
855,5fe562bf7ff8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,114438,cycle
855,5fe562bf7ff8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,114439,cycle
855,5fe562bf7ff8,add2q_u,L1 receives message from the bus,0,114440,cycle
855,5fe562bf7ff8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,114440,cycle
855,5fe562bf7ff8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
855,5fe562bf7ff8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,114440,cycle
855,5fe562bf7ff8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,114440,cycle
855,5fe562bf7ff8,add_req,LLC miss -> LLC sends request to DRAM,LLC,114440,cycle
855,5fe562bf7ff8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,114697,cycle
855,5fe562bf7ff8,respond,LLC sends response message to the requesting L1,LLC,114697,cycle
855,5fe562bf7ff8,updaDat,LLC updates its data array,LLC,114697,cycle
855,5fe562bf7ff8,wrCache,LLC: New data written to cache,LLC,114697,cycle
855,5fe562bf7ff8,respond,LLC sends response message to the requesting L1,LLC,114698,cycle
855,5fe562bf7ff8,add2q_u,L1 receives message from the bus,0,114702,cycle
855,5fe562bf7ff8,respond,L1 responds to core,0,114702,cycle
855,5fe562bf7ff8,updaDat,L1 attempts to update its data array,0,114702,cycle
855,5fe562bf7ff8,wrCache,L1: New data written to cache,0,114702,cycle
856,5fe562bf7ffc,add2q_l,L1: The message is added to the processing queue from the core,0,114704,cycle
856,5fe562bf7ffc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,114704,cycle
856,5fe562bf7ffc,hitActn,L1: request is a hit,0,114704,cycle
857,5fe562bf8000,add2q_l,L1: The message is added to the processing queue from the core,0,114706,cycle
857,5fe562bf8000,Miss?  ,L1: Was the request a miss?,0,1,boolean
857,5fe562bf8000,MSIredy,L1: Protocol determines message is now ready to be processed,0,114706,cycle
857,5fe562bf8000,msgProc,L1: message is taken from the L1's processing queue to be processed,0,114706,cycle
857,5fe562bf8000,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,114706,cycle
857,5fe562bf8000,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,114707,cycle
857,5fe562bf8000,add2q_u,L1 receives message from the bus,0,114708,cycle
857,5fe562bf8000,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,114708,cycle
857,5fe562bf8000,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
857,5fe562bf8000,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,114708,cycle
857,5fe562bf8000,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,114708,cycle
857,5fe562bf8000,add_req,LLC miss -> LLC sends request to DRAM,LLC,114708,cycle
857,5fe562bf8000,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,114965,cycle
857,5fe562bf8000,respond,LLC sends response message to the requesting L1,LLC,114965,cycle
857,5fe562bf8000,updaDat,LLC updates its data array,LLC,114965,cycle
857,5fe562bf8000,wrCache,LLC: New data written to cache,LLC,114965,cycle
857,5fe562bf8000,respond,LLC sends response message to the requesting L1,LLC,114966,cycle
857,5fe562bf8000,add2q_u,L1 receives message from the bus,0,114970,cycle
857,5fe562bf8000,respond,L1 responds to core,0,114970,cycle
857,5fe562bf8000,updaDat,L1 attempts to update its data array,0,114970,cycle
857,5fe562bf8000,wrCache,L1: New data written to cache,0,114970,cycle
858,5fe562bf8004,add2q_l,L1: The message is added to the processing queue from the core,0,114972,cycle
858,5fe562bf8004,msgProc,L1: message is taken from the L1's processing queue to be processed,0,114972,cycle
858,5fe562bf8004,hitActn,L1: request is a hit,0,114972,cycle
859,5fe562bf8008,add2q_l,L1: The message is added to the processing queue from the core,0,114974,cycle
859,5fe562bf8008,Miss?  ,L1: Was the request a miss?,0,1,boolean
859,5fe562bf8008,MSIredy,L1: Protocol determines message is now ready to be processed,0,114974,cycle
859,5fe562bf8008,msgProc,L1: message is taken from the L1's processing queue to be processed,0,114974,cycle
859,5fe562bf8008,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,114974,cycle
859,5fe562bf8008,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,114975,cycle
859,5fe562bf8008,add2q_u,L1 receives message from the bus,0,114976,cycle
859,5fe562bf8008,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,114976,cycle
859,5fe562bf8008,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
859,5fe562bf8008,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,114976,cycle
859,5fe562bf8008,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,114976,cycle
859,5fe562bf8008,add_req,LLC miss -> LLC sends request to DRAM,LLC,114976,cycle
859,5fe562bf8008,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,115233,cycle
859,5fe562bf8008,respond,LLC sends response message to the requesting L1,LLC,115233,cycle
859,5fe562bf8008,updaDat,LLC updates its data array,LLC,115233,cycle
859,5fe562bf8008,wrCache,LLC: New data written to cache,LLC,115233,cycle
859,5fe562bf8008,respond,LLC sends response message to the requesting L1,LLC,115234,cycle
859,5fe562bf8008,add2q_u,L1 receives message from the bus,0,115238,cycle
859,5fe562bf8008,respond,L1 responds to core,0,115238,cycle
859,5fe562bf8008,updaDat,L1 attempts to update its data array,0,115238,cycle
859,5fe562bf8008,wrCache,L1: New data written to cache,0,115238,cycle
860,5fe562bf800c,add2q_l,L1: The message is added to the processing queue from the core,0,115240,cycle
860,5fe562bf800c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,115240,cycle
860,5fe562bf800c,hitActn,L1: request is a hit,0,115240,cycle
861,5fe562bf8010,add2q_l,L1: The message is added to the processing queue from the core,0,115242,cycle
861,5fe562bf8010,Miss?  ,L1: Was the request a miss?,0,1,boolean
861,5fe562bf8010,MSIredy,L1: Protocol determines message is now ready to be processed,0,115242,cycle
861,5fe562bf8010,msgProc,L1: message is taken from the L1's processing queue to be processed,0,115242,cycle
861,5fe562bf8010,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,115242,cycle
861,5fe562bf8010,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,115243,cycle
861,5fe562bf8010,add2q_u,L1 receives message from the bus,0,115244,cycle
861,5fe562bf8010,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,115244,cycle
861,5fe562bf8010,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
861,5fe562bf8010,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,115244,cycle
861,5fe562bf8010,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,115244,cycle
861,5fe562bf8010,add_req,LLC miss -> LLC sends request to DRAM,LLC,115244,cycle
861,5fe562bf8010,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,115501,cycle
861,5fe562bf8010,respond,LLC sends response message to the requesting L1,LLC,115501,cycle
861,5fe562bf8010,updaDat,LLC updates its data array,LLC,115501,cycle
861,5fe562bf8010,wrCache,LLC: New data written to cache,LLC,115501,cycle
861,5fe562bf8010,respond,LLC sends response message to the requesting L1,LLC,115502,cycle
861,5fe562bf8010,add2q_u,L1 receives message from the bus,0,115506,cycle
861,5fe562bf8010,respond,L1 responds to core,0,115506,cycle
861,5fe562bf8010,updaDat,L1 attempts to update its data array,0,115506,cycle
861,5fe562bf8010,wrCache,L1: New data written to cache,0,115506,cycle
862,5fe562bf8014,add2q_l,L1: The message is added to the processing queue from the core,0,115508,cycle
862,5fe562bf8014,msgProc,L1: message is taken from the L1's processing queue to be processed,0,115508,cycle
862,5fe562bf8014,hitActn,L1: request is a hit,0,115508,cycle
863,5fe562bf8018,add2q_l,L1: The message is added to the processing queue from the core,0,115510,cycle
863,5fe562bf8018,Miss?  ,L1: Was the request a miss?,0,1,boolean
863,5fe562bf8018,MSIredy,L1: Protocol determines message is now ready to be processed,0,115510,cycle
863,5fe562bf8018,msgProc,L1: message is taken from the L1's processing queue to be processed,0,115510,cycle
863,5fe562bf8018,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,115510,cycle
863,5fe562bf8018,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,115511,cycle
863,5fe562bf8018,add2q_u,L1 receives message from the bus,0,115512,cycle
863,5fe562bf8018,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,115512,cycle
863,5fe562bf8018,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
863,5fe562bf8018,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,115512,cycle
863,5fe562bf8018,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,115512,cycle
863,5fe562bf8018,add_req,LLC miss -> LLC sends request to DRAM,LLC,115512,cycle
863,5fe562bf8018,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,115769,cycle
863,5fe562bf8018,respond,LLC sends response message to the requesting L1,LLC,115769,cycle
863,5fe562bf8018,updaDat,LLC updates its data array,LLC,115769,cycle
863,5fe562bf8018,wrCache,LLC: New data written to cache,LLC,115769,cycle
863,5fe562bf8018,respond,LLC sends response message to the requesting L1,LLC,115770,cycle
863,5fe562bf8018,add2q_u,L1 receives message from the bus,0,115774,cycle
863,5fe562bf8018,respond,L1 responds to core,0,115774,cycle
863,5fe562bf8018,updaDat,L1 attempts to update its data array,0,115774,cycle
863,5fe562bf8018,wrCache,L1: New data written to cache,0,115774,cycle
864,5fe562bf801c,add2q_l,L1: The message is added to the processing queue from the core,0,115776,cycle
864,5fe562bf801c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,115776,cycle
864,5fe562bf801c,hitActn,L1: request is a hit,0,115776,cycle
865,5fe562bf8020,add2q_l,L1: The message is added to the processing queue from the core,0,115778,cycle
865,5fe562bf8020,Miss?  ,L1: Was the request a miss?,0,1,boolean
865,5fe562bf8020,MSIredy,L1: Protocol determines message is now ready to be processed,0,115778,cycle
865,5fe562bf8020,msgProc,L1: message is taken from the L1's processing queue to be processed,0,115778,cycle
865,5fe562bf8020,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,115778,cycle
865,5fe562bf8020,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,115779,cycle
865,5fe562bf8020,add2q_u,L1 receives message from the bus,0,115780,cycle
865,5fe562bf8020,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,115780,cycle
865,5fe562bf8020,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
865,5fe562bf8020,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,115780,cycle
865,5fe562bf8020,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,115780,cycle
865,5fe562bf8020,add_req,LLC miss -> LLC sends request to DRAM,LLC,115780,cycle
865,5fe562bf8020,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,116037,cycle
865,5fe562bf8020,respond,LLC sends response message to the requesting L1,LLC,116037,cycle
865,5fe562bf8020,updaDat,LLC updates its data array,LLC,116037,cycle
865,5fe562bf8020,wrCache,LLC: New data written to cache,LLC,116037,cycle
865,5fe562bf8020,respond,LLC sends response message to the requesting L1,LLC,116038,cycle
865,5fe562bf8020,add2q_u,L1 receives message from the bus,0,116042,cycle
865,5fe562bf8020,respond,L1 responds to core,0,116042,cycle
865,5fe562bf8020,updaDat,L1 attempts to update its data array,0,116042,cycle
865,5fe562bf8020,wrCache,L1: New data written to cache,0,116042,cycle
866,5fe562bf8024,add2q_l,L1: The message is added to the processing queue from the core,0,116044,cycle
866,5fe562bf8024,msgProc,L1: message is taken from the L1's processing queue to be processed,0,116044,cycle
866,5fe562bf8024,hitActn,L1: request is a hit,0,116044,cycle
867,5fe562bf8028,add2q_l,L1: The message is added to the processing queue from the core,0,116046,cycle
867,5fe562bf8028,Miss?  ,L1: Was the request a miss?,0,1,boolean
867,5fe562bf8028,MSIredy,L1: Protocol determines message is now ready to be processed,0,116046,cycle
867,5fe562bf8028,msgProc,L1: message is taken from the L1's processing queue to be processed,0,116046,cycle
867,5fe562bf8028,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,116046,cycle
867,5fe562bf8028,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,116047,cycle
867,5fe562bf8028,add2q_u,L1 receives message from the bus,0,116048,cycle
867,5fe562bf8028,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,116048,cycle
867,5fe562bf8028,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
867,5fe562bf8028,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,116048,cycle
867,5fe562bf8028,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,116048,cycle
867,5fe562bf8028,add_req,LLC miss -> LLC sends request to DRAM,LLC,116048,cycle
867,5fe562bf8028,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,116305,cycle
867,5fe562bf8028,respond,LLC sends response message to the requesting L1,LLC,116305,cycle
867,5fe562bf8028,updaDat,LLC updates its data array,LLC,116305,cycle
867,5fe562bf8028,wrCache,LLC: New data written to cache,LLC,116305,cycle
867,5fe562bf8028,respond,LLC sends response message to the requesting L1,LLC,116306,cycle
867,5fe562bf8028,add2q_u,L1 receives message from the bus,0,116310,cycle
867,5fe562bf8028,respond,L1 responds to core,0,116310,cycle
867,5fe562bf8028,updaDat,L1 attempts to update its data array,0,116310,cycle
867,5fe562bf8028,wrCache,L1: New data written to cache,0,116310,cycle
868,5fe562bf802c,add2q_l,L1: The message is added to the processing queue from the core,0,116312,cycle
868,5fe562bf802c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,116312,cycle
868,5fe562bf802c,hitActn,L1: request is a hit,0,116312,cycle
869,5fe562bf8030,add2q_l,L1: The message is added to the processing queue from the core,0,116314,cycle
869,5fe562bf8030,Miss?  ,L1: Was the request a miss?,0,1,boolean
869,5fe562bf8030,MSIredy,L1: Protocol determines message is now ready to be processed,0,116314,cycle
869,5fe562bf8030,msgProc,L1: message is taken from the L1's processing queue to be processed,0,116314,cycle
869,5fe562bf8030,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,116314,cycle
869,5fe562bf8030,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,116315,cycle
869,5fe562bf8030,add2q_u,L1 receives message from the bus,0,116316,cycle
869,5fe562bf8030,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,116316,cycle
869,5fe562bf8030,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
869,5fe562bf8030,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,116316,cycle
869,5fe562bf8030,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,116316,cycle
869,5fe562bf8030,add_req,LLC miss -> LLC sends request to DRAM,LLC,116316,cycle
869,5fe562bf8030,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,116573,cycle
869,5fe562bf8030,respond,LLC sends response message to the requesting L1,LLC,116573,cycle
869,5fe562bf8030,updaDat,LLC updates its data array,LLC,116573,cycle
869,5fe562bf8030,wrCache,LLC: New data written to cache,LLC,116573,cycle
869,5fe562bf8030,respond,LLC sends response message to the requesting L1,LLC,116574,cycle
869,5fe562bf8030,add2q_u,L1 receives message from the bus,0,116578,cycle
869,5fe562bf8030,respond,L1 responds to core,0,116578,cycle
869,5fe562bf8030,updaDat,L1 attempts to update its data array,0,116578,cycle
869,5fe562bf8030,wrCache,L1: New data written to cache,0,116578,cycle
870,5fe562bf8034,add2q_l,L1: The message is added to the processing queue from the core,0,116580,cycle
870,5fe562bf8034,msgProc,L1: message is taken from the L1's processing queue to be processed,0,116580,cycle
870,5fe562bf8034,hitActn,L1: request is a hit,0,116580,cycle
871,5fe562bf8038,add2q_l,L1: The message is added to the processing queue from the core,0,116582,cycle
871,5fe562bf8038,Miss?  ,L1: Was the request a miss?,0,1,boolean
871,5fe562bf8038,MSIredy,L1: Protocol determines message is now ready to be processed,0,116582,cycle
871,5fe562bf8038,msgProc,L1: message is taken from the L1's processing queue to be processed,0,116582,cycle
871,5fe562bf8038,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,116582,cycle
871,5fe562bf8038,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,116583,cycle
871,5fe562bf8038,add2q_u,L1 receives message from the bus,0,116584,cycle
871,5fe562bf8038,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,116584,cycle
871,5fe562bf8038,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
871,5fe562bf8038,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,116584,cycle
871,5fe562bf8038,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,116584,cycle
871,5fe562bf8038,add_req,LLC miss -> LLC sends request to DRAM,LLC,116584,cycle
871,5fe562bf8038,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,116841,cycle
871,5fe562bf8038,respond,LLC sends response message to the requesting L1,LLC,116841,cycle
871,5fe562bf8038,updaDat,LLC updates its data array,LLC,116841,cycle
871,5fe562bf8038,wrCache,LLC: New data written to cache,LLC,116841,cycle
871,5fe562bf8038,respond,LLC sends response message to the requesting L1,LLC,116842,cycle
871,5fe562bf8038,add2q_u,L1 receives message from the bus,0,116846,cycle
871,5fe562bf8038,respond,L1 responds to core,0,116846,cycle
871,5fe562bf8038,updaDat,L1 attempts to update its data array,0,116846,cycle
871,5fe562bf8038,wrCache,L1: New data written to cache,0,116846,cycle
872,5fe562bf803c,add2q_l,L1: The message is added to the processing queue from the core,0,116848,cycle
872,5fe562bf803c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,116848,cycle
872,5fe562bf803c,hitActn,L1: request is a hit,0,116848,cycle
873,5fe562bf8040,add2q_l,L1: The message is added to the processing queue from the core,0,116850,cycle
873,5fe562bf8040,Miss?  ,L1: Was the request a miss?,0,1,boolean
873,5fe562bf8040,MSIredy,L1: Protocol determines message is now ready to be processed,0,116850,cycle
873,5fe562bf8040,msgProc,L1: message is taken from the L1's processing queue to be processed,0,116850,cycle
873,5fe562bf8040,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,116850,cycle
873,5fe562bf8040,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,116851,cycle
873,5fe562bf8040,add2q_u,L1 receives message from the bus,0,116852,cycle
873,5fe562bf8040,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,116852,cycle
873,5fe562bf8040,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
873,5fe562bf8040,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,116852,cycle
873,5fe562bf8040,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,116852,cycle
873,5fe562bf8040,add_req,LLC miss -> LLC sends request to DRAM,LLC,116852,cycle
873,5fe562bf8040,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,117109,cycle
873,5fe562bf8040,respond,LLC sends response message to the requesting L1,LLC,117109,cycle
873,5fe562bf8040,updaDat,LLC updates its data array,LLC,117109,cycle
873,5fe562bf8040,wrCache,LLC: New data written to cache,LLC,117109,cycle
873,5fe562bf8040,respond,LLC sends response message to the requesting L1,LLC,117110,cycle
873,5fe562bf8040,add2q_u,L1 receives message from the bus,0,117114,cycle
873,5fe562bf8040,respond,L1 responds to core,0,117114,cycle
873,5fe562bf8040,updaDat,L1 attempts to update its data array,0,117114,cycle
873,5fe562bf8040,wrCache,L1: New data written to cache,0,117114,cycle
874,5fe562bf8044,add2q_l,L1: The message is added to the processing queue from the core,0,117116,cycle
874,5fe562bf8044,msgProc,L1: message is taken from the L1's processing queue to be processed,0,117116,cycle
874,5fe562bf8044,hitActn,L1: request is a hit,0,117116,cycle
875,5fe562bf8048,add2q_l,L1: The message is added to the processing queue from the core,0,117118,cycle
875,5fe562bf8048,Miss?  ,L1: Was the request a miss?,0,1,boolean
875,5fe562bf8048,MSIredy,L1: Protocol determines message is now ready to be processed,0,117118,cycle
875,5fe562bf8048,msgProc,L1: message is taken from the L1's processing queue to be processed,0,117118,cycle
875,5fe562bf8048,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,117118,cycle
875,5fe562bf8048,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,117119,cycle
875,5fe562bf8048,add2q_u,L1 receives message from the bus,0,117120,cycle
875,5fe562bf8048,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,117120,cycle
875,5fe562bf8048,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
875,5fe562bf8048,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,117120,cycle
875,5fe562bf8048,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,117120,cycle
875,5fe562bf8048,add_req,LLC miss -> LLC sends request to DRAM,LLC,117120,cycle
875,5fe562bf8048,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,117377,cycle
875,5fe562bf8048,respond,LLC sends response message to the requesting L1,LLC,117377,cycle
875,5fe562bf8048,updaDat,LLC updates its data array,LLC,117377,cycle
875,5fe562bf8048,wrCache,LLC: New data written to cache,LLC,117377,cycle
875,5fe562bf8048,respond,LLC sends response message to the requesting L1,LLC,117378,cycle
875,5fe562bf8048,add2q_u,L1 receives message from the bus,0,117382,cycle
875,5fe562bf8048,respond,L1 responds to core,0,117382,cycle
875,5fe562bf8048,updaDat,L1 attempts to update its data array,0,117382,cycle
875,5fe562bf8048,wrCache,L1: New data written to cache,0,117382,cycle
876,5fe562bf804c,add2q_l,L1: The message is added to the processing queue from the core,0,117384,cycle
876,5fe562bf804c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,117384,cycle
876,5fe562bf804c,hitActn,L1: request is a hit,0,117384,cycle
877,5fe562bf8050,add2q_l,L1: The message is added to the processing queue from the core,0,117386,cycle
877,5fe562bf8050,Miss?  ,L1: Was the request a miss?,0,1,boolean
877,5fe562bf8050,MSIredy,L1: Protocol determines message is now ready to be processed,0,117386,cycle
877,5fe562bf8050,msgProc,L1: message is taken from the L1's processing queue to be processed,0,117386,cycle
877,5fe562bf8050,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,117386,cycle
877,5fe562bf8050,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,117387,cycle
877,5fe562bf8050,add2q_u,L1 receives message from the bus,0,117388,cycle
877,5fe562bf8050,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,117388,cycle
877,5fe562bf8050,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
877,5fe562bf8050,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,117388,cycle
877,5fe562bf8050,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,117388,cycle
877,5fe562bf8050,add_req,LLC miss -> LLC sends request to DRAM,LLC,117388,cycle
877,5fe562bf8050,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,117645,cycle
877,5fe562bf8050,respond,LLC sends response message to the requesting L1,LLC,117645,cycle
877,5fe562bf8050,updaDat,LLC updates its data array,LLC,117645,cycle
877,5fe562bf8050,wrCache,LLC: New data written to cache,LLC,117645,cycle
877,5fe562bf8050,respond,LLC sends response message to the requesting L1,LLC,117646,cycle
877,5fe562bf8050,add2q_u,L1 receives message from the bus,0,117650,cycle
877,5fe562bf8050,respond,L1 responds to core,0,117650,cycle
877,5fe562bf8050,updaDat,L1 attempts to update its data array,0,117650,cycle
877,5fe562bf8050,wrCache,L1: New data written to cache,0,117650,cycle
878,5fe562bf8054,add2q_l,L1: The message is added to the processing queue from the core,0,117652,cycle
878,5fe562bf8054,msgProc,L1: message is taken from the L1's processing queue to be processed,0,117652,cycle
878,5fe562bf8054,hitActn,L1: request is a hit,0,117652,cycle
879,5fe562bf8058,add2q_l,L1: The message is added to the processing queue from the core,0,117654,cycle
879,5fe562bf8058,Miss?  ,L1: Was the request a miss?,0,1,boolean
879,5fe562bf8058,MSIredy,L1: Protocol determines message is now ready to be processed,0,117654,cycle
879,5fe562bf8058,msgProc,L1: message is taken from the L1's processing queue to be processed,0,117654,cycle
879,5fe562bf8058,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,117654,cycle
879,5fe562bf8058,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,117655,cycle
879,5fe562bf8058,add2q_u,L1 receives message from the bus,0,117656,cycle
879,5fe562bf8058,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,117656,cycle
879,5fe562bf8058,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
879,5fe562bf8058,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,117656,cycle
879,5fe562bf8058,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,117656,cycle
879,5fe562bf8058,add_req,LLC miss -> LLC sends request to DRAM,LLC,117656,cycle
879,5fe562bf8058,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,117913,cycle
879,5fe562bf8058,respond,LLC sends response message to the requesting L1,LLC,117913,cycle
879,5fe562bf8058,updaDat,LLC updates its data array,LLC,117913,cycle
879,5fe562bf8058,wrCache,LLC: New data written to cache,LLC,117913,cycle
879,5fe562bf8058,respond,LLC sends response message to the requesting L1,LLC,117914,cycle
879,5fe562bf8058,add2q_u,L1 receives message from the bus,0,117918,cycle
879,5fe562bf8058,respond,L1 responds to core,0,117918,cycle
879,5fe562bf8058,updaDat,L1 attempts to update its data array,0,117918,cycle
879,5fe562bf8058,wrCache,L1: New data written to cache,0,117918,cycle
880,5fe562bf805c,add2q_l,L1: The message is added to the processing queue from the core,0,117920,cycle
880,5fe562bf805c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,117920,cycle
880,5fe562bf805c,hitActn,L1: request is a hit,0,117920,cycle
881,5fe562bf8060,add2q_l,L1: The message is added to the processing queue from the core,0,117922,cycle
881,5fe562bf8060,Miss?  ,L1: Was the request a miss?,0,1,boolean
881,5fe562bf8060,MSIredy,L1: Protocol determines message is now ready to be processed,0,117922,cycle
881,5fe562bf8060,msgProc,L1: message is taken from the L1's processing queue to be processed,0,117922,cycle
881,5fe562bf8060,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,117922,cycle
881,5fe562bf8060,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,117923,cycle
881,5fe562bf8060,add2q_u,L1 receives message from the bus,0,117924,cycle
881,5fe562bf8060,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,117924,cycle
881,5fe562bf8060,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
881,5fe562bf8060,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,117924,cycle
881,5fe562bf8060,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,117924,cycle
881,5fe562bf8060,add_req,LLC miss -> LLC sends request to DRAM,LLC,117924,cycle
881,5fe562bf8060,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,118181,cycle
881,5fe562bf8060,respond,LLC sends response message to the requesting L1,LLC,118181,cycle
881,5fe562bf8060,updaDat,LLC updates its data array,LLC,118181,cycle
881,5fe562bf8060,wrCache,LLC: New data written to cache,LLC,118181,cycle
881,5fe562bf8060,respond,LLC sends response message to the requesting L1,LLC,118182,cycle
881,5fe562bf8060,add2q_u,L1 receives message from the bus,0,118186,cycle
881,5fe562bf8060,respond,L1 responds to core,0,118186,cycle
881,5fe562bf8060,updaDat,L1 attempts to update its data array,0,118186,cycle
881,5fe562bf8060,wrCache,L1: New data written to cache,0,118186,cycle
882,5fe562bf8064,add2q_l,L1: The message is added to the processing queue from the core,0,118188,cycle
882,5fe562bf8064,msgProc,L1: message is taken from the L1's processing queue to be processed,0,118188,cycle
882,5fe562bf8064,hitActn,L1: request is a hit,0,118188,cycle
883,5fe562bf8068,add2q_l,L1: The message is added to the processing queue from the core,0,118190,cycle
883,5fe562bf8068,Miss?  ,L1: Was the request a miss?,0,1,boolean
883,5fe562bf8068,MSIredy,L1: Protocol determines message is now ready to be processed,0,118190,cycle
883,5fe562bf8068,msgProc,L1: message is taken from the L1's processing queue to be processed,0,118190,cycle
883,5fe562bf8068,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,118190,cycle
883,5fe562bf8068,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,118191,cycle
883,5fe562bf8068,add2q_u,L1 receives message from the bus,0,118192,cycle
883,5fe562bf8068,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,118192,cycle
883,5fe562bf8068,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
883,5fe562bf8068,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,118192,cycle
883,5fe562bf8068,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,118192,cycle
883,5fe562bf8068,add_req,LLC miss -> LLC sends request to DRAM,LLC,118192,cycle
883,5fe562bf8068,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,118449,cycle
883,5fe562bf8068,respond,LLC sends response message to the requesting L1,LLC,118449,cycle
883,5fe562bf8068,updaDat,LLC updates its data array,LLC,118449,cycle
883,5fe562bf8068,wrCache,LLC: New data written to cache,LLC,118449,cycle
883,5fe562bf8068,respond,LLC sends response message to the requesting L1,LLC,118450,cycle
883,5fe562bf8068,add2q_u,L1 receives message from the bus,0,118454,cycle
883,5fe562bf8068,respond,L1 responds to core,0,118454,cycle
883,5fe562bf8068,updaDat,L1 attempts to update its data array,0,118454,cycle
883,5fe562bf8068,wrCache,L1: New data written to cache,0,118454,cycle
884,5fe562bf806c,add2q_l,L1: The message is added to the processing queue from the core,0,118456,cycle
884,5fe562bf806c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,118456,cycle
884,5fe562bf806c,hitActn,L1: request is a hit,0,118456,cycle
885,5fe562bf8070,add2q_l,L1: The message is added to the processing queue from the core,0,118458,cycle
885,5fe562bf8070,Miss?  ,L1: Was the request a miss?,0,1,boolean
885,5fe562bf8070,MSIredy,L1: Protocol determines message is now ready to be processed,0,118458,cycle
885,5fe562bf8070,msgProc,L1: message is taken from the L1's processing queue to be processed,0,118458,cycle
885,5fe562bf8070,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,118458,cycle
885,5fe562bf8070,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,118459,cycle
885,5fe562bf8070,add2q_u,L1 receives message from the bus,0,118460,cycle
885,5fe562bf8070,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,118460,cycle
885,5fe562bf8070,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
885,5fe562bf8070,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,118460,cycle
885,5fe562bf8070,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,118460,cycle
885,5fe562bf8070,add_req,LLC miss -> LLC sends request to DRAM,LLC,118460,cycle
885,5fe562bf8070,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,118717,cycle
885,5fe562bf8070,respond,LLC sends response message to the requesting L1,LLC,118717,cycle
885,5fe562bf8070,updaDat,LLC updates its data array,LLC,118717,cycle
885,5fe562bf8070,wrCache,LLC: New data written to cache,LLC,118717,cycle
885,5fe562bf8070,respond,LLC sends response message to the requesting L1,LLC,118718,cycle
885,5fe562bf8070,add2q_u,L1 receives message from the bus,0,118722,cycle
885,5fe562bf8070,respond,L1 responds to core,0,118722,cycle
885,5fe562bf8070,updaDat,L1 attempts to update its data array,0,118722,cycle
885,5fe562bf8070,wrCache,L1: New data written to cache,0,118722,cycle
886,5fe562bf8074,add2q_l,L1: The message is added to the processing queue from the core,0,118724,cycle
886,5fe562bf8074,msgProc,L1: message is taken from the L1's processing queue to be processed,0,118724,cycle
886,5fe562bf8074,hitActn,L1: request is a hit,0,118724,cycle
887,5fe562bf8078,add2q_l,L1: The message is added to the processing queue from the core,0,118726,cycle
887,5fe562bf8078,Miss?  ,L1: Was the request a miss?,0,1,boolean
887,5fe562bf8078,MSIredy,L1: Protocol determines message is now ready to be processed,0,118726,cycle
887,5fe562bf8078,msgProc,L1: message is taken from the L1's processing queue to be processed,0,118726,cycle
887,5fe562bf8078,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,118726,cycle
887,5fe562bf8078,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,118727,cycle
887,5fe562bf8078,add2q_u,L1 receives message from the bus,0,118728,cycle
887,5fe562bf8078,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,118728,cycle
887,5fe562bf8078,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
887,5fe562bf8078,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,118728,cycle
887,5fe562bf8078,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,118728,cycle
887,5fe562bf8078,add_req,LLC miss -> LLC sends request to DRAM,LLC,118728,cycle
887,5fe562bf8078,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,118985,cycle
887,5fe562bf8078,respond,LLC sends response message to the requesting L1,LLC,118985,cycle
887,5fe562bf8078,updaDat,LLC updates its data array,LLC,118985,cycle
887,5fe562bf8078,wrCache,LLC: New data written to cache,LLC,118985,cycle
887,5fe562bf8078,respond,LLC sends response message to the requesting L1,LLC,118986,cycle
887,5fe562bf8078,add2q_u,L1 receives message from the bus,0,118990,cycle
887,5fe562bf8078,respond,L1 responds to core,0,118990,cycle
887,5fe562bf8078,updaDat,L1 attempts to update its data array,0,118990,cycle
887,5fe562bf8078,wrCache,L1: New data written to cache,0,118990,cycle
888,5fe562bf807c,add2q_l,L1: The message is added to the processing queue from the core,0,118992,cycle
888,5fe562bf807c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,118992,cycle
888,5fe562bf807c,hitActn,L1: request is a hit,0,118992,cycle
889,5fe562bf8080,add2q_l,L1: The message is added to the processing queue from the core,0,118994,cycle
889,5fe562bf8080,Miss?  ,L1: Was the request a miss?,0,1,boolean
889,5fe562bf8080,MSIredy,L1: Protocol determines message is now ready to be processed,0,118994,cycle
889,5fe562bf8080,msgProc,L1: message is taken from the L1's processing queue to be processed,0,118994,cycle
889,5fe562bf8080,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,118994,cycle
889,5fe562bf8080,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,118995,cycle
889,5fe562bf8080,add2q_u,L1 receives message from the bus,0,118996,cycle
889,5fe562bf8080,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,118996,cycle
889,5fe562bf8080,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
889,5fe562bf8080,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,118996,cycle
889,5fe562bf8080,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,118996,cycle
889,5fe562bf8080,add_req,LLC miss -> LLC sends request to DRAM,LLC,118996,cycle
889,5fe562bf8080,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,119253,cycle
889,5fe562bf8080,respond,LLC sends response message to the requesting L1,LLC,119253,cycle
889,5fe562bf8080,updaDat,LLC updates its data array,LLC,119253,cycle
889,5fe562bf8080,wrCache,LLC: New data written to cache,LLC,119253,cycle
889,5fe562bf8080,respond,LLC sends response message to the requesting L1,LLC,119254,cycle
889,5fe562bf8080,add2q_u,L1 receives message from the bus,0,119258,cycle
889,5fe562bf8080,respond,L1 responds to core,0,119258,cycle
889,5fe562bf8080,updaDat,L1 attempts to update its data array,0,119258,cycle
889,5fe562bf8080,wrCache,L1: New data written to cache,0,119258,cycle
890,5fe562bf8084,add2q_l,L1: The message is added to the processing queue from the core,0,119260,cycle
890,5fe562bf8084,msgProc,L1: message is taken from the L1's processing queue to be processed,0,119260,cycle
890,5fe562bf8084,hitActn,L1: request is a hit,0,119260,cycle
891,5fe562bf8088,add2q_l,L1: The message is added to the processing queue from the core,0,119262,cycle
891,5fe562bf8088,Miss?  ,L1: Was the request a miss?,0,1,boolean
891,5fe562bf8088,MSIredy,L1: Protocol determines message is now ready to be processed,0,119262,cycle
891,5fe562bf8088,msgProc,L1: message is taken from the L1's processing queue to be processed,0,119262,cycle
891,5fe562bf8088,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,119262,cycle
891,5fe562bf8088,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,119263,cycle
891,5fe562bf8088,add2q_u,L1 receives message from the bus,0,119264,cycle
891,5fe562bf8088,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,119264,cycle
891,5fe562bf8088,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
891,5fe562bf8088,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,119264,cycle
891,5fe562bf8088,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,119264,cycle
891,5fe562bf8088,add_req,LLC miss -> LLC sends request to DRAM,LLC,119264,cycle
891,5fe562bf8088,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,119521,cycle
891,5fe562bf8088,respond,LLC sends response message to the requesting L1,LLC,119521,cycle
891,5fe562bf8088,updaDat,LLC updates its data array,LLC,119521,cycle
891,5fe562bf8088,wrCache,LLC: New data written to cache,LLC,119521,cycle
891,5fe562bf8088,respond,LLC sends response message to the requesting L1,LLC,119522,cycle
891,5fe562bf8088,add2q_u,L1 receives message from the bus,0,119526,cycle
891,5fe562bf8088,respond,L1 responds to core,0,119526,cycle
891,5fe562bf8088,updaDat,L1 attempts to update its data array,0,119526,cycle
891,5fe562bf8088,wrCache,L1: New data written to cache,0,119526,cycle
892,5fe562bf808c,add2q_l,L1: The message is added to the processing queue from the core,0,119528,cycle
892,5fe562bf808c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,119528,cycle
892,5fe562bf808c,hitActn,L1: request is a hit,0,119528,cycle
893,5fe562bf8090,add2q_l,L1: The message is added to the processing queue from the core,0,119530,cycle
893,5fe562bf8090,Miss?  ,L1: Was the request a miss?,0,1,boolean
893,5fe562bf8090,MSIredy,L1: Protocol determines message is now ready to be processed,0,119530,cycle
893,5fe562bf8090,msgProc,L1: message is taken from the L1's processing queue to be processed,0,119530,cycle
893,5fe562bf8090,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,119530,cycle
893,5fe562bf8090,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,119531,cycle
893,5fe562bf8090,add2q_u,L1 receives message from the bus,0,119532,cycle
893,5fe562bf8090,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,119532,cycle
893,5fe562bf8090,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
893,5fe562bf8090,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,119532,cycle
893,5fe562bf8090,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,119532,cycle
893,5fe562bf8090,add_req,LLC miss -> LLC sends request to DRAM,LLC,119532,cycle
893,5fe562bf8090,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,119789,cycle
893,5fe562bf8090,respond,LLC sends response message to the requesting L1,LLC,119789,cycle
893,5fe562bf8090,updaDat,LLC updates its data array,LLC,119789,cycle
893,5fe562bf8090,wrCache,LLC: New data written to cache,LLC,119789,cycle
893,5fe562bf8090,respond,LLC sends response message to the requesting L1,LLC,119790,cycle
893,5fe562bf8090,add2q_u,L1 receives message from the bus,0,119794,cycle
893,5fe562bf8090,respond,L1 responds to core,0,119794,cycle
893,5fe562bf8090,updaDat,L1 attempts to update its data array,0,119794,cycle
893,5fe562bf8090,wrCache,L1: New data written to cache,0,119794,cycle
894,5fe562bf8094,add2q_l,L1: The message is added to the processing queue from the core,0,119796,cycle
894,5fe562bf8094,msgProc,L1: message is taken from the L1's processing queue to be processed,0,119796,cycle
894,5fe562bf8094,hitActn,L1: request is a hit,0,119796,cycle
895,5fe562bf8098,add2q_l,L1: The message is added to the processing queue from the core,0,119798,cycle
895,5fe562bf8098,Miss?  ,L1: Was the request a miss?,0,1,boolean
895,5fe562bf8098,MSIredy,L1: Protocol determines message is now ready to be processed,0,119798,cycle
895,5fe562bf8098,msgProc,L1: message is taken from the L1's processing queue to be processed,0,119798,cycle
895,5fe562bf8098,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,119798,cycle
895,5fe562bf8098,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,119799,cycle
895,5fe562bf8098,add2q_u,L1 receives message from the bus,0,119800,cycle
895,5fe562bf8098,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,119800,cycle
895,5fe562bf8098,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
895,5fe562bf8098,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,119800,cycle
895,5fe562bf8098,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,119800,cycle
895,5fe562bf8098,add_req,LLC miss -> LLC sends request to DRAM,LLC,119800,cycle
895,5fe562bf8098,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,120057,cycle
895,5fe562bf8098,respond,LLC sends response message to the requesting L1,LLC,120057,cycle
895,5fe562bf8098,updaDat,LLC updates its data array,LLC,120057,cycle
895,5fe562bf8098,wrCache,LLC: New data written to cache,LLC,120057,cycle
895,5fe562bf8098,respond,LLC sends response message to the requesting L1,LLC,120058,cycle
895,5fe562bf8098,add2q_u,L1 receives message from the bus,0,120062,cycle
895,5fe562bf8098,respond,L1 responds to core,0,120062,cycle
895,5fe562bf8098,updaDat,L1 attempts to update its data array,0,120062,cycle
895,5fe562bf8098,wrCache,L1: New data written to cache,0,120062,cycle
896,5fe562bf809c,add2q_l,L1: The message is added to the processing queue from the core,0,120064,cycle
896,5fe562bf809c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,120064,cycle
896,5fe562bf809c,hitActn,L1: request is a hit,0,120064,cycle
897,5fe562bf80a0,add2q_l,L1: The message is added to the processing queue from the core,0,120066,cycle
897,5fe562bf80a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
897,5fe562bf80a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,120066,cycle
897,5fe562bf80a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,120066,cycle
897,5fe562bf80a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,120066,cycle
897,5fe562bf80a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,120067,cycle
897,5fe562bf80a0,add2q_u,L1 receives message from the bus,0,120068,cycle
897,5fe562bf80a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,120068,cycle
897,5fe562bf80a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
897,5fe562bf80a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,120068,cycle
897,5fe562bf80a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,120068,cycle
897,5fe562bf80a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,120068,cycle
897,5fe562bf80a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,120325,cycle
897,5fe562bf80a0,respond,LLC sends response message to the requesting L1,LLC,120325,cycle
897,5fe562bf80a0,updaDat,LLC updates its data array,LLC,120325,cycle
897,5fe562bf80a0,wrCache,LLC: New data written to cache,LLC,120325,cycle
897,5fe562bf80a0,respond,LLC sends response message to the requesting L1,LLC,120326,cycle
897,5fe562bf80a0,add2q_u,L1 receives message from the bus,0,120330,cycle
897,5fe562bf80a0,respond,L1 responds to core,0,120330,cycle
897,5fe562bf80a0,updaDat,L1 attempts to update its data array,0,120330,cycle
897,5fe562bf80a0,wrCache,L1: New data written to cache,0,120330,cycle
898,5fe562bf80a4,add2q_l,L1: The message is added to the processing queue from the core,0,120332,cycle
898,5fe562bf80a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,120332,cycle
898,5fe562bf80a4,hitActn,L1: request is a hit,0,120332,cycle
899,5fe562bf80a8,add2q_l,L1: The message is added to the processing queue from the core,0,120334,cycle
899,5fe562bf80a8,Miss?  ,L1: Was the request a miss?,0,1,boolean
899,5fe562bf80a8,MSIredy,L1: Protocol determines message is now ready to be processed,0,120334,cycle
899,5fe562bf80a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,120334,cycle
899,5fe562bf80a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,120334,cycle
899,5fe562bf80a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,120335,cycle
899,5fe562bf80a8,add2q_u,L1 receives message from the bus,0,120336,cycle
899,5fe562bf80a8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,120336,cycle
899,5fe562bf80a8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
899,5fe562bf80a8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,120336,cycle
899,5fe562bf80a8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,120336,cycle
899,5fe562bf80a8,add_req,LLC miss -> LLC sends request to DRAM,LLC,120336,cycle
899,5fe562bf80a8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,120593,cycle
899,5fe562bf80a8,respond,LLC sends response message to the requesting L1,LLC,120593,cycle
899,5fe562bf80a8,updaDat,LLC updates its data array,LLC,120593,cycle
899,5fe562bf80a8,wrCache,LLC: New data written to cache,LLC,120593,cycle
899,5fe562bf80a8,respond,LLC sends response message to the requesting L1,LLC,120594,cycle
899,5fe562bf80a8,add2q_u,L1 receives message from the bus,0,120598,cycle
899,5fe562bf80a8,respond,L1 responds to core,0,120598,cycle
899,5fe562bf80a8,updaDat,L1 attempts to update its data array,0,120598,cycle
899,5fe562bf80a8,wrCache,L1: New data written to cache,0,120598,cycle
900,5fe562bf80ac,add2q_l,L1: The message is added to the processing queue from the core,0,120600,cycle
900,5fe562bf80ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,120600,cycle
900,5fe562bf80ac,hitActn,L1: request is a hit,0,120600,cycle
901,5fe562bf80b0,add2q_l,L1: The message is added to the processing queue from the core,0,120602,cycle
901,5fe562bf80b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
901,5fe562bf80b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,120602,cycle
901,5fe562bf80b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,120602,cycle
901,5fe562bf80b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,120602,cycle
901,5fe562bf80b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,120603,cycle
901,5fe562bf80b0,add2q_u,L1 receives message from the bus,0,120604,cycle
901,5fe562bf80b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,120604,cycle
901,5fe562bf80b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
901,5fe562bf80b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,120604,cycle
901,5fe562bf80b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,120604,cycle
901,5fe562bf80b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,120604,cycle
901,5fe562bf80b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,120861,cycle
901,5fe562bf80b0,respond,LLC sends response message to the requesting L1,LLC,120861,cycle
901,5fe562bf80b0,updaDat,LLC updates its data array,LLC,120861,cycle
901,5fe562bf80b0,wrCache,LLC: New data written to cache,LLC,120861,cycle
901,5fe562bf80b0,respond,LLC sends response message to the requesting L1,LLC,120862,cycle
901,5fe562bf80b0,add2q_u,L1 receives message from the bus,0,120866,cycle
901,5fe562bf80b0,respond,L1 responds to core,0,120866,cycle
901,5fe562bf80b0,updaDat,L1 attempts to update its data array,0,120866,cycle
901,5fe562bf80b0,wrCache,L1: New data written to cache,0,120866,cycle
902,5fe562bf80b4,add2q_l,L1: The message is added to the processing queue from the core,0,120868,cycle
902,5fe562bf80b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,120868,cycle
902,5fe562bf80b4,hitActn,L1: request is a hit,0,120868,cycle
903,5fe562bf80b8,add2q_l,L1: The message is added to the processing queue from the core,0,120870,cycle
903,5fe562bf80b8,Miss?  ,L1: Was the request a miss?,0,1,boolean
903,5fe562bf80b8,MSIredy,L1: Protocol determines message is now ready to be processed,0,120870,cycle
903,5fe562bf80b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,120870,cycle
903,5fe562bf80b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,120870,cycle
903,5fe562bf80b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,120871,cycle
903,5fe562bf80b8,add2q_u,L1 receives message from the bus,0,120872,cycle
903,5fe562bf80b8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,120872,cycle
903,5fe562bf80b8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
903,5fe562bf80b8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,120872,cycle
903,5fe562bf80b8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,120872,cycle
903,5fe562bf80b8,add_req,LLC miss -> LLC sends request to DRAM,LLC,120872,cycle
903,5fe562bf80b8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,121129,cycle
903,5fe562bf80b8,respond,LLC sends response message to the requesting L1,LLC,121129,cycle
903,5fe562bf80b8,updaDat,LLC updates its data array,LLC,121129,cycle
903,5fe562bf80b8,wrCache,LLC: New data written to cache,LLC,121129,cycle
903,5fe562bf80b8,respond,LLC sends response message to the requesting L1,LLC,121130,cycle
903,5fe562bf80b8,add2q_u,L1 receives message from the bus,0,121134,cycle
903,5fe562bf80b8,respond,L1 responds to core,0,121134,cycle
903,5fe562bf80b8,updaDat,L1 attempts to update its data array,0,121134,cycle
903,5fe562bf80b8,wrCache,L1: New data written to cache,0,121134,cycle
904,5fe562bf80bc,add2q_l,L1: The message is added to the processing queue from the core,0,121136,cycle
904,5fe562bf80bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,121136,cycle
904,5fe562bf80bc,hitActn,L1: request is a hit,0,121136,cycle
905,5fe562bf80c0,add2q_l,L1: The message is added to the processing queue from the core,0,121138,cycle
905,5fe562bf80c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
905,5fe562bf80c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,121138,cycle
905,5fe562bf80c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,121138,cycle
905,5fe562bf80c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,121138,cycle
905,5fe562bf80c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,121139,cycle
905,5fe562bf80c0,add2q_u,L1 receives message from the bus,0,121140,cycle
905,5fe562bf80c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,121140,cycle
905,5fe562bf80c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
905,5fe562bf80c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,121140,cycle
905,5fe562bf80c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,121140,cycle
905,5fe562bf80c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,121140,cycle
905,5fe562bf80c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,121397,cycle
905,5fe562bf80c0,respond,LLC sends response message to the requesting L1,LLC,121397,cycle
905,5fe562bf80c0,updaDat,LLC updates its data array,LLC,121397,cycle
905,5fe562bf80c0,wrCache,LLC: New data written to cache,LLC,121397,cycle
905,5fe562bf80c0,respond,LLC sends response message to the requesting L1,LLC,121398,cycle
905,5fe562bf80c0,add2q_u,L1 receives message from the bus,0,121402,cycle
905,5fe562bf80c0,respond,L1 responds to core,0,121402,cycle
905,5fe562bf80c0,updaDat,L1 attempts to update its data array,0,121402,cycle
905,5fe562bf80c0,wrCache,L1: New data written to cache,0,121402,cycle
906,5fe562bf80c4,add2q_l,L1: The message is added to the processing queue from the core,0,121404,cycle
906,5fe562bf80c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,121404,cycle
906,5fe562bf80c4,hitActn,L1: request is a hit,0,121404,cycle
907,5fe562bf80c8,add2q_l,L1: The message is added to the processing queue from the core,0,121406,cycle
907,5fe562bf80c8,Miss?  ,L1: Was the request a miss?,0,1,boolean
907,5fe562bf80c8,MSIredy,L1: Protocol determines message is now ready to be processed,0,121406,cycle
907,5fe562bf80c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,121406,cycle
907,5fe562bf80c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,121406,cycle
907,5fe562bf80c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,121407,cycle
907,5fe562bf80c8,add2q_u,L1 receives message from the bus,0,121408,cycle
907,5fe562bf80c8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,121408,cycle
907,5fe562bf80c8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
907,5fe562bf80c8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,121408,cycle
907,5fe562bf80c8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,121408,cycle
907,5fe562bf80c8,add_req,LLC miss -> LLC sends request to DRAM,LLC,121408,cycle
907,5fe562bf80c8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,121665,cycle
907,5fe562bf80c8,respond,LLC sends response message to the requesting L1,LLC,121665,cycle
907,5fe562bf80c8,updaDat,LLC updates its data array,LLC,121665,cycle
907,5fe562bf80c8,wrCache,LLC: New data written to cache,LLC,121665,cycle
907,5fe562bf80c8,respond,LLC sends response message to the requesting L1,LLC,121666,cycle
907,5fe562bf80c8,add2q_u,L1 receives message from the bus,0,121670,cycle
907,5fe562bf80c8,respond,L1 responds to core,0,121670,cycle
907,5fe562bf80c8,updaDat,L1 attempts to update its data array,0,121670,cycle
907,5fe562bf80c8,wrCache,L1: New data written to cache,0,121670,cycle
908,5fe562bf80cc,add2q_l,L1: The message is added to the processing queue from the core,0,121672,cycle
908,5fe562bf80cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,121672,cycle
908,5fe562bf80cc,hitActn,L1: request is a hit,0,121672,cycle
909,5fe562bf80d0,add2q_l,L1: The message is added to the processing queue from the core,0,121674,cycle
909,5fe562bf80d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
909,5fe562bf80d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,121674,cycle
909,5fe562bf80d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,121674,cycle
909,5fe562bf80d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,121674,cycle
909,5fe562bf80d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,121675,cycle
909,5fe562bf80d0,add2q_u,L1 receives message from the bus,0,121676,cycle
909,5fe562bf80d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,121676,cycle
909,5fe562bf80d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
909,5fe562bf80d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,121676,cycle
909,5fe562bf80d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,121676,cycle
909,5fe562bf80d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,121676,cycle
909,5fe562bf80d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,121933,cycle
909,5fe562bf80d0,respond,LLC sends response message to the requesting L1,LLC,121933,cycle
909,5fe562bf80d0,updaDat,LLC updates its data array,LLC,121933,cycle
909,5fe562bf80d0,wrCache,LLC: New data written to cache,LLC,121933,cycle
909,5fe562bf80d0,respond,LLC sends response message to the requesting L1,LLC,121934,cycle
909,5fe562bf80d0,add2q_u,L1 receives message from the bus,0,121938,cycle
909,5fe562bf80d0,respond,L1 responds to core,0,121938,cycle
909,5fe562bf80d0,updaDat,L1 attempts to update its data array,0,121938,cycle
909,5fe562bf80d0,wrCache,L1: New data written to cache,0,121938,cycle
910,5fe562bf80d4,add2q_l,L1: The message is added to the processing queue from the core,0,121940,cycle
910,5fe562bf80d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,121940,cycle
910,5fe562bf80d4,hitActn,L1: request is a hit,0,121940,cycle
911,5fe562bf80d8,add2q_l,L1: The message is added to the processing queue from the core,0,121942,cycle
911,5fe562bf80d8,Miss?  ,L1: Was the request a miss?,0,1,boolean
911,5fe562bf80d8,MSIredy,L1: Protocol determines message is now ready to be processed,0,121942,cycle
911,5fe562bf80d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,121942,cycle
911,5fe562bf80d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,121942,cycle
911,5fe562bf80d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,121943,cycle
911,5fe562bf80d8,add2q_u,L1 receives message from the bus,0,121944,cycle
911,5fe562bf80d8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,121944,cycle
911,5fe562bf80d8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
911,5fe562bf80d8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,121944,cycle
911,5fe562bf80d8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,121944,cycle
911,5fe562bf80d8,add_req,LLC miss -> LLC sends request to DRAM,LLC,121944,cycle
911,5fe562bf80d8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,122201,cycle
911,5fe562bf80d8,respond,LLC sends response message to the requesting L1,LLC,122201,cycle
911,5fe562bf80d8,updaDat,LLC updates its data array,LLC,122201,cycle
911,5fe562bf80d8,wrCache,LLC: New data written to cache,LLC,122201,cycle
911,5fe562bf80d8,respond,LLC sends response message to the requesting L1,LLC,122202,cycle
911,5fe562bf80d8,add2q_u,L1 receives message from the bus,0,122206,cycle
911,5fe562bf80d8,respond,L1 responds to core,0,122206,cycle
911,5fe562bf80d8,updaDat,L1 attempts to update its data array,0,122206,cycle
911,5fe562bf80d8,wrCache,L1: New data written to cache,0,122206,cycle
912,5fe562bf80dc,add2q_l,L1: The message is added to the processing queue from the core,0,122208,cycle
912,5fe562bf80dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,122208,cycle
912,5fe562bf80dc,hitActn,L1: request is a hit,0,122208,cycle
913,5fe562bf80e0,add2q_l,L1: The message is added to the processing queue from the core,0,122210,cycle
913,5fe562bf80e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
913,5fe562bf80e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,122210,cycle
913,5fe562bf80e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,122210,cycle
913,5fe562bf80e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,122210,cycle
913,5fe562bf80e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,122211,cycle
913,5fe562bf80e0,add2q_u,L1 receives message from the bus,0,122212,cycle
913,5fe562bf80e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,122212,cycle
913,5fe562bf80e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
913,5fe562bf80e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,122212,cycle
913,5fe562bf80e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,122212,cycle
913,5fe562bf80e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,122212,cycle
913,5fe562bf80e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,122469,cycle
913,5fe562bf80e0,respond,LLC sends response message to the requesting L1,LLC,122469,cycle
913,5fe562bf80e0,updaDat,LLC updates its data array,LLC,122469,cycle
913,5fe562bf80e0,wrCache,LLC: New data written to cache,LLC,122469,cycle
913,5fe562bf80e0,respond,LLC sends response message to the requesting L1,LLC,122470,cycle
913,5fe562bf80e0,add2q_u,L1 receives message from the bus,0,122474,cycle
913,5fe562bf80e0,respond,L1 responds to core,0,122474,cycle
913,5fe562bf80e0,updaDat,L1 attempts to update its data array,0,122474,cycle
913,5fe562bf80e0,wrCache,L1: New data written to cache,0,122474,cycle
914,5fe562bf80e4,add2q_l,L1: The message is added to the processing queue from the core,0,122476,cycle
914,5fe562bf80e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,122476,cycle
914,5fe562bf80e4,hitActn,L1: request is a hit,0,122476,cycle
915,5fe562bf80e8,add2q_l,L1: The message is added to the processing queue from the core,0,122478,cycle
915,5fe562bf80e8,Miss?  ,L1: Was the request a miss?,0,1,boolean
915,5fe562bf80e8,MSIredy,L1: Protocol determines message is now ready to be processed,0,122478,cycle
915,5fe562bf80e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,122478,cycle
915,5fe562bf80e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,122478,cycle
915,5fe562bf80e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,122479,cycle
915,5fe562bf80e8,add2q_u,L1 receives message from the bus,0,122480,cycle
915,5fe562bf80e8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,122480,cycle
915,5fe562bf80e8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
915,5fe562bf80e8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,122480,cycle
915,5fe562bf80e8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,122480,cycle
915,5fe562bf80e8,add_req,LLC miss -> LLC sends request to DRAM,LLC,122480,cycle
915,5fe562bf80e8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,122737,cycle
915,5fe562bf80e8,respond,LLC sends response message to the requesting L1,LLC,122737,cycle
915,5fe562bf80e8,updaDat,LLC updates its data array,LLC,122737,cycle
915,5fe562bf80e8,wrCache,LLC: New data written to cache,LLC,122737,cycle
915,5fe562bf80e8,respond,LLC sends response message to the requesting L1,LLC,122738,cycle
915,5fe562bf80e8,add2q_u,L1 receives message from the bus,0,122742,cycle
915,5fe562bf80e8,respond,L1 responds to core,0,122742,cycle
915,5fe562bf80e8,updaDat,L1 attempts to update its data array,0,122742,cycle
915,5fe562bf80e8,wrCache,L1: New data written to cache,0,122742,cycle
916,5fe562bf80ec,add2q_l,L1: The message is added to the processing queue from the core,0,122744,cycle
916,5fe562bf80ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,122744,cycle
916,5fe562bf80ec,hitActn,L1: request is a hit,0,122744,cycle
917,5fe562bf80f0,add2q_l,L1: The message is added to the processing queue from the core,0,122746,cycle
917,5fe562bf80f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
917,5fe562bf80f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,122746,cycle
917,5fe562bf80f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,122746,cycle
917,5fe562bf80f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,122746,cycle
917,5fe562bf80f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,122747,cycle
917,5fe562bf80f0,add2q_u,L1 receives message from the bus,0,122748,cycle
917,5fe562bf80f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,122748,cycle
917,5fe562bf80f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
917,5fe562bf80f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,122748,cycle
917,5fe562bf80f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,122748,cycle
917,5fe562bf80f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,122748,cycle
917,5fe562bf80f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,123005,cycle
917,5fe562bf80f0,respond,LLC sends response message to the requesting L1,LLC,123005,cycle
917,5fe562bf80f0,updaDat,LLC updates its data array,LLC,123005,cycle
917,5fe562bf80f0,wrCache,LLC: New data written to cache,LLC,123005,cycle
917,5fe562bf80f0,respond,LLC sends response message to the requesting L1,LLC,123006,cycle
917,5fe562bf80f0,add2q_u,L1 receives message from the bus,0,123010,cycle
917,5fe562bf80f0,respond,L1 responds to core,0,123010,cycle
917,5fe562bf80f0,updaDat,L1 attempts to update its data array,0,123010,cycle
917,5fe562bf80f0,wrCache,L1: New data written to cache,0,123010,cycle
918,5fe562bf80f4,add2q_l,L1: The message is added to the processing queue from the core,0,123012,cycle
918,5fe562bf80f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,123012,cycle
918,5fe562bf80f4,hitActn,L1: request is a hit,0,123012,cycle
919,5fe562bf80f8,add2q_l,L1: The message is added to the processing queue from the core,0,123014,cycle
919,5fe562bf80f8,Miss?  ,L1: Was the request a miss?,0,1,boolean
919,5fe562bf80f8,MSIredy,L1: Protocol determines message is now ready to be processed,0,123014,cycle
919,5fe562bf80f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,123014,cycle
919,5fe562bf80f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,123014,cycle
919,5fe562bf80f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,123015,cycle
919,5fe562bf80f8,add2q_u,L1 receives message from the bus,0,123016,cycle
919,5fe562bf80f8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,123016,cycle
919,5fe562bf80f8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
919,5fe562bf80f8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,123016,cycle
919,5fe562bf80f8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,123016,cycle
919,5fe562bf80f8,add_req,LLC miss -> LLC sends request to DRAM,LLC,123016,cycle
919,5fe562bf80f8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,123273,cycle
919,5fe562bf80f8,respond,LLC sends response message to the requesting L1,LLC,123273,cycle
919,5fe562bf80f8,updaDat,LLC updates its data array,LLC,123273,cycle
919,5fe562bf80f8,wrCache,LLC: New data written to cache,LLC,123273,cycle
919,5fe562bf80f8,respond,LLC sends response message to the requesting L1,LLC,123274,cycle
919,5fe562bf80f8,add2q_u,L1 receives message from the bus,0,123278,cycle
919,5fe562bf80f8,respond,L1 responds to core,0,123278,cycle
919,5fe562bf80f8,updaDat,L1 attempts to update its data array,0,123278,cycle
919,5fe562bf80f8,wrCache,L1: New data written to cache,0,123278,cycle
920,5fe562bf80fc,add2q_l,L1: The message is added to the processing queue from the core,0,123280,cycle
920,5fe562bf80fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,123280,cycle
920,5fe562bf80fc,hitActn,L1: request is a hit,0,123280,cycle
921,5fe562bf8100,add2q_l,L1: The message is added to the processing queue from the core,0,123282,cycle
921,5fe562bf8100,Miss?  ,L1: Was the request a miss?,0,1,boolean
921,5fe562bf8100,MSIredy,L1: Protocol determines message is now ready to be processed,0,123282,cycle
921,5fe562bf8100,msgProc,L1: message is taken from the L1's processing queue to be processed,0,123282,cycle
921,5fe562bf8100,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,123282,cycle
921,5fe562bf8100,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,123283,cycle
921,5fe562bf8100,add2q_u,L1 receives message from the bus,0,123284,cycle
921,5fe562bf8100,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,123284,cycle
921,5fe562bf8100,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
921,5fe562bf8100,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,123284,cycle
921,5fe562bf8100,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,123284,cycle
921,5fe562bf8100,add_req,LLC miss -> LLC sends request to DRAM,LLC,123284,cycle
921,5fe562bf8100,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,123541,cycle
921,5fe562bf8100,respond,LLC sends response message to the requesting L1,LLC,123541,cycle
921,5fe562bf8100,updaDat,LLC updates its data array,LLC,123541,cycle
921,5fe562bf8100,wrCache,LLC: New data written to cache,LLC,123541,cycle
921,5fe562bf8100,respond,LLC sends response message to the requesting L1,LLC,123542,cycle
921,5fe562bf8100,add2q_u,L1 receives message from the bus,0,123546,cycle
921,5fe562bf8100,respond,L1 responds to core,0,123546,cycle
921,5fe562bf8100,updaDat,L1 attempts to update its data array,0,123546,cycle
921,5fe562bf8100,wrCache,L1: New data written to cache,0,123546,cycle
922,5fe562bf8104,add2q_l,L1: The message is added to the processing queue from the core,0,123548,cycle
922,5fe562bf8104,msgProc,L1: message is taken from the L1's processing queue to be processed,0,123548,cycle
922,5fe562bf8104,hitActn,L1: request is a hit,0,123548,cycle
923,5fe562bf8108,add2q_l,L1: The message is added to the processing queue from the core,0,123550,cycle
923,5fe562bf8108,Miss?  ,L1: Was the request a miss?,0,1,boolean
923,5fe562bf8108,MSIredy,L1: Protocol determines message is now ready to be processed,0,123550,cycle
923,5fe562bf8108,msgProc,L1: message is taken from the L1's processing queue to be processed,0,123550,cycle
923,5fe562bf8108,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,123550,cycle
923,5fe562bf8108,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,123551,cycle
923,5fe562bf8108,add2q_u,L1 receives message from the bus,0,123552,cycle
923,5fe562bf8108,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,123552,cycle
923,5fe562bf8108,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
923,5fe562bf8108,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,123552,cycle
923,5fe562bf8108,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,123552,cycle
923,5fe562bf8108,add_req,LLC miss -> LLC sends request to DRAM,LLC,123552,cycle
923,5fe562bf8108,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,123809,cycle
923,5fe562bf8108,respond,LLC sends response message to the requesting L1,LLC,123809,cycle
923,5fe562bf8108,updaDat,LLC updates its data array,LLC,123809,cycle
923,5fe562bf8108,wrCache,LLC: New data written to cache,LLC,123809,cycle
923,5fe562bf8108,respond,LLC sends response message to the requesting L1,LLC,123810,cycle
923,5fe562bf8108,add2q_u,L1 receives message from the bus,0,123814,cycle
923,5fe562bf8108,respond,L1 responds to core,0,123814,cycle
923,5fe562bf8108,updaDat,L1 attempts to update its data array,0,123814,cycle
923,5fe562bf8108,wrCache,L1: New data written to cache,0,123814,cycle
924,5fe562bf810c,add2q_l,L1: The message is added to the processing queue from the core,0,123816,cycle
924,5fe562bf810c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,123816,cycle
924,5fe562bf810c,hitActn,L1: request is a hit,0,123816,cycle
925,5fe562bf8110,add2q_l,L1: The message is added to the processing queue from the core,0,123818,cycle
925,5fe562bf8110,Miss?  ,L1: Was the request a miss?,0,1,boolean
925,5fe562bf8110,MSIredy,L1: Protocol determines message is now ready to be processed,0,123818,cycle
925,5fe562bf8110,msgProc,L1: message is taken from the L1's processing queue to be processed,0,123818,cycle
925,5fe562bf8110,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,123818,cycle
925,5fe562bf8110,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,123819,cycle
925,5fe562bf8110,add2q_u,L1 receives message from the bus,0,123820,cycle
925,5fe562bf8110,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,123820,cycle
925,5fe562bf8110,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
925,5fe562bf8110,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,123820,cycle
925,5fe562bf8110,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,123820,cycle
925,5fe562bf8110,add_req,LLC miss -> LLC sends request to DRAM,LLC,123820,cycle
925,5fe562bf8110,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,124077,cycle
925,5fe562bf8110,respond,LLC sends response message to the requesting L1,LLC,124077,cycle
925,5fe562bf8110,updaDat,LLC updates its data array,LLC,124077,cycle
925,5fe562bf8110,wrCache,LLC: New data written to cache,LLC,124077,cycle
925,5fe562bf8110,respond,LLC sends response message to the requesting L1,LLC,124078,cycle
925,5fe562bf8110,add2q_u,L1 receives message from the bus,0,124082,cycle
925,5fe562bf8110,respond,L1 responds to core,0,124082,cycle
925,5fe562bf8110,updaDat,L1 attempts to update its data array,0,124082,cycle
925,5fe562bf8110,wrCache,L1: New data written to cache,0,124082,cycle
926,5fe562bf8114,add2q_l,L1: The message is added to the processing queue from the core,0,124084,cycle
926,5fe562bf8114,msgProc,L1: message is taken from the L1's processing queue to be processed,0,124084,cycle
926,5fe562bf8114,hitActn,L1: request is a hit,0,124084,cycle
927,5fe562bf8118,add2q_l,L1: The message is added to the processing queue from the core,0,124086,cycle
927,5fe562bf8118,Miss?  ,L1: Was the request a miss?,0,1,boolean
927,5fe562bf8118,MSIredy,L1: Protocol determines message is now ready to be processed,0,124086,cycle
927,5fe562bf8118,msgProc,L1: message is taken from the L1's processing queue to be processed,0,124086,cycle
927,5fe562bf8118,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,124086,cycle
927,5fe562bf8118,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,124087,cycle
927,5fe562bf8118,add2q_u,L1 receives message from the bus,0,124088,cycle
927,5fe562bf8118,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,124088,cycle
927,5fe562bf8118,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
927,5fe562bf8118,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,124088,cycle
927,5fe562bf8118,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,124088,cycle
927,5fe562bf8118,add_req,LLC miss -> LLC sends request to DRAM,LLC,124088,cycle
927,5fe562bf8118,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,124345,cycle
927,5fe562bf8118,respond,LLC sends response message to the requesting L1,LLC,124345,cycle
927,5fe562bf8118,updaDat,LLC updates its data array,LLC,124345,cycle
927,5fe562bf8118,wrCache,LLC: New data written to cache,LLC,124345,cycle
927,5fe562bf8118,respond,LLC sends response message to the requesting L1,LLC,124346,cycle
927,5fe562bf8118,add2q_u,L1 receives message from the bus,0,124350,cycle
927,5fe562bf8118,respond,L1 responds to core,0,124350,cycle
927,5fe562bf8118,updaDat,L1 attempts to update its data array,0,124350,cycle
927,5fe562bf8118,wrCache,L1: New data written to cache,0,124350,cycle
928,5fe562bf811c,add2q_l,L1: The message is added to the processing queue from the core,0,124352,cycle
928,5fe562bf811c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,124352,cycle
928,5fe562bf811c,hitActn,L1: request is a hit,0,124352,cycle
929,5fe562bf8120,add2q_l,L1: The message is added to the processing queue from the core,0,124354,cycle
929,5fe562bf8120,Miss?  ,L1: Was the request a miss?,0,1,boolean
929,5fe562bf8120,MSIredy,L1: Protocol determines message is now ready to be processed,0,124354,cycle
929,5fe562bf8120,msgProc,L1: message is taken from the L1's processing queue to be processed,0,124354,cycle
929,5fe562bf8120,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,124354,cycle
929,5fe562bf8120,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,124355,cycle
929,5fe562bf8120,add2q_u,L1 receives message from the bus,0,124356,cycle
929,5fe562bf8120,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,124356,cycle
929,5fe562bf8120,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
929,5fe562bf8120,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,124356,cycle
929,5fe562bf8120,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,124356,cycle
929,5fe562bf8120,add_req,LLC miss -> LLC sends request to DRAM,LLC,124356,cycle
929,5fe562bf8120,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,124613,cycle
929,5fe562bf8120,respond,LLC sends response message to the requesting L1,LLC,124613,cycle
929,5fe562bf8120,updaDat,LLC updates its data array,LLC,124613,cycle
929,5fe562bf8120,wrCache,LLC: New data written to cache,LLC,124613,cycle
929,5fe562bf8120,respond,LLC sends response message to the requesting L1,LLC,124614,cycle
929,5fe562bf8120,add2q_u,L1 receives message from the bus,0,124618,cycle
929,5fe562bf8120,respond,L1 responds to core,0,124618,cycle
929,5fe562bf8120,updaDat,L1 attempts to update its data array,0,124618,cycle
929,5fe562bf8120,wrCache,L1: New data written to cache,0,124618,cycle
930,5fe562bf8124,add2q_l,L1: The message is added to the processing queue from the core,0,124620,cycle
930,5fe562bf8124,msgProc,L1: message is taken from the L1's processing queue to be processed,0,124620,cycle
930,5fe562bf8124,hitActn,L1: request is a hit,0,124620,cycle
931,5fe562bf8128,add2q_l,L1: The message is added to the processing queue from the core,0,124622,cycle
931,5fe562bf8128,Miss?  ,L1: Was the request a miss?,0,1,boolean
931,5fe562bf8128,MSIredy,L1: Protocol determines message is now ready to be processed,0,124622,cycle
931,5fe562bf8128,msgProc,L1: message is taken from the L1's processing queue to be processed,0,124622,cycle
931,5fe562bf8128,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,124622,cycle
931,5fe562bf8128,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,124623,cycle
931,5fe562bf8128,add2q_u,L1 receives message from the bus,0,124624,cycle
931,5fe562bf8128,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,124624,cycle
931,5fe562bf8128,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
931,5fe562bf8128,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,124624,cycle
931,5fe562bf8128,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,124624,cycle
931,5fe562bf8128,add_req,LLC miss -> LLC sends request to DRAM,LLC,124624,cycle
931,5fe562bf8128,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,124881,cycle
931,5fe562bf8128,respond,LLC sends response message to the requesting L1,LLC,124881,cycle
931,5fe562bf8128,updaDat,LLC updates its data array,LLC,124881,cycle
931,5fe562bf8128,wrCache,LLC: New data written to cache,LLC,124881,cycle
931,5fe562bf8128,respond,LLC sends response message to the requesting L1,LLC,124882,cycle
931,5fe562bf8128,add2q_u,L1 receives message from the bus,0,124886,cycle
931,5fe562bf8128,respond,L1 responds to core,0,124886,cycle
931,5fe562bf8128,updaDat,L1 attempts to update its data array,0,124886,cycle
931,5fe562bf8128,wrCache,L1: New data written to cache,0,124886,cycle
932,5fe562bf812c,add2q_l,L1: The message is added to the processing queue from the core,0,124888,cycle
932,5fe562bf812c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,124888,cycle
932,5fe562bf812c,hitActn,L1: request is a hit,0,124888,cycle
933,5fe562bf8130,add2q_l,L1: The message is added to the processing queue from the core,0,124890,cycle
933,5fe562bf8130,Miss?  ,L1: Was the request a miss?,0,1,boolean
933,5fe562bf8130,MSIredy,L1: Protocol determines message is now ready to be processed,0,124890,cycle
933,5fe562bf8130,msgProc,L1: message is taken from the L1's processing queue to be processed,0,124890,cycle
933,5fe562bf8130,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,124890,cycle
933,5fe562bf8130,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,124891,cycle
933,5fe562bf8130,add2q_u,L1 receives message from the bus,0,124892,cycle
933,5fe562bf8130,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,124892,cycle
933,5fe562bf8130,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
933,5fe562bf8130,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,124892,cycle
933,5fe562bf8130,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,124892,cycle
933,5fe562bf8130,add_req,LLC miss -> LLC sends request to DRAM,LLC,124892,cycle
933,5fe562bf8130,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,125149,cycle
933,5fe562bf8130,respond,LLC sends response message to the requesting L1,LLC,125149,cycle
933,5fe562bf8130,updaDat,LLC updates its data array,LLC,125149,cycle
933,5fe562bf8130,wrCache,LLC: New data written to cache,LLC,125149,cycle
933,5fe562bf8130,respond,LLC sends response message to the requesting L1,LLC,125150,cycle
933,5fe562bf8130,add2q_u,L1 receives message from the bus,0,125154,cycle
933,5fe562bf8130,respond,L1 responds to core,0,125154,cycle
933,5fe562bf8130,updaDat,L1 attempts to update its data array,0,125154,cycle
933,5fe562bf8130,wrCache,L1: New data written to cache,0,125154,cycle
934,5fe562bf8134,add2q_l,L1: The message is added to the processing queue from the core,0,125156,cycle
934,5fe562bf8134,msgProc,L1: message is taken from the L1's processing queue to be processed,0,125156,cycle
934,5fe562bf8134,hitActn,L1: request is a hit,0,125156,cycle
935,5fe562bf8138,add2q_l,L1: The message is added to the processing queue from the core,0,125158,cycle
935,5fe562bf8138,Miss?  ,L1: Was the request a miss?,0,1,boolean
935,5fe562bf8138,MSIredy,L1: Protocol determines message is now ready to be processed,0,125158,cycle
935,5fe562bf8138,msgProc,L1: message is taken from the L1's processing queue to be processed,0,125158,cycle
935,5fe562bf8138,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,125158,cycle
935,5fe562bf8138,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,125159,cycle
935,5fe562bf8138,add2q_u,L1 receives message from the bus,0,125160,cycle
935,5fe562bf8138,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,125160,cycle
935,5fe562bf8138,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
935,5fe562bf8138,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,125160,cycle
935,5fe562bf8138,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,125160,cycle
935,5fe562bf8138,add_req,LLC miss -> LLC sends request to DRAM,LLC,125160,cycle
935,5fe562bf8138,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,125417,cycle
935,5fe562bf8138,respond,LLC sends response message to the requesting L1,LLC,125417,cycle
935,5fe562bf8138,updaDat,LLC updates its data array,LLC,125417,cycle
935,5fe562bf8138,wrCache,LLC: New data written to cache,LLC,125417,cycle
935,5fe562bf8138,respond,LLC sends response message to the requesting L1,LLC,125418,cycle
935,5fe562bf8138,add2q_u,L1 receives message from the bus,0,125422,cycle
935,5fe562bf8138,respond,L1 responds to core,0,125422,cycle
935,5fe562bf8138,updaDat,L1 attempts to update its data array,0,125422,cycle
935,5fe562bf8138,wrCache,L1: New data written to cache,0,125422,cycle
936,5fe562bf813c,add2q_l,L1: The message is added to the processing queue from the core,0,125424,cycle
936,5fe562bf813c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,125424,cycle
936,5fe562bf813c,hitActn,L1: request is a hit,0,125424,cycle
937,5fe562bf8140,add2q_l,L1: The message is added to the processing queue from the core,0,125426,cycle
937,5fe562bf8140,Miss?  ,L1: Was the request a miss?,0,1,boolean
937,5fe562bf8140,MSIredy,L1: Protocol determines message is now ready to be processed,0,125426,cycle
937,5fe562bf8140,msgProc,L1: message is taken from the L1's processing queue to be processed,0,125426,cycle
937,5fe562bf8140,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,125426,cycle
937,5fe562bf8140,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,125427,cycle
937,5fe562bf8140,add2q_u,L1 receives message from the bus,0,125428,cycle
937,5fe562bf8140,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,125428,cycle
937,5fe562bf8140,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
937,5fe562bf8140,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,125428,cycle
937,5fe562bf8140,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,125428,cycle
937,5fe562bf8140,add_req,LLC miss -> LLC sends request to DRAM,LLC,125428,cycle
937,5fe562bf8140,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,125685,cycle
937,5fe562bf8140,respond,LLC sends response message to the requesting L1,LLC,125685,cycle
937,5fe562bf8140,updaDat,LLC updates its data array,LLC,125685,cycle
937,5fe562bf8140,wrCache,LLC: New data written to cache,LLC,125685,cycle
937,5fe562bf8140,respond,LLC sends response message to the requesting L1,LLC,125686,cycle
937,5fe562bf8140,add2q_u,L1 receives message from the bus,0,125690,cycle
937,5fe562bf8140,respond,L1 responds to core,0,125690,cycle
937,5fe562bf8140,updaDat,L1 attempts to update its data array,0,125690,cycle
937,5fe562bf8140,wrCache,L1: New data written to cache,0,125690,cycle
938,5fe562bf8144,add2q_l,L1: The message is added to the processing queue from the core,0,125692,cycle
938,5fe562bf8144,msgProc,L1: message is taken from the L1's processing queue to be processed,0,125692,cycle
938,5fe562bf8144,hitActn,L1: request is a hit,0,125692,cycle
939,5fe562bf8148,add2q_l,L1: The message is added to the processing queue from the core,0,125694,cycle
939,5fe562bf8148,Miss?  ,L1: Was the request a miss?,0,1,boolean
939,5fe562bf8148,MSIredy,L1: Protocol determines message is now ready to be processed,0,125694,cycle
939,5fe562bf8148,msgProc,L1: message is taken from the L1's processing queue to be processed,0,125694,cycle
939,5fe562bf8148,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,125694,cycle
939,5fe562bf8148,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,125695,cycle
939,5fe562bf8148,add2q_u,L1 receives message from the bus,0,125696,cycle
939,5fe562bf8148,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,125696,cycle
939,5fe562bf8148,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
939,5fe562bf8148,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,125696,cycle
939,5fe562bf8148,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,125696,cycle
939,5fe562bf8148,add_req,LLC miss -> LLC sends request to DRAM,LLC,125696,cycle
939,5fe562bf8148,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,125953,cycle
939,5fe562bf8148,respond,LLC sends response message to the requesting L1,LLC,125953,cycle
939,5fe562bf8148,updaDat,LLC updates its data array,LLC,125953,cycle
939,5fe562bf8148,wrCache,LLC: New data written to cache,LLC,125953,cycle
939,5fe562bf8148,respond,LLC sends response message to the requesting L1,LLC,125954,cycle
939,5fe562bf8148,add2q_u,L1 receives message from the bus,0,125958,cycle
939,5fe562bf8148,respond,L1 responds to core,0,125958,cycle
939,5fe562bf8148,updaDat,L1 attempts to update its data array,0,125958,cycle
939,5fe562bf8148,wrCache,L1: New data written to cache,0,125958,cycle
940,5fe562bf814c,add2q_l,L1: The message is added to the processing queue from the core,0,125960,cycle
940,5fe562bf814c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,125960,cycle
940,5fe562bf814c,hitActn,L1: request is a hit,0,125960,cycle
941,5fe562bf8150,add2q_l,L1: The message is added to the processing queue from the core,0,125962,cycle
941,5fe562bf8150,Miss?  ,L1: Was the request a miss?,0,1,boolean
941,5fe562bf8150,MSIredy,L1: Protocol determines message is now ready to be processed,0,125962,cycle
941,5fe562bf8150,msgProc,L1: message is taken from the L1's processing queue to be processed,0,125962,cycle
941,5fe562bf8150,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,125962,cycle
941,5fe562bf8150,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,125963,cycle
941,5fe562bf8150,add2q_u,L1 receives message from the bus,0,125964,cycle
941,5fe562bf8150,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,125964,cycle
941,5fe562bf8150,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
941,5fe562bf8150,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,125964,cycle
941,5fe562bf8150,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,125964,cycle
941,5fe562bf8150,add_req,LLC miss -> LLC sends request to DRAM,LLC,125964,cycle
941,5fe562bf8150,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,126221,cycle
941,5fe562bf8150,respond,LLC sends response message to the requesting L1,LLC,126221,cycle
941,5fe562bf8150,updaDat,LLC updates its data array,LLC,126221,cycle
941,5fe562bf8150,wrCache,LLC: New data written to cache,LLC,126221,cycle
941,5fe562bf8150,respond,LLC sends response message to the requesting L1,LLC,126222,cycle
941,5fe562bf8150,add2q_u,L1 receives message from the bus,0,126226,cycle
941,5fe562bf8150,respond,L1 responds to core,0,126226,cycle
941,5fe562bf8150,updaDat,L1 attempts to update its data array,0,126226,cycle
941,5fe562bf8150,wrCache,L1: New data written to cache,0,126226,cycle
942,5fe562bf8154,add2q_l,L1: The message is added to the processing queue from the core,0,126228,cycle
942,5fe562bf8154,msgProc,L1: message is taken from the L1's processing queue to be processed,0,126228,cycle
942,5fe562bf8154,hitActn,L1: request is a hit,0,126228,cycle
943,5fe562bf8158,add2q_l,L1: The message is added to the processing queue from the core,0,126230,cycle
943,5fe562bf8158,Miss?  ,L1: Was the request a miss?,0,1,boolean
943,5fe562bf8158,MSIredy,L1: Protocol determines message is now ready to be processed,0,126230,cycle
943,5fe562bf8158,msgProc,L1: message is taken from the L1's processing queue to be processed,0,126230,cycle
943,5fe562bf8158,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,126230,cycle
943,5fe562bf8158,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,126231,cycle
943,5fe562bf8158,add2q_u,L1 receives message from the bus,0,126232,cycle
943,5fe562bf8158,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,126232,cycle
943,5fe562bf8158,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
943,5fe562bf8158,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,126232,cycle
943,5fe562bf8158,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,126232,cycle
943,5fe562bf8158,add_req,LLC miss -> LLC sends request to DRAM,LLC,126232,cycle
943,5fe562bf8158,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,126489,cycle
943,5fe562bf8158,respond,LLC sends response message to the requesting L1,LLC,126489,cycle
943,5fe562bf8158,updaDat,LLC updates its data array,LLC,126489,cycle
943,5fe562bf8158,wrCache,LLC: New data written to cache,LLC,126489,cycle
943,5fe562bf8158,respond,LLC sends response message to the requesting L1,LLC,126490,cycle
943,5fe562bf8158,add2q_u,L1 receives message from the bus,0,126494,cycle
943,5fe562bf8158,respond,L1 responds to core,0,126494,cycle
943,5fe562bf8158,updaDat,L1 attempts to update its data array,0,126494,cycle
943,5fe562bf8158,wrCache,L1: New data written to cache,0,126494,cycle
944,5fe562bf815c,add2q_l,L1: The message is added to the processing queue from the core,0,126496,cycle
944,5fe562bf815c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,126496,cycle
944,5fe562bf815c,hitActn,L1: request is a hit,0,126496,cycle
945,5fe562bf8160,add2q_l,L1: The message is added to the processing queue from the core,0,126498,cycle
945,5fe562bf8160,Miss?  ,L1: Was the request a miss?,0,1,boolean
945,5fe562bf8160,MSIredy,L1: Protocol determines message is now ready to be processed,0,126498,cycle
945,5fe562bf8160,msgProc,L1: message is taken from the L1's processing queue to be processed,0,126498,cycle
945,5fe562bf8160,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,126498,cycle
945,5fe562bf8160,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,126499,cycle
945,5fe562bf8160,add2q_u,L1 receives message from the bus,0,126500,cycle
945,5fe562bf8160,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,126500,cycle
945,5fe562bf8160,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
945,5fe562bf8160,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,126500,cycle
945,5fe562bf8160,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,126500,cycle
945,5fe562bf8160,add_req,LLC miss -> LLC sends request to DRAM,LLC,126500,cycle
945,5fe562bf8160,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,126757,cycle
945,5fe562bf8160,respond,LLC sends response message to the requesting L1,LLC,126757,cycle
945,5fe562bf8160,updaDat,LLC updates its data array,LLC,126757,cycle
945,5fe562bf8160,wrCache,LLC: New data written to cache,LLC,126757,cycle
945,5fe562bf8160,respond,LLC sends response message to the requesting L1,LLC,126758,cycle
945,5fe562bf8160,add2q_u,L1 receives message from the bus,0,126762,cycle
945,5fe562bf8160,respond,L1 responds to core,0,126762,cycle
945,5fe562bf8160,updaDat,L1 attempts to update its data array,0,126762,cycle
945,5fe562bf8160,wrCache,L1: New data written to cache,0,126762,cycle
946,5fe562bf8164,add2q_l,L1: The message is added to the processing queue from the core,0,126764,cycle
946,5fe562bf8164,msgProc,L1: message is taken from the L1's processing queue to be processed,0,126764,cycle
946,5fe562bf8164,hitActn,L1: request is a hit,0,126764,cycle
947,5fe562bf8168,add2q_l,L1: The message is added to the processing queue from the core,0,126766,cycle
947,5fe562bf8168,Miss?  ,L1: Was the request a miss?,0,1,boolean
947,5fe562bf8168,MSIredy,L1: Protocol determines message is now ready to be processed,0,126766,cycle
947,5fe562bf8168,msgProc,L1: message is taken from the L1's processing queue to be processed,0,126766,cycle
947,5fe562bf8168,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,126766,cycle
947,5fe562bf8168,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,126767,cycle
947,5fe562bf8168,add2q_u,L1 receives message from the bus,0,126768,cycle
947,5fe562bf8168,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,126768,cycle
947,5fe562bf8168,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
947,5fe562bf8168,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,126768,cycle
947,5fe562bf8168,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,126768,cycle
947,5fe562bf8168,add_req,LLC miss -> LLC sends request to DRAM,LLC,126768,cycle
947,5fe562bf8168,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,127025,cycle
947,5fe562bf8168,respond,LLC sends response message to the requesting L1,LLC,127025,cycle
947,5fe562bf8168,updaDat,LLC updates its data array,LLC,127025,cycle
947,5fe562bf8168,wrCache,LLC: New data written to cache,LLC,127025,cycle
947,5fe562bf8168,respond,LLC sends response message to the requesting L1,LLC,127026,cycle
947,5fe562bf8168,add2q_u,L1 receives message from the bus,0,127030,cycle
947,5fe562bf8168,respond,L1 responds to core,0,127030,cycle
947,5fe562bf8168,updaDat,L1 attempts to update its data array,0,127030,cycle
947,5fe562bf8168,wrCache,L1: New data written to cache,0,127030,cycle
948,5fe562bf816c,add2q_l,L1: The message is added to the processing queue from the core,0,127032,cycle
948,5fe562bf816c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,127032,cycle
948,5fe562bf816c,hitActn,L1: request is a hit,0,127032,cycle
949,5fe562bf8170,add2q_l,L1: The message is added to the processing queue from the core,0,127034,cycle
949,5fe562bf8170,Miss?  ,L1: Was the request a miss?,0,1,boolean
949,5fe562bf8170,MSIredy,L1: Protocol determines message is now ready to be processed,0,127034,cycle
949,5fe562bf8170,msgProc,L1: message is taken from the L1's processing queue to be processed,0,127034,cycle
949,5fe562bf8170,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,127034,cycle
949,5fe562bf8170,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,127035,cycle
949,5fe562bf8170,add2q_u,L1 receives message from the bus,0,127036,cycle
949,5fe562bf8170,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,127036,cycle
949,5fe562bf8170,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
949,5fe562bf8170,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,127036,cycle
949,5fe562bf8170,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,127036,cycle
949,5fe562bf8170,add_req,LLC miss -> LLC sends request to DRAM,LLC,127036,cycle
949,5fe562bf8170,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,127293,cycle
949,5fe562bf8170,respond,LLC sends response message to the requesting L1,LLC,127293,cycle
949,5fe562bf8170,updaDat,LLC updates its data array,LLC,127293,cycle
949,5fe562bf8170,wrCache,LLC: New data written to cache,LLC,127293,cycle
949,5fe562bf8170,respond,LLC sends response message to the requesting L1,LLC,127294,cycle
949,5fe562bf8170,add2q_u,L1 receives message from the bus,0,127298,cycle
949,5fe562bf8170,respond,L1 responds to core,0,127298,cycle
949,5fe562bf8170,updaDat,L1 attempts to update its data array,0,127298,cycle
949,5fe562bf8170,wrCache,L1: New data written to cache,0,127298,cycle
950,5fe562bf8174,add2q_l,L1: The message is added to the processing queue from the core,0,127300,cycle
950,5fe562bf8174,msgProc,L1: message is taken from the L1's processing queue to be processed,0,127300,cycle
950,5fe562bf8174,hitActn,L1: request is a hit,0,127300,cycle
951,5fe562bf8178,add2q_l,L1: The message is added to the processing queue from the core,0,127302,cycle
951,5fe562bf8178,Miss?  ,L1: Was the request a miss?,0,1,boolean
951,5fe562bf8178,MSIredy,L1: Protocol determines message is now ready to be processed,0,127302,cycle
951,5fe562bf8178,msgProc,L1: message is taken from the L1's processing queue to be processed,0,127302,cycle
951,5fe562bf8178,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,127302,cycle
951,5fe562bf8178,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,127303,cycle
951,5fe562bf8178,add2q_u,L1 receives message from the bus,0,127304,cycle
951,5fe562bf8178,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,127304,cycle
951,5fe562bf8178,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
951,5fe562bf8178,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,127304,cycle
951,5fe562bf8178,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,127304,cycle
951,5fe562bf8178,add_req,LLC miss -> LLC sends request to DRAM,LLC,127304,cycle
951,5fe562bf8178,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,127561,cycle
951,5fe562bf8178,respond,LLC sends response message to the requesting L1,LLC,127561,cycle
951,5fe562bf8178,updaDat,LLC updates its data array,LLC,127561,cycle
951,5fe562bf8178,wrCache,LLC: New data written to cache,LLC,127561,cycle
951,5fe562bf8178,respond,LLC sends response message to the requesting L1,LLC,127562,cycle
951,5fe562bf8178,add2q_u,L1 receives message from the bus,0,127566,cycle
951,5fe562bf8178,respond,L1 responds to core,0,127566,cycle
951,5fe562bf8178,updaDat,L1 attempts to update its data array,0,127566,cycle
951,5fe562bf8178,wrCache,L1: New data written to cache,0,127566,cycle
952,5fe562bf817c,add2q_l,L1: The message is added to the processing queue from the core,0,127568,cycle
952,5fe562bf817c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,127568,cycle
952,5fe562bf817c,hitActn,L1: request is a hit,0,127568,cycle
953,5fe562bf8180,add2q_l,L1: The message is added to the processing queue from the core,0,127570,cycle
953,5fe562bf8180,Miss?  ,L1: Was the request a miss?,0,1,boolean
953,5fe562bf8180,MSIredy,L1: Protocol determines message is now ready to be processed,0,127570,cycle
953,5fe562bf8180,msgProc,L1: message is taken from the L1's processing queue to be processed,0,127570,cycle
953,5fe562bf8180,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,127570,cycle
953,5fe562bf8180,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,127571,cycle
953,5fe562bf8180,add2q_u,L1 receives message from the bus,0,127572,cycle
953,5fe562bf8180,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,127572,cycle
953,5fe562bf8180,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
953,5fe562bf8180,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,127572,cycle
953,5fe562bf8180,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,127572,cycle
953,5fe562bf8180,add_req,LLC miss -> LLC sends request to DRAM,LLC,127572,cycle
953,5fe562bf8180,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,127829,cycle
953,5fe562bf8180,respond,LLC sends response message to the requesting L1,LLC,127829,cycle
953,5fe562bf8180,updaDat,LLC updates its data array,LLC,127829,cycle
953,5fe562bf8180,wrCache,LLC: New data written to cache,LLC,127829,cycle
953,5fe562bf8180,respond,LLC sends response message to the requesting L1,LLC,127830,cycle
953,5fe562bf8180,add2q_u,L1 receives message from the bus,0,127834,cycle
953,5fe562bf8180,respond,L1 responds to core,0,127834,cycle
953,5fe562bf8180,updaDat,L1 attempts to update its data array,0,127834,cycle
953,5fe562bf8180,wrCache,L1: New data written to cache,0,127834,cycle
954,5fe562bf8184,add2q_l,L1: The message is added to the processing queue from the core,0,127836,cycle
954,5fe562bf8184,msgProc,L1: message is taken from the L1's processing queue to be processed,0,127836,cycle
954,5fe562bf8184,hitActn,L1: request is a hit,0,127836,cycle
955,5fe562bf8188,add2q_l,L1: The message is added to the processing queue from the core,0,127838,cycle
955,5fe562bf8188,Miss?  ,L1: Was the request a miss?,0,1,boolean
955,5fe562bf8188,MSIredy,L1: Protocol determines message is now ready to be processed,0,127838,cycle
955,5fe562bf8188,msgProc,L1: message is taken from the L1's processing queue to be processed,0,127838,cycle
955,5fe562bf8188,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,127838,cycle
955,5fe562bf8188,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,127839,cycle
955,5fe562bf8188,add2q_u,L1 receives message from the bus,0,127840,cycle
955,5fe562bf8188,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,127840,cycle
955,5fe562bf8188,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
955,5fe562bf8188,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,127840,cycle
955,5fe562bf8188,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,127840,cycle
955,5fe562bf8188,add_req,LLC miss -> LLC sends request to DRAM,LLC,127840,cycle
955,5fe562bf8188,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,128097,cycle
955,5fe562bf8188,respond,LLC sends response message to the requesting L1,LLC,128097,cycle
955,5fe562bf8188,updaDat,LLC updates its data array,LLC,128097,cycle
955,5fe562bf8188,wrCache,LLC: New data written to cache,LLC,128097,cycle
955,5fe562bf8188,respond,LLC sends response message to the requesting L1,LLC,128098,cycle
955,5fe562bf8188,add2q_u,L1 receives message from the bus,0,128102,cycle
955,5fe562bf8188,respond,L1 responds to core,0,128102,cycle
955,5fe562bf8188,updaDat,L1 attempts to update its data array,0,128102,cycle
955,5fe562bf8188,wrCache,L1: New data written to cache,0,128102,cycle
956,5fe562bf818c,add2q_l,L1: The message is added to the processing queue from the core,0,128104,cycle
956,5fe562bf818c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,128104,cycle
956,5fe562bf818c,hitActn,L1: request is a hit,0,128104,cycle
957,5fe562bf8190,add2q_l,L1: The message is added to the processing queue from the core,0,128106,cycle
957,5fe562bf8190,Miss?  ,L1: Was the request a miss?,0,1,boolean
957,5fe562bf8190,MSIredy,L1: Protocol determines message is now ready to be processed,0,128106,cycle
957,5fe562bf8190,msgProc,L1: message is taken from the L1's processing queue to be processed,0,128106,cycle
957,5fe562bf8190,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,128106,cycle
957,5fe562bf8190,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,128107,cycle
957,5fe562bf8190,add2q_u,L1 receives message from the bus,0,128108,cycle
957,5fe562bf8190,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,128108,cycle
957,5fe562bf8190,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
957,5fe562bf8190,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,128108,cycle
957,5fe562bf8190,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,128108,cycle
957,5fe562bf8190,add_req,LLC miss -> LLC sends request to DRAM,LLC,128108,cycle
957,5fe562bf8190,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,128365,cycle
957,5fe562bf8190,respond,LLC sends response message to the requesting L1,LLC,128365,cycle
957,5fe562bf8190,updaDat,LLC updates its data array,LLC,128365,cycle
957,5fe562bf8190,wrCache,LLC: New data written to cache,LLC,128365,cycle
957,5fe562bf8190,respond,LLC sends response message to the requesting L1,LLC,128366,cycle
957,5fe562bf8190,add2q_u,L1 receives message from the bus,0,128370,cycle
957,5fe562bf8190,respond,L1 responds to core,0,128370,cycle
957,5fe562bf8190,updaDat,L1 attempts to update its data array,0,128370,cycle
957,5fe562bf8190,wrCache,L1: New data written to cache,0,128370,cycle
958,5fe562bf8194,add2q_l,L1: The message is added to the processing queue from the core,0,128372,cycle
958,5fe562bf8194,msgProc,L1: message is taken from the L1's processing queue to be processed,0,128372,cycle
958,5fe562bf8194,hitActn,L1: request is a hit,0,128372,cycle
959,5fe562bf8198,add2q_l,L1: The message is added to the processing queue from the core,0,128374,cycle
959,5fe562bf8198,Miss?  ,L1: Was the request a miss?,0,1,boolean
959,5fe562bf8198,MSIredy,L1: Protocol determines message is now ready to be processed,0,128374,cycle
959,5fe562bf8198,msgProc,L1: message is taken from the L1's processing queue to be processed,0,128374,cycle
959,5fe562bf8198,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,128374,cycle
959,5fe562bf8198,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,128375,cycle
959,5fe562bf8198,add2q_u,L1 receives message from the bus,0,128376,cycle
959,5fe562bf8198,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,128376,cycle
959,5fe562bf8198,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
959,5fe562bf8198,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,128376,cycle
959,5fe562bf8198,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,128376,cycle
959,5fe562bf8198,add_req,LLC miss -> LLC sends request to DRAM,LLC,128376,cycle
959,5fe562bf8198,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,128633,cycle
959,5fe562bf8198,respond,LLC sends response message to the requesting L1,LLC,128633,cycle
959,5fe562bf8198,updaDat,LLC updates its data array,LLC,128633,cycle
959,5fe562bf8198,wrCache,LLC: New data written to cache,LLC,128633,cycle
959,5fe562bf8198,respond,LLC sends response message to the requesting L1,LLC,128634,cycle
959,5fe562bf8198,add2q_u,L1 receives message from the bus,0,128638,cycle
959,5fe562bf8198,respond,L1 responds to core,0,128638,cycle
959,5fe562bf8198,updaDat,L1 attempts to update its data array,0,128638,cycle
959,5fe562bf8198,wrCache,L1: New data written to cache,0,128638,cycle
960,5fe562bf819c,add2q_l,L1: The message is added to the processing queue from the core,0,128640,cycle
960,5fe562bf819c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,128640,cycle
960,5fe562bf819c,hitActn,L1: request is a hit,0,128640,cycle
961,5fe562bf81a0,add2q_l,L1: The message is added to the processing queue from the core,0,128642,cycle
961,5fe562bf81a0,Miss?  ,L1: Was the request a miss?,0,1,boolean
961,5fe562bf81a0,MSIredy,L1: Protocol determines message is now ready to be processed,0,128642,cycle
961,5fe562bf81a0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,128642,cycle
961,5fe562bf81a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,128642,cycle
961,5fe562bf81a0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,128643,cycle
961,5fe562bf81a0,add2q_u,L1 receives message from the bus,0,128644,cycle
961,5fe562bf81a0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,128644,cycle
961,5fe562bf81a0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
961,5fe562bf81a0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,128644,cycle
961,5fe562bf81a0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,128644,cycle
961,5fe562bf81a0,add_req,LLC miss -> LLC sends request to DRAM,LLC,128644,cycle
961,5fe562bf81a0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,128901,cycle
961,5fe562bf81a0,respond,LLC sends response message to the requesting L1,LLC,128901,cycle
961,5fe562bf81a0,updaDat,LLC updates its data array,LLC,128901,cycle
961,5fe562bf81a0,wrCache,LLC: New data written to cache,LLC,128901,cycle
961,5fe562bf81a0,respond,LLC sends response message to the requesting L1,LLC,128902,cycle
961,5fe562bf81a0,add2q_u,L1 receives message from the bus,0,128906,cycle
961,5fe562bf81a0,respond,L1 responds to core,0,128906,cycle
961,5fe562bf81a0,updaDat,L1 attempts to update its data array,0,128906,cycle
961,5fe562bf81a0,wrCache,L1: New data written to cache,0,128906,cycle
962,5fe562bf81a4,add2q_l,L1: The message is added to the processing queue from the core,0,128908,cycle
962,5fe562bf81a4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,128908,cycle
962,5fe562bf81a4,hitActn,L1: request is a hit,0,128908,cycle
963,5fe562bf81a8,add2q_l,L1: The message is added to the processing queue from the core,0,128910,cycle
963,5fe562bf81a8,Miss?  ,L1: Was the request a miss?,0,1,boolean
963,5fe562bf81a8,MSIredy,L1: Protocol determines message is now ready to be processed,0,128910,cycle
963,5fe562bf81a8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,128910,cycle
963,5fe562bf81a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,128910,cycle
963,5fe562bf81a8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,128911,cycle
963,5fe562bf81a8,add2q_u,L1 receives message from the bus,0,128912,cycle
963,5fe562bf81a8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,128912,cycle
963,5fe562bf81a8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
963,5fe562bf81a8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,128912,cycle
963,5fe562bf81a8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,128912,cycle
963,5fe562bf81a8,add_req,LLC miss -> LLC sends request to DRAM,LLC,128912,cycle
963,5fe562bf81a8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,129169,cycle
963,5fe562bf81a8,respond,LLC sends response message to the requesting L1,LLC,129169,cycle
963,5fe562bf81a8,updaDat,LLC updates its data array,LLC,129169,cycle
963,5fe562bf81a8,wrCache,LLC: New data written to cache,LLC,129169,cycle
963,5fe562bf81a8,respond,LLC sends response message to the requesting L1,LLC,129170,cycle
963,5fe562bf81a8,add2q_u,L1 receives message from the bus,0,129174,cycle
963,5fe562bf81a8,respond,L1 responds to core,0,129174,cycle
963,5fe562bf81a8,updaDat,L1 attempts to update its data array,0,129174,cycle
963,5fe562bf81a8,wrCache,L1: New data written to cache,0,129174,cycle
964,5fe562bf81ac,add2q_l,L1: The message is added to the processing queue from the core,0,129176,cycle
964,5fe562bf81ac,msgProc,L1: message is taken from the L1's processing queue to be processed,0,129176,cycle
964,5fe562bf81ac,hitActn,L1: request is a hit,0,129176,cycle
965,5fe562bf81b0,add2q_l,L1: The message is added to the processing queue from the core,0,129178,cycle
965,5fe562bf81b0,Miss?  ,L1: Was the request a miss?,0,1,boolean
965,5fe562bf81b0,MSIredy,L1: Protocol determines message is now ready to be processed,0,129178,cycle
965,5fe562bf81b0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,129178,cycle
965,5fe562bf81b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,129178,cycle
965,5fe562bf81b0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,129179,cycle
965,5fe562bf81b0,add2q_u,L1 receives message from the bus,0,129180,cycle
965,5fe562bf81b0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,129180,cycle
965,5fe562bf81b0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
965,5fe562bf81b0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,129180,cycle
965,5fe562bf81b0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,129180,cycle
965,5fe562bf81b0,add_req,LLC miss -> LLC sends request to DRAM,LLC,129180,cycle
965,5fe562bf81b0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,129437,cycle
965,5fe562bf81b0,respond,LLC sends response message to the requesting L1,LLC,129437,cycle
965,5fe562bf81b0,updaDat,LLC updates its data array,LLC,129437,cycle
965,5fe562bf81b0,wrCache,LLC: New data written to cache,LLC,129437,cycle
965,5fe562bf81b0,respond,LLC sends response message to the requesting L1,LLC,129438,cycle
965,5fe562bf81b0,add2q_u,L1 receives message from the bus,0,129442,cycle
965,5fe562bf81b0,respond,L1 responds to core,0,129442,cycle
965,5fe562bf81b0,updaDat,L1 attempts to update its data array,0,129442,cycle
965,5fe562bf81b0,wrCache,L1: New data written to cache,0,129442,cycle
966,5fe562bf81b4,add2q_l,L1: The message is added to the processing queue from the core,0,129444,cycle
966,5fe562bf81b4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,129444,cycle
966,5fe562bf81b4,hitActn,L1: request is a hit,0,129444,cycle
967,5fe562bf81b8,add2q_l,L1: The message is added to the processing queue from the core,0,129446,cycle
967,5fe562bf81b8,Miss?  ,L1: Was the request a miss?,0,1,boolean
967,5fe562bf81b8,MSIredy,L1: Protocol determines message is now ready to be processed,0,129446,cycle
967,5fe562bf81b8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,129446,cycle
967,5fe562bf81b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,129446,cycle
967,5fe562bf81b8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,129447,cycle
967,5fe562bf81b8,add2q_u,L1 receives message from the bus,0,129448,cycle
967,5fe562bf81b8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,129448,cycle
967,5fe562bf81b8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
967,5fe562bf81b8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,129448,cycle
967,5fe562bf81b8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,129448,cycle
967,5fe562bf81b8,add_req,LLC miss -> LLC sends request to DRAM,LLC,129448,cycle
967,5fe562bf81b8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,129705,cycle
967,5fe562bf81b8,respond,LLC sends response message to the requesting L1,LLC,129705,cycle
967,5fe562bf81b8,updaDat,LLC updates its data array,LLC,129705,cycle
967,5fe562bf81b8,wrCache,LLC: New data written to cache,LLC,129705,cycle
967,5fe562bf81b8,respond,LLC sends response message to the requesting L1,LLC,129706,cycle
967,5fe562bf81b8,add2q_u,L1 receives message from the bus,0,129710,cycle
967,5fe562bf81b8,respond,L1 responds to core,0,129710,cycle
967,5fe562bf81b8,updaDat,L1 attempts to update its data array,0,129710,cycle
967,5fe562bf81b8,wrCache,L1: New data written to cache,0,129710,cycle
968,5fe562bf81bc,add2q_l,L1: The message is added to the processing queue from the core,0,129712,cycle
968,5fe562bf81bc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,129712,cycle
968,5fe562bf81bc,hitActn,L1: request is a hit,0,129712,cycle
969,5fe562bf81c0,add2q_l,L1: The message is added to the processing queue from the core,0,129714,cycle
969,5fe562bf81c0,Miss?  ,L1: Was the request a miss?,0,1,boolean
969,5fe562bf81c0,MSIredy,L1: Protocol determines message is now ready to be processed,0,129714,cycle
969,5fe562bf81c0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,129714,cycle
969,5fe562bf81c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,129714,cycle
969,5fe562bf81c0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,129715,cycle
969,5fe562bf81c0,add2q_u,L1 receives message from the bus,0,129716,cycle
969,5fe562bf81c0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,129716,cycle
969,5fe562bf81c0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
969,5fe562bf81c0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,129716,cycle
969,5fe562bf81c0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,129716,cycle
969,5fe562bf81c0,add_req,LLC miss -> LLC sends request to DRAM,LLC,129716,cycle
969,5fe562bf81c0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,129973,cycle
969,5fe562bf81c0,respond,LLC sends response message to the requesting L1,LLC,129973,cycle
969,5fe562bf81c0,updaDat,LLC updates its data array,LLC,129973,cycle
969,5fe562bf81c0,wrCache,LLC: New data written to cache,LLC,129973,cycle
969,5fe562bf81c0,respond,LLC sends response message to the requesting L1,LLC,129974,cycle
969,5fe562bf81c0,add2q_u,L1 receives message from the bus,0,129978,cycle
969,5fe562bf81c0,respond,L1 responds to core,0,129978,cycle
969,5fe562bf81c0,updaDat,L1 attempts to update its data array,0,129978,cycle
969,5fe562bf81c0,wrCache,L1: New data written to cache,0,129978,cycle
970,5fe562bf81c4,add2q_l,L1: The message is added to the processing queue from the core,0,129980,cycle
970,5fe562bf81c4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,129980,cycle
970,5fe562bf81c4,hitActn,L1: request is a hit,0,129980,cycle
971,5fe562bf81c8,add2q_l,L1: The message is added to the processing queue from the core,0,129982,cycle
971,5fe562bf81c8,Miss?  ,L1: Was the request a miss?,0,1,boolean
971,5fe562bf81c8,MSIredy,L1: Protocol determines message is now ready to be processed,0,129982,cycle
971,5fe562bf81c8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,129982,cycle
971,5fe562bf81c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,129982,cycle
971,5fe562bf81c8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,129983,cycle
971,5fe562bf81c8,add2q_u,L1 receives message from the bus,0,129984,cycle
971,5fe562bf81c8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,129984,cycle
971,5fe562bf81c8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
971,5fe562bf81c8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,129984,cycle
971,5fe562bf81c8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,129984,cycle
971,5fe562bf81c8,add_req,LLC miss -> LLC sends request to DRAM,LLC,129984,cycle
971,5fe562bf81c8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,130241,cycle
971,5fe562bf81c8,respond,LLC sends response message to the requesting L1,LLC,130241,cycle
971,5fe562bf81c8,updaDat,LLC updates its data array,LLC,130241,cycle
971,5fe562bf81c8,wrCache,LLC: New data written to cache,LLC,130241,cycle
971,5fe562bf81c8,respond,LLC sends response message to the requesting L1,LLC,130242,cycle
971,5fe562bf81c8,add2q_u,L1 receives message from the bus,0,130246,cycle
971,5fe562bf81c8,respond,L1 responds to core,0,130246,cycle
971,5fe562bf81c8,updaDat,L1 attempts to update its data array,0,130246,cycle
971,5fe562bf81c8,wrCache,L1: New data written to cache,0,130246,cycle
972,5fe562bf81cc,add2q_l,L1: The message is added to the processing queue from the core,0,130248,cycle
972,5fe562bf81cc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,130248,cycle
972,5fe562bf81cc,hitActn,L1: request is a hit,0,130248,cycle
973,5fe562bf81d0,add2q_l,L1: The message is added to the processing queue from the core,0,130250,cycle
973,5fe562bf81d0,Miss?  ,L1: Was the request a miss?,0,1,boolean
973,5fe562bf81d0,MSIredy,L1: Protocol determines message is now ready to be processed,0,130250,cycle
973,5fe562bf81d0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,130250,cycle
973,5fe562bf81d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,130250,cycle
973,5fe562bf81d0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,130251,cycle
973,5fe562bf81d0,add2q_u,L1 receives message from the bus,0,130252,cycle
973,5fe562bf81d0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,130252,cycle
973,5fe562bf81d0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
973,5fe562bf81d0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,130252,cycle
973,5fe562bf81d0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,130252,cycle
973,5fe562bf81d0,add_req,LLC miss -> LLC sends request to DRAM,LLC,130252,cycle
973,5fe562bf81d0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,130509,cycle
973,5fe562bf81d0,respond,LLC sends response message to the requesting L1,LLC,130509,cycle
973,5fe562bf81d0,updaDat,LLC updates its data array,LLC,130509,cycle
973,5fe562bf81d0,wrCache,LLC: New data written to cache,LLC,130509,cycle
973,5fe562bf81d0,respond,LLC sends response message to the requesting L1,LLC,130510,cycle
973,5fe562bf81d0,add2q_u,L1 receives message from the bus,0,130514,cycle
973,5fe562bf81d0,respond,L1 responds to core,0,130514,cycle
973,5fe562bf81d0,updaDat,L1 attempts to update its data array,0,130514,cycle
973,5fe562bf81d0,wrCache,L1: New data written to cache,0,130514,cycle
974,5fe562bf81d4,add2q_l,L1: The message is added to the processing queue from the core,0,130516,cycle
974,5fe562bf81d4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,130516,cycle
974,5fe562bf81d4,hitActn,L1: request is a hit,0,130516,cycle
975,5fe562bf81d8,add2q_l,L1: The message is added to the processing queue from the core,0,130518,cycle
975,5fe562bf81d8,Miss?  ,L1: Was the request a miss?,0,1,boolean
975,5fe562bf81d8,MSIredy,L1: Protocol determines message is now ready to be processed,0,130518,cycle
975,5fe562bf81d8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,130518,cycle
975,5fe562bf81d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,130518,cycle
975,5fe562bf81d8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,130519,cycle
975,5fe562bf81d8,add2q_u,L1 receives message from the bus,0,130520,cycle
975,5fe562bf81d8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,130520,cycle
975,5fe562bf81d8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
975,5fe562bf81d8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,130520,cycle
975,5fe562bf81d8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,130520,cycle
975,5fe562bf81d8,add_req,LLC miss -> LLC sends request to DRAM,LLC,130520,cycle
975,5fe562bf81d8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,130777,cycle
975,5fe562bf81d8,respond,LLC sends response message to the requesting L1,LLC,130777,cycle
975,5fe562bf81d8,updaDat,LLC updates its data array,LLC,130777,cycle
975,5fe562bf81d8,wrCache,LLC: New data written to cache,LLC,130777,cycle
975,5fe562bf81d8,respond,LLC sends response message to the requesting L1,LLC,130778,cycle
975,5fe562bf81d8,add2q_u,L1 receives message from the bus,0,130782,cycle
975,5fe562bf81d8,respond,L1 responds to core,0,130782,cycle
975,5fe562bf81d8,updaDat,L1 attempts to update its data array,0,130782,cycle
975,5fe562bf81d8,wrCache,L1: New data written to cache,0,130782,cycle
976,5fe562bf81dc,add2q_l,L1: The message is added to the processing queue from the core,0,130784,cycle
976,5fe562bf81dc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,130784,cycle
976,5fe562bf81dc,hitActn,L1: request is a hit,0,130784,cycle
977,5fe562bf81e0,add2q_l,L1: The message is added to the processing queue from the core,0,130786,cycle
977,5fe562bf81e0,Miss?  ,L1: Was the request a miss?,0,1,boolean
977,5fe562bf81e0,MSIredy,L1: Protocol determines message is now ready to be processed,0,130786,cycle
977,5fe562bf81e0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,130786,cycle
977,5fe562bf81e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,130786,cycle
977,5fe562bf81e0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,130787,cycle
977,5fe562bf81e0,add2q_u,L1 receives message from the bus,0,130788,cycle
977,5fe562bf81e0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,130788,cycle
977,5fe562bf81e0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
977,5fe562bf81e0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,130788,cycle
977,5fe562bf81e0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,130788,cycle
977,5fe562bf81e0,add_req,LLC miss -> LLC sends request to DRAM,LLC,130788,cycle
977,5fe562bf81e0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,131045,cycle
977,5fe562bf81e0,respond,LLC sends response message to the requesting L1,LLC,131045,cycle
977,5fe562bf81e0,updaDat,LLC updates its data array,LLC,131045,cycle
977,5fe562bf81e0,wrCache,LLC: New data written to cache,LLC,131045,cycle
977,5fe562bf81e0,respond,LLC sends response message to the requesting L1,LLC,131046,cycle
977,5fe562bf81e0,add2q_u,L1 receives message from the bus,0,131050,cycle
977,5fe562bf81e0,respond,L1 responds to core,0,131050,cycle
977,5fe562bf81e0,updaDat,L1 attempts to update its data array,0,131050,cycle
977,5fe562bf81e0,wrCache,L1: New data written to cache,0,131050,cycle
978,5fe562bf81e4,add2q_l,L1: The message is added to the processing queue from the core,0,131052,cycle
978,5fe562bf81e4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,131052,cycle
978,5fe562bf81e4,hitActn,L1: request is a hit,0,131052,cycle
979,5fe562bf81e8,add2q_l,L1: The message is added to the processing queue from the core,0,131054,cycle
979,5fe562bf81e8,Miss?  ,L1: Was the request a miss?,0,1,boolean
979,5fe562bf81e8,MSIredy,L1: Protocol determines message is now ready to be processed,0,131054,cycle
979,5fe562bf81e8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,131054,cycle
979,5fe562bf81e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,131054,cycle
979,5fe562bf81e8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,131055,cycle
979,5fe562bf81e8,add2q_u,L1 receives message from the bus,0,131056,cycle
979,5fe562bf81e8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,131056,cycle
979,5fe562bf81e8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
979,5fe562bf81e8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,131056,cycle
979,5fe562bf81e8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,131056,cycle
979,5fe562bf81e8,add_req,LLC miss -> LLC sends request to DRAM,LLC,131056,cycle
979,5fe562bf81e8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,131313,cycle
979,5fe562bf81e8,respond,LLC sends response message to the requesting L1,LLC,131313,cycle
979,5fe562bf81e8,updaDat,LLC updates its data array,LLC,131313,cycle
979,5fe562bf81e8,wrCache,LLC: New data written to cache,LLC,131313,cycle
979,5fe562bf81e8,respond,LLC sends response message to the requesting L1,LLC,131314,cycle
979,5fe562bf81e8,add2q_u,L1 receives message from the bus,0,131318,cycle
979,5fe562bf81e8,respond,L1 responds to core,0,131318,cycle
979,5fe562bf81e8,updaDat,L1 attempts to update its data array,0,131318,cycle
979,5fe562bf81e8,wrCache,L1: New data written to cache,0,131318,cycle
980,5fe562bf81ec,add2q_l,L1: The message is added to the processing queue from the core,0,131320,cycle
980,5fe562bf81ec,msgProc,L1: message is taken from the L1's processing queue to be processed,0,131320,cycle
980,5fe562bf81ec,hitActn,L1: request is a hit,0,131320,cycle
981,5fe562bf81f0,add2q_l,L1: The message is added to the processing queue from the core,0,131322,cycle
981,5fe562bf81f0,Miss?  ,L1: Was the request a miss?,0,1,boolean
981,5fe562bf81f0,MSIredy,L1: Protocol determines message is now ready to be processed,0,131322,cycle
981,5fe562bf81f0,msgProc,L1: message is taken from the L1's processing queue to be processed,0,131322,cycle
981,5fe562bf81f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,131322,cycle
981,5fe562bf81f0,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,131323,cycle
981,5fe562bf81f0,add2q_u,L1 receives message from the bus,0,131324,cycle
981,5fe562bf81f0,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,131324,cycle
981,5fe562bf81f0,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
981,5fe562bf81f0,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,131324,cycle
981,5fe562bf81f0,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,131324,cycle
981,5fe562bf81f0,add_req,LLC miss -> LLC sends request to DRAM,LLC,131324,cycle
981,5fe562bf81f0,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,131581,cycle
981,5fe562bf81f0,respond,LLC sends response message to the requesting L1,LLC,131581,cycle
981,5fe562bf81f0,updaDat,LLC updates its data array,LLC,131581,cycle
981,5fe562bf81f0,wrCache,LLC: New data written to cache,LLC,131581,cycle
981,5fe562bf81f0,respond,LLC sends response message to the requesting L1,LLC,131582,cycle
981,5fe562bf81f0,add2q_u,L1 receives message from the bus,0,131586,cycle
981,5fe562bf81f0,respond,L1 responds to core,0,131586,cycle
981,5fe562bf81f0,updaDat,L1 attempts to update its data array,0,131586,cycle
981,5fe562bf81f0,wrCache,L1: New data written to cache,0,131586,cycle
982,5fe562bf81f4,add2q_l,L1: The message is added to the processing queue from the core,0,131588,cycle
982,5fe562bf81f4,msgProc,L1: message is taken from the L1's processing queue to be processed,0,131588,cycle
982,5fe562bf81f4,hitActn,L1: request is a hit,0,131588,cycle
983,5fe562bf81f8,add2q_l,L1: The message is added to the processing queue from the core,0,131590,cycle
983,5fe562bf81f8,Miss?  ,L1: Was the request a miss?,0,1,boolean
983,5fe562bf81f8,MSIredy,L1: Protocol determines message is now ready to be processed,0,131590,cycle
983,5fe562bf81f8,msgProc,L1: message is taken from the L1's processing queue to be processed,0,131590,cycle
983,5fe562bf81f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,131590,cycle
983,5fe562bf81f8,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,131591,cycle
983,5fe562bf81f8,add2q_u,L1 receives message from the bus,0,131592,cycle
983,5fe562bf81f8,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,131592,cycle
983,5fe562bf81f8,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
983,5fe562bf81f8,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,131592,cycle
983,5fe562bf81f8,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,131592,cycle
983,5fe562bf81f8,add_req,LLC miss -> LLC sends request to DRAM,LLC,131592,cycle
983,5fe562bf81f8,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,131849,cycle
983,5fe562bf81f8,respond,LLC sends response message to the requesting L1,LLC,131849,cycle
983,5fe562bf81f8,updaDat,LLC updates its data array,LLC,131849,cycle
983,5fe562bf81f8,wrCache,LLC: New data written to cache,LLC,131849,cycle
983,5fe562bf81f8,respond,LLC sends response message to the requesting L1,LLC,131850,cycle
983,5fe562bf81f8,add2q_u,L1 receives message from the bus,0,131854,cycle
983,5fe562bf81f8,respond,L1 responds to core,0,131854,cycle
983,5fe562bf81f8,updaDat,L1 attempts to update its data array,0,131854,cycle
983,5fe562bf81f8,wrCache,L1: New data written to cache,0,131854,cycle
984,5fe562bf81fc,add2q_l,L1: The message is added to the processing queue from the core,0,131856,cycle
984,5fe562bf81fc,msgProc,L1: message is taken from the L1's processing queue to be processed,0,131856,cycle
984,5fe562bf81fc,hitActn,L1: request is a hit,0,131856,cycle
985,5fe562bf8200,add2q_l,L1: The message is added to the processing queue from the core,0,131858,cycle
985,5fe562bf8200,Miss?  ,L1: Was the request a miss?,0,1,boolean
985,5fe562bf8200,MSIredy,L1: Protocol determines message is now ready to be processed,0,131858,cycle
985,5fe562bf8200,msgProc,L1: message is taken from the L1's processing queue to be processed,0,131858,cycle
985,5fe562bf8200,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,131858,cycle
985,5fe562bf8200,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,131859,cycle
985,5fe562bf8200,add2q_u,L1 receives message from the bus,0,131860,cycle
985,5fe562bf8200,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,131860,cycle
985,5fe562bf8200,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
985,5fe562bf8200,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,131860,cycle
985,5fe562bf8200,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,131860,cycle
985,5fe562bf8200,add_req,LLC miss -> LLC sends request to DRAM,LLC,131860,cycle
985,5fe562bf8200,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,132117,cycle
985,5fe562bf8200,respond,LLC sends response message to the requesting L1,LLC,132117,cycle
985,5fe562bf8200,updaDat,LLC updates its data array,LLC,132117,cycle
985,5fe562bf8200,wrCache,LLC: New data written to cache,LLC,132117,cycle
985,5fe562bf8200,respond,LLC sends response message to the requesting L1,LLC,132118,cycle
985,5fe562bf8200,add2q_u,L1 receives message from the bus,0,132122,cycle
985,5fe562bf8200,respond,L1 responds to core,0,132122,cycle
985,5fe562bf8200,updaDat,L1 attempts to update its data array,0,132122,cycle
985,5fe562bf8200,wrCache,L1: New data written to cache,0,132122,cycle
986,5fe562bf8204,add2q_l,L1: The message is added to the processing queue from the core,0,132124,cycle
986,5fe562bf8204,msgProc,L1: message is taken from the L1's processing queue to be processed,0,132124,cycle
986,5fe562bf8204,hitActn,L1: request is a hit,0,132124,cycle
987,5fe562bf8208,add2q_l,L1: The message is added to the processing queue from the core,0,132126,cycle
987,5fe562bf8208,Miss?  ,L1: Was the request a miss?,0,1,boolean
987,5fe562bf8208,MSIredy,L1: Protocol determines message is now ready to be processed,0,132126,cycle
987,5fe562bf8208,msgProc,L1: message is taken from the L1's processing queue to be processed,0,132126,cycle
987,5fe562bf8208,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,132126,cycle
987,5fe562bf8208,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,132127,cycle
987,5fe562bf8208,add2q_u,L1 receives message from the bus,0,132128,cycle
987,5fe562bf8208,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,132128,cycle
987,5fe562bf8208,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
987,5fe562bf8208,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,132128,cycle
987,5fe562bf8208,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,132128,cycle
987,5fe562bf8208,add_req,LLC miss -> LLC sends request to DRAM,LLC,132128,cycle
987,5fe562bf8208,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,132385,cycle
987,5fe562bf8208,respond,LLC sends response message to the requesting L1,LLC,132385,cycle
987,5fe562bf8208,updaDat,LLC updates its data array,LLC,132385,cycle
987,5fe562bf8208,wrCache,LLC: New data written to cache,LLC,132385,cycle
987,5fe562bf8208,respond,LLC sends response message to the requesting L1,LLC,132386,cycle
987,5fe562bf8208,add2q_u,L1 receives message from the bus,0,132390,cycle
987,5fe562bf8208,respond,L1 responds to core,0,132390,cycle
987,5fe562bf8208,updaDat,L1 attempts to update its data array,0,132390,cycle
987,5fe562bf8208,wrCache,L1: New data written to cache,0,132390,cycle
988,5fe562bf820c,add2q_l,L1: The message is added to the processing queue from the core,0,132392,cycle
988,5fe562bf820c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,132392,cycle
988,5fe562bf820c,hitActn,L1: request is a hit,0,132392,cycle
989,5fe562bf8210,add2q_l,L1: The message is added to the processing queue from the core,0,132394,cycle
989,5fe562bf8210,Miss?  ,L1: Was the request a miss?,0,1,boolean
989,5fe562bf8210,MSIredy,L1: Protocol determines message is now ready to be processed,0,132394,cycle
989,5fe562bf8210,msgProc,L1: message is taken from the L1's processing queue to be processed,0,132394,cycle
989,5fe562bf8210,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,132394,cycle
989,5fe562bf8210,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,132395,cycle
989,5fe562bf8210,add2q_u,L1 receives message from the bus,0,132396,cycle
989,5fe562bf8210,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,132396,cycle
989,5fe562bf8210,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
989,5fe562bf8210,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,132396,cycle
989,5fe562bf8210,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,132396,cycle
989,5fe562bf8210,add_req,LLC miss -> LLC sends request to DRAM,LLC,132396,cycle
989,5fe562bf8210,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,132653,cycle
989,5fe562bf8210,respond,LLC sends response message to the requesting L1,LLC,132653,cycle
989,5fe562bf8210,updaDat,LLC updates its data array,LLC,132653,cycle
989,5fe562bf8210,wrCache,LLC: New data written to cache,LLC,132653,cycle
989,5fe562bf8210,respond,LLC sends response message to the requesting L1,LLC,132654,cycle
989,5fe562bf8210,add2q_u,L1 receives message from the bus,0,132658,cycle
989,5fe562bf8210,respond,L1 responds to core,0,132658,cycle
989,5fe562bf8210,updaDat,L1 attempts to update its data array,0,132658,cycle
989,5fe562bf8210,wrCache,L1: New data written to cache,0,132658,cycle
990,5fe562bf8214,add2q_l,L1: The message is added to the processing queue from the core,0,132660,cycle
990,5fe562bf8214,msgProc,L1: message is taken from the L1's processing queue to be processed,0,132660,cycle
990,5fe562bf8214,hitActn,L1: request is a hit,0,132660,cycle
991,5fe562bf8218,add2q_l,L1: The message is added to the processing queue from the core,0,132662,cycle
991,5fe562bf8218,Miss?  ,L1: Was the request a miss?,0,1,boolean
991,5fe562bf8218,MSIredy,L1: Protocol determines message is now ready to be processed,0,132662,cycle
991,5fe562bf8218,msgProc,L1: message is taken from the L1's processing queue to be processed,0,132662,cycle
991,5fe562bf8218,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,132662,cycle
991,5fe562bf8218,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,132663,cycle
991,5fe562bf8218,add2q_u,L1 receives message from the bus,0,132664,cycle
991,5fe562bf8218,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,132664,cycle
991,5fe562bf8218,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
991,5fe562bf8218,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,132664,cycle
991,5fe562bf8218,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,132664,cycle
991,5fe562bf8218,add_req,LLC miss -> LLC sends request to DRAM,LLC,132664,cycle
991,5fe562bf8218,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,132921,cycle
991,5fe562bf8218,respond,LLC sends response message to the requesting L1,LLC,132921,cycle
991,5fe562bf8218,updaDat,LLC updates its data array,LLC,132921,cycle
991,5fe562bf8218,wrCache,LLC: New data written to cache,LLC,132921,cycle
991,5fe562bf8218,respond,LLC sends response message to the requesting L1,LLC,132922,cycle
991,5fe562bf8218,add2q_u,L1 receives message from the bus,0,132926,cycle
991,5fe562bf8218,respond,L1 responds to core,0,132926,cycle
991,5fe562bf8218,updaDat,L1 attempts to update its data array,0,132926,cycle
991,5fe562bf8218,wrCache,L1: New data written to cache,0,132926,cycle
992,5fe562bf821c,add2q_l,L1: The message is added to the processing queue from the core,0,132928,cycle
992,5fe562bf821c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,132928,cycle
992,5fe562bf821c,hitActn,L1: request is a hit,0,132928,cycle
993,5fe562bf8220,add2q_l,L1: The message is added to the processing queue from the core,0,132930,cycle
993,5fe562bf8220,Miss?  ,L1: Was the request a miss?,0,1,boolean
993,5fe562bf8220,MSIredy,L1: Protocol determines message is now ready to be processed,0,132930,cycle
993,5fe562bf8220,msgProc,L1: message is taken from the L1's processing queue to be processed,0,132930,cycle
993,5fe562bf8220,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,132930,cycle
993,5fe562bf8220,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,132931,cycle
993,5fe562bf8220,add2q_u,L1 receives message from the bus,0,132932,cycle
993,5fe562bf8220,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,132932,cycle
993,5fe562bf8220,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
993,5fe562bf8220,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,132932,cycle
993,5fe562bf8220,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,132932,cycle
993,5fe562bf8220,add_req,LLC miss -> LLC sends request to DRAM,LLC,132932,cycle
993,5fe562bf8220,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,133189,cycle
993,5fe562bf8220,respond,LLC sends response message to the requesting L1,LLC,133189,cycle
993,5fe562bf8220,updaDat,LLC updates its data array,LLC,133189,cycle
993,5fe562bf8220,wrCache,LLC: New data written to cache,LLC,133189,cycle
993,5fe562bf8220,respond,LLC sends response message to the requesting L1,LLC,133190,cycle
993,5fe562bf8220,add2q_u,L1 receives message from the bus,0,133194,cycle
993,5fe562bf8220,respond,L1 responds to core,0,133194,cycle
993,5fe562bf8220,updaDat,L1 attempts to update its data array,0,133194,cycle
993,5fe562bf8220,wrCache,L1: New data written to cache,0,133194,cycle
994,5fe562bf8224,add2q_l,L1: The message is added to the processing queue from the core,0,133196,cycle
994,5fe562bf8224,msgProc,L1: message is taken from the L1's processing queue to be processed,0,133196,cycle
994,5fe562bf8224,hitActn,L1: request is a hit,0,133196,cycle
995,5fe562bf8228,add2q_l,L1: The message is added to the processing queue from the core,0,133198,cycle
995,5fe562bf8228,Miss?  ,L1: Was the request a miss?,0,1,boolean
995,5fe562bf8228,MSIredy,L1: Protocol determines message is now ready to be processed,0,133198,cycle
995,5fe562bf8228,msgProc,L1: message is taken from the L1's processing queue to be processed,0,133198,cycle
995,5fe562bf8228,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,133198,cycle
995,5fe562bf8228,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,133199,cycle
995,5fe562bf8228,add2q_u,L1 receives message from the bus,0,133200,cycle
995,5fe562bf8228,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,133200,cycle
995,5fe562bf8228,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
995,5fe562bf8228,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,133200,cycle
995,5fe562bf8228,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,133200,cycle
995,5fe562bf8228,add_req,LLC miss -> LLC sends request to DRAM,LLC,133200,cycle
995,5fe562bf8228,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,133457,cycle
995,5fe562bf8228,respond,LLC sends response message to the requesting L1,LLC,133457,cycle
995,5fe562bf8228,updaDat,LLC updates its data array,LLC,133457,cycle
995,5fe562bf8228,wrCache,LLC: New data written to cache,LLC,133457,cycle
995,5fe562bf8228,respond,LLC sends response message to the requesting L1,LLC,133458,cycle
995,5fe562bf8228,add2q_u,L1 receives message from the bus,0,133462,cycle
995,5fe562bf8228,respond,L1 responds to core,0,133462,cycle
995,5fe562bf8228,updaDat,L1 attempts to update its data array,0,133462,cycle
995,5fe562bf8228,wrCache,L1: New data written to cache,0,133462,cycle
996,5fe562bf822c,add2q_l,L1: The message is added to the processing queue from the core,0,133464,cycle
996,5fe562bf822c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,133464,cycle
996,5fe562bf822c,hitActn,L1: request is a hit,0,133464,cycle
997,5fe562bf8230,add2q_l,L1: The message is added to the processing queue from the core,0,133466,cycle
997,5fe562bf8230,Miss?  ,L1: Was the request a miss?,0,1,boolean
997,5fe562bf8230,MSIredy,L1: Protocol determines message is now ready to be processed,0,133466,cycle
997,5fe562bf8230,msgProc,L1: message is taken from the L1's processing queue to be processed,0,133466,cycle
997,5fe562bf8230,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,133466,cycle
997,5fe562bf8230,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,133467,cycle
997,5fe562bf8230,add2q_u,L1 receives message from the bus,0,133468,cycle
997,5fe562bf8230,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,133468,cycle
997,5fe562bf8230,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
997,5fe562bf8230,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,133468,cycle
997,5fe562bf8230,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,133468,cycle
997,5fe562bf8230,add_req,LLC miss -> LLC sends request to DRAM,LLC,133468,cycle
997,5fe562bf8230,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,133725,cycle
997,5fe562bf8230,respond,LLC sends response message to the requesting L1,LLC,133725,cycle
997,5fe562bf8230,updaDat,LLC updates its data array,LLC,133725,cycle
997,5fe562bf8230,wrCache,LLC: New data written to cache,LLC,133725,cycle
997,5fe562bf8230,respond,LLC sends response message to the requesting L1,LLC,133726,cycle
997,5fe562bf8230,add2q_u,L1 receives message from the bus,0,133730,cycle
997,5fe562bf8230,respond,L1 responds to core,0,133730,cycle
997,5fe562bf8230,updaDat,L1 attempts to update its data array,0,133730,cycle
997,5fe562bf8230,wrCache,L1: New data written to cache,0,133730,cycle
998,5fe562bf8234,add2q_l,L1: The message is added to the processing queue from the core,0,133732,cycle
998,5fe562bf8234,msgProc,L1: message is taken from the L1's processing queue to be processed,0,133732,cycle
998,5fe562bf8234,hitActn,L1: request is a hit,0,133732,cycle
999,5fe562bf8238,add2q_l,L1: The message is added to the processing queue from the core,0,133734,cycle
999,5fe562bf8238,Miss?  ,L1: Was the request a miss?,0,1,boolean
999,5fe562bf8238,MSIredy,L1: Protocol determines message is now ready to be processed,0,133734,cycle
999,5fe562bf8238,msgProc,L1: message is taken from the L1's processing queue to be processed,0,133734,cycle
999,5fe562bf8238,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,133734,cycle
999,5fe562bf8238,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,133735,cycle
999,5fe562bf8238,add2q_u,L1 receives message from the bus,0,133736,cycle
999,5fe562bf8238,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,133736,cycle
999,5fe562bf8238,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
999,5fe562bf8238,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,133736,cycle
999,5fe562bf8238,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,133736,cycle
999,5fe562bf8238,add_req,LLC miss -> LLC sends request to DRAM,LLC,133736,cycle
999,5fe562bf8238,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,133993,cycle
999,5fe562bf8238,respond,LLC sends response message to the requesting L1,LLC,133993,cycle
999,5fe562bf8238,updaDat,LLC updates its data array,LLC,133993,cycle
999,5fe562bf8238,wrCache,LLC: New data written to cache,LLC,133993,cycle
999,5fe562bf8238,respond,LLC sends response message to the requesting L1,LLC,133994,cycle
999,5fe562bf8238,add2q_u,L1 receives message from the bus,0,133998,cycle
999,5fe562bf8238,respond,L1 responds to core,0,133998,cycle
999,5fe562bf8238,updaDat,L1 attempts to update its data array,0,133998,cycle
999,5fe562bf8238,wrCache,L1: New data written to cache,0,133998,cycle
1000,5fe562bf823c,add2q_l,L1: The message is added to the processing queue from the core,0,134000,cycle
1000,5fe562bf823c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,134000,cycle
1000,5fe562bf823c,hitActn,L1: request is a hit,0,134000,cycle
1001,5fe562bf8240,add2q_l,L1: The message is added to the processing queue from the core,0,134002,cycle
1001,5fe562bf8240,Miss?  ,L1: Was the request a miss?,0,1,boolean
1001,5fe562bf8240,MSIredy,L1: Protocol determines message is now ready to be processed,0,134002,cycle
1001,5fe562bf8240,msgProc,L1: message is taken from the L1's processing queue to be processed,0,134002,cycle
1001,5fe562bf8240,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,134002,cycle
1001,5fe562bf8240,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,134003,cycle
1001,5fe562bf8240,add2q_u,L1 receives message from the bus,0,134004,cycle
1001,5fe562bf8240,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,134004,cycle
1001,5fe562bf8240,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1001,5fe562bf8240,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,134004,cycle
1001,5fe562bf8240,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,134004,cycle
1001,5fe562bf8240,add_req,LLC miss -> LLC sends request to DRAM,LLC,134004,cycle
1001,5fe562bf8240,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,134261,cycle
1001,5fe562bf8240,respond,LLC sends response message to the requesting L1,LLC,134261,cycle
1001,5fe562bf8240,updaDat,LLC updates its data array,LLC,134261,cycle
1001,5fe562bf8240,wrCache,LLC: New data written to cache,LLC,134261,cycle
1001,5fe562bf8240,respond,LLC sends response message to the requesting L1,LLC,134262,cycle
1001,5fe562bf8240,add2q_u,L1 receives message from the bus,0,134266,cycle
1001,5fe562bf8240,respond,L1 responds to core,0,134266,cycle
1001,5fe562bf8240,updaDat,L1 attempts to update its data array,0,134266,cycle
1001,5fe562bf8240,wrCache,L1: New data written to cache,0,134266,cycle
1002,5fe562bf8244,add2q_l,L1: The message is added to the processing queue from the core,0,134268,cycle
1002,5fe562bf8244,msgProc,L1: message is taken from the L1's processing queue to be processed,0,134268,cycle
1002,5fe562bf8244,hitActn,L1: request is a hit,0,134268,cycle
1003,5fe562bf8248,add2q_l,L1: The message is added to the processing queue from the core,0,134270,cycle
1003,5fe562bf8248,Miss?  ,L1: Was the request a miss?,0,1,boolean
1003,5fe562bf8248,MSIredy,L1: Protocol determines message is now ready to be processed,0,134270,cycle
1003,5fe562bf8248,msgProc,L1: message is taken from the L1's processing queue to be processed,0,134270,cycle
1003,5fe562bf8248,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,134270,cycle
1003,5fe562bf8248,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,134271,cycle
1003,5fe562bf8248,add2q_u,L1 receives message from the bus,0,134272,cycle
1003,5fe562bf8248,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,134272,cycle
1003,5fe562bf8248,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1003,5fe562bf8248,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,134272,cycle
1003,5fe562bf8248,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,134272,cycle
1003,5fe562bf8248,add_req,LLC miss -> LLC sends request to DRAM,LLC,134272,cycle
1003,5fe562bf8248,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,134529,cycle
1003,5fe562bf8248,respond,LLC sends response message to the requesting L1,LLC,134529,cycle
1003,5fe562bf8248,updaDat,LLC updates its data array,LLC,134529,cycle
1003,5fe562bf8248,wrCache,LLC: New data written to cache,LLC,134529,cycle
1003,5fe562bf8248,respond,LLC sends response message to the requesting L1,LLC,134530,cycle
1003,5fe562bf8248,add2q_u,L1 receives message from the bus,0,134534,cycle
1003,5fe562bf8248,respond,L1 responds to core,0,134534,cycle
1003,5fe562bf8248,updaDat,L1 attempts to update its data array,0,134534,cycle
1003,5fe562bf8248,wrCache,L1: New data written to cache,0,134534,cycle
1004,5fe562bf824c,add2q_l,L1: The message is added to the processing queue from the core,0,134536,cycle
1004,5fe562bf824c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,134536,cycle
1004,5fe562bf824c,hitActn,L1: request is a hit,0,134536,cycle
1005,5fe562bf8250,add2q_l,L1: The message is added to the processing queue from the core,0,134538,cycle
1005,5fe562bf8250,Miss?  ,L1: Was the request a miss?,0,1,boolean
1005,5fe562bf8250,MSIredy,L1: Protocol determines message is now ready to be processed,0,134538,cycle
1005,5fe562bf8250,msgProc,L1: message is taken from the L1's processing queue to be processed,0,134538,cycle
1005,5fe562bf8250,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,134538,cycle
1005,5fe562bf8250,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,134539,cycle
1005,5fe562bf8250,add2q_u,L1 receives message from the bus,0,134540,cycle
1005,5fe562bf8250,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,134540,cycle
1005,5fe562bf8250,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1005,5fe562bf8250,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,134540,cycle
1005,5fe562bf8250,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,134540,cycle
1005,5fe562bf8250,add_req,LLC miss -> LLC sends request to DRAM,LLC,134540,cycle
1005,5fe562bf8250,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,134797,cycle
1005,5fe562bf8250,respond,LLC sends response message to the requesting L1,LLC,134797,cycle
1005,5fe562bf8250,updaDat,LLC updates its data array,LLC,134797,cycle
1005,5fe562bf8250,wrCache,LLC: New data written to cache,LLC,134797,cycle
1005,5fe562bf8250,respond,LLC sends response message to the requesting L1,LLC,134798,cycle
1005,5fe562bf8250,add2q_u,L1 receives message from the bus,0,134802,cycle
1005,5fe562bf8250,respond,L1 responds to core,0,134802,cycle
1005,5fe562bf8250,updaDat,L1 attempts to update its data array,0,134802,cycle
1005,5fe562bf8250,wrCache,L1: New data written to cache,0,134802,cycle
1006,5fe562bf8254,add2q_l,L1: The message is added to the processing queue from the core,0,134804,cycle
1006,5fe562bf8254,msgProc,L1: message is taken from the L1's processing queue to be processed,0,134804,cycle
1006,5fe562bf8254,hitActn,L1: request is a hit,0,134804,cycle
1007,5fe562bf8258,add2q_l,L1: The message is added to the processing queue from the core,0,134806,cycle
1007,5fe562bf8258,Miss?  ,L1: Was the request a miss?,0,1,boolean
1007,5fe562bf8258,MSIredy,L1: Protocol determines message is now ready to be processed,0,134806,cycle
1007,5fe562bf8258,msgProc,L1: message is taken from the L1's processing queue to be processed,0,134806,cycle
1007,5fe562bf8258,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,134806,cycle
1007,5fe562bf8258,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,134807,cycle
1007,5fe562bf8258,add2q_u,L1 receives message from the bus,0,134808,cycle
1007,5fe562bf8258,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,134808,cycle
1007,5fe562bf8258,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1007,5fe562bf8258,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,134808,cycle
1007,5fe562bf8258,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,134808,cycle
1007,5fe562bf8258,add_req,LLC miss -> LLC sends request to DRAM,LLC,134808,cycle
1007,5fe562bf8258,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,135065,cycle
1007,5fe562bf8258,respond,LLC sends response message to the requesting L1,LLC,135065,cycle
1007,5fe562bf8258,updaDat,LLC updates its data array,LLC,135065,cycle
1007,5fe562bf8258,wrCache,LLC: New data written to cache,LLC,135065,cycle
1007,5fe562bf8258,respond,LLC sends response message to the requesting L1,LLC,135066,cycle
1007,5fe562bf8258,add2q_u,L1 receives message from the bus,0,135070,cycle
1007,5fe562bf8258,respond,L1 responds to core,0,135070,cycle
1007,5fe562bf8258,updaDat,L1 attempts to update its data array,0,135070,cycle
1007,5fe562bf8258,wrCache,L1: New data written to cache,0,135070,cycle
1008,5fe562bf825c,add2q_l,L1: The message is added to the processing queue from the core,0,135072,cycle
1008,5fe562bf825c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,135072,cycle
1008,5fe562bf825c,hitActn,L1: request is a hit,0,135072,cycle
1009,5fe562bf8260,add2q_l,L1: The message is added to the processing queue from the core,0,135074,cycle
1009,5fe562bf8260,Miss?  ,L1: Was the request a miss?,0,1,boolean
1009,5fe562bf8260,MSIredy,L1: Protocol determines message is now ready to be processed,0,135074,cycle
1009,5fe562bf8260,msgProc,L1: message is taken from the L1's processing queue to be processed,0,135074,cycle
1009,5fe562bf8260,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,135074,cycle
1009,5fe562bf8260,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,135075,cycle
1009,5fe562bf8260,add2q_u,L1 receives message from the bus,0,135076,cycle
1009,5fe562bf8260,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,135076,cycle
1009,5fe562bf8260,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1009,5fe562bf8260,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,135076,cycle
1009,5fe562bf8260,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,135076,cycle
1009,5fe562bf8260,add_req,LLC miss -> LLC sends request to DRAM,LLC,135076,cycle
1009,5fe562bf8260,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,135333,cycle
1009,5fe562bf8260,respond,LLC sends response message to the requesting L1,LLC,135333,cycle
1009,5fe562bf8260,updaDat,LLC updates its data array,LLC,135333,cycle
1009,5fe562bf8260,wrCache,LLC: New data written to cache,LLC,135333,cycle
1009,5fe562bf8260,respond,LLC sends response message to the requesting L1,LLC,135334,cycle
1009,5fe562bf8260,add2q_u,L1 receives message from the bus,0,135338,cycle
1009,5fe562bf8260,respond,L1 responds to core,0,135338,cycle
1009,5fe562bf8260,updaDat,L1 attempts to update its data array,0,135338,cycle
1009,5fe562bf8260,wrCache,L1: New data written to cache,0,135338,cycle
1010,5fe562bf8264,add2q_l,L1: The message is added to the processing queue from the core,0,135340,cycle
1010,5fe562bf8264,msgProc,L1: message is taken from the L1's processing queue to be processed,0,135340,cycle
1010,5fe562bf8264,hitActn,L1: request is a hit,0,135340,cycle
1011,5fe562bf8268,add2q_l,L1: The message is added to the processing queue from the core,0,135342,cycle
1011,5fe562bf8268,Miss?  ,L1: Was the request a miss?,0,1,boolean
1011,5fe562bf8268,MSIredy,L1: Protocol determines message is now ready to be processed,0,135342,cycle
1011,5fe562bf8268,msgProc,L1: message is taken from the L1's processing queue to be processed,0,135342,cycle
1011,5fe562bf8268,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,135342,cycle
1011,5fe562bf8268,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,135343,cycle
1011,5fe562bf8268,add2q_u,L1 receives message from the bus,0,135344,cycle
1011,5fe562bf8268,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,135344,cycle
1011,5fe562bf8268,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1011,5fe562bf8268,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,135344,cycle
1011,5fe562bf8268,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,135344,cycle
1011,5fe562bf8268,add_req,LLC miss -> LLC sends request to DRAM,LLC,135344,cycle
1011,5fe562bf8268,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,135601,cycle
1011,5fe562bf8268,respond,LLC sends response message to the requesting L1,LLC,135601,cycle
1011,5fe562bf8268,updaDat,LLC updates its data array,LLC,135601,cycle
1011,5fe562bf8268,wrCache,LLC: New data written to cache,LLC,135601,cycle
1011,5fe562bf8268,respond,LLC sends response message to the requesting L1,LLC,135602,cycle
1011,5fe562bf8268,add2q_u,L1 receives message from the bus,0,135606,cycle
1011,5fe562bf8268,respond,L1 responds to core,0,135606,cycle
1011,5fe562bf8268,updaDat,L1 attempts to update its data array,0,135606,cycle
1011,5fe562bf8268,wrCache,L1: New data written to cache,0,135606,cycle
1012,5fe562bf826c,add2q_l,L1: The message is added to the processing queue from the core,0,135608,cycle
1012,5fe562bf826c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,135608,cycle
1012,5fe562bf826c,hitActn,L1: request is a hit,0,135608,cycle
1013,5fe562bf8270,add2q_l,L1: The message is added to the processing queue from the core,0,135610,cycle
1013,5fe562bf8270,Miss?  ,L1: Was the request a miss?,0,1,boolean
1013,5fe562bf8270,MSIredy,L1: Protocol determines message is now ready to be processed,0,135610,cycle
1013,5fe562bf8270,msgProc,L1: message is taken from the L1's processing queue to be processed,0,135610,cycle
1013,5fe562bf8270,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,135610,cycle
1013,5fe562bf8270,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,135611,cycle
1013,5fe562bf8270,add2q_u,L1 receives message from the bus,0,135612,cycle
1013,5fe562bf8270,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,135612,cycle
1013,5fe562bf8270,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1013,5fe562bf8270,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,135612,cycle
1013,5fe562bf8270,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,135612,cycle
1013,5fe562bf8270,add_req,LLC miss -> LLC sends request to DRAM,LLC,135612,cycle
1013,5fe562bf8270,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,135869,cycle
1013,5fe562bf8270,respond,LLC sends response message to the requesting L1,LLC,135869,cycle
1013,5fe562bf8270,updaDat,LLC updates its data array,LLC,135869,cycle
1013,5fe562bf8270,wrCache,LLC: New data written to cache,LLC,135869,cycle
1013,5fe562bf8270,respond,LLC sends response message to the requesting L1,LLC,135870,cycle
1013,5fe562bf8270,add2q_u,L1 receives message from the bus,0,135874,cycle
1013,5fe562bf8270,respond,L1 responds to core,0,135874,cycle
1013,5fe562bf8270,updaDat,L1 attempts to update its data array,0,135874,cycle
1013,5fe562bf8270,wrCache,L1: New data written to cache,0,135874,cycle
1014,5fe562bf8274,add2q_l,L1: The message is added to the processing queue from the core,0,135876,cycle
1014,5fe562bf8274,msgProc,L1: message is taken from the L1's processing queue to be processed,0,135876,cycle
1014,5fe562bf8274,hitActn,L1: request is a hit,0,135876,cycle
1015,5fe562bf8278,add2q_l,L1: The message is added to the processing queue from the core,0,135878,cycle
1015,5fe562bf8278,Miss?  ,L1: Was the request a miss?,0,1,boolean
1015,5fe562bf8278,MSIredy,L1: Protocol determines message is now ready to be processed,0,135878,cycle
1015,5fe562bf8278,msgProc,L1: message is taken from the L1's processing queue to be processed,0,135878,cycle
1015,5fe562bf8278,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,135878,cycle
1015,5fe562bf8278,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,135879,cycle
1015,5fe562bf8278,add2q_u,L1 receives message from the bus,0,135880,cycle
1015,5fe562bf8278,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,135880,cycle
1015,5fe562bf8278,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1015,5fe562bf8278,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,135880,cycle
1015,5fe562bf8278,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,135880,cycle
1015,5fe562bf8278,add_req,LLC miss -> LLC sends request to DRAM,LLC,135880,cycle
1015,5fe562bf8278,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,136137,cycle
1015,5fe562bf8278,respond,LLC sends response message to the requesting L1,LLC,136137,cycle
1015,5fe562bf8278,updaDat,LLC updates its data array,LLC,136137,cycle
1015,5fe562bf8278,wrCache,LLC: New data written to cache,LLC,136137,cycle
1015,5fe562bf8278,respond,LLC sends response message to the requesting L1,LLC,136138,cycle
1015,5fe562bf8278,add2q_u,L1 receives message from the bus,0,136142,cycle
1015,5fe562bf8278,respond,L1 responds to core,0,136142,cycle
1015,5fe562bf8278,updaDat,L1 attempts to update its data array,0,136142,cycle
1015,5fe562bf8278,wrCache,L1: New data written to cache,0,136142,cycle
1016,5fe562bf827c,add2q_l,L1: The message is added to the processing queue from the core,0,136144,cycle
1016,5fe562bf827c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,136144,cycle
1016,5fe562bf827c,hitActn,L1: request is a hit,0,136144,cycle
1017,5fe562bf8280,add2q_l,L1: The message is added to the processing queue from the core,0,136146,cycle
1017,5fe562bf8280,Miss?  ,L1: Was the request a miss?,0,1,boolean
1017,5fe562bf8280,MSIredy,L1: Protocol determines message is now ready to be processed,0,136146,cycle
1017,5fe562bf8280,msgProc,L1: message is taken from the L1's processing queue to be processed,0,136146,cycle
1017,5fe562bf8280,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,136146,cycle
1017,5fe562bf8280,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,136147,cycle
1017,5fe562bf8280,add2q_u,L1 receives message from the bus,0,136148,cycle
1017,5fe562bf8280,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,136148,cycle
1017,5fe562bf8280,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1017,5fe562bf8280,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,136148,cycle
1017,5fe562bf8280,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,136148,cycle
1017,5fe562bf8280,add_req,LLC miss -> LLC sends request to DRAM,LLC,136148,cycle
1017,5fe562bf8280,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,136405,cycle
1017,5fe562bf8280,respond,LLC sends response message to the requesting L1,LLC,136405,cycle
1017,5fe562bf8280,updaDat,LLC updates its data array,LLC,136405,cycle
1017,5fe562bf8280,wrCache,LLC: New data written to cache,LLC,136405,cycle
1017,5fe562bf8280,respond,LLC sends response message to the requesting L1,LLC,136406,cycle
1017,5fe562bf8280,add2q_u,L1 receives message from the bus,0,136410,cycle
1017,5fe562bf8280,respond,L1 responds to core,0,136410,cycle
1017,5fe562bf8280,updaDat,L1 attempts to update its data array,0,136410,cycle
1017,5fe562bf8280,wrCache,L1: New data written to cache,0,136410,cycle
1018,5fe562bf8284,add2q_l,L1: The message is added to the processing queue from the core,0,136412,cycle
1018,5fe562bf8284,msgProc,L1: message is taken from the L1's processing queue to be processed,0,136412,cycle
1018,5fe562bf8284,hitActn,L1: request is a hit,0,136412,cycle
1019,5fe562bf8288,add2q_l,L1: The message is added to the processing queue from the core,0,136414,cycle
1019,5fe562bf8288,Miss?  ,L1: Was the request a miss?,0,1,boolean
1019,5fe562bf8288,MSIredy,L1: Protocol determines message is now ready to be processed,0,136414,cycle
1019,5fe562bf8288,msgProc,L1: message is taken from the L1's processing queue to be processed,0,136414,cycle
1019,5fe562bf8288,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,136414,cycle
1019,5fe562bf8288,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,136415,cycle
1019,5fe562bf8288,add2q_u,L1 receives message from the bus,0,136416,cycle
1019,5fe562bf8288,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,136416,cycle
1019,5fe562bf8288,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1019,5fe562bf8288,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,136416,cycle
1019,5fe562bf8288,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,136416,cycle
1019,5fe562bf8288,add_req,LLC miss -> LLC sends request to DRAM,LLC,136416,cycle
1019,5fe562bf8288,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,136673,cycle
1019,5fe562bf8288,respond,LLC sends response message to the requesting L1,LLC,136673,cycle
1019,5fe562bf8288,updaDat,LLC updates its data array,LLC,136673,cycle
1019,5fe562bf8288,wrCache,LLC: New data written to cache,LLC,136673,cycle
1019,5fe562bf8288,respond,LLC sends response message to the requesting L1,LLC,136674,cycle
1019,5fe562bf8288,add2q_u,L1 receives message from the bus,0,136678,cycle
1019,5fe562bf8288,respond,L1 responds to core,0,136678,cycle
1019,5fe562bf8288,updaDat,L1 attempts to update its data array,0,136678,cycle
1019,5fe562bf8288,wrCache,L1: New data written to cache,0,136678,cycle
1020,5fe562bf828c,add2q_l,L1: The message is added to the processing queue from the core,0,136680,cycle
1020,5fe562bf828c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,136680,cycle
1020,5fe562bf828c,hitActn,L1: request is a hit,0,136680,cycle
1021,5fe562bf8290,add2q_l,L1: The message is added to the processing queue from the core,0,136682,cycle
1021,5fe562bf8290,Miss?  ,L1: Was the request a miss?,0,1,boolean
1021,5fe562bf8290,MSIredy,L1: Protocol determines message is now ready to be processed,0,136682,cycle
1021,5fe562bf8290,msgProc,L1: message is taken from the L1's processing queue to be processed,0,136682,cycle
1021,5fe562bf8290,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,136682,cycle
1021,5fe562bf8290,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,136683,cycle
1021,5fe562bf8290,add2q_u,L1 receives message from the bus,0,136684,cycle
1021,5fe562bf8290,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,136684,cycle
1021,5fe562bf8290,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1021,5fe562bf8290,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,136684,cycle
1021,5fe562bf8290,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,136684,cycle
1021,5fe562bf8290,add_req,LLC miss -> LLC sends request to DRAM,LLC,136684,cycle
1021,5fe562bf8290,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,136941,cycle
1021,5fe562bf8290,respond,LLC sends response message to the requesting L1,LLC,136941,cycle
1021,5fe562bf8290,updaDat,LLC updates its data array,LLC,136941,cycle
1021,5fe562bf8290,wrCache,LLC: New data written to cache,LLC,136941,cycle
1021,5fe562bf8290,respond,LLC sends response message to the requesting L1,LLC,136942,cycle
1021,5fe562bf8290,add2q_u,L1 receives message from the bus,0,136946,cycle
1021,5fe562bf8290,respond,L1 responds to core,0,136946,cycle
1021,5fe562bf8290,updaDat,L1 attempts to update its data array,0,136946,cycle
1021,5fe562bf8290,wrCache,L1: New data written to cache,0,136946,cycle
1022,5fe562bf8294,add2q_l,L1: The message is added to the processing queue from the core,0,136948,cycle
1022,5fe562bf8294,msgProc,L1: message is taken from the L1's processing queue to be processed,0,136948,cycle
1022,5fe562bf8294,hitActn,L1: request is a hit,0,136948,cycle
1023,5fe562bf8298,add2q_l,L1: The message is added to the processing queue from the core,0,136950,cycle
1023,5fe562bf8298,Miss?  ,L1: Was the request a miss?,0,1,boolean
1023,5fe562bf8298,MSIredy,L1: Protocol determines message is now ready to be processed,0,136950,cycle
1023,5fe562bf8298,msgProc,L1: message is taken from the L1's processing queue to be processed,0,136950,cycle
1023,5fe562bf8298,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,136950,cycle
1023,5fe562bf8298,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,136951,cycle
1023,5fe562bf8298,add2q_u,L1 receives message from the bus,0,136952,cycle
1023,5fe562bf8298,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,136952,cycle
1023,5fe562bf8298,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1023,5fe562bf8298,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,136952,cycle
1023,5fe562bf8298,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,136952,cycle
1023,5fe562bf8298,add_req,LLC miss -> LLC sends request to DRAM,LLC,136952,cycle
1023,5fe562bf8298,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,137209,cycle
1023,5fe562bf8298,respond,LLC sends response message to the requesting L1,LLC,137209,cycle
1023,5fe562bf8298,updaDat,LLC updates its data array,LLC,137209,cycle
1023,5fe562bf8298,wrCache,LLC: New data written to cache,LLC,137209,cycle
1023,5fe562bf8298,respond,LLC sends response message to the requesting L1,LLC,137210,cycle
1023,5fe562bf8298,add2q_u,L1 receives message from the bus,0,137214,cycle
1023,5fe562bf8298,respond,L1 responds to core,0,137214,cycle
1023,5fe562bf8298,updaDat,L1 attempts to update its data array,0,137214,cycle
1023,5fe562bf8298,wrCache,L1: New data written to cache,0,137214,cycle
1024,5fe562bf829c,add2q_l,L1: The message is added to the processing queue from the core,0,137216,cycle
1024,5fe562bf829c,msgProc,L1: message is taken from the L1's processing queue to be processed,0,137216,cycle
1024,5fe562bf829c,hitActn,L1: request is a hit,0,137216,cycle
1025,7ffe510b9f48,add2q_l,L1: The message is added to the processing queue from the core,0,137218,cycle
1025,7ffe510b9f48,Miss?  ,L1: Was the request a miss?,0,1,boolean
1025,7ffe510b9f48,MSIredy,L1: Protocol determines message is now ready to be processed,0,137219,cycle
1025,7ffe510b9f48,msgProc,L1: message is taken from the L1's processing queue to be processed,0,137219,cycle
1025,7ffe510b9f48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,137219,cycle
1025,7ffe510b9f48,add_req,L1: the core's controller processes the message -> miss -> sends req to LLC,0,137220,cycle
1025,7ffe510b9f48,add2q_u,L1 receives message from the bus,0,137221,cycle
1025,7ffe510b9f48,add2q_l,LLC: The request message is added to the LLC's processing queue,LLC,137221,cycle
1025,7ffe510b9f48,Miss?  ,LLC: Was the request a miss?,LLC,1,boolean
1025,7ffe510b9f48,LLCredy,LLC: Protocol determines message is now ready to be processed,LLC,137221,cycle
1025,7ffe510b9f48,msgProc,LLC: message is taken from the LLC's processing queue to be processed,LLC,137221,cycle
1025,7ffe510b9f48,add_req,LLC miss -> LLC sends request to DRAM,LLC,137221,cycle
1025,7ffe510b9f48,add2q_u,LLC: Refill message from RAM added to LLC's processing queue,LLC,137478,cycle
1025,7ffe510b9f48,respond,LLC sends response message to the requesting L1,LLC,137478,cycle
1025,7ffe510b9f48,updaDat,LLC updates its data array,LLC,137478,cycle
1025,7ffe510b9f48,wrCache,LLC: New data written to cache,LLC,137478,cycle
1025,7ffe510b9f48,respond,LLC sends response message to the requesting L1,LLC,137479,cycle
1025,7ffe510b9f48,add2q_u,L1 receives message from the bus,0,137483,cycle
1025,7ffe510b9f48,respond,L1 responds to core,0,137483,cycle
1025,7ffe510b9f48,updaDat,L1 attempts to update its data array,0,137483,cycle
1025,7ffe510b9f48,wrCache,L1: New data written to cache,0,137483,cycle
