// Seed: 1347752159
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input id_4
);
  assign id_2 = 1 ? id_4 : id_3;
endmodule
