INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project18.3/Color_Snake/Color_Snake.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project18.3/Color_Snake/Color_Snake.srcs/sources_1/ip/RAM_G/sim/RAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project18.3/Color_Snake/Color_Snake.srcs/sources_1/ip/RAM_R/sim/RAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project18.3/Color_Snake/Color_Snake.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project18.3/Color_Snake/Color_Snake.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project18.3/Color_Snake/Color_Snake.srcs/sources_1/new/Driver_HDMI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_HDMI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project18.3/Color_Snake/Color_Snake.srcs/sources_1/new/Video_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project18.3/Color_Snake/Color_Snake.srcs/sources_1/new/snake_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module snake_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project18.3/Color_Snake/Color_Snake.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
