Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 10 23:05:45 2021
| Host         : DESKTOP-00TQ7BI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/white_ball_inst/hit_force_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/white_ball_inst/hit_force_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/white_ball_inst/hit_force_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/white_ball_inst/hit_force_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/white_ball_inst/hit_force_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.426        0.000                      0                  319        0.109        0.000                      0                  319        3.000        0.000                       0                   203  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.426        0.000                      0                  299        0.109        0.000                      0                  299       19.363        0.000                       0                   199  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       36.628        0.000                      0                   20        0.606        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.426ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.859ns (20.564%)  route 7.181ns (79.436%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 38.090 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.749    -1.003    sync_inst/clk_out1
    SLICE_X22Y8          FDRE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.525 r  sync_inst/c_v_reg[1]/Q
                         net (fo=10, routed)          1.073     0.549    sync_inst/c_v[1]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.323     0.872 f  sync_inst/c_v[6]_i_2/O
                         net (fo=4, routed)           0.905     1.776    sync_inst/c_v[6]_i_2_n_0
    SLICE_X17Y10         LUT6 (Prop_lut6_I4_O)        0.332     2.108 r  sync_inst/ball1_center_y[9]_i_3/O
                         net (fo=1, routed)           0.292     2.401    sync_inst/ball1_center_y[9]_i_3_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124     2.525 r  sync_inst/ball1_center_y[9]_i_1/O
                         net (fo=47, routed)          2.507     5.032    graph_inst/white_ball_inst/refr_tick1
    SLICE_X22Y19         LUT3 (Prop_lut3_I0_O)        0.150     5.182 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_5/O
                         net (fo=1, routed)           0.737     5.919    graph_inst/white_ball_inst/ball1_vx[4]_C_i_5_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I5_O)        0.328     6.247 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_3/O
                         net (fo=10, routed)          1.144     7.391    graph_inst/white_ball_inst/ball1_vx[4]_C_i_3_n_0
    SLICE_X17Y15         LUT3 (Prop_lut3_I1_O)        0.124     7.515 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_1/O
                         net (fo=1, routed)           0.523     8.037    graph_inst/white_ball_inst/ball1_vx[4]_C_i_1_n_0
    SLICE_X18Y16         FDCE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.570    38.090    graph_inst/white_ball_inst/clk_out1
    SLICE_X18Y16         FDCE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[4]_C/C
                         clock pessimism              0.569    38.658    
                         clock uncertainty           -0.164    38.495    
    SLICE_X18Y16         FDCE (Setup_fdce_C_D)       -0.031    38.464    graph_inst/white_ball_inst/ball1_vx_reg[4]_C
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                 30.426    

Slack (MET) :             30.664ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.859ns (21.102%)  route 6.951ns (78.898%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 38.090 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.749    -1.003    sync_inst/clk_out1
    SLICE_X22Y8          FDRE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.525 r  sync_inst/c_v_reg[1]/Q
                         net (fo=10, routed)          1.073     0.549    sync_inst/c_v[1]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.323     0.872 f  sync_inst/c_v[6]_i_2/O
                         net (fo=4, routed)           0.905     1.776    sync_inst/c_v[6]_i_2_n_0
    SLICE_X17Y10         LUT6 (Prop_lut6_I4_O)        0.332     2.108 r  sync_inst/ball1_center_y[9]_i_3/O
                         net (fo=1, routed)           0.292     2.401    sync_inst/ball1_center_y[9]_i_3_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124     2.525 r  sync_inst/ball1_center_y[9]_i_1/O
                         net (fo=47, routed)          2.507     5.032    graph_inst/white_ball_inst/refr_tick1
    SLICE_X22Y19         LUT3 (Prop_lut3_I0_O)        0.150     5.182 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_5/O
                         net (fo=1, routed)           0.737     5.919    graph_inst/white_ball_inst/ball1_vx[4]_C_i_5_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I5_O)        0.328     6.247 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_3/O
                         net (fo=10, routed)          0.997     7.244    graph_inst/white_ball_inst/ball1_vx[4]_C_i_3_n_0
    SLICE_X19Y15         LUT3 (Prop_lut3_I1_O)        0.124     7.368 r  graph_inst/white_ball_inst/ball1_vx[2]_C_i_1/O
                         net (fo=1, routed)           0.439     7.807    graph_inst/white_ball_inst/ball1_vx[2]_C_i_1_n_0
    SLICE_X20Y15         FDCE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.570    38.090    graph_inst/white_ball_inst/clk_out1
    SLICE_X20Y15         FDCE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[2]_C/C
                         clock pessimism              0.569    38.658    
                         clock uncertainty           -0.164    38.495    
    SLICE_X20Y15         FDCE (Setup_fdce_C_D)       -0.024    38.471    graph_inst/white_ball_inst/ball1_vx_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 30.664    

Slack (MET) :             31.239ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.286ns  (logic 1.859ns (22.436%)  route 6.427ns (77.564%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.749    -1.003    sync_inst/clk_out1
    SLICE_X22Y8          FDRE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.525 r  sync_inst/c_v_reg[1]/Q
                         net (fo=10, routed)          1.073     0.549    sync_inst/c_v[1]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.323     0.872 f  sync_inst/c_v[6]_i_2/O
                         net (fo=4, routed)           0.905     1.776    sync_inst/c_v[6]_i_2_n_0
    SLICE_X17Y10         LUT6 (Prop_lut6_I4_O)        0.332     2.108 r  sync_inst/ball1_center_y[9]_i_3/O
                         net (fo=1, routed)           0.292     2.401    sync_inst/ball1_center_y[9]_i_3_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124     2.525 r  sync_inst/ball1_center_y[9]_i_1/O
                         net (fo=47, routed)          2.507     5.032    graph_inst/white_ball_inst/refr_tick1
    SLICE_X22Y19         LUT3 (Prop_lut3_I0_O)        0.150     5.182 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_5/O
                         net (fo=1, routed)           0.737     5.919    graph_inst/white_ball_inst/ball1_vx[4]_C_i_5_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I5_O)        0.328     6.247 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_3/O
                         net (fo=10, routed)          0.912     7.159    graph_inst/white_ball_inst/ball1_vx[4]_C_i_3_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.283 r  graph_inst/white_ball_inst/ball1_vx[0]_P_i_1/O
                         net (fo=1, routed)           0.000     7.283    graph_inst/white_ball_inst/ball1_vx[0]_P_i_1_n_0
    SLICE_X19Y17         FDPE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.569    38.089    graph_inst/white_ball_inst/clk_out1
    SLICE_X19Y17         FDPE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[0]_P/C
                         clock pessimism              0.569    38.657    
                         clock uncertainty           -0.164    38.494    
    SLICE_X19Y17         FDPE (Setup_fdpe_C_D)        0.029    38.523    graph_inst/white_ball_inst/ball1_vx_reg[0]_P
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                 31.239    

Slack (MET) :             31.426ns  (required time - arrival time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vy_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 2.405ns (30.910%)  route 5.376ns (69.090%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.744    -1.008    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.490 f  graph_inst/white_ball_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.846     0.356    graph_inst/white_ball_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X17Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.480 r  graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.501     0.981    graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X17Y18         LDCE (SetClr_ldce_CLR_Q)     0.885     1.866 f  graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC/Q
                         net (fo=9, routed)           0.768     2.634    graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_n_0
    SLICE_X21Y18         LUT6 (Prop_lut6_I1_O)        0.124     2.758 r  graph_inst/white_ball_inst/ball1_vy_reg[2]_i_2/O
                         net (fo=3, routed)           0.416     3.174    graph_inst/white_ball_inst/ball1_vy_reg[2]_i_2_n_0
    SLICE_X21Y20         LUT4 (Prop_lut4_I0_O)        0.124     3.298 r  graph_inst/white_ball_inst/ball1_vy_reg[9]_i_3/O
                         net (fo=6, routed)           0.836     4.134    graph_inst/white_ball_inst/ball1_vy_reg[9]_i_3_n_0
    SLICE_X21Y19         LUT4 (Prop_lut4_I0_O)        0.152     4.286 r  graph_inst/white_ball_inst/ball1_vy[4]_C_i_4/O
                         net (fo=2, routed)           0.631     4.917    graph_inst/white_ball_inst/ball1_vy[4]_C_i_4_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I5_O)        0.326     5.243 r  graph_inst/white_ball_inst/ball1_vy[4]_C_i_2/O
                         net (fo=2, routed)           0.853     6.096    graph_inst/white_ball_inst/ball1_vy[4]_C_i_2_n_0
    SLICE_X22Y18         LUT3 (Prop_lut3_I0_O)        0.152     6.248 r  graph_inst/white_ball_inst/ball1_vy[4]_P_i_1/O
                         net (fo=1, routed)           0.525     6.773    graph_inst/white_ball_inst/ball1_vy[4]_P_i_1_n_0
    SLICE_X23Y18         FDPE                                         r  graph_inst/white_ball_inst/ball1_vy_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.565    38.085    graph_inst/white_ball_inst/clk_out1
    SLICE_X23Y18         FDPE                                         r  graph_inst/white_ball_inst/ball1_vy_reg[4]_P/C
                         clock pessimism              0.569    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X23Y18         FDPE (Setup_fdpe_C_D)       -0.291    38.199    graph_inst/white_ball_inst/ball1_vy_reg[4]_P
  -------------------------------------------------------------------
                         required time                         38.199    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                 31.426    

Slack (MET) :             31.480ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 1.859ns (23.105%)  route 6.187ns (76.895%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.749    -1.003    sync_inst/clk_out1
    SLICE_X22Y8          FDRE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.525 r  sync_inst/c_v_reg[1]/Q
                         net (fo=10, routed)          1.073     0.549    sync_inst/c_v[1]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.323     0.872 f  sync_inst/c_v[6]_i_2/O
                         net (fo=4, routed)           0.905     1.776    sync_inst/c_v[6]_i_2_n_0
    SLICE_X17Y10         LUT6 (Prop_lut6_I4_O)        0.332     2.108 r  sync_inst/ball1_center_y[9]_i_3/O
                         net (fo=1, routed)           0.292     2.401    sync_inst/ball1_center_y[9]_i_3_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124     2.525 r  sync_inst/ball1_center_y[9]_i_1/O
                         net (fo=47, routed)          2.507     5.032    graph_inst/white_ball_inst/refr_tick1
    SLICE_X22Y19         LUT3 (Prop_lut3_I0_O)        0.150     5.182 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_5/O
                         net (fo=1, routed)           0.737     5.919    graph_inst/white_ball_inst/ball1_vx[4]_C_i_5_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I5_O)        0.328     6.247 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_3/O
                         net (fo=10, routed)          0.672     6.919    graph_inst/white_ball_inst/ball1_vx[4]_C_i_3_n_0
    SLICE_X17Y17         LUT3 (Prop_lut3_I1_O)        0.124     7.043 r  graph_inst/white_ball_inst/ball1_vx[4]_P_i_1/O
                         net (fo=1, routed)           0.000     7.043    graph_inst/white_ball_inst/ball1_vx[4]_P_i_1_n_0
    SLICE_X17Y17         FDPE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.569    38.089    graph_inst/white_ball_inst/clk_out1
    SLICE_X17Y17         FDPE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[4]_P/C
                         clock pessimism              0.569    38.657    
                         clock uncertainty           -0.164    38.494    
    SLICE_X17Y17         FDPE (Setup_fdpe_C_D)        0.029    38.523    graph_inst/white_ball_inst/ball1_vx_reg[4]_P
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                 31.480    

Slack (MET) :             31.636ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 1.859ns (23.551%)  route 6.035ns (76.449%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.091 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.749    -1.003    sync_inst/clk_out1
    SLICE_X22Y8          FDRE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.525 r  sync_inst/c_v_reg[1]/Q
                         net (fo=10, routed)          1.073     0.549    sync_inst/c_v[1]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.323     0.872 f  sync_inst/c_v[6]_i_2/O
                         net (fo=4, routed)           0.905     1.776    sync_inst/c_v[6]_i_2_n_0
    SLICE_X17Y10         LUT6 (Prop_lut6_I4_O)        0.332     2.108 r  sync_inst/ball1_center_y[9]_i_3/O
                         net (fo=1, routed)           0.292     2.401    sync_inst/ball1_center_y[9]_i_3_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124     2.525 r  sync_inst/ball1_center_y[9]_i_1/O
                         net (fo=47, routed)          2.507     5.032    graph_inst/white_ball_inst/refr_tick1
    SLICE_X22Y19         LUT3 (Prop_lut3_I0_O)        0.150     5.182 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_5/O
                         net (fo=1, routed)           0.737     5.919    graph_inst/white_ball_inst/ball1_vx[4]_C_i_5_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I5_O)        0.328     6.247 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_3/O
                         net (fo=10, routed)          0.520     6.767    graph_inst/white_ball_inst/ball1_vx[4]_C_i_3_n_0
    SLICE_X19Y15         LUT3 (Prop_lut3_I1_O)        0.124     6.891 r  graph_inst/white_ball_inst/ball1_vx[2]_P_i_1/O
                         net (fo=1, routed)           0.000     6.891    graph_inst/white_ball_inst/ball1_vx[2]_P_i_1_n_0
    SLICE_X19Y15         FDPE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.571    38.091    graph_inst/white_ball_inst/clk_out1
    SLICE_X19Y15         FDPE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[2]_P/C
                         clock pessimism              0.569    38.659    
                         clock uncertainty           -0.164    38.496    
    SLICE_X19Y15         FDPE (Setup_fdpe_C_D)        0.031    38.527    graph_inst/white_ball_inst/ball1_vx_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                 31.636    

Slack (MET) :             31.675ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 1.859ns (23.544%)  route 6.037ns (76.456%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.749    -1.003    sync_inst/clk_out1
    SLICE_X22Y8          FDRE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.525 r  sync_inst/c_v_reg[1]/Q
                         net (fo=10, routed)          1.073     0.549    sync_inst/c_v[1]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.323     0.872 f  sync_inst/c_v[6]_i_2/O
                         net (fo=4, routed)           0.905     1.776    sync_inst/c_v[6]_i_2_n_0
    SLICE_X17Y10         LUT6 (Prop_lut6_I4_O)        0.332     2.108 r  sync_inst/ball1_center_y[9]_i_3/O
                         net (fo=1, routed)           0.292     2.401    sync_inst/ball1_center_y[9]_i_3_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124     2.525 r  sync_inst/ball1_center_y[9]_i_1/O
                         net (fo=47, routed)          2.507     5.032    graph_inst/white_ball_inst/refr_tick1
    SLICE_X22Y19         LUT3 (Prop_lut3_I0_O)        0.150     5.182 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_5/O
                         net (fo=1, routed)           0.737     5.919    graph_inst/white_ball_inst/ball1_vx[4]_C_i_5_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I5_O)        0.328     6.247 r  graph_inst/white_ball_inst/ball1_vx[4]_C_i_3/O
                         net (fo=10, routed)          0.522     6.769    graph_inst/white_ball_inst/ball1_vx[4]_C_i_3_n_0
    SLICE_X18Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  graph_inst/white_ball_inst/ball1_vx[3]_C_i_1/O
                         net (fo=1, routed)           0.000     6.893    graph_inst/white_ball_inst/ball1_vx[3]_C_i_1_n_0
    SLICE_X18Y18         FDCE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.567    38.087    graph_inst/white_ball_inst/clk_out1
    SLICE_X18Y18         FDCE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[3]_C/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X18Y18         FDCE (Setup_fdce_C_D)        0.077    38.569    graph_inst/white_ball_inst/ball1_vx_reg[3]_C
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                 31.675    

Slack (MET) :             31.711ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 1.629ns (22.432%)  route 5.633ns (77.568%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 38.090 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.749    -1.003    sync_inst/clk_out1
    SLICE_X22Y8          FDRE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.525 r  sync_inst/c_v_reg[1]/Q
                         net (fo=10, routed)          1.073     0.549    sync_inst/c_v[1]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.323     0.872 f  sync_inst/c_v[6]_i_2/O
                         net (fo=4, routed)           0.905     1.776    sync_inst/c_v[6]_i_2_n_0
    SLICE_X17Y10         LUT6 (Prop_lut6_I4_O)        0.332     2.108 r  sync_inst/ball1_center_y[9]_i_3/O
                         net (fo=1, routed)           0.292     2.401    sync_inst/ball1_center_y[9]_i_3_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124     2.525 r  sync_inst/ball1_center_y[9]_i_1/O
                         net (fo=47, routed)          1.949     4.474    sync_inst/refr_tick1
    SLICE_X16Y17         LUT2 (Prop_lut2_I1_O)        0.124     4.598 f  sync_inst/cnt1[6]_i_5/O
                         net (fo=1, routed)           0.425     5.023    debounce_inst/c_v_reg[6]
    SLICE_X14Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  debounce_inst/cnt1[6]_i_2/O
                         net (fo=8, routed)           0.467     5.614    graph_inst/white_ball_inst/cnt1
    SLICE_X16Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.738 r  graph_inst/white_ball_inst/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.522     6.259    graph_inst/white_ball_inst/cnt1[6]_i_1_n_0
    SLICE_X14Y16         FDRE                                         r  graph_inst/white_ball_inst/cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.570    38.090    graph_inst/white_ball_inst/clk_out1
    SLICE_X14Y16         FDRE                                         r  graph_inst/white_ball_inst/cnt1_reg[0]/C
                         clock pessimism              0.569    38.658    
                         clock uncertainty           -0.164    38.495    
    SLICE_X14Y16         FDRE (Setup_fdre_C_R)       -0.524    37.971    graph_inst/white_ball_inst/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         37.971    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                 31.711    

Slack (MET) :             31.711ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 1.629ns (22.432%)  route 5.633ns (77.568%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 38.090 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.749    -1.003    sync_inst/clk_out1
    SLICE_X22Y8          FDRE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.525 r  sync_inst/c_v_reg[1]/Q
                         net (fo=10, routed)          1.073     0.549    sync_inst/c_v[1]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.323     0.872 f  sync_inst/c_v[6]_i_2/O
                         net (fo=4, routed)           0.905     1.776    sync_inst/c_v[6]_i_2_n_0
    SLICE_X17Y10         LUT6 (Prop_lut6_I4_O)        0.332     2.108 r  sync_inst/ball1_center_y[9]_i_3/O
                         net (fo=1, routed)           0.292     2.401    sync_inst/ball1_center_y[9]_i_3_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124     2.525 r  sync_inst/ball1_center_y[9]_i_1/O
                         net (fo=47, routed)          1.949     4.474    sync_inst/refr_tick1
    SLICE_X16Y17         LUT2 (Prop_lut2_I1_O)        0.124     4.598 f  sync_inst/cnt1[6]_i_5/O
                         net (fo=1, routed)           0.425     5.023    debounce_inst/c_v_reg[6]
    SLICE_X14Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  debounce_inst/cnt1[6]_i_2/O
                         net (fo=8, routed)           0.467     5.614    graph_inst/white_ball_inst/cnt1
    SLICE_X16Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.738 r  graph_inst/white_ball_inst/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.522     6.259    graph_inst/white_ball_inst/cnt1[6]_i_1_n_0
    SLICE_X14Y16         FDRE                                         r  graph_inst/white_ball_inst/cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.570    38.090    graph_inst/white_ball_inst/clk_out1
    SLICE_X14Y16         FDRE                                         r  graph_inst/white_ball_inst/cnt1_reg[1]/C
                         clock pessimism              0.569    38.658    
                         clock uncertainty           -0.164    38.495    
    SLICE_X14Y16         FDRE (Setup_fdre_C_R)       -0.524    37.971    graph_inst/white_ball_inst/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         37.971    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                 31.711    

Slack (MET) :             31.711ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 1.629ns (22.432%)  route 5.633ns (77.568%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 38.090 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.749    -1.003    sync_inst/clk_out1
    SLICE_X22Y8          FDRE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.478    -0.525 r  sync_inst/c_v_reg[1]/Q
                         net (fo=10, routed)          1.073     0.549    sync_inst/c_v[1]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.323     0.872 f  sync_inst/c_v[6]_i_2/O
                         net (fo=4, routed)           0.905     1.776    sync_inst/c_v[6]_i_2_n_0
    SLICE_X17Y10         LUT6 (Prop_lut6_I4_O)        0.332     2.108 r  sync_inst/ball1_center_y[9]_i_3/O
                         net (fo=1, routed)           0.292     2.401    sync_inst/ball1_center_y[9]_i_3_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124     2.525 r  sync_inst/ball1_center_y[9]_i_1/O
                         net (fo=47, routed)          1.949     4.474    sync_inst/refr_tick1
    SLICE_X16Y17         LUT2 (Prop_lut2_I1_O)        0.124     4.598 f  sync_inst/cnt1[6]_i_5/O
                         net (fo=1, routed)           0.425     5.023    debounce_inst/c_v_reg[6]
    SLICE_X14Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  debounce_inst/cnt1[6]_i_2/O
                         net (fo=8, routed)           0.467     5.614    graph_inst/white_ball_inst/cnt1
    SLICE_X16Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.738 r  graph_inst/white_ball_inst/cnt1[6]_i_1/O
                         net (fo=7, routed)           0.522     6.259    graph_inst/white_ball_inst/cnt1[6]_i_1_n_0
    SLICE_X14Y16         FDRE                                         r  graph_inst/white_ball_inst/cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.570    38.090    graph_inst/white_ball_inst/clk_out1
    SLICE_X14Y16         FDRE                                         r  graph_inst/white_ball_inst/cnt1_reg[2]/C
                         clock pessimism              0.569    38.658    
                         clock uncertainty           -0.164    38.495    
    SLICE_X14Y16         FDRE (Setup_fdre_C_R)       -0.524    37.971    graph_inst/white_ball_inst/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         37.971    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                 31.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    keypad_inst/CLK
    SLICE_X11Y18         FDCE                                         r  keypad_inst/keypad_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  keypad_inst/keypad_out_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.226    debounce_inst/Q[1]
    SLICE_X10Y18         FDCE                                         r  debounce_inst/btn_in_d_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.854    -0.522    debounce_inst/clk_out1
    SLICE_X10Y18         FDCE                                         r  debounce_inst/btn_in_d_reg[1][1]/C
                         clock pessimism              0.112    -0.410    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.075    -0.335    debounce_inst/btn_in_d_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    keypad_inst/CLK
    SLICE_X11Y18         FDCE                                         r  keypad_inst/keypad_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.128    -0.295 r  keypad_inst/keypad_out_reg[4]/Q
                         net (fo=1, routed)           0.059    -0.235    debounce_inst/Q[4]
    SLICE_X10Y18         FDCE                                         r  debounce_inst/btn_in_d_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.854    -0.522    debounce_inst/clk_out1
    SLICE_X10Y18         FDCE                                         r  debounce_inst/btn_in_d_reg[1][4]/C
                         clock pessimism              0.112    -0.410    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.010    -0.400    debounce_inst/btn_in_d_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    debounce_inst/clk_out1
    SLICE_X10Y18         FDCE                                         r  debounce_inst/btn_in_d_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.259 r  debounce_inst/btn_in_d_reg[1][2]/Q
                         net (fo=2, routed)           0.056    -0.203    debounce_inst/btn_in_d_reg[1][2]
    SLICE_X10Y18         FDCE                                         r  debounce_inst/btn_in_d_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.854    -0.522    debounce_inst/clk_out1
    SLICE_X10Y18         FDCE                                         r  debounce_inst/btn_in_d_reg[2][2]/C
                         clock pessimism              0.099    -0.423    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.053    -0.370    debounce_inst/btn_in_d_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    keypad_inst/CLK
    SLICE_X11Y18         FDCE                                         r  keypad_inst/keypad_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  keypad_inst/keypad_out_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.170    debounce_inst/Q[0]
    SLICE_X11Y19         FDCE                                         r  debounce_inst/btn_in_d_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.853    -0.523    debounce_inst/clk_out1
    SLICE_X11Y19         FDCE                                         r  debounce_inst/btn_in_d_reg[1][0]/C
                         clock pessimism              0.113    -0.410    
    SLICE_X11Y19         FDCE (Hold_fdce_C_D)         0.070    -0.340    debounce_inst/btn_in_d_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    debounce_inst/clk_out1
    SLICE_X10Y18         FDCE                                         r  debounce_inst/btn_in_d_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.259 r  debounce_inst/btn_in_d_reg[1][1]/Q
                         net (fo=2, routed)           0.068    -0.191    debounce_inst/btn_in_d_reg[1][1]
    SLICE_X10Y18         FDCE                                         r  debounce_inst/btn_in_d_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.854    -0.522    debounce_inst/clk_out1
    SLICE_X10Y18         FDCE                                         r  debounce_inst/btn_in_d_reg[2][1]/C
                         clock pessimism              0.099    -0.423    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.060    -0.363    debounce_inst/btn_in_d_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/ball1_vx_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_center_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.590    -0.420    graph_inst/white_ball_inst/clk_out1
    SLICE_X15Y13         FDCE                                         r  graph_inst/white_ball_inst/ball1_vx_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.279 r  graph_inst/white_ball_inst/ball1_vx_reg_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.192    graph_inst/white_ball_inst/ball1_vx_reg_reg_n_0_[0]
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.045    -0.147 r  graph_inst/white_ball_inst/ball1_center_x0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.147    graph_inst/white_ball_inst/ball1_center_x0_carry_i_4_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.077 r  graph_inst/white_ball_inst/ball1_center_x0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.077    graph_inst/white_ball_inst/ball1_center_x0[0]
    SLICE_X14Y13         FDCE                                         r  graph_inst/white_ball_inst/ball1_center_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.858    -0.518    graph_inst/white_ball_inst/clk_out1
    SLICE_X14Y13         FDCE                                         r  graph_inst/white_ball_inst/ball1_center_x_reg[0]/C
                         clock pessimism              0.111    -0.407    
    SLICE_X14Y13         FDCE (Hold_fdce_C_D)         0.134    -0.273    graph_inst/white_ball_inst/ball1_center_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 graph_inst/red_ball_inst/ball2_dir_x_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/red_ball_inst/ball2_vx_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.593    -0.417    graph_inst/red_ball_inst/clk_out1
    SLICE_X15Y9          FDPE                                         r  graph_inst/red_ball_inst/ball2_dir_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.276 r  graph_inst/red_ball_inst/ball2_dir_x_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.148    graph_inst/red_ball_inst/ball2_dir_x_reg_n_0_[0]
    SLICE_X15Y9          FDCE                                         r  graph_inst/red_ball_inst/ball2_vx_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.862    -0.514    graph_inst/red_ball_inst/clk_out1
    SLICE_X15Y9          FDCE                                         r  graph_inst/red_ball_inst/ball2_vx_reg_reg[2]/C
                         clock pessimism              0.097    -0.417    
    SLICE_X15Y9          FDCE (Hold_fdce_C_D)         0.066    -0.351    graph_inst/red_ball_inst/ball2_vx_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 graph_inst/red_ball_inst/ball2_vx_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/red_ball_inst/ball2_center_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.593    -0.417    graph_inst/red_ball_inst/clk_out1
    SLICE_X15Y9          FDCE                                         r  graph_inst/red_ball_inst/ball2_vx_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  graph_inst/red_ball_inst/ball2_vx_reg_reg[2]/Q
                         net (fo=2, routed)           0.152    -0.123    graph_inst/red_ball_inst/ball2_vx_reg_reg_n_0_[2]
    SLICE_X14Y9          LUT2 (Prop_lut2_I1_O)        0.045    -0.078 r  graph_inst/red_ball_inst/ball2_center_x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    graph_inst/red_ball_inst/ball2_center_x0[2]
    SLICE_X14Y9          FDCE                                         r  graph_inst/red_ball_inst/ball2_center_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.862    -0.514    graph_inst/red_ball_inst/clk_out1
    SLICE_X14Y9          FDCE                                         r  graph_inst/red_ball_inst/ball2_center_x_reg[2]/C
                         clock pessimism              0.110    -0.404    
    SLICE_X14Y9          FDCE (Hold_fdce_C_D)         0.120    -0.284    graph_inst/red_ball_inst/ball2_center_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/cnt1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.589    -0.421    graph_inst/white_ball_inst/clk_out1
    SLICE_X14Y16         FDRE                                         r  graph_inst/white_ball_inst/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.257 r  graph_inst/white_ball_inst/cnt1_reg[0]/Q
                         net (fo=7, routed)           0.115    -0.141    graph_inst/white_ball_inst/cnt1_reg_n_0_[0]
    SLICE_X15Y16         LUT5 (Prop_lut5_I3_O)        0.048    -0.093 r  graph_inst/white_ball_inst/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    graph_inst/white_ball_inst/cnt1[4]_i_1_n_0
    SLICE_X15Y16         FDRE                                         r  graph_inst/white_ball_inst/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.856    -0.520    graph_inst/white_ball_inst/clk_out1
    SLICE_X15Y16         FDRE                                         r  graph_inst/white_ball_inst/cnt1_reg[4]/C
                         clock pessimism              0.112    -0.408    
    SLICE_X15Y16         FDRE (Hold_fdre_C_D)         0.105    -0.303    graph_inst/white_ball_inst/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.021%)  route 0.139ns (39.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.584    -0.426    graph_inst/white_ball_inst/clk_out1
    SLICE_X22Y20         FDRE                                         r  graph_inst/white_ball_inst/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.262 r  graph_inst/white_ball_inst/cnt2_reg[3]/Q
                         net (fo=6, routed)           0.139    -0.122    graph_inst/white_ball_inst/cnt2[3]
    SLICE_X22Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.077 r  graph_inst/white_ball_inst/cnt2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    graph_inst/white_ball_inst/cnt2_0[4]
    SLICE_X22Y19         FDRE                                         r  graph_inst/white_ball_inst/cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.851    -0.525    graph_inst/white_ball_inst/clk_out1
    SLICE_X22Y19         FDRE                                         r  graph_inst/white_ball_inst/cnt2_reg[4]/C
                         clock pessimism              0.114    -0.411    
    SLICE_X22Y19         FDRE (Hold_fdre_C_D)         0.121    -0.290    graph_inst/white_ball_inst/cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X11Y19     debounce_inst/btn_in_d_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X10Y18     debounce_inst/btn_in_d_reg[1][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X10Y18     debounce_inst/btn_in_d_reg[1][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X10Y18     debounce_inst/btn_in_d_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X10Y18     debounce_inst/btn_in_d_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X11Y19     debounce_inst/btn_in_d_reg[2][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X10Y18     debounce_inst/btn_in_d_reg[2][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X10Y18     debounce_inst/btn_in_d_reg[2][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X15Y23     keypad_inst/sclk_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X16Y25     keypad_inst/sclk_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X16Y25     keypad_inst/sclk_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X16Y25     keypad_inst/sclk_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X15Y26     keypad_inst/sclk_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X15Y23     keypad_inst/sclk_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X15Y26     keypad_inst/sclk_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X15Y23     keypad_inst/sclk_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X15Y23     keypad_inst/sclk_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X13Y23     keypad_inst/sclk_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X11Y19     debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X10Y18     debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X10Y18     debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X10Y18     debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X10Y18     debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X11Y19     debounce_inst/btn_in_d_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X10Y18     debounce_inst/btn_in_d_reg[2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X10Y18     debounce_inst/btn_in_d_reg[2][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X12Y18     debounce_inst/btn_in_d_reg[3][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X12Y18     debounce_inst/btn_in_d_reg[3][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.628ns  (required time - arrival time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.779ns (30.597%)  route 1.767ns (69.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.744    -1.008    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.530 f  graph_inst/white_ball_inst/hit_force_reg[3]/Q
                         net (fo=9, routed)           0.658     0.128    graph_inst/white_ball_inst/p_0_in_1[3]
    SLICE_X21Y18         LUT2 (Prop_lut2_I0_O)        0.301     0.429 f  graph_inst/white_ball_inst/ball1_vy_reg[3]_LDC_i_1/O
                         net (fo=3, routed)           1.109     1.538    graph_inst/white_ball_inst/ball1_vy_reg[3]_LDC_i_1_n_0
    SLICE_X16Y18         FDPE                                         f  graph_inst/white_ball_inst/ball1_vx_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.567    38.087    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y18         FDPE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[3]_P/C
                         clock pessimism              0.605    38.691    
                         clock uncertainty           -0.164    38.528    
    SLICE_X16Y18         FDPE (Recov_fdpe_C_PRE)     -0.361    38.167    graph_inst/white_ball_inst/ball1_vx_reg[3]_P
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                          -1.538    
  -------------------------------------------------------------------
                         slack                                 36.628    

Slack (MET) :             36.797ns  (required time - arrival time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vy_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.642ns (26.962%)  route 1.739ns (73.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.744    -1.008    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.490 r  graph_inst/white_ball_inst/hit_force_reg[2]/Q
                         net (fo=9, routed)           1.137     0.647    graph_inst/white_ball_inst/p_0_in_1[2]
    SLICE_X20Y20         LUT2 (Prop_lut2_I1_O)        0.124     0.771 f  graph_inst/white_ball_inst/ball1_vy_reg[2]_LDC_i_2/O
                         net (fo=3, routed)           0.602     1.374    graph_inst/white_ball_inst/ball1_vy_reg[2]_LDC_i_2_n_0
    SLICE_X20Y20         FDCE                                         f  graph_inst/white_ball_inst/ball1_vy_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.565    38.085    graph_inst/white_ball_inst/clk_out1
    SLICE_X20Y20         FDCE                                         r  graph_inst/white_ball_inst/ball1_vy_reg[2]_C/C
                         clock pessimism              0.569    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X20Y20         FDCE (Recov_fdce_C_CLR)     -0.319    38.171    graph_inst/white_ball_inst/ball1_vy_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.171    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                 36.797    

Slack (MET) :             36.822ns  (required time - arrival time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vy_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.642ns (27.808%)  route 1.667ns (72.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.744    -1.008    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.490 r  graph_inst/white_ball_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.846     0.356    graph_inst/white_ball_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X17Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.480 f  graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.821     1.301    graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X19Y18         FDCE                                         f  graph_inst/white_ball_inst/ball1_vy_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.567    38.087    graph_inst/white_ball_inst/clk_out1
    SLICE_X19Y18         FDCE                                         r  graph_inst/white_ball_inst/ball1_vy_reg[0]_C/C
                         clock pessimism              0.605    38.691    
                         clock uncertainty           -0.164    38.528    
    SLICE_X19Y18         FDCE (Recov_fdce_C_CLR)     -0.405    38.123    graph_inst/white_ball_inst/ball1_vy_reg[0]_C
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                 36.822    

Slack (MET) :             36.827ns  (required time - arrival time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vy_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.779ns (34.404%)  route 1.485ns (65.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.744    -1.008    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.478    -0.530 r  graph_inst/white_ball_inst/hit_force_reg[3]/Q
                         net (fo=9, routed)           0.465    -0.064    graph_inst/white_ball_inst/p_0_in_1[3]
    SLICE_X19Y18         LUT2 (Prop_lut2_I1_O)        0.301     0.237 f  graph_inst/white_ball_inst/ball1_vy_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           1.020     1.257    graph_inst/white_ball_inst/ball1_vy_reg[3]_LDC_i_2_n_0
    SLICE_X23Y20         FDCE                                         f  graph_inst/white_ball_inst/ball1_vy_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.564    38.084    graph_inst/white_ball_inst/clk_out1
    SLICE_X23Y20         FDCE                                         r  graph_inst/white_ball_inst/ball1_vy_reg[3]_C/C
                         clock pessimism              0.569    38.652    
                         clock uncertainty           -0.164    38.489    
    SLICE_X23Y20         FDCE (Recov_fdce_C_CLR)     -0.405    38.084    graph_inst/white_ball_inst/ball1_vy_reg[3]_C
  -------------------------------------------------------------------
                         required time                         38.084    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 36.827    

Slack (MET) :             36.838ns  (required time - arrival time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.642ns (27.373%)  route 1.703ns (72.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 38.090 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.744    -1.008    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.490 r  graph_inst/white_ball_inst/hit_force_reg[2]/Q
                         net (fo=9, routed)           1.137     0.647    graph_inst/white_ball_inst/p_0_in_1[2]
    SLICE_X20Y20         LUT2 (Prop_lut2_I1_O)        0.124     0.771 f  graph_inst/white_ball_inst/ball1_vy_reg[2]_LDC_i_2/O
                         net (fo=3, routed)           0.567     1.338    graph_inst/white_ball_inst/ball1_vy_reg[2]_LDC_i_2_n_0
    SLICE_X20Y15         FDCE                                         f  graph_inst/white_ball_inst/ball1_vx_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.570    38.090    graph_inst/white_ball_inst/clk_out1
    SLICE_X20Y15         FDCE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[2]_C/C
                         clock pessimism              0.569    38.658    
                         clock uncertainty           -0.164    38.495    
    SLICE_X20Y15         FDCE (Recov_fdce_C_CLR)     -0.319    38.176    graph_inst/white_ball_inst/ball1_vx_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.176    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                 36.838    

Slack (MET) :             36.945ns  (required time - arrival time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vy_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.642ns (29.264%)  route 1.552ns (70.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.744    -1.008    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.490 f  graph_inst/white_ball_inst/hit_force_reg[2]/Q
                         net (fo=9, routed)           0.782     0.292    graph_inst/white_ball_inst/p_0_in_1[2]
    SLICE_X20Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.416 f  graph_inst/white_ball_inst/ball1_vy_reg[2]_LDC_i_1/O
                         net (fo=3, routed)           0.770     1.186    graph_inst/white_ball_inst/ball1_vy_reg[2]_LDC_i_1_n_0
    SLICE_X21Y20         FDPE                                         f  graph_inst/white_ball_inst/ball1_vy_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.565    38.085    graph_inst/white_ball_inst/clk_out1
    SLICE_X21Y20         FDPE                                         r  graph_inst/white_ball_inst/ball1_vy_reg[2]_P/C
                         clock pessimism              0.569    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X21Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    38.131    graph_inst/white_ball_inst/ball1_vy_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.131    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                 36.945    

Slack (MET) :             37.075ns  (required time - arrival time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vy_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.642ns (31.107%)  route 1.422ns (68.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.744    -1.008    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.490 f  graph_inst/white_ball_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.484    -0.006    graph_inst/white_ball_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X18Y18         LUT2 (Prop_lut2_I0_O)        0.124     0.118 f  graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_1/O
                         net (fo=3, routed)           0.938     1.056    graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_1_n_0
    SLICE_X21Y18         FDPE                                         f  graph_inst/white_ball_inst/ball1_vy_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.566    38.086    graph_inst/white_ball_inst/clk_out1
    SLICE_X21Y18         FDPE                                         r  graph_inst/white_ball_inst/ball1_vy_reg[0]_P/C
                         clock pessimism              0.569    38.654    
                         clock uncertainty           -0.164    38.491    
    SLICE_X21Y18         FDPE (Recov_fdpe_C_PRE)     -0.359    38.132    graph_inst/white_ball_inst/ball1_vy_reg[0]_P
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 37.075    

Slack (MET) :             37.092ns  (required time - arrival time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vy_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.642ns (31.375%)  route 1.404ns (68.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.744    -1.008    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.490 f  graph_inst/white_ball_inst/hit_force_reg[4]/Q
                         net (fo=7, routed)           0.465    -0.024    graph_inst/white_ball_inst/p_0_in_1[4]
    SLICE_X17Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.100 f  graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_1/O
                         net (fo=3, routed)           0.939     1.039    graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_1_n_0
    SLICE_X23Y18         FDPE                                         f  graph_inst/white_ball_inst/ball1_vy_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.565    38.085    graph_inst/white_ball_inst/clk_out1
    SLICE_X23Y18         FDPE                                         r  graph_inst/white_ball_inst/ball1_vy_reg[4]_P/C
                         clock pessimism              0.569    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X23Y18         FDPE (Recov_fdpe_C_PRE)     -0.359    38.131    graph_inst/white_ball_inst/ball1_vy_reg[4]_P
  -------------------------------------------------------------------
                         required time                         38.131    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 37.092    

Slack (MET) :             37.181ns  (required time - arrival time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vy_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.136%)  route 1.356ns (67.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.744    -1.008    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.490 r  graph_inst/white_ball_inst/hit_force_reg[4]/Q
                         net (fo=7, routed)           0.462    -0.027    graph_inst/white_ball_inst/p_0_in_1[4]
    SLICE_X18Y17         LUT2 (Prop_lut2_I1_O)        0.124     0.097 f  graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_2/O
                         net (fo=3, routed)           0.893     0.990    graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_2_n_0
    SLICE_X22Y18         FDCE                                         f  graph_inst/white_ball_inst/ball1_vy_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.565    38.085    graph_inst/white_ball_inst/clk_out1
    SLICE_X22Y18         FDCE                                         r  graph_inst/white_ball_inst/ball1_vy_reg[4]_C/C
                         clock pessimism              0.569    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X22Y18         FDCE (Recov_fdce_C_CLR)     -0.319    38.171    graph_inst/white_ball_inst/ball1_vy_reg[4]_C
  -------------------------------------------------------------------
                         required time                         38.171    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 37.181    

Slack (MET) :             37.183ns  (required time - arrival time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.140%)  route 1.356ns (67.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 38.091 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.744    -1.008    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.490 f  graph_inst/white_ball_inst/hit_force_reg[2]/Q
                         net (fo=9, routed)           0.782     0.292    graph_inst/white_ball_inst/p_0_in_1[2]
    SLICE_X20Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.416 f  graph_inst/white_ball_inst/ball1_vy_reg[2]_LDC_i_1/O
                         net (fo=3, routed)           0.574     0.990    graph_inst/white_ball_inst/ball1_vy_reg[2]_LDC_i_1_n_0
    SLICE_X19Y15         FDPE                                         f  graph_inst/white_ball_inst/ball1_vx_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         1.571    38.091    graph_inst/white_ball_inst/clk_out1
    SLICE_X19Y15         FDPE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[2]_P/C
                         clock pessimism              0.605    38.695    
                         clock uncertainty           -0.164    38.532    
    SLICE_X19Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    38.173    graph_inst/white_ball_inst/ball1_vx_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 37.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.772%)  route 0.316ns (60.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.259 f  graph_inst/white_ball_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.188    -0.071    graph_inst/white_ball_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X18Y18         LUT2 (Prop_lut2_I0_O)        0.045    -0.026 f  graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_1/O
                         net (fo=3, routed)           0.128     0.103    graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_1_n_0
    SLICE_X19Y17         FDPE                                         f  graph_inst/white_ball_inst/ball1_vx_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.855    -0.521    graph_inst/white_ball_inst/clk_out1
    SLICE_X19Y17         FDPE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[0]_P/C
                         clock pessimism              0.112    -0.409    
    SLICE_X19Y17         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.504    graph_inst/white_ball_inst/ball1_vx_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.209ns (36.999%)  route 0.356ns (63.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.259 r  graph_inst/white_ball_inst/hit_force_reg[4]/Q
                         net (fo=7, routed)           0.170    -0.088    graph_inst/white_ball_inst/p_0_in_1[4]
    SLICE_X18Y17         LUT2 (Prop_lut2_I1_O)        0.045    -0.043 f  graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_2/O
                         net (fo=3, routed)           0.185     0.142    graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_2_n_0
    SLICE_X18Y16         FDCE                                         f  graph_inst/white_ball_inst/ball1_vx_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.856    -0.520    graph_inst/white_ball_inst/clk_out1
    SLICE_X18Y16         FDCE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[4]_C/C
                         clock pessimism              0.112    -0.408    
    SLICE_X18Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.475    graph_inst/white_ball_inst/ball1_vx_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.246ns (43.908%)  route 0.314ns (56.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.275 f  graph_inst/white_ball_inst/hit_force_reg[1]/Q
                         net (fo=10, routed)          0.183    -0.091    graph_inst/white_ball_inst/p_0_in_1[1]
    SLICE_X19Y16         LUT2 (Prop_lut2_I0_O)        0.098     0.007 f  graph_inst/white_ball_inst/ball1_vy_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.131     0.138    graph_inst/white_ball_inst/ball1_vy_reg[1]_LDC_i_1_n_0
    SLICE_X19Y16         FDPE                                         f  graph_inst/white_ball_inst/ball1_vx_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.856    -0.520    graph_inst/white_ball_inst/clk_out1
    SLICE_X19Y16         FDPE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[1]_P/C
                         clock pessimism              0.112    -0.408    
    SLICE_X19Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.503    graph_inst/white_ball_inst/ball1_vx_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.247ns (37.779%)  route 0.407ns (62.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.275 r  graph_inst/white_ball_inst/hit_force_reg[3]/Q
                         net (fo=9, routed)           0.195    -0.080    graph_inst/white_ball_inst/p_0_in_1[3]
    SLICE_X19Y18         LUT2 (Prop_lut2_I1_O)        0.099     0.019 f  graph_inst/white_ball_inst/ball1_vy_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.212     0.231    graph_inst/white_ball_inst/ball1_vy_reg[3]_LDC_i_2_n_0
    SLICE_X18Y18         FDCE                                         f  graph_inst/white_ball_inst/ball1_vx_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.854    -0.522    graph_inst/white_ball_inst/clk_out1
    SLICE_X18Y18         FDCE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[3]_C/C
                         clock pessimism              0.112    -0.410    
    SLICE_X18Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.477    graph_inst/white_ball_inst/ball1_vx_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.246ns (37.413%)  route 0.412ns (62.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.275 r  graph_inst/white_ball_inst/hit_force_reg[1]/Q
                         net (fo=10, routed)          0.280     0.006    graph_inst/white_ball_inst/p_0_in_1[1]
    SLICE_X19Y17         LUT2 (Prop_lut2_I1_O)        0.098     0.104 f  graph_inst/white_ball_inst/ball1_vy_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.131     0.235    graph_inst/white_ball_inst/ball1_vy_reg[1]_LDC_i_2_n_0
    SLICE_X18Y17         FDCE                                         f  graph_inst/white_ball_inst/ball1_vx_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.855    -0.521    graph_inst/white_ball_inst/clk_out1
    SLICE_X18Y17         FDCE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[1]_C/C
                         clock pessimism              0.112    -0.409    
    SLICE_X18Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.476    graph_inst/white_ball_inst/ball1_vx_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vy_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.246ns (37.413%)  route 0.412ns (62.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.275 r  graph_inst/white_ball_inst/hit_force_reg[1]/Q
                         net (fo=10, routed)          0.280     0.006    graph_inst/white_ball_inst/p_0_in_1[1]
    SLICE_X19Y17         LUT2 (Prop_lut2_I1_O)        0.098     0.104 f  graph_inst/white_ball_inst/ball1_vy_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.131     0.235    graph_inst/white_ball_inst/ball1_vy_reg[1]_LDC_i_2_n_0
    SLICE_X18Y17         FDCE                                         f  graph_inst/white_ball_inst/ball1_vy_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.855    -0.521    graph_inst/white_ball_inst/clk_out1
    SLICE_X18Y17         FDCE                                         r  graph_inst/white_ball_inst/ball1_vy_reg[1]_C/C
                         clock pessimism              0.112    -0.409    
    SLICE_X18Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.476    graph_inst/white_ball_inst/ball1_vy_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vy_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.257%)  route 0.482ns (69.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.259 r  graph_inst/white_ball_inst/hit_force_reg[4]/Q
                         net (fo=7, routed)           0.170    -0.088    graph_inst/white_ball_inst/p_0_in_1[4]
    SLICE_X18Y17         LUT2 (Prop_lut2_I1_O)        0.045    -0.043 f  graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_2/O
                         net (fo=3, routed)           0.311     0.268    graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_2_n_0
    SLICE_X22Y18         FDCE                                         f  graph_inst/white_ball_inst/ball1_vy_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.852    -0.524    graph_inst/white_ball_inst/clk_out1
    SLICE_X22Y18         FDCE                                         r  graph_inst/white_ball_inst/ball1_vy_reg[4]_C/C
                         clock pessimism              0.133    -0.391    
    SLICE_X22Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.458    graph_inst/white_ball_inst/ball1_vy_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.121%)  route 0.442ns (67.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.259 r  graph_inst/white_ball_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.311     0.052    graph_inst/white_ball_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X17Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.097 f  graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.131     0.228    graph_inst/white_ball_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X17Y16         FDCE                                         f  graph_inst/white_ball_inst/ball1_vx_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.856    -0.520    graph_inst/white_ball_inst/clk_out1
    SLICE_X17Y16         FDCE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[0]_C/C
                         clock pessimism              0.112    -0.408    
    SLICE_X17Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.500    graph_inst/white_ball_inst/ball1_vx_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vx_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.019%)  route 0.444ns (67.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.259 f  graph_inst/white_ball_inst/hit_force_reg[4]/Q
                         net (fo=7, routed)           0.171    -0.087    graph_inst/white_ball_inst/p_0_in_1[4]
    SLICE_X17Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.042 f  graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_1/O
                         net (fo=3, routed)           0.272     0.230    graph_inst/white_ball_inst/ball1_vy_reg[4]_LDC_i_1_n_0
    SLICE_X17Y17         FDPE                                         f  graph_inst/white_ball_inst/ball1_vx_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.855    -0.521    graph_inst/white_ball_inst/clk_out1
    SLICE_X17Y17         FDPE                                         r  graph_inst/white_ball_inst/ball1_vx_reg[4]_P/C
                         clock pessimism              0.111    -0.410    
    SLICE_X17Y17         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.505    graph_inst/white_ball_inst/ball1_vx_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 graph_inst/white_ball_inst/hit_force_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/white_ball_inst/ball1_vy_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.246ns (35.583%)  route 0.445ns (64.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.587    -0.423    graph_inst/white_ball_inst/clk_out1
    SLICE_X16Y17         FDCE                                         r  graph_inst/white_ball_inst/hit_force_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.148    -0.275 f  graph_inst/white_ball_inst/hit_force_reg[1]/Q
                         net (fo=10, routed)          0.183    -0.091    graph_inst/white_ball_inst/p_0_in_1[1]
    SLICE_X19Y16         LUT2 (Prop_lut2_I0_O)        0.098     0.007 f  graph_inst/white_ball_inst/ball1_vy_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.262     0.269    graph_inst/white_ball_inst/ball1_vy_reg[1]_LDC_i_1_n_0
    SLICE_X23Y16         FDPE                                         f  graph_inst/white_ball_inst/ball1_vy_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=197, routed)         0.854    -0.522    graph_inst/white_ball_inst/clk_out1
    SLICE_X23Y16         FDPE                                         r  graph_inst/white_ball_inst/ball1_vy_reg[1]_P/C
                         clock pessimism              0.133    -0.389    
    SLICE_X23Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.484    graph_inst/white_ball_inst/ball1_vy_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.752    





