// Seed: 2405999739
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  always
  `define pp_11 0
  wire id_12, id_13;
  assign id_4  = (id_2 ** -1);
  assign id_10 = 1;
  assign id_2  = -1'b0;
  tri1 id_14, id_15 = -1;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input supply1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output tri id_5,
    output wand id_6,
    input supply0 id_7,
    output tri1 id_8,
    input tri id_9,
    input tri id_10,
    input supply0 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
