static void oct_mdio_writeq(u64 val, u64 addr)\r\n{\r\ncvmx_write_csr(addr, val);\r\n}\r\nstatic u64 oct_mdio_readq(u64 addr)\r\n{\r\nreturn cvmx_read_csr(addr);\r\n}\r\nstatic void octeon_mdiobus_set_mode(struct octeon_mdiobus *p,\r\nenum octeon_mdiobus_mode m)\r\n{\r\nunion cvmx_smix_clk smi_clk;\r\nif (m == p->mode)\r\nreturn;\r\nsmi_clk.u64 = oct_mdio_readq(p->register_base + SMI_CLK);\r\nsmi_clk.s.mode = (m == C45) ? 1 : 0;\r\nsmi_clk.s.preamble = 1;\r\noct_mdio_writeq(smi_clk.u64, p->register_base + SMI_CLK);\r\np->mode = m;\r\n}\r\nstatic int octeon_mdiobus_c45_addr(struct octeon_mdiobus *p,\r\nint phy_id, int regnum)\r\n{\r\nunion cvmx_smix_cmd smi_cmd;\r\nunion cvmx_smix_wr_dat smi_wr;\r\nint timeout = 1000;\r\nocteon_mdiobus_set_mode(p, C45);\r\nsmi_wr.u64 = 0;\r\nsmi_wr.s.dat = regnum & 0xffff;\r\noct_mdio_writeq(smi_wr.u64, p->register_base + SMI_WR_DAT);\r\nregnum = (regnum >> 16) & 0x1f;\r\nsmi_cmd.u64 = 0;\r\nsmi_cmd.s.phy_op = 0;\r\nsmi_cmd.s.phy_adr = phy_id;\r\nsmi_cmd.s.reg_adr = regnum;\r\noct_mdio_writeq(smi_cmd.u64, p->register_base + SMI_CMD);\r\ndo {\r\n__delay(1000);\r\nsmi_wr.u64 = oct_mdio_readq(p->register_base + SMI_WR_DAT);\r\n} while (smi_wr.s.pending && --timeout);\r\nif (timeout <= 0)\r\nreturn -EIO;\r\nreturn 0;\r\n}\r\nstatic int octeon_mdiobus_read(struct mii_bus *bus, int phy_id, int regnum)\r\n{\r\nstruct octeon_mdiobus *p = bus->priv;\r\nunion cvmx_smix_cmd smi_cmd;\r\nunion cvmx_smix_rd_dat smi_rd;\r\nunsigned int op = 1;\r\nint timeout = 1000;\r\nif (regnum & MII_ADDR_C45) {\r\nint r = octeon_mdiobus_c45_addr(p, phy_id, regnum);\r\nif (r < 0)\r\nreturn r;\r\nregnum = (regnum >> 16) & 0x1f;\r\nop = 3;\r\n} else {\r\nocteon_mdiobus_set_mode(p, C22);\r\n}\r\nsmi_cmd.u64 = 0;\r\nsmi_cmd.s.phy_op = op;\r\nsmi_cmd.s.phy_adr = phy_id;\r\nsmi_cmd.s.reg_adr = regnum;\r\noct_mdio_writeq(smi_cmd.u64, p->register_base + SMI_CMD);\r\ndo {\r\n__delay(1000);\r\nsmi_rd.u64 = oct_mdio_readq(p->register_base + SMI_RD_DAT);\r\n} while (smi_rd.s.pending && --timeout);\r\nif (smi_rd.s.val)\r\nreturn smi_rd.s.dat;\r\nelse\r\nreturn -EIO;\r\n}\r\nstatic int octeon_mdiobus_write(struct mii_bus *bus, int phy_id,\r\nint regnum, u16 val)\r\n{\r\nstruct octeon_mdiobus *p = bus->priv;\r\nunion cvmx_smix_cmd smi_cmd;\r\nunion cvmx_smix_wr_dat smi_wr;\r\nunsigned int op = 0;\r\nint timeout = 1000;\r\nif (regnum & MII_ADDR_C45) {\r\nint r = octeon_mdiobus_c45_addr(p, phy_id, regnum);\r\nif (r < 0)\r\nreturn r;\r\nregnum = (regnum >> 16) & 0x1f;\r\nop = 1;\r\n} else {\r\nocteon_mdiobus_set_mode(p, C22);\r\n}\r\nsmi_wr.u64 = 0;\r\nsmi_wr.s.dat = val;\r\noct_mdio_writeq(smi_wr.u64, p->register_base + SMI_WR_DAT);\r\nsmi_cmd.u64 = 0;\r\nsmi_cmd.s.phy_op = op;\r\nsmi_cmd.s.phy_adr = phy_id;\r\nsmi_cmd.s.reg_adr = regnum;\r\noct_mdio_writeq(smi_cmd.u64, p->register_base + SMI_CMD);\r\ndo {\r\n__delay(1000);\r\nsmi_wr.u64 = oct_mdio_readq(p->register_base + SMI_WR_DAT);\r\n} while (smi_wr.s.pending && --timeout);\r\nif (timeout <= 0)\r\nreturn -EIO;\r\nreturn 0;\r\n}\r\nstatic int octeon_mdiobus_probe(struct platform_device *pdev)\r\n{\r\nstruct octeon_mdiobus *bus;\r\nstruct resource *res_mem;\r\nunion cvmx_smix_en smi_en;\r\nint err = -ENOENT;\r\nbus = devm_kzalloc(&pdev->dev, sizeof(*bus), GFP_KERNEL);\r\nif (!bus)\r\nreturn -ENOMEM;\r\nres_mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nif (res_mem == NULL) {\r\ndev_err(&pdev->dev, "found no memory resource\n");\r\nreturn -ENXIO;\r\n}\r\nbus->mdio_phys = res_mem->start;\r\nbus->regsize = resource_size(res_mem);\r\nif (!devm_request_mem_region(&pdev->dev, bus->mdio_phys, bus->regsize,\r\nres_mem->name)) {\r\ndev_err(&pdev->dev, "request_mem_region failed\n");\r\nreturn -ENXIO;\r\n}\r\nbus->register_base =\r\n(u64)devm_ioremap(&pdev->dev, bus->mdio_phys, bus->regsize);\r\nif (!bus->register_base) {\r\ndev_err(&pdev->dev, "dev_ioremap failed\n");\r\nreturn -ENOMEM;\r\n}\r\nbus->mii_bus = mdiobus_alloc();\r\nif (!bus->mii_bus)\r\ngoto fail;\r\nsmi_en.u64 = 0;\r\nsmi_en.s.en = 1;\r\noct_mdio_writeq(smi_en.u64, bus->register_base + SMI_EN);\r\nbus->mii_bus->priv = bus;\r\nbus->mii_bus->irq = bus->phy_irq;\r\nbus->mii_bus->name = "mdio-octeon";\r\nsnprintf(bus->mii_bus->id, MII_BUS_ID_SIZE, "%llx", bus->register_base);\r\nbus->mii_bus->parent = &pdev->dev;\r\nbus->mii_bus->read = octeon_mdiobus_read;\r\nbus->mii_bus->write = octeon_mdiobus_write;\r\nplatform_set_drvdata(pdev, bus);\r\nerr = of_mdiobus_register(bus->mii_bus, pdev->dev.of_node);\r\nif (err)\r\ngoto fail_register;\r\ndev_info(&pdev->dev, "Version " DRV_VERSION "\n");\r\nreturn 0;\r\nfail_register:\r\nmdiobus_free(bus->mii_bus);\r\nfail:\r\nsmi_en.u64 = 0;\r\noct_mdio_writeq(smi_en.u64, bus->register_base + SMI_EN);\r\nreturn err;\r\n}\r\nstatic int octeon_mdiobus_remove(struct platform_device *pdev)\r\n{\r\nstruct octeon_mdiobus *bus;\r\nunion cvmx_smix_en smi_en;\r\nbus = platform_get_drvdata(pdev);\r\nmdiobus_unregister(bus->mii_bus);\r\nmdiobus_free(bus->mii_bus);\r\nsmi_en.u64 = 0;\r\noct_mdio_writeq(smi_en.u64, bus->register_base + SMI_EN);\r\nreturn 0;\r\n}\r\nvoid octeon_mdiobus_force_mod_depencency(void)\r\n{\r\n}
