<top name = "pll_64M"  library = "work"  arch = ""  entry = "Verilog">

<clocks>
    <clockitem name = "CLKI2"  type = "port" />
    <clockitem name = "CLKOP"  type = "net" />
    <clockitem name = "CLKIt"  type = "net" />
    <clockitem name = "CLKI"  type = "port" />
</clocks>

<!--
    //=============================================================
    //  Number of Clocks processed: 4
    //
    //  If a clock cannot be found in the top level pins section,
    //  that means it is an internal clock.
    //
    //=============================================================
-->

<library name = "work">

<unit name = "pll_64M">

    <!--
        Top Level Pins: 6
    -->

    <pins>
        <pitem  name = "CLKI"  direction = "in"  />
        <pitem  name = "CLKI2"  direction = "in"  />
        <pitem  name = "SEL"  direction = "in"  />
        <pitem  name = "RST"  direction = "in"  />
        <pitem  name = "CLKOP"  direction = "out"  />
        <pitem  name = "LOCK"  direction = "out"  />
    </pins>

    <!--
        Instances in netlist: 4
    -->

    <instance  name = "scuba_vhi_inst"  library = "work"  arch = ""  type = "comb">
        <pins>
        </pins>

        <nets>
        </nets>
    </instance>

    <instance  name = "scuba_vlo_inst"  library = "work"  arch = ""  type = "comb">
        <pins>
        <pitem  name = "Z"  direction = "out"  />
        </pins>

        <nets>
        <nitem  name = "scuba_vlo"  />
        </nets>
    </instance>

    <instance  name = "PLLInst_0"  library = "work"  arch = ""  type = "comb">
        <pins>
        <pitem  name = "CLKI"  direction = "in"  />
        <pitem  name = "CLKFB"  direction = "in"  />
        <pitem  name = "PHASESEL1"  direction = "in"  />
        <pitem  name = "PHASESEL0"  direction = "in"  />
        <pitem  name = "PHASEDIR"  direction = "in"  />
        <pitem  name = "PHASESTEP"  direction = "in"  />
        <pitem  name = "PHASELOADREG"  direction = "in"  />
        <pitem  name = "STDBY"  direction = "in"  />
        <pitem  name = "PLLWAKESYNC"  direction = "in"  />
        <pitem  name = "RST"  direction = "in"  />
        <pitem  name = "ENCLKOP"  direction = "in"  />
        <pitem  name = "ENCLKOS"  direction = "in"  />
        <pitem  name = "ENCLKOS2"  direction = "in"  />
        <pitem  name = "ENCLKOS3"  direction = "in"  />
        <pitem  name = "CLKOP"  direction = "out"  />
        <pitem  name = "LOCK"  direction = "out"  />
        </pins>

        <nets>
        <nitem  name = "CLKIt"  />
        <nitem  name = "CLKOP"  />
        <nitem  name = "scuba_vlo"  />
        <nitem  name = "RST"  />
        <nitem  name = "LOCK"  />
        </nets>
    </instance>

    <instance  name = "PLLRefcs_0"  library = "work"  arch = ""  type = "comb">
        <pins>
        <pitem  name = "CLK0"  direction = "in"  />
        <pitem  name = "CLK1"  direction = "in"  />
        <pitem  name = "SEL"  direction = "in"  />
        <pitem  name = "PLLCSOUT"  direction = "out"  />
        </pins>

        <nets>
        <nitem  name = "CLKI"  />
        <nitem  name = "CLKI2"  />
        <nitem  name = "SEL"  />
        <nitem  name = "CLKIt"  />
        </nets>
    </instance>

    <!--
        Views in design "pll_64M": 0
    -->

    <views>
    </views>

</unit>

</library>

</top>
