// Seed: 2921879574
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  tri1 id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_6 = 1;
  wire id_17;
  specify
    (id_18 => id_19) = (id_15);
    (negedge id_20 => (id_21 +: 1)) = (1, 1);
    (id_22 => id_23) = 1;
  endspecify
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_1 = 1'b0;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
