

================================================================
== Vitis HLS Report for 'gemm_stage_0_1'
================================================================
* Date:           Tue Jan 13 14:16:01 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   270352|   270352|  2.704 ms|  2.704 ms|  270352|  270352|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                   |                                                         |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                              Instance                             |                          Module                         |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_gemm_stage_0_1_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_28  |gemm_stage_0_1_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2  |     4098|     4098|  40.980 us|  40.980 us|    4098|    4098|       no|
        |grp_gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j_fu_34    |gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j    |   262151|   262151|   2.622 ms|   2.622 ms|  262151|  262151|       no|
        |grp_gemm_stage_0_1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_43  |gemm_stage_0_1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4  |     4098|     4098|  40.980 us|  40.980 us|    4098|    4098|       no|
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      616|     1054|    -|
|Memory               |        8|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      141|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|     5|      627|     1197|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                             |                          Module                         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_gemm_stage_0_1_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_28  |gemm_stage_0_1_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2  |        0|   0|   29|  167|    0|
    |grp_gemm_stage_0_1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_43  |gemm_stage_0_1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4  |        0|   0|   30|  189|    0|
    |grp_gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j_fu_34    |gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j    |        0|   5|  557|  698|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                              |                                                         |        0|   5|  616| 1054|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |C_partial_U  |gemm_stage_0_1_C_partial  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                          |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |C_partial_address0  |  20|          4|   12|         48|
    |C_partial_ce0       |  20|          4|    1|          4|
    |C_partial_ce1       |   9|          2|    1|          2|
    |C_partial_d0        |  14|          3|   32|         96|
    |C_partial_we0       |  14|          3|    1|          3|
    |ap_NS_fsm           |  37|          7|    1|          7|
    |ap_done             |   9|          2|    1|          2|
    |real_start          |   9|          2|    1|          2|
    |v431_write          |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 141|         29|   51|        166|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                      | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                       |  6|   0|    6|          0|
    |ap_done_reg                                                                     |  1|   0|    1|          0|
    |grp_gemm_stage_0_1_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_28_ap_start_reg  |  1|   0|    1|          0|
    |grp_gemm_stage_0_1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_43_ap_start_reg  |  1|   0|    1|          0|
    |grp_gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j_fu_34_ap_start_reg    |  1|   0|    1|          0|
    |start_once_reg                                                                  |  1|   0|    1|          0|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                           | 11|   0|   11|          0|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|start_full_n  |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|start_out     |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|start_write   |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|v0_address0   |  out|   12|   ap_memory|              v0|         array|
|v0_ce0        |  out|    1|   ap_memory|              v0|         array|
|v0_q0         |   in|   32|   ap_memory|              v0|         array|
|v1_address0   |  out|   12|   ap_memory|              v1|         array|
|v1_ce0        |  out|    1|   ap_memory|              v1|         array|
|v1_q0         |   in|   32|   ap_memory|              v1|         array|
|v431_din      |  out|   32|     ap_fifo|            v431|       pointer|
|v431_full_n   |   in|    1|     ap_fifo|            v431|       pointer|
|v431_write    |  out|    1|     ap_fifo|            v431|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

