# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Nov 25 01:36:59 2025
# 
# Allegro PCB Router v25-1-0 made 2025/08/25 at 12:48:59
# Running on: computer, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/ECAD/Formula_Trinity_ECAD/safety_circuit_25-26/output/safety_circuit_25#2d26/physical\V1.dsn
# Batch File Name: pasde.do
# Did File Name: C:/ECAD/Formula_Trinity_ECAD/safety_circuit_25-26/output/safety_circuit_25#2d26/physical/specctra.did
# Current time = Tue Nov 25 01:37:03 2025
# PCB C:/ECAD/Formula_Trinity_ECAD/safety_circuit_25-26/output/safety_circuit_25#2d26/physical
# Master Unit set up as: MM 100000
# PCB Limits xlo= -6.8015 ylo= -4.3015 xhi=156.8015 yhi=104.3015
# Total 65 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 14, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 72, Images Processed 81, Padstacks Processed 23
# Nets Processed 51, Net Terminals 177
# PCB Area=14684.113  EIC=12  Area/EIC=1223.676  SMDs=63
# Total Pin Count: 177
# Signal Connections Created 112
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ECAD/Formula_Trinity_ECAD/safety_circuit_25-26/output/safety_circuit_25#2d26/physical\V1.dsn
# Nets 51 Connections 126 Unroutes 112
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   11.11
# Manhattan Length 2153.0276 Horizontal 1738.5499 Vertical 414.4777
# Routed Length 121.0688 Horizontal  89.1928 Vertical  59.2600
# Ratio Actual / Manhattan   0.0562
# Unconnected Length 2004.5748 Horizontal 1548.6076 Vertical 455.9672
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/ECAD/Formula_Trinity_ECAD/safety_circuit_25-26/output/safety_circuit_25#2d26/physical\V1_rules.do ...
defkey (q ) (write session C:/ECAD/Formula_Trinity_ECAD/safety_circuit_25-26/output/safety_circuit_25#2d26/physical/V1.ses;quit)
# Colormap Written to File _notify.std
# Enter command <write session C:/Users/motre/AppData/Local/Temp/#Taaaaqj20804.tmp
# Session Files Saved as C:/Users/motre/AppData/Local/Temp/#Taaaaqj20804.tmp
quit
