{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686507530765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686507530772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 11:18:50 2023 " "Processing started: Sun Jun 11 11:18:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686507530772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507530772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507530772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686507531318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686507531319 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LED_light.sv(31) " "Verilog HDL warning at LED_light.sv(31): extended using \"x\" or \"z\"" {  } { { "LED_light.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/LED_light.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686507540270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_light.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_light " "Found entity 1: LED_light" {  } { { "LED_light.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/LED_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507540272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507540272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "counter COUNTER Clk_divider.sv(4) " "Verilog HDL Declaration information at Clk_divider.sv(4): object \"counter\" differs only in case from object \"COUNTER\" in the same scope" {  } { { "Clk_divider.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/Clk_divider.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686507540274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_divider " "Found entity 1: Clk_divider" {  } { { "Clk_divider.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/Clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507540274 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "Clk_divider.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/Clk_divider.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507540274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507540274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507540365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507540365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507540480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507540480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507540566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507540566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507540642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507540642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507540732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507540732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507540831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507540831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507540944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507540944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507541039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507541039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507541114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507541114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507541192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507541192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ipod_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ipod_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ipod_solution " "Found entity 1: simple_ipod_solution" {  } { { "simple_ipod_solution.v" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/simple_ipod_solution.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507541194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507541194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507541196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507541196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.sv 2 2 " "Found 2 design units, including 2 entities, in source file edge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/edge_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507541197 ""} { "Info" "ISGN_ENTITY_NAME" "2 FDC " "Found entity 2: FDC" {  } { { "edge_detector.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/edge_detector.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507541197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507541197 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm_addr.sv(39) " "Verilog HDL information at fsm_addr.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "fsm_addr.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/fsm_addr.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686507541198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_addr " "Found entity 1: fsm_addr" {  } { { "fsm_addr.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/fsm_addr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507541199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507541199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed.sv 1 1 " "Found 1 design units, including 1 entities, in source file speed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speed " "Found entity 1: speed" {  } { { "speed.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/speed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686507541200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507541200 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always_comb\";  expecting \";\" absolute.sv(2) " "Verilog HDL syntax error at absolute.sv(2) near text: \"always_comb\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "absolute.sv" "" { Text "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/absolute.sv" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1686507541201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute.sv 0 0 " "Found 0 design units, including 0 entities, in source file absolute.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507541201 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/simple_ipod_solution.map.smsg " "Generated suppressed messages file D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_3/xuan_tung_luu_30236798_Lab_3/rtl/simple_ipod_solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507541226 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686507541372 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 11 11:19:01 2023 " "Processing ended: Sun Jun 11 11:19:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686507541372 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686507541372 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686507541372 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507541372 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686507542131 ""}
