--> TO DO AFTER MEETING 15th APRIL:

-bits on pipeline

----> To Do:

- Alu selectors either new ones by mapping (like lab), or certain bits of the opcode
- SP, Flag registers mssshhhh f Reg_File 
- IP/OP Registers

- result of branch f anhy stage EX (3rd C.C ) or 4th C.C (3ady bra7tna bs lazem n77ddha f el design)
- handle el control hazard (7asab rad el mo3eeda)
- law HW fa hn7dd no3 el static prediction elly hnmsh 3aleh w eh el HW elly hnzoudo 3shan el flush

- f el decode law la2eit ret/rti aw2f el fetch


----> Genereal Notes
- 1 memory (1 hard disk)
- 2^16 entries of instructions in a seperate memory.
- SP starts at 1022
- Mem1 Buffer, Mem2 Actual memory processing


--> Instruction (16bits)

- (15-11)5 Opcode
- (10) 1 imd bit
- (src1 9-7)3 register
- (src2 6-4)3 register
- (dst 3-1)3 register
- (0) 1 redundant bit
- (15-0)16 immediate value


-----> Hazards: 

- Forwarding unit
- Static Branch Prediction (Always Not Taken)

- HDU for detecting overlapping between mems and other instructions.
- Re-arranging instructions (Ones that don't access memory after those that do)

-interrupt is an input signal to processor
-elly already f el pipeline hykml 3ady w el fetch bs elly hyo2f

-forwarding :
-law msh mem instruction hykon b3d ex or mem1 or Mem2
-law mem instruction ba3d mem2

-multiplixer bein elly tal3 mn el memory (law mem instruction) wlly tale3 mn buffer mem1/mem2 (alu result saved henak)

------> PC and waste of memory



