================================================================================ 
Commit: a35f8d431d6ced3c547ac0a5676bf4aa8cdc5625 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Apr 11 10:25:56 2019 -0700
Original commit date: Thu Apr 11 10:25:56 2019 -0700
Original commit hash: 0e6ef2f732330ba2aa02d4e8f4b1ee8678d5eeea

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 8f5e3175e8f89fa3ecc587a44a711ac3be09036c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:53 2019 -0700 
-------------------------------------------------------------------------------- 
ICL_BIOS[YN/U/Y/UN] [Regression] : Blank display is observed while waking from S3 using LID
ICL[BIOS][Regression][U/Y/UN/YN] : SUT is in DC mode even after AC source connected to SUT in [S3/S4]

Correct the TD3C path in _PTS method

Hsd-es-id: 1607166184 , 1607165758
Original commit date: Thu Apr 11 18:59:28 2019 +0800
Change-Id: I49277edd54749ed1e565dbc1b8f41fe1bb4bad7f
Original commit hash: b9c60530977abafd611c7ef52c19c51d676654fd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 7f80ec7236e9013403e53fed57d6d6bc3b7056f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:52 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL U SDS][yellow bang] Intel Control Logic

Control logic returns empty ResourceTemplate with end tag instead of empty buffer.

Hsd-es-id: 1507151456
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507151456
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Apr 11 15:41:41 2019 +0800
Change-Id: I28aa8faad7743db02e45342944a4b3b71eb66721
Original commit hash: b8ddb669855ec9e766bc8993bb8b1f593433e709

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: f9e11901b2b96eaa2faff22236bdcf28230046df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:51 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Apr 10 20:18:52 2019 -0700
Original commit date: Wed Apr 10 20:18:52 2019 -0700
Original commit hash: 75cd2bf0a9f844d6e7a197ac0177e745ae1f3299

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f8530448c3a16ea07688a2d030131c2fbff9eaef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Apr 10 20:11:08 2019 -0700
Original commit date: Wed Apr 10 20:11:08 2019 -0700
Original commit hash: 8dec7fce051e5f6d60548541a2b3dedba5936b96

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e979fecd95c42707e4d17de934dff9ffd308cc6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:49 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Wed Apr 10 20:05:09 2019 -0700
Original commit date: Wed Apr 10 20:05:09 2019 -0700
Original commit hash: b81b11ffda68b2480c89195ba9bab997733d1e40

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: b5f41c963123743e10ecea3888354df9a6ac10b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:47 2019 -0700 
-------------------------------------------------------------------------------- 
DRIVER_VERIFIER_DMA_VIOLATION"  BSOD is observed while waking SUT from S5 with TBT SSD or TBT Display connected to SUT.

Revert "[ICL-U][D0][PM] Access to TBT PCIE VTDBAR by OS while TCSS in TCcold cause system hang"
This reverts commit 36fa8201d129e14b4652cb12373695e8e0dec249.

Hsd-es-id: 1607163892
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Apr 10 08:43:00 2019 -0700
Change-Id: I7337445cca7f93cf87cbc84af1e55d4568a6383f
Original commit hash: f4e3e88c0c92ac60f1752e1cc26e464f55d69f0c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: e2469bcf482b6ec318129c2eb5ed08e8b647e666 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:46 2019 -0700 
-------------------------------------------------------------------------------- 
Fix UPD_S backward compatible check fail issue

Hsd-es-id: N/A
Original commit date: Wed Apr 10 10:04:30 2019 +0800
Change-Id: I81d68614cfdb677b31d86c55536c372cb313a906
Original commit hash: fdfcc4fd2698ca98eef351848410a4540511a199

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: a2d6a4d574736ef18765dc8495f474da88941606 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Apr 9 20:22:49 2019 -0700
Original commit date: Tue Apr 9 20:22:49 2019 -0700
Original commit hash: f398158317b2ca4f9d041a9360f3b8ff285e26d1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3aef91bbff5e62557592fd57f6ff2a4eebbda300 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:43 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Apr 9 20:14:13 2019 -0700
Original commit date: Tue Apr 9 20:14:13 2019 -0700
Original commit hash: fa4994f3ee7b109a63de032d0f711199815fbbad

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8ff9a8bc60f95e8c581a0ce69abe41fa15d885fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Apr 9 16:54:06 2019 -0700
Original commit date: Tue Apr 9 16:54:06 2019 -0700
Original commit hash: 393075a609cf4151009ddbab38b64bc49e99c3e5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1ba74aa514b62c18abe5a9fe1ca8296ddd75a02f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:40 2019 -0700 
-------------------------------------------------------------------------------- 
Fix Simics boot failure

Avoid CPU_WAKE_EN overwrite when running in Simics

Hsd-es-id: N/A
Original commit date: Tue Apr 9 16:03:36 2019 -0700
Change-Id: Ifd2eeaa35c66598f38494001f6814731087f5f55
Original commit hash: e4b8b2bbe731cbeedf495752289f36827047dfed

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
IceLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf

================================================================================ 
Commit: faace55b6272a49bd1ba997c764cee86200a7363 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:39 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Tue Apr 9 13:13:19 2019 -0700
Original commit date: Tue Apr 9 13:13:19 2019 -0700
Original commit hash: f08d683bbb9b6e9e99b60877ae14458c5d6e99d6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 32ed4d4c89c42283daeccd8d004440e3486cc9b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Apr 9 12:57:40 2019 -0700
Original commit date: Tue Apr 9 12:57:40 2019 -0700
Original commit hash: 9a6a1c54c23abca131daf74a28effaecf0bb5cb5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 648a9249e5b3eae6d67281097932154f6eba44e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:37 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Apr 9 12:51:01 2019 -0700
Original commit date: Tue Apr 9 12:51:01 2019 -0700
Original commit hash: 2bdc4dad1d304f3c5d55071be6999c3edd3b5574

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7841fa3e28059dcecb80487d6e94a25ef6ed1e19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:35 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] ICL FS Camera Flickering Workaround 0x81D8[15]

xHCI MMIO 0x81D8[15] = 0.  0 is also the default value of the register bit.

Hsd-es-id: 1409248653
Original commit date: Tue Apr 9 12:39:24 2019 -0700
Change-Id: I5a2639b406dbd55c0fc182d18e0e2cfe261330c8
Original commit hash: 161bb2c8bd6262ed25a6fe625c8eaf0221892bd0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/XhciInit.c

================================================================================ 
Commit: 38c709f33c444e128bc154c928d78690c48b48b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:34 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] BIOS change required in HWEQ settings to improve ICL-LP EV margins

Created a new policy to control the number of coefficients to be used for PCIe root port link equalization and changed the default number of coefficients to 3.

Hsd-es-id: 1409244106

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

Original commit date: Sun Apr 7 16:36:23 2019 -0700
Change-Id: I3ed961d91499e1287b06b179a894e8ad2eba812e
Original commit hash: 48abdbb59a1d1d0b3481845353911ea5d9ccb4b7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 5e65e52862b27767ff100a479c037e825b1de485 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:33 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Apr 9 18:58:40 2019 +0000
Original commit date: Tue Apr 9 18:58:40 2019 +0000
Original commit hash: da0c2a724ac0c0881eb71012420e6915a902ca39

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0efb06c19829bfa55ef18949aa2180ef9929142 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:31 2019 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1409216279][ICL MRC][Change SAGV points for ICL-Y/YN to use Gear2 only]

According to PnP team, we should change SAGV points for ICL-Y/YN to use Gear2 only.
Low  - 2133 / G2 (no change)
Mid  - 3200 / G2 (instead of 3733 / G2)
High - 3733 / G2 (instead of 2400 / G1)

Additional change:
 - Program DataControl3.rxclkstgnummsb to 1.

Hsd-es-id: 1409216279
Tracker-link: https://hsdes.intel.com/resource/1409216279
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Apr 8 18:14:03 2019 -0700
Change-Id: If537e8d5f2364dcbf4eb5dc28eacb6b8a7604dbb
Original commit hash: caa9a89262aa79739a5e3e33208a91d84a06ff5d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0cdd0342870a694b4ce506a2d19921d389200271 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:30 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][D0][PM] Access to TBT PCIE VTDBAR by OS while TCSS in TCcold cause system hang

Added check based on VtdBarEn bit instead of stepping check.

Hsd-es-id: 2207119992
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Apr 8 15:03:07 2019 +0530
Change-Id: I7bbb1c80182d38b63eabfd58bd7a8ffea8b494eb
Original commit hash: 36fa8201d129e14b4652cb12373695e8e0dec249

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: 0a287668d949d2b0648fbcbd7a4883a386fe3a67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:29 2019 -0700 
-------------------------------------------------------------------------------- 
System is not waking from S3/S4 flows while connected Type-C Ethernet dongle (WOL via Type C) on Bypass Port

Save CPU_WAKE_EN settings to NVS at Method(_PTS), and then restore CPU_WAKE_EN before entering S3/S4(S3SleepEntryCallBack/S4SleepEntryCallBack).

Hsd-es-id: 1606903700
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606903700
Attestation-link: IceLakePlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Tue Apr 9 15:11:33 2019 +0800
Change-Id: I1b9eb73a15ed7692b925687510a582d1718b3cb4
Original commit hash: 7673d79e7a8d583f540a9debc42df2d1de985adb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
IceLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c

================================================================================ 
Commit: ae04e214bc49fa1b6544dd57cc4d68d30256c38a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:28 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/CapsuleUpdate: FMP Capsule for Intel Retimer device

Implement harmonized based FMP Retimer Capsule.
TbtNvmUpdateWrapperLib refers to Retimer Capsule SDK released by TBT team.
P.S.Current Capsule only supports single retimer FW update at one time.
    Updating multiple retimer FW consecutively will face device error when initializing the 2nd retimer to be updated.

Hsd-es-id: 1506410732
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506410732
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Apr 2 16:06:24 2019 +0800
Change-Id: Iaae0c85c29af338ffb59c08e81f15f198b1ca7ae
Original commit hash: 965b575db041f0eebe7cc3e625489875a106838a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/CapsuleUpdateConfig/RetimerPayloadConfig.ini
IceLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformTbtRetimer.dsc
IceLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/TbtNvmUpdateWrapperLib.h
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtNvmUpdateWrapperLib/DEBUG/TbtNvmUpdateWrapperLib.lib
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtNvmUpdateWrapperLib/RELEASE/TbtNvmUpdateWrapperLib.lib
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtNvmUpdateWrapperLib/TbtNvmUpdateWrapperLib.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTbtRetimer.bat
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 7df7b4e854494833c96efb2a75103f903fb3f93b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:26 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL][TCSS] Update the TCSS VCCST default configuration

1. Update the "SA_SETUP.TcssVccstStatus" default setting to enable in SaSetup.hfr
2. Remove "BOOT_ON_S5_RESUME" condition because the boot mode overrides to normal boot in PlatformInitPreMem module.

Hsd-es-id: 2207327957
Original commit date: Tue Apr 9 15:02:09 2019 +0800
Change-Id: Ia0c6bdd3e533f1b980dc58163afbe75d4fa888cf
Original commit hash: 2c61d2ab4364019ecbb371a708e2f3c8bfa30f3e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 7a26ceff8f39586e51a23f6f5c06c862d4d35eb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:25 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/Tools: OpenSSL tool flagged in Black Duck Analysis tool

Update OpenSsl.exe to 1.1.0j

Hsd-es-id: 1408980798
Tracker-link: https://hsdes.intel.com/appstore/article/#/1408980798
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Wed Apr 3 01:59:57 2019 +0800
Change-Id: If42ea673871792de9ad5cbc1a6d3dcd76c697cd4
Original commit hash: 007879aa980ed9d181b84d84050cd95df88ad7a7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/OpenSSL/libcrypto-1_1.dll
IceLakePlatSamplePkg/Tools/OpenSSL/libssl-1_1.dll
IceLakePlatSamplePkg/Tools/OpenSSL/license.txt
IceLakePlatSamplePkg/Tools/OpenSSL/openssl.exe

================================================================================ 
Commit: a836e05893f254c0b4da2287abe36c79d4b451b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:23 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL][TCSS]Provide TCSS power engine plug-in (PEP)

Added TCSS IPs to PEP constraint list

Hsd-es-id: 2207328124
Original commit date: Wed Jan 23 14:23:40 2019 +0800
Change-Id: Ib2c2e9a3545848ae057cc93f17b5370004a2e110
Original commit hash: 5c23b592ed57292d4fed394aeeae3bdec64c0f5f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr
IceLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 572dec44bd848316669521049163e21a2b55387e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:22 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Apr 8 20:37:38 2019 -0700
Original commit date: Mon Apr 8 20:37:38 2019 -0700
Original commit hash: 8f9d764da74385aed1a8cd34c2fd9e8b94d19700

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 172274e4075ef30598dddb7ffc669e0f1931e703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:21 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Apr 8 20:22:50 2019 -0700
Original commit date: Mon Apr 8 20:22:50 2019 -0700
Original commit hash: 122daf6833822ba9f4cc0e188ca14858e821ecb1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c9796f26752053c66364b0d4ecba0015815ca028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:20 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Apr 8 20:15:28 2019 -0700
Original commit date: Mon Apr 8 20:15:28 2019 -0700
Original commit hash: e295165453bc0006270343d9c21b9e35fcbfabe5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a00556972d423c3adc8c634e130fcd3b9578870a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:18 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Update BIOS programming based on ICL silicon requirement
One entry was missing for Egress/Ingress programming

Hsd-es-id: 1409244781
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Apr 8 14:02:15 2019 -0700
Change-Id: Ib28b0355fdb75fef52dfc2f7ed78d5b49f1bc7dd
Original commit hash: 6b17768be21b08fe79934cef335ac18cd717dc17

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibIcl.c

================================================================================ 
Commit: d027a825077c27d2283d2f7def467114395ae0c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Mon Apr 8 20:01:30 2019 -0700
Original commit date: Mon Apr 8 20:01:30 2019 -0700
Original commit hash: 67618d408e9378622827fa53671923462ebc3560

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: ce9d1af69d1ffb40e7e79cdcdb9c4560f5eb398d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:16 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] FIVR retention timers values to be set default

Update default values for Retention to Low Current Mode and Retention to High Current Mode

Hsd-es-id: 1409243249
Original commit date: Mon Apr 8 11:40:20 2019 -0700
Change-Id: I09d11d759e94b9acbc7a1904ed820fbc49616e49
Original commit hash: 33be2f1a449ff86e8405eae21b1e2df1877d50b6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 231131373dab4ae4d30886ebc6f00583052284ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:14 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Fix ACPI ASL code build errors after update standard ACPI ASL compiler to latest version

1. Fix iasl compile warning 3150.
2. Fix yellow Bang observed in system Device Manager

Hsd-es-id: 2205465921
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205465921
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Apr 8 17:50:21 2019 +0800
Change-Id: I2fe4f2b48b77ddb175e5ea5638462c805643c27b
Original commit hash: 0b473d5fe43ce4307cbac9eb58df0c290c6229db

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeOpenSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
IceLakePlatSamplePkg/Tools/Iasl/iasl.exe
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/SiPkgBuildOption.dsc

================================================================================ 
Commit: 05b5f26af4401aa72d24e2043c066953d6037388 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:13 2019 -0700 
-------------------------------------------------------------------------------- 
ICL [ICP-PCH] New ICL Platform VR POR file WW1419

Changes:
Updated ICL-U 2+2 Vccin IccMax from 45A to 55A
Updated ICL-U 2+2 Vccin TDC from 25A to 30A
Updated ICL-U 2+2 PL2 from 40W to 50W
Updated ICL-U 2+2 PL4 from 75W to 85W

Hsd-es-id: 1409224502
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan
.xlsx

Original commit date: Wed Apr 3 16:48:52 2019 -0700
Change-Id: If1f0e038865b200e5592081ef8f0e6a55cac81af
Original commit hash: 6531d892aa1315dc098bdae4213abfdbb490ee62

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 3c0d1b91be1b86ff9c52107f0f9716a06a433cea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:12 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL-U and Y ] When CPU FAN connected to PWM header, FAN not at all running with EC v1.31 though CPU temp reaches above 70'c

EC team removed a WA for PWM header from EC ver 1.31.
CPU FAN expected to RUN based on CPU temperature from EC v1.31 onwards. FAN speed increase or decrease based on CPU temp reporting
But CPU FAN never running when its connected to PWM header..

Hsd-es-id: 1507097270
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507097270
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Mar 29 15:35:45 2019 +0800
Change-Id: I3859fd4721a07e5962ea14fab8185fb44297ee98
Original commit hash: 8073f5b09e1fac4d2efa9327c0cb71c0f7b67f75

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRvp/THERMAL.ASL

================================================================================ 
Commit: 8a73529a499ef6290af35c4892d4543d91a03bfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:11 2019 -0700 
-------------------------------------------------------------------------------- 
New VR_CONFIG_LOCK Bit Test for HSTI 1.1a feature

Added New PCH HSTI test for VR_CONFIG_LOCK Bit check
Removed reference to PmcPrivateLib and updated to directly reading the PMC registers

Hsd-es-id: 2206851880
Original commit date: Thu Apr 4 16:37:53 2019 -0700
Change-Id: Id5f1fc28127f856af581e2452a1f7d954ae98a44
Original commit hash: 3f5061c8631cc98fab8acca980926f3637e54b49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit_1_1a.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePCHConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: 35ae7d6f2d7bf0c9ba0cf9ac9bac261fd4af10dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:09 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL]Clean up override folder under IceLakePlatSamplePkg

Phase 5: Clean up tag RPPO-KBL-0069 override

Hsd-es-id: 1507030617
Original commit date: Wed Mar 13 17:51:55 2019 +0800
Change-Id: Icb9075d576014f1a10838b874e595457f7bfda6b
Original commit hash: 5cd001333c762da123c8a88590886c0c9640d756

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/DoxygenRpOverride.md
IceLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxe.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxe.inf
IceLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxe.uni
IceLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxeExtra.uni

================================================================================ 
Commit: 2af2b57b4920a5d566b4c998820b28508d775ee3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:08 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] ICL_PO_FLAG clean up

Remove from Platform & CPU related files.

Hsd-es-id: 1409008365
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Mar 8 15:39:11 2019 -0800
Change-Id: Ie0175eee6c64e6f9c38332cc0e23c04827dfc822
Original commit hash: dc5153b30c9a0923904dec3316470665fa41b0aa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchEndOfPei.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: de1535794e9dd01565eb60b50bd15294bc707400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:07 2019 -0700 
-------------------------------------------------------------------------------- 
ICL Security[Harmonized Capsule] : CSME Fw Fails to upgrade on FDO Jumper assertion via Standalone CSME Capsule

  To skip Heci function when ME BIOS Boot Path is MeSecoverJmprBiosPath.

Hsd-es-id: 1607091368
Original commit date: Wed Mar 27 15:34:25 2019 +0800
Change-Id: I19758db7242de88e1f1f0c758c9da3d71c761f2d
Original commit hash: 49c5771240d92be0debde71526cacaa773a390a0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf

================================================================================ 
Commit: 3b35ae778fa54819d5aef23292b4685d88e31def 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:06 2019 -0700 
-------------------------------------------------------------------------------- 
IOM cannot enter TC cold when only XHCI is enabled.

add TC cold capability even only enable XHCI

Hsd-es-id: 1507081202
Original commit date: Tue Feb 26 14:37:22 2019 +0800
Change-Id: I52601a0f2231bcf100871e963d001efd47cd0925
Original commit hash: b7b47d18fb7e8811213b8b1e3de22ce6c73973b6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/TbtSetup.c
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 3f5a04fe124c63c298d16824f7345affafd436fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:04 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL][BIOS] BIOS should not use Current HPD Indicator bit (Mailbox 1, offset 0xA8) which is Obsolete as per latest ACPI Opregion spec

ICL driver does not report Current HPD Indicator bit (Mailbox 1, offset 0xA8) to BIOS.? This is not valid for LFPs and modern OSes.
Change is to be done in BIOS to not use this field and not send additional ACPI notification - EventType = ACPI; Event = 0(Unknown); Argument = NULL to OS, if this bit is not set.

Hsd-es-id: 1607137678
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Apr 8 02:32:19 2019 +0530
Change-Id: I9053e99d04b6da2fdcc642e9c62ce7a40c37127a
Original commit hash: 9e0c6b21f17c9d3e02fc084ad54ce2b179b89395

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxCommon.asl

================================================================================ 
Commit: 7e6f92e0076a8c1f8457297309a6186239d7e668 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:03 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Update Post-Si tuned USB2PHY parameters

Hsd-es-id: 1807381407
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Apr 3 12:32:28 2019 +0200
Change-Id: I62138f75d4025e967306811e6a81598ceb2f2877
Original commit hash: 14d3bf07d87fe2e765578640b335e1b1e7fb485a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 7d527e2293811325a648e78e739b0393683250cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:11:02 2019 -0700 
-------------------------------------------------------------------------------- 
Fix FSP UPD_S back-ward compatible check fail issue.

Hsd-es-id: N/A
Original commit date: Mon Apr 8 13:41:00 2019 +0800
Change-Id: Ic51afff7fbe513cc67865b32cb72762babbcb24a
Original commit hash: 65b35e7388d1adcc0cc41e2d64ed052b2f0c97a2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 4dcead50ea176a6c4ca793039a01bcfc94d47753 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:59 2019 -0700 
-------------------------------------------------------------------------------- 
VTIO SDEV Table changes

Update SDEV table implementation to include 'Flags' field to meet ACPI Standard Specification 6.2

Hsd-es-id: 1409203520
Original commit date: Mon Apr 1 15:25:00 2019 -0700
Change-Id: I2585b3527225fa6dac095a4bd82db9741d22b673
Original commit hash: ab0e8ce3d7ad038d35f454905cdee70f8ed5578e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
IceLakePlatSamplePkg/Vtio/Dxe/VtioDxe.h

================================================================================ 
Commit: 20d3c003379b71a2bfcc396056ca227906598063 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:57 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Apr 7 20:16:37 2019 -0700
Original commit date: Sun Apr 7 20:16:37 2019 -0700
Original commit hash: 616a1f8b9ae0e149ad9db19a71a4b9b0e5ba75b5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d72fbfdfedd6181d7e15baad4fcd48bef253fe98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Apr 7 20:11:48 2019 -0700
Original commit date: Sun Apr 7 20:11:48 2019 -0700
Original commit hash: 0757b045907ca8517696a978dd0b38c307331d1d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9beed776cd433231d26230279872c23fc2b84662 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:55 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] PCIe PTM is getting enabled even when Device does not support it.

Perform PTM configuration and enable PTM on root port only if the endpoint connected to root port supports PTM

Hsd-es-id: 1409063335

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Mar 19 11:11:55 2019 -0700
Change-Id: I6ff068a0b393281b6e8cc3a9fad84936705098e5
Original commit hash: 2d5f9093c278b45197ac634032434f8767a5316f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c

================================================================================ 
Commit: d70f7bf38d968005ec666a87097402d8e7c2169d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Apr 6 20:16:23 2019 -0700
Original commit date: Sat Apr 6 20:16:23 2019 -0700
Original commit hash: d3fea97e2f30ccd98d1fa9eeb5ae9daf5f25fbb1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c460e07ef5f34e74bd0f6aafb463fa2ecbdd452b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:51 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Apr 6 20:11:42 2019 -0700
Original commit date: Sat Apr 6 20:11:42 2019 -0700
Original commit hash: 42a4eb01614ea9829745898b4bd268ebfd776751

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 98292c5c7a0328ba6a9fb880e9fb54c14066d9ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Apr 5 20:24:25 2019 -0700
Original commit date: Fri Apr 5 20:24:25 2019 -0700
Original commit hash: 7021bd818b32cf390ec302b0b52a188413e187f2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a681e8e60edd086fccde208f6972af052a6940c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:49 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Apr 5 20:11:19 2019 -0700
Original commit date: Fri Apr 5 20:11:19 2019 -0700
Original commit hash: 976e39f053ed7bc5f5138353ef98626912e76c9f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c36330a8c777fa9fd7aaa3257b53706e3c92232a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:48 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Apr 5 19:54:31 2019 -0700
Original commit date: Fri Apr 5 19:54:31 2019 -0700
Original commit hash: 5894aba8af384973420c49c8a4927c0d66104c6e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 7d181d20d318f7acf2c6ebaec6e0daa433189686 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:47 2019 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL Dx Patch 0x1A

Update ICL Dx with Patch 0x1A

Hsd-es-id: <HSD-ES Number>
Original commit date: Fri Apr 5 14:41:30 2019 -0700
Change-Id: I699a09812d2bc6c2db6b381fcf8064a4569ccc9d
Original commit hash: fdc29f2ea89dbec2bf2b433414a80ae5f57aa8e5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 5be00c295276932a9be21f6a3070f41d0b3b18fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:44 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Hybrid Storage BIOS support - Sofstrap override and clock req mapping

Porting over changes required for hybrid storage devices from cannonlake PCH

Hsd-es-id: 1409063233

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Thu Feb 28 11:49:10 2019 -0800
Change-Id: I8abc3f4c055c9fa148f20bb9718cb9fa96347786
Original commit hash: 927e7d8f21f6f75481c1c311f12b23bd98fe059d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Include/Private/Library/PeiHybridStorageLib.h
IceLakeSiliconPkg/Me/Include/CoreBiosMsg.h
IceLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
IceLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
IceLakeSiliconPkg/Pch/Include/ConfigBlock/HybridStorageConfig.h
IceLakeSiliconPkg/Pch/Include/PchPolicyCommon.h
IceLakeSiliconPkg/Pch/Include/Private/Ppi/HybridStoragePpi.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiHybridStorageLib/PeiHybridStorageLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiHybridStorageLib/PeiHybridStorageLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchPcieClocksLib/PeiPchPcieClocksLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiRstPrivateLib/PeiRstPrivateLib.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc

================================================================================ 
Commit: 055455737c1c0038c38152d27c7ecb9ddc7d2ded 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Apr 4 20:21:48 2019 -0700
Original commit date: Thu Apr 4 20:21:48 2019 -0700
Original commit hash: 75c7dab9a1d081e959d34bd3786c0e407b1a9d38

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: db4315dd6a7e26131b71afb0d2efa37ce59b98e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:41 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Apr 4 20:11:25 2019 -0700
Original commit date: Thu Apr 4 20:11:25 2019 -0700
Original commit hash: d0855791856053ed7402f7ea9fed9a4b001206e0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 54244e748623e6294a25632c7e6432350527bf44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:40 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL]Fix: Control logic 2 and 3 only accept I2C BUS 1

Correct corresponding option and change logic to switch case.
It's a coding error found from TGL HSD and backport to Icelake

Hsd-es-id: 1409057341
Original commit date: Wed Mar 27 19:06:53 2019 +0800
Change-Id: I8cfdb6c7a8c7e5b28e21545b66a73442bea773b9
Original commit hash: 6073b33f630bb3eb1352cc1455876339df4d01f1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: ef8423976f36d5137a01563f73c648aa40f987e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:39 2019 -0700 
-------------------------------------------------------------------------------- 
[IceLakeSiliconPkg]: SUT automatically reboot during resume from S3 in Tboot with EDK build

TXT registers were not being restored in the EDK build.  Root cause event
notification times are different between FSP vs. EDK build.  Fix is to ensure
TXT regsiter restoration occurs after S3 Boot Script Execute.

Hsd-es-id: 1409178704
Original commit date: Thu Mar 21 09:51:07 2019 -0700
Change-Id: I7e5e4ee808a68c89c74369cb299045891452a189
Original commit hash: 68268b4ac870aa37cd46e120667a070785301420

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPei.c

================================================================================ 
Commit: 3e22463b928f13422f241886611815443240f6e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:38 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Invalid XHCLKGTEN value for ICP-LP causeing Compliance Tests fail

Fixing programming of bits 19:16 in XHCLKGTEN for PCH-LP.

Hsd-es-id: 1807291271
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Mar 25 13:27:59 2019 +0100
Change-Id: I9c3531bd199834f6612abd47e2861bc4bc0b5ba3
Original commit hash: 9d02bb71be10e71ec769f50dde517dac78939149

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/XhciInit.c

================================================================================ 
Commit: afeef1a410484b9981666aec32b81822a7285426 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:36 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Configure USB HS10 _PLD

Configure USB HS10 _PLD according to CNVi status.

Hsd-es-id: 1605354026
Original commit date: Wed Apr 3 16:37:08 2019 +0800
Change-Id: Ib5a0afefe15b923ea5b4ba683914569e7aec14f3
Original commit hash: 4e0767089803dda05c726786b1d7c37b35473263

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciIclUDdr4Rvp.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciIclYLpDdr4Rvp.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciSds.asl

================================================================================ 
Commit: 0cc00ced47605f5f5db6a7f2a4ec82721c19b81c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:35 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Apr 3 20:16:21 2019 -0700
Original commit date: Wed Apr 3 20:16:21 2019 -0700
Original commit hash: 67fee21039fc064794a6f14d44cfa5e9b76e7fbb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 250ace01256f79b21e8e3dedeb3e032a507aa8f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Apr 3 20:11:07 2019 -0700
Original commit date: Wed Apr 3 20:11:07 2019 -0700
Original commit hash: db70baa46fc1f9a8042790b85e47c342771ed5b7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9133d22ccb44458e0da1c469acbcf55a805af2ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Wed Apr 3 19:54:17 2019 -0700
Original commit date: Wed Apr 3 19:54:17 2019 -0700
Original commit hash: 7cecd5e880d81cb8ef78b8bd9e0324172795c536

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: e8cd8c89f1c32604a00e29ce72d11b1c73cd436d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:32 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Update BIOS programming for PMC requirement for ICL-N B0 stepping

Hsd-es-id: 1409215928
Original commit date: Fri Mar 29 17:02:58 2019 -0700
Change-Id: I17ba195e9decc2e99d6cc2cfd2274e5bcf8e0d23
Original commit hash: 38023db8311a4cfdc5c51ba796a4b3eef30f277f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: b98c0ee801d6ab0d3f3e5780a87ee702dfed6394 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:31 2019 -0700 
-------------------------------------------------------------------------------- 
BIOS changes needed to accommodate PD vendor updates for Retimer Capsule Update Flow.

Requirement from EC side changed. Now BIOS have to ignore I2C transaction Status BITs in DATA receive from EC for EC_C_GET_PD_FW_UPDATE_MODE Command.

Hsd-es-id: 1407834800
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Mar 28 16:57:50 2019 +0530
Change-Id: I72737d3fc39867b69530cbca5e18e1e7256b6181
Original commit hash: ffa3ccf490de1dc3141217d447aaab673f247c17

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/TbtRetimerCapsuleUpdate/RetimerCapsuleUpdate.c
IceLakePlatSamplePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c

================================================================================ 
Commit: 9ae19022103852bdc00c1509859e397ebc06f2cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:29 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Add posibility to enable/disable SDI0 and SDI1 native functionality for HDA Audio

Posibility to enable/disable was added in FSP interface. 
By default both SDI0 and SDI1 are enabled.

Hsd-es-id: 1507111074
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507111074
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Mar 18 14:56:13 2019 +0100
Change-Id: I85f83efac2f94c88a715ec081c978d7c7c155dbf
Original commit hash: a54b0be967a77d86780699c7ae5c3acf46a1402f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Pch/Include/ConfigBlock/HdAudioConfig.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsHda.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: f854e4fae9441bc6759af9f4e4a76272c8453f58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:27 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Debug camera BIOS for 3-camera in one PMIC feature

Save PCH Clock source value to Control Logic Devices and include IpuImgClkDsm.asl to Control Logic Device 0 when PMIC is selected

Hsd-es-id: 1507047757
Original commit date: Mon Mar 25 18:05:35 2019 +0800
Change-Id: I0c940b270c7574cceefaf95ccf9028b0909dfd3b
Original commit hash: f3780bc8e37be62c11574d3025a36803bf44a230

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 841c0db9324d88459b3d0386431992a4c71bf5f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:26 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH][ITSS] Fix ITSS IPC for non-shareable IRQs

This implementation fixes issue of FSP explicity clearing out
the ITSS IPC bits for external devices mapped to non-shareable
IRQs.

Hsd-es-id: 1807296914
Tracker-link: https://hsdes.intel.com/appstore/article/#/1807296914
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Mar 26 14:22:01 2019 +0100
Change-Id: Icfb1aa36ea0417cda1fd1c81a81e7d6de7af5514
Original commit hash: 5f392a916c008db958174ecf626fd388e33ca3fe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/ConfigBlock/InterruptConfig.h
IceLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c

================================================================================ 
Commit: 338f8a8bf69f9a25183b31e92bf270a1778fe3a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:25 2019 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS [B4 ES2][U/Y/YN/UN] : BSOD (DRIVER_UNLOADED_WITHOUT_CANCELLING_PENDING_OPERATIONS) Is observed while booting to OS with PSMI Support enabled in BIOS

Hsd-es-id: 1606889770
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Mar 28 15:21:15 2019 +0530
Change-Id: I0bd726d68ed174fe4c746b5ac23d50f3fb0f723d
Original commit hash: abc767f07c579588428939dee651d586e759a8d2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

================================================================================ 
Commit: a74c156ad912d0929985ae668636dae77149dc63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:24 2019 -0700 
-------------------------------------------------------------------------------- 
ICL[BIOS][D0/D1][ICL_U/YN]: Hyper Threading Option is GREYED OUT and Enabled by default in BIOS

SKPD bit to identify DASH stepping is applicable for anyting till B step , skipping the check of this BIT for naything beyond B4 stepping

Hsd-es-id: 1607080765
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Mon Apr 1 19:30:57 2019 +0530
Change-Id: I3badaff08200f3881c03658aeea9e64cd9f9f8c2
Original commit hash: 46debc7f157ec806bd23e8a087d285bc34a8de3b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: d5319c8bfc5a082fa7686277ecd4511d4d1d98d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:21 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Apr 2 20:22:20 2019 -0700
Original commit date: Tue Apr 2 20:22:20 2019 -0700
Original commit hash: 8a95f760dd19ab4daaa2eb53d680acd8168c18b9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: fd472c8549802c6cc0cec01790a5898578271209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:20 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Apr 2 20:11:19 2019 -0700
Original commit date: Tue Apr 2 20:11:19 2019 -0700
Original commit hash: 342d1036acd4f4b19e1af1162d142991327f7b8d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 413f2eec8d2de17a4c2f025cdf6870788e809781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:19 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Apr 2 10:36:50 2019 -0700
Original commit date: Tue Apr 2 10:36:50 2019 -0700
Original commit hash: df58ba9ea6b024fb42880735d6cb5be11956d322

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: cfeab86a3fa661b09393d390c2dcf21bcc66ab80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:17 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Intel(R) Control Logic Yellow Bang observed

Revert "[PCH] Fix ACPI ASL code build errors after update standard ACPI ASL compiler to latest version"
This reverts commit 652d4027d0ba1cb625b51175e1d651e432377ab9.

Hsd-es-id: 1607137396
Original commit date: Tue Apr 2 09:06:39 2019 -0700
Change-Id: I118c555fb6515b6b85593b7f7f19e0c89a35016e
Original commit hash: c72c5868d38d8147eeabcac9114e8cf9603c9e35

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeOpenSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
IceLakePlatSamplePkg/Tools/Iasl/iasl.exe
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/SiPkgBuildOption.dsc

================================================================================ 
Commit: 56c2c7f661c0d9306ba3bcaa381132e5788b7fbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Apr 1 20:27:32 2019 -0700
Original commit date: Mon Apr 1 20:27:32 2019 -0700
Original commit hash: 2942206529a32f661da7bcaf3c4f5ad48e97c682

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: bb0b07cfd86b806da3def45349fc589c1322721c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:15 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Apr 1 20:15:57 2019 -0700
Original commit date: Mon Apr 1 20:15:57 2019 -0700
Original commit hash: 3020a60f0a8302aa9de0cc2087eb6ef49f6abc59

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b0554eb65fc56c8681a0bade2150fd819e4b0458 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:13 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Apr 1 20:11:22 2019 -0700
Original commit date: Mon Apr 1 20:11:22 2019 -0700
Original commit hash: 92245d1252421dbcf611a08b871db4aa8c97f322

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3b3b32d9db4b4a25bffe89404e06b8064b65c462 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:12 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Mon Apr 1 18:28:41 2019 -0700
Original commit date: Mon Apr 1 18:28:41 2019 -0700
Original commit hash: 2482367ef11de63bca06332f101ddd7ca867fba9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 92f79aebd51a78a4c45fa7c403e95427a86c4d86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:09 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Mon Apr 1 18:06:16 2019 -0700
Original commit date: Mon Apr 1 18:06:16 2019 -0700
Original commit hash: 99df5332093de1ca314d9c8f82137cc1c0cb241e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 9d67c48d594602af17182891f2b4917890b506b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:08 2019 -0700 
-------------------------------------------------------------------------------- 
[BIOS Guard] cannot update new BGUP in Windows

Updated and cleaned BIOS Guard NVS area related files
Added check for BIOS Guard Disabled flow when loading BG NVS variables

Hsd-es-id: 1305815180
Original commit date: Wed Mar 27 22:58:19 2019 -0700
Change-Id: Ia5ae7fbe04263537ea5611f22977f3c5c9162997
Original commit hash: d5362a703f916387297d72c9e189a004c3352988

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf

================================================================================ 
Commit: 6bf68d8f87b1fe1ffb8040f25503a21040cf1b1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:07 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "[PCH] Enable SATA Alternate ID for RAID Premium Mode as Default"

Hsd-es-id: 1806218042
Original commit date: Mon Apr 1 09:01:03 2019 -0700
Change-Id: I1accf3a9a33165152e612d20cd8565c8fc1d1c0a
Original commit hash: a240d0e2779844547db203eea98cfe3af6134caf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakeSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 7a7bc2020aaa4f61936f0b01a7df450d04f28751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:06 2019 -0700 
-------------------------------------------------------------------------------- 
Deprecated VrVoltageLimit since already implemented in Overclocking

Change:
Deprecated/removed VrVoltageLimit from setup menu and reference code since already implemented in Overclocking.

Hsd-es-id: 2206599490
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Feb 25 17:13:40 2019 -0800
Change-Id: If4d300f75bfcd189e1d236d5d594361ebe3992a2
Original commit hash: 304ba4094293533f4661319d76f96c3a1eca4c33

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakePlatSamplePkg/Setup/CpuSetup.uni
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

================================================================================ 
Commit: de338cd17f1a332ec423e3e215be7da4a6187b41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:04 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Apr 1 18:07:48 2019 +0000
Original commit date: Mon Apr 1 18:07:48 2019 +0000
Original commit hash: abce589f97f39b16b53cd47f0900258a724bc77b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: edbad2e6b5d30e2c1a6ecb1d0686a3bdd5709624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:03 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Error handling for TCSS FW corruption - Disable TBT IPs when TBT IMR is not valid or done

Hsd-es-id: 2207142756
Original commit date: Tue Mar 19 14:07:12 2019 +0800
Change-Id: If41fac5713e4c6480db2c15e4672bf6e63558703
Original commit hash: dc7da89214c7a75ecf80efe026e254cd9c0878fd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: d397e51a8e198862d4c6445777e0212e05b7f2da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:02 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Update BIOS programming for USB 3.1 Gen2 Tx tuning

Add DWORD9 register for USB 3.1 Gen2 Tx tuning

Hsd-es-id: 1409194828
Original commit date: Thu Mar 28 17:29:23 2019 -0700
Change-Id: Ia32b90a24df07c4e4e972d9720ff8558217e6658
Original commit hash: a5fe07941c4cb37245c9fed7677175ddb2cacbdc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Include/ConfigBlock/Usb3HsioConfig.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsHsio.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 2099107ae7782fab1ab651c7418fb0cbeb296d73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:10:00 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Fix ACPI ASL code build errors after update standard ACPI ASL compiler to latest version

1. Fix iasl compile warning 3150.
2. Disable warning 3157.

Hsd-es-id: 2205465921
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205465921
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Mar 28 11:37:48 2019 +0800
Change-Id: I8533aa1fdcb96a87df25a0626e705e161ac1edfc
Original commit hash: 652d4027d0ba1cb625b51175e1d651e432377ab9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeOpenSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
IceLakePlatSamplePkg/Tools/Iasl/iasl.exe
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/SiPkgBuildOption.dsc

================================================================================ 
Commit: 4c508de80030da36876cffbd9e220c74312bec1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:59 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL-I MRC] Update the ICL-I Memory Frequency Default to 4267 G2

Changes:
-Update the ICL-I Memory Frequency Default to 4267 G2
     Low: 2133 G2
     Mid: 3200 G2
    High: 4267 G2
-Add MiniBIOS support for ICL-I

Hsd-es-id: 2207229704
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/2207229704
Original commit date: Thu Mar 28 05:34:26 2019 -0700
Change-Id: If1ba8e0c7e04323890e3e5b392efdfa26a855d6f
Original commit hash: 5e45d7894f03bcfc4be47986dbd65c7538a4a8b9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: dfda7fdc8e4e84fab3c7d25001e2c5d95dadc073 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:58 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg: FspmArchConfigPpi should be used per FSP 2.1 draft spec defined.

Install FspmArchConfigPpi for MRC to consume FspmArchConfigPpi.

Hsd-es-id: 1507072039
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507072039
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Mar 13 16:59:42 2019 +0800
Change-Id: I67ae85422b2f9d1153cdeedaa6dbc612004a06f9
Original commit hash: ebf86e9169459977676fcd8a78e3f95994f7a06e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakeSiliconPkg/Include/Ppi/FspmArchConfigPpi.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: 4358392e78f98c1a6860157787dafea38c0da777 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:56 2019 -0700 
-------------------------------------------------------------------------------- 
Remove _DEP objects for PEP dependent devices

BC-RQTBCLF-686 : ACPI _DEP was used in a non-standard way and a _DEP method is no longer needed as PEP driver (intelpep.sys) loads as a boot start driver by OS.

Hsd-es-id: 2204758901
Original commit date: Mon Apr 1 12:49:28 2019 +0530
Change-Id: I291b0bd4004e7190d80497ff5c25ef7827b72830
Original commit hash: a309505e26d5283729635b2f37892a56c1e91e86

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl

================================================================================ 
Commit: cb4324dda4fd0702f576d90aa691247a5f0b1cbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:55 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Verb Table Changes to be integrated in BIOS for DMIC connection through on-board codec

Update verbs table for ALC700

Hsd-es-id: 1507109856
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507109856
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Mar 26 11:00:02 2019 +0100
Change-Id: Ib718e4f3f5754b581ebbf29db2f21d176361c5f3
Original commit hash: 1aae9f0f2b8cc3fd631a8b4b38f90fcbd47abd05

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h

================================================================================ 
Commit: 68e40fb1ac76f42c307cbd2f560b0721c74537f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:54 2019 -0700 
-------------------------------------------------------------------------------- 
ICL [ICP-PCH] New ICL Platform VR POR file WW1219

Added PM support for ICL-U 2+2 15W platform

Hsd-es-id: 1409183062
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Thu Mar 21 13:50:29 2019 -0700
Change-Id: I3fd15ed4d75189abffce30f612930914ccfa0e24
Original commit hash: f01fd5babe00c811c22fdcdd04695cb632be94e4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: a5e0bb48625ff7ef261b2f59940b22c3fc35613e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:53 2019 -0700 
-------------------------------------------------------------------------------- 
Remove DxeOverrideAcpiReset() workaround in PlatformUpdateTables()

Remove the Reset override from AcpiPlatform and FspInitPreMem driver since it is only needed for ICL Ax stepping.

Hsd-es-id: 2206841526
Original commit date: Thu Mar 28 10:43:11 2019 +0800
Change-Id: If6df0f7f4f202aaf4a542c595ac69dec9b990d80
Original commit hash: f59115509cac6f369e0e20f936e79793bf46446a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf

================================================================================ 
Commit: 318c6e71f7df29ed3658b469e506e241f260b5fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:51 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Mar 31 20:21:44 2019 -0700
Original commit date: Sun Mar 31 20:21:44 2019 -0700
Original commit hash: adccca48cc32563790fe043931c16c3e96c85e6c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 29375959bba15c102adb7eeb0c27fd9848f63589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Mar 31 20:11:17 2019 -0700
Original commit date: Sun Mar 31 20:11:17 2019 -0700
Original commit hash: ab7078087f1bd63e8f7c6aaf7f870a1949c56638

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 46a206e703c91e2454ab5c69a350ea7f6b58fe56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:49 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Mar 30 20:16:23 2019 -0700
Original commit date: Sat Mar 30 20:16:23 2019 -0700
Original commit hash: 1642f7d17fb39a1d3ce99aa2e5fd31db3ef527d3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c84de38bf18bf24af4930198705dd4c3ef14e673 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:48 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Mar 30 20:11:05 2019 -0700
Original commit date: Sat Mar 30 20:11:05 2019 -0700
Original commit hash: c8cd63f3942358998e96e30434bb582165c17cd0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2d510b89041bc770ef782970d04fe03a0fee4dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:47 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Mar 30 17:45:49 2019 -0700
Original commit date: Sat Mar 30 17:45:49 2019 -0700
Original commit hash: 274b989563a017bce1162447a90ea7c80b360c9f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDriver.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDxe.inf
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfigImpl.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfigNvData.h
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 77b19f8997d9293175dc37ec25e81888fa552f52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:45 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Sat Mar 30 01:24:34 2019 -0700
Original commit date: Sat Mar 30 01:24:34 2019 -0700
Original commit hash: cce7c0e348aff5e4045df48b5e8c2fac5a904b65

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: a105749218ba466e81519161610fb41b4e23a394 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Sat Mar 30 01:06:19 2019 -0700
Original commit date: Sat Mar 30 01:06:19 2019 -0700
Original commit hash: f769ab30434735210b3bbf4a35d2d4fad155d9a9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 1643602dbc4fe22b98d2fb1f450a4c81a1ed1c86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:43 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Mar 30 02:01:29 2019 +0000
Original commit date: Sat Mar 30 02:01:29 2019 +0000
Original commit hash: 37a1a00703dd4a9e5ca55a055d4b40eeaa874e05

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 78706575c74542f81cdbdc162851069b2d3420b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:42 2019 -0700 
-------------------------------------------------------------------------------- 
ICL : 64-bit PCI MMIO Read/Write does not work - adding a file missing in Change-Id: Ia5a156655260046204d54c69c46a80e0a4996a15

64-bit MMIO Read/Write does not work for PCI devices.
This needs to be split into 2 DWORD Read/Writes.
- Updated for CPU RC

Hsd-es-id: 2206624665
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Mar 12 13:48:22 2019 +0530
Change-Id: I32b6b768c009570ae633d721c90195f3597e6bd5
Original commit hash: c86a626421bb483d4675373cc2756e83ac34c96d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: b2256562daf6b71f713dd55255a828b5e2746f79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:40 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] LPC/eSPI device(Bus0 Dev1F Fun0) Write Protect Disable bit (Offset DCh bit 0) can be changed

Need to set SMI_EN_TCO when doing SPI/LPC BIOS WP SMI registration

Hsd-es-id: 1507119100
Original commit date: Wed Mar 20 16:25:23 2019 +0800
Change-Id: I809807271b8f15b029777d9fb9058ddc1dfac7bb
Original commit hash: 7553a076fe99b2c5901da9820514985a51ee9766

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c

================================================================================ 
Commit: d5fbcd3dbb7c016f6e2bc9292ba14f1effa6bcb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:38 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] S4 resume got twice unexpected global reset.

Calculate ChipsetInit CRC only using the OR mask porgrammed in each register to avoid the dont care or read only bits

Hsd-es-id: 1507101540
Original commit date: Mon Mar 11 19:13:53 2019 -0700
Change-Id: Ia78f17af35933ffc5d5d3e5d2b9d11036eeb1956
Original commit hash: 5f9274d5b58d32b4838bbc659a5f5314711c543c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiHsioLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioPreMem.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 11f241473dc4f16c02ebd5e0ed544851eb81e288 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:37 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL] ICL_PO_FLAG clean up

-Remove from CPU related files.

Hsd-es-id: 1409008365
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Mar 8 15:19:56 2019 -0800
Change-Id: I194c69347a76acba752b33ea027d98696a5ab04c
Original commit hash: 65c18fc3557bcb7f9466c7c816dd889237333a9a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: f6b1a70e64dce7d420b5225bdfdc45a381bf6fec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:34 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL][TCSS] Support various PICEXBAR in TCSS RTD3 support.

Hsd-es-id: 2207092203
Original commit date: Tue Mar 12 23:00:54 2019 +0800
Change-Id: Icce63cd79bf7bbfd7fc83d7307b42b7100f3dbf4
Original commit hash: 68fd358034f4a2e5fa242a2154b742088da2b30e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 9be3711dc3110298ae282e2d139df0ad0c89a639 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:33 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: BIOS support for new Device PMAX for 19H1 support

Add PMAX devices support

Hsd-es-id: 1408989006
Original commit date: Fri Mar 15 14:57:01 2019 +0800
Change-Id: I3ad377161ab5fd828d20c69e57670bb0416084b8
Original commit hash: c9ccf5bb1317fbdfa4eb8707c1c9f228ccf6ba3c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PmaxDev.asl
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr
IceLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 1a8e2f0edba1e6efe47ba85c8664f99b88090fa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:31 2019 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL Bx Patch 0x40

Update ICL Bx with Patch 0x40

Hsd-es-id: <HSD-ES Number>
Original commit date: Wed Mar 27 13:30:28 2019 -0700
Change-Id: I2748bab5954c492cf9e1384e0b164652c9597ef8
Original commit hash: e7764ae718148adfaf368e592aa739d456954fb5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 74516e8cddd65bc67d3a7cbc2fdb3c7b138bf7f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:30 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Mar 28 20:28:43 2019 -0700
Original commit date: Thu Mar 28 20:28:43 2019 -0700
Original commit hash: 292c6ec8e7f2784a2ebf8ea905d86d704ff13c94

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f6771ca2ddc983b13de1e32a6f8d4120b4611372 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:28 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Mar 28 20:17:03 2019 -0700
Original commit date: Thu Mar 28 20:17:03 2019 -0700
Original commit hash: bc2a895792e826c531f7e542a9d814c2cf9795c0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: fa8a8b0a3728a3c91cf362e27ebcf679dd49b6de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:27 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Thu Mar 28 20:11:35 2019 -0700
Original commit date: Thu Mar 28 20:11:35 2019 -0700
Original commit hash: 0a1546afbd0ba7af4e6baf7b08919fd44ecb9e30

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

================================================================================ 
Commit: c2f614e5d0ba1ddca01aa4a81785b1cfb4789fca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:26 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Thu Mar 28 19:54:25 2019 -0700
Original commit date: Thu Mar 28 19:54:25 2019 -0700
Original commit hash: a7ee7ed70cdd3fa3eb0009b6cc5ac6c126f308f8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: b085d40a69cf8b2479d2daae97c4c1a286491c3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:24 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] EV POWER save and convolution changes - part II

Remove 10% from convolution function, no need to extra for defaults.
Add extra margin (+40) for Read AMP when system NOT in POWER TRAINING MODE.
Enable POWER save for MrcDimmODTTraining in Power training mode (only for low frequency).
Activate convolution on MrcReadEQTraining and order MrcReadEQTraining results prints.
Bug fix for using SetupIOTestBasicVA in MrcReadEQTraining.G6

Hsd-es-id: 1306344111
Tracker-link: https://hsdes.intel.com/appstore/article/#/1306344111
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Mar 26 11:52:31 2019 +0200
Change-Id: I75b3546cca919798b0d09cd71a8623a27f8ee3a1
Original commit hash: 95131724184eee9fa73bb4dabecf5aec61f06a1c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9b07125086934e6bc485e3872948e8c673c8d8d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:22 2019 -0700 
-------------------------------------------------------------------------------- 
Fix KW issues in Security area - HSTI

Corrected the size of the type instead of size of pointer for Zero Mem Calls
Replaced BuildHstiStatusString by BuildHstiStatusStringAndSize API
Refactored BuildHstiStatusStringAndSize and BuildAndAppendHstiStatusString APIs
Updated Doxygen comments and removed unnecessary assert
Updated Doxygen comments in .h file and clean up defines

Hsd-es-id: 1409005061
Original commit date: Thu Mar 7 12:01:49 2019 -0800
Change-Id: I7beb80d935c5be3c1cfec1dcaf089f8bba6a6de3
Original commit hash: a5b31bcc42a69549f12a8f67b107d414559dac75

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c

================================================================================ 
Commit: 0f573330594759e7169f186141318242ae2f220b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:21 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL-TXT] Fixes for SINIT update through ACPI dummy device

Updated the code to call TxtNvsUpdate() to pass TXT enabled infromation to ASL code

Hsd-es-id: 1409194855
Tracker-link: https://hsdes.intel.com/resource/1409194855
Attestation-link:IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Mar 25 18:13:12 2019 -0700
Change-Id: I8238dd86d80edcb1414dfb714c5517f94e22a5c4
Original commit hash: 6875bc5a648ca46b6940814d4d51b4ac3f2d0402

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/TxtNvsUpdate.c

================================================================================ 
Commit: 7c3c3449fb7b9629edfec860ad700c5d6f27b5e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:19 2019 -0700 
-------------------------------------------------------------------------------- 
ICL Security [Capsule] : SUT hangs at PC 00F2 sporadically on giving power interrupt while Capsule is updating

  1.Add NvmePciHcPeiForNonFsp.inf and AtaDeviceDriverPeiForNonFsp.inf for FSP Dispatch mode because FspApi mode doesn't install gFspSiliconInitDonePpiGuid.
  2.Set BOOT_ON_FLASH_UPDATE again for FSP Dispatch mode after memory discovered.
  3.Patch PeiCoreFvLocation for FSP Dispatch mode when Top Swap is enabled.
  4.Increase PcdPeiCoreMaxPpiSupported value for FSP Dispatch mode.
  5.Set PcdFspsBaseAddress when Top Swap is enabled.

Hsd-es-id: 1606906537
Original commit date: Fri Mar 8 13:43:51 2019 +0800
Change-Id: I3cb76151ad40c5f144af95076727ed4219424633
Original commit hash: aafaff776f969e4fda44938c392e240eb58375f3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
IceLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
IceLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
IceLakePlatSamplePkg/Features/Nvme/NvmExpressHcPlatformPei/NvmePciHcPei.inf
IceLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaDeviceDriverPei.inf
IceLakePlatSamplePkg/FspBinFvsBaseAddress.dsc
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: bdb47d0cc3cad1a767537f8299618300ce6299fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:16 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Enable SATA Alternate ID for RAID Premium Mode as Default

Enable SATA Alternate ID for RAID Premium Mode as Default

Hsd-es-id: 1806218042
Original commit date: Mon Jul 16 14:39:09 2018 -0700
Change-Id: I6dd98003c22719c14575e97adbe387fa4a758d92
Original commit hash: ec112d1a443f4ba98b86706f312f2bd04a31af80

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakeSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 638b1b341791c487516dac1838426720e64715ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:13 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] BIOS Workaround to avoid PCIe PTM preventing S0ix entry in the PCH

Setting bit[11-10] in register offset 0x42C as a workaround for PCie PTM issue

Hsd-es-id: 1409192365

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Mon Mar 25 17:08:40 2019 -0700
Change-Id: I353cd2b69f130c9baacee693107d94ee552c681d
Original commit hash: f188a5e27b8b48f241d0e60ec609ee323c504a95

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPcie.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 33250ea2c88f2fa09028a18a2e077820d7e341ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:10 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/CapsuleUpdate : G3 shutdown is required to upgrade EC and PD

1. Apply EC reset to Monolithic/Standalone EC and CypressPD FMP to replace manual G3 shutdown after FW update.
(EC reset in CypressPD is a WA enforcing EC to re-read PD version. It's supposed to be removed after EC has addressed the problem)
2. Create CapsuleUpdateResetLib to avoid duplicated function copies in different FMPs.
P.S. Rework on RVP/SDS might be required and EC 1.31 or beyond is needed. Otherwise system would hang after sending EC reset command.

Hsd-es-id: 1507122950
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507122950
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Mar 13 18:01:34 2019 +0800
Change-Id: I3a7a633f2e5604b3a59646dc38f0bd68ecb52f71
Original commit hash: cb99e2406b4bca4bc483bae97686d59cfa5396c7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformEc.dsc
IceLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc
IceLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMonolithic.dsc
IceLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/CapsuleUpdateResetLib.h
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoveryVarLockLib.inf
IceLakePlatSamplePkg/Library/BaseEcLib/BaseEcLib.c
IceLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: e67aa26315e60026463b1a17ff5516396fd9922f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:07 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] Global reset failed for Chipset init crc sync.

1. Include DXE ResetSystemLib in FspPkg.dsc file for RT reset service.
2. Add more obvious log message--Reboot System!!! before execution reset
3. Use SiScheduleReset to defer reset until proper timing to reduce global reset times per boot.
   Besides, global reset prior to MRC, where HECI reset message not available yet.

Hsd-es-id: 1507107975
Original commit date: Wed Mar 13 17:45:57 2019 +0800
Change-Id: Icc8857ce02afd94fcfb01922c366a7e9d15c862a
Original commit hash: 5b50b8a767320d23562e5303fc8992ac53070f39

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
IceLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.inf
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeHeciReset.c
IceLakeSiliconPkg/Me/Library/PeiMeLib/MeHeciReset.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: 4ee6b8fb7fdd7a9607df4560a4f088b9eba9e01d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:09:02 2019 -0700 
-------------------------------------------------------------------------------- 
SUT is taking more than 15 min to boot to OS, After setting CPU TH Mem Buffer Size 0 to 512MB with ITBT Disabled (DCD == 1)

It's caused by misalignment of memory size between memory allocation and set cache (UC). Taking DCD into account for
size calculation. Refine trace hub memory size configurationi flow.

Hsd-es-id: 1607015409
Original commit date: Fri Mar 8 18:10:22 2019 +0800
Change-Id: Ie4515a7e84abe73413e27ef840c6a1fc8221e317
Original commit hash: 46ef57ff70b190f068e3a7f476fb9000436eacad

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Include/Private/Library/PeiCpuAndPchTraceHubLib.h
IceLakeSiliconPkg/Include/TraceHubCommonConfig.h
IceLakeSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
IceLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
IceLakeSiliconPkg/Library/Private/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
IceLakeSiliconPkg/Library/Private/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c

================================================================================ 
Commit: 5e59799dc754038702d235febd142d3bc0241cb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:08:58 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL][ITBT PCI] BIOS Itbt PCI root port settings missing configuration from BWG0.92
 Register			      Current Value	Expected Val
 MPC2.LSTP                  	 0x0L       	 0x1
 ACSCAPR.U                  	 0x0L       	 0x1
 PCIEALC.PDSP              	  0x1L       	 0x0
 IOMMUMISCDIS.H2PDIS        	 0x0L       	 0x1

Hsd-es-id: 1507098560
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Mar 12 10:45:13 2019 +0530
Change-Id: I3f0f96148b4ba37235213efa201a717c0827ac79
Original commit hash: 294f08cde6719c944d15e00b4b41084e72eed09f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c

================================================================================ 
Commit: 41a1c481268700ff6d2906d9bf261e6dbeb21908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:08:52 2019 -0700 
-------------------------------------------------------------------------------- 
SecurityPkg/TcgConfigDxe: Allow enabling TPM 1.2 device from disabled state.

Pull from b49758c11280a0dfba981632ed6ed06ed80a30d8 of EDKII master.

Currently the TCG config setup form defaults the physical presence action to
PHYSICAL_PRESENCE_ENABLE, this prevents the action from being called. When a TPM
1.2 device is in Disabled and Activated state it is not possible to issue the
PHYSICAL_PRESENCE_ENABLE using the menu action.

By having the form default to PHYSICAL_PRESENCE_NO_ACTION, the user is now able
to select PHYSICAL_PRESENCE_ENABLE and toggle the TPM 1.2 device enable state.

Hsd-es-id: 1409055209
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Feb 27 15:22:12 2019 -0800
Change-Id: I68a6183d126131449988f86f5af9b51027990e53
Original commit hash: 5bf2d5330d3e68834137fd54ad484ec82b72b421

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/DoxygenRpOverride.md
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfig.vfr
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDriver.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDxe.inf
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDxe.uni
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDxeExtra.uni
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfigImpl.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfigImpl.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfigNvData.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/TcgConfigDxe/TcgConfigStrings.uni
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: eeddfd24b5959f51af7d6136acf1f20a40a58470 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:08:48 2019 -0700 
-------------------------------------------------------------------------------- 
ICL: TBT BIOS: Propagate wake info by _DSD

1. Add TIVS[TcssIomVccst] NVS item to indicate the TCSS iom Vccst and base on it to report WAKE_SUPPORT of TBT DMA's _DSD
2. Remove TbtWakeSupport SETUP option.

Hsd-es-id: 1409055415
Original commit date: Wed Feb 27 14:27:03 2019 +0800
Change-Id: I2829bdab1b54f2ec478378651a9b35ca24ce3957
Original commit hash: f5f7de9dd6b730b611eb434cf8042337e2d6871a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/TbtSetup.hfr
IceLakePlatSamplePkg/Setup/TbtSetup.uni
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssDma.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Include/SaTcssHob.h
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: d94a18cb9d6e594beab8017cf8470c1ad5cab44d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:08:41 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH] BIOS to always enable PSF Forced Relaxed Ordering (FRO) for RS0 downstream completion
Set EgresssFRO/IngressFRO for all PSF's

Hsd-es-id:1409051427
Tracker-link: https://hsdes.intel.com/appstore/article/#/1409051427
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

Original commit date: Fri Mar 8 13:02:26 2019 -0800
Change-Id: I6d29ec20497a6e67bfdd259ea31e6e5a1dda317a
Original commit hash: 7ab48f2a3994c1cb6fb3651c1d0357567547b679

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPcr.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPsfIcl.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibIcl.c

================================================================================ 
Commit: 6b40968d5f01d26d11059cee230ceaebb4b6d32d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:08:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Mar 27 20:41:22 2019 -0700
Original commit date: Wed Mar 27 20:41:22 2019 -0700
Original commit hash: 8630da72c3779299bc30a14338aead01acd03a15

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6105aa55bb6c5e4d6895e53c170bfc3d428e66a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:08:31 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Mar 27 20:13:29 2019 -0700
Original commit date: Wed Mar 27 20:13:29 2019 -0700
Original commit hash: 011421b3ea6cfa90b2157033f0823db460a4cdac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1ff86badd849c3b815cebad5a9924beaaed1a75a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:08:11 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL HaT Tpe] Analyze various feedback on platform code.

Resolution: Check array index to prevent overflow issue.
Impacted: ICL platforms.

Hsd-es-id: 2206261415
Original commit date: Fri Mar 8 13:49:54 2019 +0800
Change-Id: Ide55e16a9d6ed70157c4ebd8701aabcd91c53f33
Original commit hash: 6875277d7559710f79145647ba989481305aeca8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 929e5d587432bf6793085eba809acc131136da48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:07:22 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Mar 27 00:21:35 2019 -0700
Original commit date: Wed Mar 27 00:21:35 2019 -0700
Original commit hash: 7181f67b5ef10691642db99f25cf269d54b1af85

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 843cb43e1499d78fd41921284853064fa1fc8324 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 16 10:07:14 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Mar 27 00:11:51 2019 -0700
Original commit date: Wed Mar 27 00:11:51 2019 -0700
Original commit hash: efe65b5f3fb6482121dddac34177f3589bee07ae

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec
