<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>lvin</spirit:vendor>
  <spirit:library>Interfaces</spirit:library>
  <spirit:name>UartMaster</spirit:name>
  <spirit:version>v1_0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>AResetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AResetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AClk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AClk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">M_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">AResetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Uart</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Uart_RxD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Uart_TxD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWAddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWLen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWSize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWBurst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWLock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWCache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWProt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWQos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WData</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WStrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WLast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BResp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARAddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARLen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARSize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARBurst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARLock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARCache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARProt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARQos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RData</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RResp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RLast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M_AXI</spirit:name>
      <spirit:range spirit:format="long">4294967296</spirit:range>
      <spirit:width spirit:format="long">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>UartMaster</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_lvin_Interfaces_AxisUart_v1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_mm2s_mapper_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_lvin_Axi4Stream_Framing_v1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_lvin_Axi4Stream_DestPacketizer_v1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c18605ed</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>UartMaster</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_lvin_Interfaces_AxisUart_v1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_mm2s_mapper_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_lvin_Axi4Stream_Framing_v1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_lvin_Axi4Stream_DestPacketizer_v1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c18605ed</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:modelName>UartMaster</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>26c9d8f5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>AClk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AResetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Uart_TxD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Uart_RxD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWValid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWReady</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWAddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWLen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWSize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWBurst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWLock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWCache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWProt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWQos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WValid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WReady</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WData</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WStrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WLast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BValid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BReady</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BResp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARValid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARReady</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARAddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARLen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARSize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARBurst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARLock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARCache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARProt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARQos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RValid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RReady</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RData</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RResp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RLast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>g_AClkFrequency</spirit:name>
        <spirit:displayName>G Aclkfrequency</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_AClkFrequency" spirit:minimum="0" spirit:rangeType="long">200000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>g_BaudRate</spirit:name>
        <spirit:displayName>G Baudrate</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_BaudRate" spirit:minimum="0" spirit:rangeType="long">9600</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>g_BaudRateSim</spirit:name>
        <spirit:displayName>G Baudratesim</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_BaudRateSim" spirit:minimum="0" spirit:rangeType="long">50000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(7 downto 0)">
        <spirit:name>g_EscapeByte</spirit:name>
        <spirit:displayName>G Escapebyte</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_EscapeByte" spirit:bitStringLength="8">&quot;01111111&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(7 downto 0)">
        <spirit:name>g_StartByte</spirit:name>
        <spirit:displayName>G Startbyte</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_StartByte" spirit:bitStringLength="8">&quot;01111101&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(7 downto 0)">
        <spirit:name>g_StopByte</spirit:name>
        <spirit:displayName>G Stopbyte</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_StopByte" spirit:bitStringLength="8">&quot;01111110&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rtl/UartMaster.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c18605ed</spirit:userFileType>
        <spirit:logicalName>lvin_Interfaces_UartMaster_v1_0</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_lvin_Interfaces_AxisUart_v1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="lvin" xilinx:library="Interfaces" xilinx:name="AxisUart" xilinx:version="v1_0">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_mm2s_mapper_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_mm2s_mapper" xilinx:version="1.1">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_lvin_Axi4Stream_Framing_v1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="lvin" xilinx:library="Axi4Stream" xilinx:name="Framing" xilinx:version="v1_0">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_lvin_Axi4Stream_DestPacketizer_v1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="lvin" xilinx:library="Axi4Stream" xilinx:name="DestPacketizer" xilinx:version="v1_0">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rtl/UartMaster.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lvin_Interfaces_UartMaster_v1_0</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_lvin_Interfaces_AxisUart_v1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="lvin" xilinx:library="Interfaces" xilinx:name="AxisUart" xilinx:version="v1_0">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_mm2s_mapper_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_mm2s_mapper" xilinx:version="1.1">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_lvin_Axi4Stream_Framing_v1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="lvin" xilinx:library="Axi4Stream" xilinx:name="Framing" xilinx:version="v1_0">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_lvin_Axi4Stream_DestPacketizer_v1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="lvin" xilinx:library="Axi4Stream" xilinx:name="DestPacketizer" xilinx:version="v1_0">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/UartMaster_vv1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_26c9d8f5</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>UartMaster v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>g_AClkFrequency</spirit:name>
      <spirit:displayName>AClk Frequency [Hz]</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.g_AClkFrequency">200000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>g_BaudRate</spirit:name>
      <spirit:displayName>Baudrate</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.g_BaudRate">9600</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>g_BaudRateSim</spirit:name>
      <spirit:displayName>Baudrate sim</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.g_BaudRateSim">50000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>g_EscapeByte</spirit:name>
      <spirit:displayName>Escape Byte</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.g_EscapeByte" spirit:bitStringLength="8">&quot;01111111&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.g_EscapeByte">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>g_StartByte</spirit:name>
      <spirit:displayName>Start Byte</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.g_StartByte" spirit:bitStringLength="8">&quot;01111101&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.g_StartByte">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>g_StopByte</spirit:name>
      <spirit:displayName>Stop Byte</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.g_StopByte" spirit:bitStringLength="8">&quot;01111110&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.g_StopByte">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">UartMaster_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>UartMaster v1_0</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_2</xilinx:autoFamilySupportLevel>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-23T15:50:41Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18367f90_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d5045d_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518491f7_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc49ae7_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534e0673_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40125512_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720eb36a_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc3e588_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9c0ea8_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d48daf_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0c21f0_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecf98f_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175881a9_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2464c2de_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3144825d_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70db128f_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4977c8a7_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6741b027_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320d98a7_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e44c8b_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c63bbcf_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6bd48b_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292c1633_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78854629_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ea4792_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30aadd75_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417d9e66_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad6f8e6_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f74b8a2_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3385155c_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b279ad8_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1180fbbd_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536e3ed2_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cc3fc3_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481b06e2_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b72d91_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6933be3f_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2f3f_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6beeedcd_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7eefb1_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d31d25_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22eb0e62_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc31b1_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f7b343_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74414377_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67932a4e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784d75f4_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335d88c8_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73002ceb_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5571ac54_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bca572d_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe23cfb_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d48cec9_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9c46a0_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1119b24_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a10a0c_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14eb6759_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e60854_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5efbabb7_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fe7ab0_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb53bb8_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30576a7_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab3eca7_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51502b94_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1494aa1e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61416da0_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb6b0a6_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7306de3f_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4928bf6e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdf03d5_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f963710_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbbce1e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b010d6f_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d475d06_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67036b0b_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3f926e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2780acf2_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663c7452_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1023dbcf_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4a0c73_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8993dc_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c437b40_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43424fa_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204d4e39_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c19ed73_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d490fc_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52484aa_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a840e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5177193e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6124080_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ad2635_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762a29a1_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611bdc6f_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec88ebe_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c97edf9_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aaddd49_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f3c44c_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2193df57_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1a6448_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c8d014_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a72e59_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b98dc0_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a66dea_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf5d299_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df4e8a7_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77493a8_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2379bf_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b7daf2_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f4b5ad_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a788a5_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3debbb97_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ec6e06_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330c8ac6_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff70d28_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257bc506_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9f48c8_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c2a882_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776b0fb7_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150b555e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca94e5d_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2329ff_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3944268_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56bb56fe_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516b8b35_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fbe526_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88ea4aa_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29138a6f_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16caf7d1_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5226d19b_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f76e6_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aab14cf_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe53a57_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec9a63e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdc8700_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370563f4_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1b8282_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdd04ff_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f923ae1_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d9a164_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a2338f_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123459c3_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9daae0_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6198a3_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7109c9dd_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf25bee_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2add7ec1_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a6b78d_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff9f3c7_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8cc929_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9ad5d4_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73cccce9_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d00503_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f3efa6e_ARCHIVE_LOCATION">e:/documents/git/iplibrary/lvin_interfaces_uartmaster_v1_0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4913fd47"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="dab0a384"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="31f6923a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="92c45bde"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="77ec800c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="49e23727"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
