<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DisplaySequence.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DisplaySegments.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="DisplaySegments.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DisplaySegments.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DisplaySegments.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="DisplaySegments.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DisplaySegments.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DisplaySegments.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DisplaySegments.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DisplaySegments.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DisplaySegments.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DisplaySegments.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DisplaySegments.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DisplaySegments.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DisplaySegments.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DisplaySegments.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DisplaySegments.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DisplaySegments.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DisplaySegments.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DisplaySegments.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DisplaySegments.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DisplaySegments.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DisplaySegments.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DisplaySegments.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DisplaySegments.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DisplaySegments.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DisplaySegments.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DisplaySegments_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DisplaySegments_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DisplaySegments_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DisplaySegments_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DisplaySegments_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DisplaySegments_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DisplaySegments_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DisplaySegments_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DisplaySegments_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DisplaySegments_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DisplaySegments_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DisplaySegments_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DisplaySegments_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DisplaySegments_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DisplaySegments_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DisplaySegments_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1724702239" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1724702239">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1724731008" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5947170883021092511" xil_pn:start_ts="1724731008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724731008" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1545707067951006624" xil_pn:start_ts="1724731008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724702239" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1724702239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724731008" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1470856260188711713" xil_pn:start_ts="1724731008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724702239" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1724702239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724731008" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2065752224197711126" xil_pn:start_ts="1724731008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724731014" xil_pn:in_ck="4289125293826043308" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5244949924915588689" xil_pn:start_ts="1724731008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DisplaySegments.lso"/>
      <outfile xil_pn:name="DisplaySegments.ngc"/>
      <outfile xil_pn:name="DisplaySegments.ngr"/>
      <outfile xil_pn:name="DisplaySegments.prj"/>
      <outfile xil_pn:name="DisplaySegments.stx"/>
      <outfile xil_pn:name="DisplaySegments.syr"/>
      <outfile xil_pn:name="DisplaySegments.xst"/>
      <outfile xil_pn:name="DisplaySegments_vhdl.prj"/>
      <outfile xil_pn:name="DisplaySegments_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1724730719" xil_pn:in_ck="3549522632934" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6659876944897226804" xil_pn:start_ts="1724730719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724731022" xil_pn:in_ck="-523688847625007512" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5403153682100109203" xil_pn:start_ts="1724731017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DisplaySegments.bld"/>
      <outfile xil_pn:name="DisplaySegments.ngd"/>
      <outfile xil_pn:name="DisplaySegments_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1724731026" xil_pn:in_ck="-523687441216389271" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1340085993303162660" xil_pn:start_ts="1724731022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DisplaySegments.pcf"/>
      <outfile xil_pn:name="DisplaySegments_map.map"/>
      <outfile xil_pn:name="DisplaySegments_map.mrp"/>
      <outfile xil_pn:name="DisplaySegments_map.ncd"/>
      <outfile xil_pn:name="DisplaySegments_map.ngm"/>
      <outfile xil_pn:name="DisplaySegments_map.xrpt"/>
      <outfile xil_pn:name="DisplaySegments_summary.xml"/>
      <outfile xil_pn:name="DisplaySegments_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1724731039" xil_pn:in_ck="-2324363466238648062" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1724731026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DisplaySegments.ncd"/>
      <outfile xil_pn:name="DisplaySegments.pad"/>
      <outfile xil_pn:name="DisplaySegments.par"/>
      <outfile xil_pn:name="DisplaySegments.ptwx"/>
      <outfile xil_pn:name="DisplaySegments.unroutes"/>
      <outfile xil_pn:name="DisplaySegments.xpi"/>
      <outfile xil_pn:name="DisplaySegments_pad.csv"/>
      <outfile xil_pn:name="DisplaySegments_pad.txt"/>
      <outfile xil_pn:name="DisplaySegments_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1724731067" xil_pn:in_ck="4289125293826034431" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1724731062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DisplaySegments.bgn"/>
      <outfile xil_pn:name="DisplaySegments.bit"/>
      <outfile xil_pn:name="DisplaySegments.drc"/>
      <outfile xil_pn:name="DisplaySegments.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1724719524" xil_pn:in_ck="4289125293826021577" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1724719521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1724731070" xil_pn:in_ck="4289125293826021577" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-5403153682100109203" xil_pn:start_ts="1724731070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1724731039" xil_pn:in_ck="-523873087153997083" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1724731035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DisplaySegments.twr"/>
      <outfile xil_pn:name="DisplaySegments.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
