Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 18 15:05:54 2020
| Host         : ROG-112-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (245)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (8)

1. checking no_clock (245)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce2/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce3/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: main/state_reg[0]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: main/state_reg[0]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: main/state_reg[0]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: main/state_reg[1]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: main/state_reg[1]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: main/state_reg[1]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main/state_reg[2]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main/state_reg[2]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main/state_reg[2]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (8)
----------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.417        0.000                      0                  172        0.239        0.000                      0                  172        4.500        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.122        0.000                      0                  166        0.239        0.000                      0                  166        4.500        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.417        0.000                      0                    6        0.818        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 debounce1/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 2.113ns (54.977%)  route 1.730ns (45.023%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.553     5.074    debounce1/CLK
    SLICE_X39Y19         FDPE                                         r  debounce1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.419     5.493 f  debounce1/counter_reg[2]/Q
                         net (fo=3, routed)           0.873     6.366    debounce1/counter_reg_n_0_[2]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.296     6.662 r  debounce1/counter_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.662    debounce1/counter_next0_carry_i_3__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.195 r  debounce1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    debounce1/counter_next0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  debounce1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.312    debounce1/counter_next0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  debounce1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    debounce1/counter_next0_carry__1_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  debounce1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.546    debounce1/counter_next0_carry__2_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.765 r  debounce1/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.857     8.623    debounce1/counter_next0_carry__3_n_7
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.295     8.918 r  debounce1/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     8.918    debounce1/counter[17]_i_1__0_n_0
    SLICE_X39Y23         FDPE                                         r  debounce1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.430    14.771    debounce1/CLK
    SLICE_X39Y23         FDPE                                         r  debounce1/counter_reg[17]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X39Y23         FDPE (Setup_fdpe_C_D)        0.029    15.040    debounce1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 debounce2/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce2/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 2.128ns (55.638%)  route 1.697ns (44.362%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.550     5.071    debounce2/CLK
    SLICE_X44Y22         FDPE                                         r  debounce2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDPE (Prop_fdpe_C_Q)         0.419     5.490 f  debounce2/counter_reg[2]/Q
                         net (fo=3, routed)           0.880     6.370    debounce2/counter_reg_n_0_[2]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.296     6.666 r  debounce2/counter_next0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.666    debounce2/counter_next0_carry_i_3__1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  debounce2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.216    debounce2/counter_next0_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  debounce2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.330    debounce2/counter_next0_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  debounce2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.453    debounce2/counter_next0_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  debounce2/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.567    debounce2/counter_next0_carry__2_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.789 r  debounce2/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.808     8.597    debounce2/counter_next0_carry__3_n_7
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.299     8.896 r  debounce2/counter[17]_i_1__1/O
                         net (fo=1, routed)           0.000     8.896    debounce2/counter[17]_i_1__1_n_0
    SLICE_X44Y25         FDPE                                         r  debounce2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.431    14.772    debounce2/CLK
    SLICE_X44Y25         FDPE                                         r  debounce2/counter_reg[17]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y25         FDPE (Setup_fdpe_C_D)        0.031    15.028    debounce2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 debounce2/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce2/counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 2.014ns (53.430%)  route 1.755ns (46.570%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.550     5.071    debounce2/CLK
    SLICE_X44Y22         FDPE                                         r  debounce2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDPE (Prop_fdpe_C_Q)         0.419     5.490 f  debounce2/counter_reg[2]/Q
                         net (fo=3, routed)           0.880     6.370    debounce2/counter_reg_n_0_[2]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.296     6.666 r  debounce2/counter_next0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.666    debounce2/counter_next0_carry_i_3__1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  debounce2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.216    debounce2/counter_next0_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  debounce2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.330    debounce2/counter_next0_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  debounce2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.453    debounce2/counter_next0_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.675 r  debounce2/counter_next0_carry__2/O[0]
                         net (fo=1, routed)           0.867     8.542    debounce2/counter_next0_carry__2_n_7
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.299     8.841 r  debounce2/counter[13]_i_1__1/O
                         net (fo=1, routed)           0.000     8.841    debounce2/counter[13]_i_1__1_n_0
    SLICE_X44Y25         FDPE                                         r  debounce2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.431    14.772    debounce2/CLK
    SLICE_X44Y25         FDPE                                         r  debounce2/counter_reg[13]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y25         FDPE (Setup_fdpe_C_D)        0.029    15.026    debounce2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 debounce2/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce2/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 2.251ns (59.423%)  route 1.537ns (40.577%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.550     5.071    debounce2/CLK
    SLICE_X44Y22         FDPE                                         r  debounce2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDPE (Prop_fdpe_C_Q)         0.419     5.490 f  debounce2/counter_reg[2]/Q
                         net (fo=3, routed)           0.880     6.370    debounce2/counter_reg_n_0_[2]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.296     6.666 r  debounce2/counter_next0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.666    debounce2/counter_next0_carry_i_3__1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  debounce2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.216    debounce2/counter_next0_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  debounce2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.330    debounce2/counter_next0_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  debounce2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.453    debounce2/counter_next0_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  debounce2/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.567    debounce2/counter_next0_carry__2_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.880 r  debounce2/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.649     8.528    debounce2/counter_next0_carry__3_n_4
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.331     8.859 r  debounce2/counter[20]_i_1__1/O
                         net (fo=1, routed)           0.000     8.859    debounce2/counter[20]_i_1__1_n_0
    SLICE_X44Y25         FDPE                                         r  debounce2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.431    14.772    debounce2/CLK
    SLICE_X44Y25         FDPE                                         r  debounce2/counter_reg[20]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y25         FDPE (Setup_fdpe_C_D)        0.075    15.072    debounce2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 debounce1/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 2.249ns (59.490%)  route 1.531ns (40.510%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.553     5.074    debounce1/CLK
    SLICE_X39Y19         FDPE                                         r  debounce1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.419     5.493 f  debounce1/counter_reg[2]/Q
                         net (fo=3, routed)           0.873     6.366    debounce1/counter_reg_n_0_[2]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.296     6.662 r  debounce1/counter_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.662    debounce1/counter_next0_carry_i_3__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.195 r  debounce1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    debounce1/counter_next0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  debounce1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.312    debounce1/counter_next0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  debounce1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    debounce1/counter_next0_carry__1_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  debounce1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.546    debounce1/counter_next0_carry__2_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.861 r  debounce1/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.658     8.520    debounce1/counter_next0_carry__3_n_4
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.335     8.855 r  debounce1/counter[20]_i_1__0/O
                         net (fo=1, routed)           0.000     8.855    debounce1/counter[20]_i_1__0_n_0
    SLICE_X39Y23         FDPE                                         r  debounce1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.430    14.771    debounce1/CLK
    SLICE_X39Y23         FDPE                                         r  debounce1/counter_reg[20]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X39Y23         FDPE (Setup_fdpe_C_D)        0.075    15.086    debounce1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 debounce1/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.996ns (53.534%)  route 1.732ns (46.466%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.553     5.074    debounce1/CLK
    SLICE_X39Y19         FDPE                                         r  debounce1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.419     5.493 f  debounce1/counter_reg[2]/Q
                         net (fo=3, routed)           0.873     6.366    debounce1/counter_reg_n_0_[2]
    SLICE_X38Y19         LUT1 (Prop_lut1_I0_O)        0.296     6.662 r  debounce1/counter_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.662    debounce1/counter_next0_carry_i_3__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.195 r  debounce1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    debounce1/counter_next0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  debounce1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.312    debounce1/counter_next0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  debounce1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.429    debounce1/counter_next0_carry__1_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.648 r  debounce1/counter_next0_carry__2/O[0]
                         net (fo=1, routed)           0.859     8.508    debounce1/counter_next0_carry__2_n_7
    SLICE_X39Y22         LUT2 (Prop_lut2_I0_O)        0.295     8.803 r  debounce1/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.803    debounce1/counter[13]_i_1__0_n_0
    SLICE_X39Y22         FDPE                                         r  debounce1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.431    14.772    debounce1/CLK
    SLICE_X39Y22         FDPE                                         r  debounce1/counter_reg[13]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X39Y22         FDPE (Setup_fdpe_C_D)        0.031    15.043    debounce1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 debounce0/counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce0/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.980ns (52.639%)  route 1.781ns (47.361%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.548     5.069    debounce0/CLK
    SLICE_X37Y22         FDPE                                         r  debounce0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDPE (Prop_fdpe_C_Q)         0.419     5.488 f  debounce0/counter_reg[4]/Q
                         net (fo=3, routed)           0.816     6.304    debounce0/counter[4]
    SLICE_X36Y22         LUT1 (Prop_lut1_I0_O)        0.297     6.601 r  debounce0/counter_next0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.601    debounce0/counter_next0_carry_i_1_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.002 r  debounce0/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.002    debounce0/counter_next0_carry_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  debounce0/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.116    debounce0/counter_next0_carry__0_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  debounce0/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.239    debounce0/counter_next0_carry__1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  debounce0/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.353    debounce0/counter_next0_carry__2_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.575 r  debounce0/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.957     8.532    debounce0/in4[17]
    SLICE_X38Y25         LUT2 (Prop_lut2_I0_O)        0.299     8.831 r  debounce0/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.831    debounce0/counter_next[17]
    SLICE_X38Y25         FDPE                                         r  debounce0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.428    14.769    debounce0/CLK
    SLICE_X38Y25         FDPE                                         r  debounce0/counter_reg[17]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y25         FDPE (Setup_fdpe_C_D)        0.077    15.071    debounce0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 debounce2/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce2/counter_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 2.016ns (54.235%)  route 1.701ns (45.765%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.550     5.071    debounce2/CLK
    SLICE_X44Y22         FDPE                                         r  debounce2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDPE (Prop_fdpe_C_Q)         0.419     5.490 f  debounce2/counter_reg[2]/Q
                         net (fo=3, routed)           0.880     6.370    debounce2/counter_reg_n_0_[2]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.296     6.666 r  debounce2/counter_next0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.666    debounce2/counter_next0_carry_i_3__1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  debounce2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.216    debounce2/counter_next0_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  debounce2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.330    debounce2/counter_next0_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.664 r  debounce2/counter_next0_carry__1/O[1]
                         net (fo=1, routed)           0.822     8.485    debounce2/counter_next0_carry__1_n_6
    SLICE_X44Y24         LUT2 (Prop_lut2_I0_O)        0.303     8.788 r  debounce2/counter[10]_i_1__1/O
                         net (fo=1, routed)           0.000     8.788    debounce2/counter[10]_i_1__1_n_0
    SLICE_X44Y24         FDPE                                         r  debounce2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.431    14.772    debounce2/CLK
    SLICE_X44Y24         FDPE                                         r  debounce2/counter_reg[10]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X44Y24         FDPE (Setup_fdpe_C_D)        0.029    15.040    debounce2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 debounce3/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 2.131ns (57.496%)  route 1.575ns (42.504%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.554     5.075    debounce3/CLK
    SLICE_X41Y19         FDPE                                         r  debounce3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDPE (Prop_fdpe_C_Q)         0.419     5.494 f  debounce3/counter_reg[2]/Q
                         net (fo=3, routed)           0.718     6.212    debounce3/counter_reg_n_0_[2]
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.299     6.511 r  debounce3/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.511    debounce3/counter_next0_carry_i_3__2_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.061 r  debounce3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.061    debounce3/counter_next0_carry_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  debounce3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.175    debounce3/counter_next0_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  debounce3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.289    debounce3/counter_next0_carry__1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  debounce3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.403    debounce3/counter_next0_carry__2_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.625 r  debounce3/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.858     8.483    debounce3/counter_next0_carry__3_n_7
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.299     8.782 r  debounce3/counter[17]_i_1__2/O
                         net (fo=1, routed)           0.000     8.782    debounce3/counter[17]_i_1__2_n_0
    SLICE_X41Y23         FDPE                                         r  debounce3/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.432    14.773    debounce3/CLK
    SLICE_X41Y23         FDPE                                         r  debounce3/counter_reg[17]/C
                         clock pessimism              0.274    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X41Y23         FDPE (Setup_fdpe_C_D)        0.029    15.041    debounce3/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 debounce2/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce2/counter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 2.130ns (58.157%)  route 1.532ns (41.843%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.550     5.071    debounce2/CLK
    SLICE_X44Y22         FDPE                                         r  debounce2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDPE (Prop_fdpe_C_Q)         0.419     5.490 f  debounce2/counter_reg[2]/Q
                         net (fo=3, routed)           0.880     6.370    debounce2/counter_reg_n_0_[2]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.296     6.666 r  debounce2/counter_next0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.666    debounce2/counter_next0_carry_i_3__1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  debounce2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.216    debounce2/counter_next0_carry_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  debounce2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.330    debounce2/counter_next0_carry__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  debounce2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.453    debounce2/counter_next0_carry__1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.787 r  debounce2/counter_next0_carry__2/O[1]
                         net (fo=1, routed)           0.644     8.431    debounce2/counter_next0_carry__2_n_6
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.303     8.734 r  debounce2/counter[14]_i_1__1/O
                         net (fo=1, routed)           0.000     8.734    debounce2/counter[14]_i_1__1_n_0
    SLICE_X44Y25         FDPE                                         r  debounce2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.431    14.772    debounce2/CLK
    SLICE_X44Y25         FDPE                                         r  debounce2/counter_reg[14]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y25         FDPE (Setup_fdpe_C_D)        0.031    15.028    debounce2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  6.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 debounce0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce0/counter_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.943%)  route 0.168ns (47.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.436    debounce0/CLK
    SLICE_X37Y22         FDCE                                         r  debounce0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  debounce0/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.168     1.745    debounce0/state[0]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.048     1.793 r  debounce0/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.793    debounce0/counter_next[7]
    SLICE_X37Y23         FDPE                                         r  debounce0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.817     1.944    debounce0/CLK
    SLICE_X37Y23         FDPE                                         r  debounce0/counter_reg[7]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X37Y23         FDPE (Hold_fdpe_C_D)         0.107     1.554    debounce0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce0/counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.545%)  route 0.168ns (47.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.436    debounce0/CLK
    SLICE_X37Y22         FDCE                                         r  debounce0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  debounce0/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.168     1.745    debounce0/state[0]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.790 r  debounce0/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    debounce0/counter_next[5]
    SLICE_X37Y23         FDPE                                         r  debounce0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.817     1.944    debounce0/CLK
    SLICE_X37Y23         FDPE                                         r  debounce0/counter_reg[5]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X37Y23         FDPE (Hold_fdpe_C_D)         0.091     1.538    debounce0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounce2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce2/counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.994%)  route 0.218ns (54.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.436    debounce2/CLK
    SLICE_X43Y22         FDCE                                         r  debounce2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  debounce2/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.218     1.796    debounce2/state[0]
    SLICE_X44Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  debounce2/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.841    debounce2/counter[2]_i_1__1_n_0
    SLICE_X44Y22         FDPE                                         r  debounce2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.821     1.948    debounce2/CLK
    SLICE_X44Y22         FDPE                                         r  debounce2/counter_reg[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X44Y22         FDPE (Hold_fdpe_C_D)         0.107     1.577    debounce2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounce1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/counter_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.414%)  route 0.193ns (50.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.436    debounce1/CLK
    SLICE_X39Y22         FDCE                                         r  debounce1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  debounce1/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.193     1.771    debounce1/state[0]
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.048     1.819 r  debounce1/counter[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    debounce1/counter[19]_i_1__0_n_0
    SLICE_X39Y23         FDPE                                         r  debounce1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.817     1.944    debounce1/CLK
    SLICE_X39Y23         FDPE                                         r  debounce1/counter_reg[19]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X39Y23         FDPE (Hold_fdpe_C_D)         0.107     1.554    debounce1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounce3/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/counter_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.414%)  route 0.193ns (50.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.436    debounce3/CLK
    SLICE_X41Y22         FDCE                                         r  debounce3/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  debounce3/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.193     1.771    debounce3/state[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.048     1.819 r  debounce3/counter[19]_i_1__2/O
                         net (fo=1, routed)           0.000     1.819    debounce3/counter[19]_i_1__2_n_0
    SLICE_X41Y23         FDPE                                         r  debounce3/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.818     1.945    debounce3/CLK
    SLICE_X41Y23         FDPE                                         r  debounce3/counter_reg[19]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X41Y23         FDPE (Hold_fdpe_C_D)         0.107     1.554    debounce3/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c1/Qreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/Qreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.550     1.433    c1/CLK
    SLICE_X42Y24         FDCE                                         r  c1/Qreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  c1/Qreg_reg[2]/Q
                         net (fo=2, routed)           0.125     1.723    c1/Qreg_reg[2]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  c1/Qreg_reg[0]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.833    c1/Qreg_reg[0]_i_1__1_n_5
    SLICE_X42Y24         FDCE                                         r  c1/Qreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.817     1.944    c1/CLK
    SLICE_X42Y24         FDCE                                         r  c1/Qreg_reg[2]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.134     1.567    c1/Qreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c1/Qreg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/Qreg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.551     1.434    c1/CLK
    SLICE_X42Y26         FDCE                                         r  c1/Qreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  c1/Qreg_reg[10]/Q
                         net (fo=2, routed)           0.125     1.724    c1/Qreg_reg[10]
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  c1/Qreg_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.834    c1/Qreg_reg[8]_i_1__1_n_5
    SLICE_X42Y26         FDCE                                         r  c1/Qreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.818     1.945    c1/CLK
    SLICE_X42Y26         FDCE                                         r  c1/Qreg_reg[10]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X42Y26         FDCE (Hold_fdce_C_D)         0.134     1.568    c1/Qreg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c1/Qreg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/Qreg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.436    c1/CLK
    SLICE_X42Y28         FDCE                                         r  c1/Qreg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  c1/Qreg_reg[18]/Q
                         net (fo=2, routed)           0.125     1.726    c1/Qreg_reg[18]
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  c1/Qreg_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.836    c1/Qreg_reg[16]_i_1__1_n_5
    SLICE_X42Y28         FDCE                                         r  c1/Qreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.821     1.948    c1/CLK
    SLICE_X42Y28         FDCE                                         r  c1/Qreg_reg[18]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X42Y28         FDCE (Hold_fdce_C_D)         0.134     1.570    c1/Qreg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c1/Qreg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/Qreg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.436    c1/CLK
    SLICE_X42Y27         FDCE                                         r  c1/Qreg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  c1/Qreg_reg[14]/Q
                         net (fo=2, routed)           0.125     1.726    c1/Qreg_reg[14]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  c1/Qreg_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.836    c1/Qreg_reg[12]_i_1__1_n_5
    SLICE_X42Y27         FDCE                                         r  c1/Qreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.820     1.947    c1/CLK
    SLICE_X42Y27         FDCE                                         r  c1/Qreg_reg[14]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.134     1.570    c1/Qreg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c1/Qreg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/Qreg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.550     1.433    c1/CLK
    SLICE_X42Y25         FDCE                                         r  c1/Qreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  c1/Qreg_reg[6]/Q
                         net (fo=2, routed)           0.127     1.724    c1/Qreg_reg[6]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  c1/Qreg_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.834    c1/Qreg_reg[4]_i_1__1_n_5
    SLICE_X42Y25         FDCE                                         r  c1/Qreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.817     1.944    c1/CLK
    SLICE_X42Y25         FDCE                                         r  c1/Qreg_reg[6]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X42Y25         FDCE (Hold_fdce_C_D)         0.134     1.567    c1/Qreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y20   b/c/Qreg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y22   b/c/Qreg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y22   b/c/Qreg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   b/c/Qreg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   b/c/Qreg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   b/c/Qreg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   b/c/Qreg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y24   b/c/Qreg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y20   b/c/Qreg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   b/c/Qreg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   b/c/Qreg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   b/c/Qreg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   b/c/Qreg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   b/c/Qreg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   c0/Qreg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   c0/Qreg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   c0/Qreg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   c0/Qreg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y28   c0/Qreg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   b/c/Qreg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   b/c/Qreg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   b/c/Qreg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   b/c/Qreg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   c0/Qreg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   c0/Qreg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   c0/Qreg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   c0/Qreg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   c0/Qreg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   c0/Qreg_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.818ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 debounce1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.994ns (25.162%)  route 2.956ns (74.838%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.548     5.069    debounce1/CLK
    SLICE_X39Y22         FDCE                                         r  debounce1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.419     5.488 f  debounce1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           1.070     6.559    debounce0/state_reg[0]_LDC_i_4[0]
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.299     6.858 r  debounce0/state_reg[1]_LDC_i_4/O
                         net (fo=3, routed)           0.412     7.270    main/state_reg[0]_C_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.394 f  main/state_reg[1]_LDC_i_3/O
                         net (fo=2, routed)           0.972     8.366    c0/state_reg[1]_P
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.152     8.518 f  c0/state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.501     9.020    main/state_reg[1]_P_0
    SLICE_X43Y26         FDPE                                         f  main/state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.432    14.773    main/CLK
    SLICE_X43Y26         FDPE                                         r  main/state_reg[1]_P/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X43Y26         FDPE (Recov_fdpe_C_PRE)     -0.561    14.437    main/state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.856ns (22.302%)  route 2.982ns (77.698%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.546     5.067    c0/CLK
    SLICE_X40Y24         FDCE                                         r  c0/Qreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  c0/Qreg_reg[0]/Q
                         net (fo=2, routed)           0.677     6.201    c0/Qreg_reg[0]
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.325 r  c0/state_reg[2]_LDC_i_7/O
                         net (fo=2, routed)           0.959     7.283    c0/state_reg[2]_LDC_i_7_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.407 r  c0/state_reg[2]_LDC_i_5/O
                         net (fo=4, routed)           0.828     8.235    c0/state_reg[2]_LDC_i_5_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I3_O)        0.152     8.387 f  c0/state_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.518     8.905    main/state_reg[2]_C_1
    SLICE_X37Y26         FDCE                                         f  main/state_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.430    14.771    main/CLK
    SLICE_X37Y26         FDCE                                         r  main/state_reg[2]_C/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.607    14.389    main/state_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 debounce1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.966ns (24.049%)  route 3.051ns (75.951%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.548     5.069    debounce1/CLK
    SLICE_X39Y22         FDCE                                         r  debounce1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  debounce1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           1.070     6.559    debounce0/state_reg[0]_LDC_i_4[0]
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.299     6.858 f  debounce0/state_reg[1]_LDC_i_4/O
                         net (fo=3, routed)           0.676     7.534    main/state_reg[0]_C_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.658 r  main/state_reg[0]_LDC_i_5/O
                         net (fo=2, routed)           0.804     8.462    main/state_reg[0]_LDC_i_5_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.586 f  main/state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.500     9.086    main/state_reg[0]_LDC_i_2_n_0
    SLICE_X41Y25         FDCE                                         f  main/state_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.430    14.771    main/CLK
    SLICE_X41Y25         FDCE                                         r  main/state_reg[0]_C/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X41Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.591    main/state_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.828ns (20.616%)  route 3.188ns (79.384%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.552     5.073    c0/CLK
    SLICE_X40Y28         FDCE                                         r  c0/Qreg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  c0/Qreg_reg[18]/Q
                         net (fo=2, routed)           0.822     6.351    c0/Qreg_reg[18]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.475 r  c0/state_reg[2]_LDC_i_8/O
                         net (fo=2, routed)           0.807     7.282    c0/state_reg[2]_LDC_i_8_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.406 r  c0/state_reg[0]_LDC_i_6/O
                         net (fo=2, routed)           0.836     8.242    main/state_reg[0]_P_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.124     8.366 f  main/state_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.723     9.090    main/state_reg[0]_LDC_i_1_n_0
    SLICE_X39Y25         FDPE                                         f  main/state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.428    14.769    main/CLK
    SLICE_X39Y25         FDPE                                         r  main/state_reg[0]_P/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X39Y25         FDPE (Recov_fdpe_C_PRE)     -0.359    14.635    main/state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 debounce1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.966ns (24.403%)  route 2.993ns (75.597%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.548     5.069    debounce1/CLK
    SLICE_X39Y22         FDCE                                         r  debounce1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  debounce1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           1.070     6.559    debounce0/state_reg[0]_LDC_i_4[0]
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.299     6.858 f  debounce0/state_reg[1]_LDC_i_4/O
                         net (fo=3, routed)           0.412     7.270    main/state_reg[0]_C_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  main/state_reg[1]_LDC_i_3/O
                         net (fo=2, routed)           0.972     8.366    c0/state_reg[1]_P
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.124     8.490 f  c0/state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.537     9.028    main/state_reg[1]_C_1
    SLICE_X41Y26         FDCE                                         f  main/state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.432    14.773    main/CLK
    SLICE_X41Y26         FDCE                                         r  main/state_reg[1]_C/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X41Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.593    main/state_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.828ns (21.075%)  route 3.101ns (78.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.546     5.067    c0/CLK
    SLICE_X40Y24         FDCE                                         r  c0/Qreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  c0/Qreg_reg[0]/Q
                         net (fo=2, routed)           0.677     6.201    c0/Qreg_reg[0]
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.325 r  c0/state_reg[2]_LDC_i_7/O
                         net (fo=2, routed)           0.959     7.283    c0/state_reg[2]_LDC_i_7_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.407 r  c0/state_reg[2]_LDC_i_5/O
                         net (fo=4, routed)           0.828     8.235    c0/state_reg[2]_LDC_i_5_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.359 f  c0/state_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.637     8.996    main/state_reg[2]_P_0
    SLICE_X39Y26         FDPE                                         f  main/state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.430    14.771    main/CLK
    SLICE_X39Y26         FDPE                                         r  main/state_reg[2]_P/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y26         FDPE (Recov_fdpe_C_PRE)     -0.359    14.637    main/state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.231ns (31.353%)  route 0.506ns (68.647%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.436    c0/CLK
    SLICE_X40Y28         FDCE                                         r  c0/Qreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  c0/Qreg_reg[16]/Q
                         net (fo=2, routed)           0.099     1.676    c0/Qreg_reg[16]
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.721 r  c0/state_reg[2]_LDC_i_4/O
                         net (fo=5, routed)           0.225     1.945    c0/state_reg[2]_LDC_i_4_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.990 f  c0/state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.182     2.173    main/state_reg[1]_C_1
    SLICE_X41Y26         FDCE                                         f  main/state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.818     1.945    main/CLK
    SLICE_X41Y26         FDCE                                         r  main/state_reg[1]_C/C
                         clock pessimism             -0.498     1.447    
    SLICE_X41Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.355    main/state_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.276ns (36.732%)  route 0.475ns (63.268%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.436    c0/CLK
    SLICE_X40Y27         FDCE                                         r  c0/Qreg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  c0/Qreg_reg[13]/Q
                         net (fo=2, routed)           0.063     1.640    c0/Qreg_reg[13]
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.045     1.685 r  c0/state_reg[2]_LDC_i_9/O
                         net (fo=2, routed)           0.063     1.748    c0/state_reg[2]_LDC_i_9_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  c0/state_reg[0]_LDC_i_6/O
                         net (fo=2, routed)           0.162     1.955    main/state_reg[0]_P_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.000 f  main/state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.188     2.188    main/state_reg[0]_LDC_i_2_n_0
    SLICE_X41Y25         FDCE                                         f  main/state_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.817     1.944    main/CLK
    SLICE_X41Y25         FDCE                                         r  main/state_reg[0]_C/C
                         clock pessimism             -0.498     1.446    
    SLICE_X41Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.354    main/state_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.231ns (29.343%)  route 0.556ns (70.657%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.436    c0/CLK
    SLICE_X40Y28         FDCE                                         r  c0/Qreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  c0/Qreg_reg[16]/Q
                         net (fo=2, routed)           0.099     1.676    c0/Qreg_reg[16]
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.721 r  c0/state_reg[2]_LDC_i_4/O
                         net (fo=5, routed)           0.225     1.946    c0/state_reg[2]_LDC_i_4_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.991 f  c0/state_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.233     2.223    main/state_reg[2]_P_0
    SLICE_X39Y26         FDPE                                         f  main/state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.817     1.944    main/CLK
    SLICE_X39Y26         FDPE                                         r  main/state_reg[2]_P/C
                         clock pessimism             -0.478     1.466    
    SLICE_X39Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     1.371    main/state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.234ns (31.682%)  route 0.505ns (68.318%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.436    c0/CLK
    SLICE_X40Y28         FDCE                                         r  c0/Qreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  c0/Qreg_reg[16]/Q
                         net (fo=2, routed)           0.099     1.676    c0/Qreg_reg[16]
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.721 r  c0/state_reg[2]_LDC_i_4/O
                         net (fo=5, routed)           0.225     1.946    c0/state_reg[2]_LDC_i_4_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I2_O)        0.048     1.994 f  c0/state_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.181     2.175    main/state_reg[2]_C_1
    SLICE_X37Y26         FDCE                                         f  main/state_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.817     1.944    main/CLK
    SLICE_X37Y26         FDCE                                         r  main/state_reg[2]_C/C
                         clock pessimism             -0.478     1.466    
    SLICE_X37Y26         FDCE (Remov_fdce_C_CLR)     -0.154     1.312    main/state_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.234ns (32.031%)  route 0.497ns (67.969%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.553     1.436    c0/CLK
    SLICE_X40Y28         FDCE                                         r  c0/Qreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  c0/Qreg_reg[16]/Q
                         net (fo=2, routed)           0.099     1.676    c0/Qreg_reg[16]
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.721 r  c0/state_reg[2]_LDC_i_4/O
                         net (fo=5, routed)           0.225     1.945    c0/state_reg[2]_LDC_i_4_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.048     1.993 f  c0/state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.173     2.167    main/state_reg[1]_P_0
    SLICE_X43Y26         FDPE                                         f  main/state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.818     1.945    main/CLK
    SLICE_X43Y26         FDPE                                         r  main/state_reg[1]_P/C
                         clock pessimism             -0.498     1.447    
    SLICE_X43Y26         FDPE (Remov_fdpe_C_PRE)     -0.157     1.290    main/state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 c1/Qreg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.299ns (32.312%)  route 0.626ns (67.688%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.551     1.434    c1/CLK
    SLICE_X42Y26         FDCE                                         r  c1/Qreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 f  c1/Qreg_reg[9]/Q
                         net (fo=2, routed)           0.061     1.659    c1/Qreg_reg[9]
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.704 f  c1/state_reg[2]_LDC_i_15/O
                         net (fo=1, routed)           0.051     1.756    c1/state_reg[2]_LDC_i_15_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.801 f  c1/state_reg[2]_LDC_i_6/O
                         net (fo=6, routed)           0.256     2.057    main/state_reg[0]_P_1
    SLICE_X38Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.102 f  main/state_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.257     2.359    main/state_reg[0]_LDC_i_1_n_0
    SLICE_X39Y25         FDPE                                         f  main/state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.816     1.943    main/CLK
    SLICE_X39Y25         FDPE                                         r  main/state_reg[0]_P/C
                         clock pessimism             -0.478     1.465    
    SLICE_X39Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     1.370    main/state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.989    





