--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/a/paulinev/Documents/6.111/laser_pinball/camera/ise/camera_read/camera_read.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/a/paulinev/Documents/6.111/laser_pinball/camera/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "user1_4_IBUFG" PERIOD = 37 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pclk_in_ubuf" derived from  NET 
"user1_4_IBUFG" PERIOD = 37 ns HIGH 50%;  duty cycle corrected to 37 nS  HIGH 
18.500 nS  

 6277 paths analyzed, 3803 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  16.126ns.
--------------------------------------------------------------------------------
Slack:                  20.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               read/addr_write_7 (FF)
  Destination:          fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v2_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          37.000ns
  Data Path Delay:      16.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         analyzer1_clock_OBUF rising at 0.000ns
  Destination Clock:    analyzer1_clock_OBUF rising at 37.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: read/addr_write_7 to fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v2_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y79.YQ      Tcko                  0.568   read/addr_write<6>
                                                       read/addr_write_7
    RAMB16_X5Y3.ADDRA7   net (fanout=114)     15.199   read/addr_write<7>
    RAMB16_X5Y3.CLKA     Tback                 0.359   fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v2_noinit.ram/dpram.dp1x1.ram
                                                       fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v2_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     16.126ns (0.927ns logic, 15.199ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------
Slack:                  21.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               read/addr_write_7 (FF)
  Destination:          fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v2_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          37.000ns
  Data Path Delay:      15.710ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         analyzer1_clock_OBUF rising at 0.000ns
  Destination Clock:    analyzer1_clock_OBUF rising at 37.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: read/addr_write_7 to fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v2_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y79.YQ      Tcko                  0.568   read/addr_write<6>
                                                       read/addr_write_7
    RAMB16_X5Y4.ADDRA7   net (fanout=114)     14.783   read/addr_write<7>
    RAMB16_X5Y4.CLKA     Tback                 0.359   fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v2_noinit.ram/dpram.dp1x1.ram
                                                       fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[48].ram.r/v2_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     15.710ns (0.927ns logic, 14.783ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------
Slack:                  21.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               read/pixel_done (FF)
  Destination:          fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[34].ram.r/v2_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          37.000ns
  Data Path Delay:      15.682ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         analyzer1_clock_OBUF rising at 0.000ns
  Destination Clock:    analyzer1_clock_OBUF rising at 37.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: read/pixel_done to fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[34].ram.r/v2_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y132.XQ    Tcko                  0.568   read/pixel_done
                                                       read/pixel_done
    RAMB16_X1Y20.WEA     net (fanout=114)     14.396   read/pixel_done
    RAMB16_X1Y20.CLKA    Tbwck                 0.718   fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[34].ram.r/v2_noinit.ram/dpram.dp1x1.ram
                                                       fbuf/BU2/U0/blk_mem_generator/valid.cstr/ramloop[34].ram.r/v2_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     15.682ns (1.286ns logic, 14.396ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for user1_4_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|user1_4_IBUFG                  |     37.000ns|          N/A|     16.126ns|            0|            0|            0|         6277|
| pclk_in_ubuf                  |     37.000ns|     16.126ns|          N/A|            0|            0|         6277|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock user1<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
user1<4>       |   16.126|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 6277 paths, 0 nets, and 4460 connections

Design statistics:
   Minimum period:  16.126ns{1}   (Maximum frequency:  62.012MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 25 15:54:32 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 361 MB



