-- generated by newgenasym Wed Sep 28 14:09:47 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity hmc470lp3e is
    port (    
	ACG1:      INOUT  STD_LOGIC;    
	ACG2:      INOUT  STD_LOGIC;    
	ACG3:      INOUT  STD_LOGIC;    
	ACG4:      INOUT  STD_LOGIC;    
	ACG5:      INOUT  STD_LOGIC;    
	ACG6:      INOUT  STD_LOGIC;    
	\n/c\:     INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	PAD:       INOUT  STD_LOGIC;    
	RF1:       INOUT  STD_LOGIC;    
	RF2:       INOUT  STD_LOGIC;    
	V1:        INOUT  STD_LOGIC;    
	V2:        INOUT  STD_LOGIC;    
	V3:        INOUT  STD_LOGIC;    
	V4:        INOUT  STD_LOGIC;    
	V5:        INOUT  STD_LOGIC;    
	VDD:       INOUT  STD_LOGIC);
end hmc470lp3e;
