Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2466 LCs used as LUT4 only
Info:      221 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      498 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0xd8865bb1

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x99145ba7

Info: Device utilisation:
Info: 	         ICESTORM_LC:  3191/ 5280    60%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 3090 cells, random placement wirelen = 76157.
Info:     at initial placer iter 0, wirelen = 766
Info:     at initial placer iter 1, wirelen = 769
Info:     at initial placer iter 2, wirelen = 753
Info:     at initial placer iter 3, wirelen = 753
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 753, spread = 29735, legal = 30915; time = 0.08s
Info:     at iteration #2, type ALL: wirelen solved = 1224, spread = 20818, legal = 22227; time = 0.09s
Info:     at iteration #3, type ALL: wirelen solved = 2322, spread = 21824, legal = 21946; time = 0.10s
Info:     at iteration #4, type ALL: wirelen solved = 2676, spread = 19908, legal = 20950; time = 0.09s
Info:     at iteration #5, type ALL: wirelen solved = 3299, spread = 20228, legal = 20889; time = 0.10s
Info:     at iteration #6, type ALL: wirelen solved = 3877, spread = 18985, legal = 19970; time = 0.09s
Info:     at iteration #7, type ALL: wirelen solved = 5047, spread = 18612, legal = 19538; time = 0.11s
Info:     at iteration #8, type ALL: wirelen solved = 5811, spread = 18161, legal = 19196; time = 0.09s
Info:     at iteration #9, type ALL: wirelen solved = 6371, spread = 18167, legal = 19115; time = 0.10s
Info:     at iteration #10, type ALL: wirelen solved = 7014, spread = 17441, legal = 18884; time = 0.08s
Info:     at iteration #11, type ALL: wirelen solved = 7683, spread = 17403, legal = 18561; time = 0.08s
Info:     at iteration #12, type ALL: wirelen solved = 8449, spread = 16454, legal = 17992; time = 0.08s
Info:     at iteration #13, type ALL: wirelen solved = 8968, spread = 16593, legal = 18395; time = 0.08s
Info:     at iteration #14, type ALL: wirelen solved = 9284, spread = 16446, legal = 17720; time = 0.08s
Info:     at iteration #15, type ALL: wirelen solved = 9600, spread = 16404, legal = 18074; time = 0.08s
Info:     at iteration #16, type ALL: wirelen solved = 9906, spread = 16235, legal = 17318; time = 0.08s
Info:     at iteration #17, type ALL: wirelen solved = 10014, spread = 16698, legal = 18134; time = 0.08s
Info:     at iteration #18, type ALL: wirelen solved = 10403, spread = 16318, legal = 17925; time = 0.08s
Info:     at iteration #19, type ALL: wirelen solved = 10620, spread = 16073, legal = 17428; time = 0.08s
Info:     at iteration #20, type ALL: wirelen solved = 10434, spread = 16521, legal = 17968; time = 0.09s
Info:     at iteration #21, type ALL: wirelen solved = 10902, spread = 15965, legal = 17446; time = 0.08s
Info: HeAP Placer Time: 2.65s
Info:   of which solving equations: 1.39s
Info:   of which spreading cells: 0.30s
Info:   of which strict legalisation: 0.21s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1591, wirelen = 17318
Info:   at iteration #5: temp = 0.000000, timing cost = 1457, wirelen = 14697
Info:   at iteration #10: temp = 0.000000, timing cost = 1412, wirelen = 14125
Info:   at iteration #15: temp = 0.000000, timing cost = 1262, wirelen = 13708
Info:   at iteration #20: temp = 0.000000, timing cost = 1245, wirelen = 13503
Info:   at iteration #25: temp = 0.000000, timing cost = 1247, wirelen = 13426
Info:   at iteration #29: temp = 0.000000, timing cost = 1243, wirelen = 13398 
Info: SA placement time 6.28s

Info: Max frequency for clock               'clk': 15.28 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.85 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.47 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 62.45 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 75.21 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 11117,  18696) |+
Info: [ 18696,  26275) |*+
Info: [ 26275,  33854) |**+
Info: [ 33854,  41433) |***+
Info: [ 41433,  49012) |****+
Info: [ 49012,  56591) |**********************+
Info: [ 56591,  64170) |****************+
Info: [ 64170,  71749) |***********************************************+
Info: [ 71749,  79328) |************************************************************ 
Info: [ 79328,  86907) |*+
Info: [ 86907,  94486) |+
Info: [ 94486, 102065) |+
Info: [102065, 109644) |+
Info: [109644, 117223) |*+
Info: [117223, 124802) |*+
Info: [124802, 132381) | 
Info: [132381, 139960) |***+
Info: [139960, 147539) |****************+
Info: [147539, 155118) |*************+
Info: [155118, 162697) |********************+
Info: Checksum: 0x70226601

Info: Routing..
Info: Setting up routing queue.
Info: Routing 10129 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       17        982 |   17   982 |      9160|       0.31       0.31|
Info:       2000 |      126       1873 |  109   891 |      8335|       0.22       0.53|
Info:       3000 |      364       2635 |  238   762 |      7656|       0.29       0.83|
Info:       4000 |      741       3258 |  377   623 |      7128|       0.30       1.12|
Info:       5000 |     1065       3934 |  324   676 |      6563|       0.51       1.64|
Info:       6000 |     1132       4867 |   67   933 |      5654|       0.28       1.92|
Info:       7000 |     1285       5714 |  153   847 |      4862|       0.26       2.18|
Info:       8000 |     1529       6470 |  244   756 |      4267|       0.52       2.70|
Info:       9000 |     1821       7178 |  292   708 |      3707|       0.48       3.18|
Info:      10000 |     2162       7837 |  341   659 |      3222|       0.49       3.67|
Info:      11000 |     2475       8524 |  313   687 |      2715|       0.53       4.20|
Info:      12000 |     2804       9195 |  329   671 |      2214|       0.50       4.70|
Info:      13000 |     3218       9781 |  414   586 |      1851|       0.63       5.33|
Info:      14000 |     3602      10397 |  384   616 |      1481|       0.70       6.03|
Info:      15000 |     3972      11027 |  370   630 |      1243|       0.66       6.70|
Info:      16000 |     4391      11608 |  419   581 |      1051|       0.89       7.58|
Info:      17000 |     4860      12139 |  469   531 |      1014|       0.81       8.39|
Info:      18000 |     5337      12662 |  477   523 |       882|       0.80       9.19|
Info:      19000 |     5805      13194 |  468   532 |       818|       0.80       9.99|
Info:      20000 |     6242      13757 |  437   563 |       631|       0.68      10.68|
Info:      21000 |     6745      14254 |  503   497 |       562|       0.98      11.66|
Info:      22000 |     7272      14727 |  527   473 |       551|       0.92      12.58|
Info:      23000 |     7795      15204 |  523   477 |       430|       0.84      13.42|
Info:      24000 |     8112      15887 |  317   683 |        89|       0.85      14.26|
Info:      24325 |     8248      16077 |  136   190 |         0|       0.31      14.57|
Info: Routing complete.
Info: Router1 time 14.57s
Info: Checksum: 0x7ccd6b4d

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_29_LC.O
Info:  3.1  4.4    Net data_out[2] budget 2.851000 ns (7,28) -> (8,22)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_29_LC.I2
Info:  1.2  5.7  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_29_LC.O
Info:  1.8  7.4    Net processor.dataMemOut_fwd_mux_out[2] budget 0.708000 ns (8,22) -> (8,22)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_29_LC.I2
Info:  1.2  8.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_29_LC.O
Info:  1.8 10.4    Net processor.mem_fwd2_mux_out[2] budget 1.340000 ns (8,22) -> (9,22)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_29_LC.I1
Info:  1.2 11.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_29_LC.O
Info:  5.6 17.2    Net data_WrData[2] budget 1.340000 ns (9,22) -> (13,6)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_29_LC.I1
Info:  1.2 18.4  Source processor.alu_mux.out_SB_LUT4_O_29_LC.O
Info:  3.0 21.4    Net processor.alu_mux_out[2] budget 1.977000 ns (13,6) -> (11,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_28_LC.I3
Info:  0.9 22.2  Source processor.alu_main.adder_input_b_SB_LUT4_O_28_LC.O
Info:  1.8 24.0    Net processor.alu_main.adder_input_b[2] budget 2.095000 ns (11,10) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.I1
Info:  0.7 24.7  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 24.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 25.0  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 25.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 25.2  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 25.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 25.5  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 25.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 25.8  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.6 26.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (11,11) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 26.6  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 26.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.CIN
Info:  0.3 26.9  Source processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.COUT
Info:  0.0 26.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 27.2  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 27.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 27.5  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 27.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 27.7  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 27.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 28.0  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 28.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 28.3  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 28.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 28.6  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.6 29.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (11,12) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 29.4  Source processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 29.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 29.7  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 29.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 30.0  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 30.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 30.2  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 30.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 30.5  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 30.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 30.8  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 30.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 31.1  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 31.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 31.3  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.6 31.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 32.2  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 32.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 32.5  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 32.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 32.7  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 32.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 33.0  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 33.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 33.3  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 33.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 33.6  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 33.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 33.8  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 33.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 34.1  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  1.2 35.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.I3
Info:  0.9 36.2  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.O
Info:  4.2 40.4    Net processor.alu_main.adder_output[31] budget 2.717000 ns (11,15) -> (11,3)
Info:                Sink processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_LC.I3
Info:  0.9 41.3  Source processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  1.8 43.1    Net processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_O budget 2.004000 ns (11,3) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 44.3  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 46.0    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3 budget 1.467000 ns (11,2) -> (12,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_LC.I3
Info:  0.9 46.9  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_LC.O
Info:  1.8 48.7    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I3 budget 2.102000 ns (12,1) -> (12,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_LC.I3
Info:  0.9 49.6  Source processor.alu_main.ALUOut_SB_LUT4_O_14_LC.O
Info:  4.4 53.9    Net processor.alu_result[0] budget 2.667000 ns (12,2) -> (11,15)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 55.1  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 56.9    Net data_addr[0] budget 5.246000 ns (11,15) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I0
Info:  1.3 58.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  2.8 61.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (11,16) -> (14,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 62.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.0 68.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.312000 ns (14,16) -> (5,30)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info:  0.1 68.4  Setup data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info: 24.2 ns logic, 44.2 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 2.082000 ns (2,25) -> (3,24)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.250000 ns (3,24) -> (3,23)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.977000 ns (3,23) -> (3,22)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.0 13.0    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 2.082000 ns (3,22) -> (7,23)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 14.2  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  2.3 16.5    Net processor.mfwd2 budget 2.082000 ns (7,23) -> (5,23)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I3
Info:  0.9 17.4  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 19.2    Net processor.mem_fwd2_mux_out[1] budget 1.362000 ns (5,23) -> (5,23)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 20.4  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  6.2 26.6    Net data_WrData[1] budget 2.251000 ns (5,23) -> (13,6)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 27.8  Source processor.alu_mux.out_SB_LUT4_O_30_LC.O
Info:  3.0 30.8    Net processor.alu_mux_out[1] budget 3.040000 ns (13,6) -> (12,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.I3
Info:  0.9 31.7  Source processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.O
Info:  1.8 33.4    Net processor.alu_main.adder_input_b[1] budget 2.095000 ns (12,10) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.I1
Info:  0.7 34.1  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 34.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 34.4  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 34.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 34.7  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 34.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 34.9  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 34.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 35.2  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 35.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 35.5  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.6 36.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (11,11) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 36.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.CIN
Info:  0.3 36.6  Source processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.COUT
Info:  0.0 36.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 36.9  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 36.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 37.2  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 37.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 37.4  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 37.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 37.7  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 38.0  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 38.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 38.3  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.6 38.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (11,12) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 39.1  Source processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 39.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 39.4  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 39.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 39.7  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 39.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 39.9  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 39.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 40.2  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 40.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 40.5  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 40.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 40.8  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 40.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 41.1  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.6 41.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.9  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 42.2  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 42.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 42.4  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 42.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 42.7  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 42.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 43.0  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 43.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 43.3  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 43.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 43.6  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 43.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 43.8  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  1.2 45.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.I3
Info:  0.9 45.9  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.O
Info:  4.2 50.1    Net processor.alu_main.adder_output[31] budget 2.717000 ns (11,15) -> (11,3)
Info:                Sink processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_LC.I3
Info:  0.9 51.0  Source processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  1.8 52.8    Net processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_O budget 2.004000 ns (11,3) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 54.0  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 55.7    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3 budget 1.467000 ns (11,2) -> (12,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_LC.I3
Info:  0.9 56.6  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_LC.O
Info:  1.8 58.4    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I3 budget 2.102000 ns (12,1) -> (12,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_LC.I3
Info:  0.9 59.3  Source processor.alu_main.ALUOut_SB_LUT4_O_14_LC.O
Info:  3.7 63.0    Net processor.alu_result[0] budget 3.210000 ns (12,2) -> (12,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 64.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 66.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 1.982000 ns (12,10) -> (13,11)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 67.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 69.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.101000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 70.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.6 73.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 2.133000 ns (13,11) -> (15,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 75.0  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 28.5 ns logic, 46.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_2_DFFLC.O
Info:  4.2  5.6    Net led[5]$SB_IO_OUT budget 81.943001 ns (5,13) -> (5,0)
Info:                Sink led[5]$sb_io.D_OUT_0
Info: 1.4 ns logic, 4.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_29_LC.O
Info:  3.1  4.4    Net data_out[2] budget 2.851000 ns (7,28) -> (8,22)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_29_LC.I2
Info:  1.2  5.7  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_29_LC.O
Info:  1.8  7.4    Net processor.dataMemOut_fwd_mux_out[2] budget 0.708000 ns (8,22) -> (8,22)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_29_LC.I2
Info:  1.2  8.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_29_LC.O
Info:  1.8 10.4    Net processor.mem_fwd2_mux_out[2] budget 1.340000 ns (8,22) -> (9,22)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_29_LC.I1
Info:  1.2 11.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_29_LC.O
Info:  5.6 17.2    Net data_WrData[2] budget 1.340000 ns (9,22) -> (13,6)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_29_LC.I1
Info:  1.2 18.4  Source processor.alu_mux.out_SB_LUT4_O_29_LC.O
Info:  3.0 21.4    Net processor.alu_mux_out[2] budget 1.977000 ns (13,6) -> (11,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_28_LC.I3
Info:  0.9 22.2  Source processor.alu_main.adder_input_b_SB_LUT4_O_28_LC.O
Info:  1.8 24.0    Net processor.alu_main.adder_input_b[2] budget 2.095000 ns (11,10) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.I1
Info:  0.7 24.7  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 24.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 25.0  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 25.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 25.2  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 25.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 25.5  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 25.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 25.8  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.6 26.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (11,11) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 26.6  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 26.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.CIN
Info:  0.3 26.9  Source processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.COUT
Info:  0.0 26.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 27.2  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 27.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 27.5  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 27.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 27.7  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 27.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 28.0  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 28.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 28.3  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 28.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 28.6  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.6 29.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (11,12) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 29.4  Source processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 29.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 29.7  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 29.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 30.0  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 30.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 30.2  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 30.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 30.5  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 30.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 30.8  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 30.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 31.1  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 31.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 31.3  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.6 31.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 32.2  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 32.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 32.5  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 32.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 32.7  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 32.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 33.0  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 33.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 33.3  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 33.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 33.6  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 33.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 33.8  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 33.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 34.1  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  1.2 35.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.I3
Info:  0.9 36.2  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.O
Info:  4.2 40.4    Net processor.alu_main.adder_output[31] budget 2.717000 ns (11,15) -> (11,3)
Info:                Sink processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_LC.I3
Info:  0.9 41.3  Source processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  1.8 43.1    Net processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_O budget 2.004000 ns (11,3) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 44.3  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 46.0    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3 budget 1.467000 ns (11,2) -> (12,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_LC.I3
Info:  0.9 46.9  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_LC.O
Info:  1.8 48.7    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I3 budget 2.102000 ns (12,1) -> (12,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_LC.I3
Info:  0.9 49.6  Source processor.alu_main.ALUOut_SB_LUT4_O_14_LC.O
Info:  3.7 53.3    Net processor.alu_result[0] budget 3.210000 ns (12,2) -> (12,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 54.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 56.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 1.982000 ns (12,10) -> (13,11)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 57.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 59.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.101000 ns (13,11) -> (13,11)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 60.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.6 64.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 2.133000 ns (13,11) -> (15,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 65.3  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 25.2 ns logic, 40.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 2.082000 ns (2,25) -> (3,24)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.250000 ns (3,24) -> (3,23)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.977000 ns (3,23) -> (3,22)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.0 13.0    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 2.082000 ns (3,22) -> (7,23)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 14.2  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  2.3 16.5    Net processor.mfwd2 budget 2.082000 ns (7,23) -> (5,23)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I3
Info:  0.9 17.4  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 19.2    Net processor.mem_fwd2_mux_out[1] budget 1.362000 ns (5,23) -> (5,23)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 20.4  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  6.2 26.6    Net data_WrData[1] budget 2.251000 ns (5,23) -> (13,6)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 27.8  Source processor.alu_mux.out_SB_LUT4_O_30_LC.O
Info:  3.0 30.8    Net processor.alu_mux_out[1] budget 3.040000 ns (13,6) -> (12,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.I3
Info:  0.9 31.7  Source processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.O
Info:  1.8 33.4    Net processor.alu_main.adder_input_b[1] budget 2.095000 ns (12,10) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.I1
Info:  0.7 34.1  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 34.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 34.4  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 34.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 34.7  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 34.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 34.9  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 34.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 35.2  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 35.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 35.5  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.6 36.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (11,11) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 36.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.CIN
Info:  0.3 36.6  Source processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.COUT
Info:  0.0 36.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 36.9  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 36.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 37.2  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 37.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 37.4  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 37.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 37.7  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 38.0  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 38.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 38.3  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.6 38.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (11,12) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 39.1  Source processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 39.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 39.4  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 39.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 39.7  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 39.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 39.9  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 39.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 40.2  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 40.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 40.5  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 40.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 40.8  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 40.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 41.1  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.6 41.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.9  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 42.2  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 42.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 42.4  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 42.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 42.7  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 42.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 43.0  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 43.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 43.3  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 43.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 43.6  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 43.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 43.8  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  1.2 45.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.I3
Info:  0.9 45.9  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.O
Info:  4.2 50.1    Net processor.alu_main.adder_output[31] budget 2.717000 ns (11,15) -> (11,3)
Info:                Sink processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_LC.I3
Info:  0.9 51.0  Source processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  1.8 52.8    Net processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_O budget 2.004000 ns (11,3) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 54.0  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 55.7    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3 budget 1.467000 ns (11,2) -> (12,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_LC.I3
Info:  0.9 56.6  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_LC.O
Info:  1.8 58.4    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I3 budget 2.102000 ns (12,1) -> (12,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_LC.I3
Info:  0.9 59.3  Source processor.alu_main.ALUOut_SB_LUT4_O_14_LC.O
Info:  4.4 63.6    Net processor.alu_result[0] budget 2.667000 ns (12,2) -> (11,15)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 64.8  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 66.6    Net data_addr[0] budget 5.246000 ns (11,15) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I0
Info:  1.3 67.9  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  2.8 70.7    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (11,16) -> (14,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 72.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.0 78.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.312000 ns (14,16) -> (5,30)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info:  0.1 78.1  Setup data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info: 27.5 ns logic, 50.6 ns routing

Info: Max frequency for clock               'clk': 14.62 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.34 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.61 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 65.28 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 78.11 ns

Info: Slack histogram:
Info:  legend: * represents 6 endpoint(s)
Info:          + represents [1,6) endpoint(s)
Info: [  8347,  16101) |+
Info: [ 16101,  23855) |+
Info: [ 23855,  31609) |****+
Info: [ 31609,  39363) |****+
Info: [ 39363,  47117) |**+
Info: [ 47117,  54871) |*****************************+
Info: [ 54871,  62625) |*******************+
Info: [ 62625,  70379) |************************************************************ 
Info: [ 70379,  78133) |**********************************************************+
Info: [ 78133,  85887) |************************************+
Info: [ 85887,  93641) |*+
Info: [ 93641, 101395) |*+
Info: [101395, 109149) |+
Info: [109149, 116903) |*+
Info: [116903, 124657) |*+
Info: [124657, 132411) | 
Info: [132411, 140165) |+
Info: [140165, 147919) |*********************+
Info: [147919, 155673) |***********************+
Info: [155673, 163427) |****************************+
