# components

* [opencores.org](https://opencores.org/) - webpage which hosts many openhardware projects
* [ohwr](https://ohwr.org/welcome) - Open Hardware Repository, Cern open hardware community.
* [enjoy-digital repositories](https://github.com/enjoy-digital?tab=repositories) - Migen, SoC level modules
* [ZipCPU repositories](https://github.com/ZipCPU?tab=repositories) - Verilog, mostly peripherals, DSP
* [rhea](https://github.com/cfelton/rhea) - MyHDL, SoC level modules
* [FPGAwars FPGA-peripherals](https://github.com/FPGAwars/FPGA-peripherals) - Verilog, simple peripherals
* [PoC](https://github.com/VLSI-EDA/PoC) - VHDL, utils
* [picorv32](https://github.com/cliffordwolf/picorv32) - Verilog, A Size-Optimized RISC-V SoC
* [openrisc](https://github.com/openrisc) - OpenRISC, FuseSoC, peripherals and cpu parts
* [NyuziProcessor](https://github.com/jbush001/NyuziProcessor) - GPGPU
* [Miaow](http://miaowgpu.org/) - Miaow, Southern Island compatible ISA compute only GPGPU
* [VexRiscv](https://github.com/SpinalHDL/VexRiscv) - RISC-V written in SpinalHDL
* [TNoC](https://github.com/taichi-ishitani/tnoc) - Network on Chip router written in SystemVerilog
* [Awesome Open Hardware Verification](https://github.com/ben-marshall/awesome-open-hardware-verification/) - A list of open source tools and frameworks for hardware verification.
