var pairs =
{
"performing":{"mixed-language":1,"verilog":1,"simulation":1}
,"mixed-language":{"verilog":1,"simulation":1,"library":1,"design":1,"designs":1}
,"verilog":{"vhdl":1,"modules":1,"files":1,"module":1,"source":1}
,"vhdl":{"simulation":1,"mixed-language":1,"entities":1,"files":1,"design":1,"source":1,"library":1,"lib":1}
,"simulation":{"cadence":1,"library":1,"blackbox":1}
,"cadence":{"ncsim":1,"nc-vhdl":1}
,"steps":{"involved":1}
,"involved":{"performing":1}
,"ncsim":{"straightforward":1,"command":1,"gui":1}
,"straightforward":{"information":1}
,"information":{"provided":1}
,"provided":{"previous":1}
,"previous":{"two":1}
,"two":{"sections":1}
,"sections":{"simulation":1}
,"library":{"files":1,"verilog":1,"containing":1,"explained":1,"follows":1}
,"files":{"performing":1,"include":1,"using":1,"latticesc":1,"pcsa":1}
,"local":{"cds.lib":1,"folder":1,"hdl.var":1}
,"cds.lib":{"hdl.var":1}
,"hdl.var":{"files":1,"file":1}
,"include":{"libraries":1}
,"libraries":{"design":1,"fpga":1,"protected":1,"example":1}
,"design":{"library":1,"libraries":1,"using":1,"consists":1,"files":1,"test":1}
,"containing":{"vhdl":1}
,"entities":{"verilog":1}
,"modules":{"libraries":1}
,"fpga":{"libraries":1}
,"protected":{"libraries":1}
,"example":{"special-block":1,"procedure":1}
,"special-block":{"libraries":1}
,"compile":{"verilog":1,"vhdl":1,"latticesc":1,"pcsa":1}
,"using":{"ncvlog":1,"ncvhdl":1,"ncelab":1,"ncsim":1}
,"ncvlog":{"command":1,"-messages":1}
,"ncvhdl":{"command":1,"design_name":1}
,"elaborate":{"top-level":1}
,"top-level":{"unit":1}
,"unit":{"test":1}
,"test":{"bench":1}
,"bench":{"mixed-language":1,"using":1,"files":1}
,"ncelab":{"command":1,"-lib_binding":1,"avoid":1}
,"simulate":{"top-level":1,"test":1}
,"following":{"example":1,"lines":1}
,"procedure":{"used":1}
,"used":{"simulating":1}
,"simulating":{"mixed-language":1}
,"consists":{"vhdl":1}
,"latticesc":{"vhdl":1,"vhld":1}
,"source":{"files":1,"file":1}
,"pcsa":{"encrypted":1}
,"encrypted":{"verilog":1}
,"vhld":{"library":1}
,"explained":{"performing":1}
,"file":{"latticesc":1}
,"-messages":{"-work":1}
,"-work":{"install_dir":1}
,"install_dir":{"cae_library":1}
,"cae_library":{"simulation":1}
,"blackbox":{"pcsa-ncv.vp":1}
,"create":{"local":1}
,"folder":{"work":1}
,"work":{"library":1,"work":1}
,"mkdir":{"work":1}
,"add":{"following":1}
,"lines":{"local":1}
,"define":{"work":1,"path":1}
,"path":{"ncsim-compiled":1}
,"ncsim-compiled":{"vhdl":1}
,"design_name":{".vhd":1}
,".vhd":{"test_bench":1}
,"test_bench":{".vhd":1}
,"-lib_binding":{"nomxindr":1}
,"nomxindr":{"access":1,"option":1}
,"access":{"rwc":1}
,"rwc":{"test_bench":1}
,"option":{"added":1,"necessary":1}
,"added":{"ncelab":1}
,"avoid":{"mxindr":1}
,"mxindr":{"errors":1}
,"errors":{"option":1}
,"necessary":{"mixed-language":1}
,"gui":{"test_bench":1}
}
;Search.control.loadWordPairs(pairs);
