###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       236765   # Number of WRITE/WRITEP commands
num_reads_done                 =       564432   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       445458   # Number of read row buffer hits
num_read_cmds                  =       564432   # Number of READ/READP commands
num_writes_done                =       236775   # Number of read requests issued
num_write_row_hits             =       171944   # Number of write row buffer hits
num_act_cmds                   =       184546   # Number of ACT commands
num_pre_cmds                   =       184521   # Number of PRE commands
num_ondemand_pres              =       162250   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9468210   # Cyles of rank active rank.0
rank_active_cycles.1           =      9199895   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       531790   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       800105   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       748845   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5860   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3091   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1739   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1047   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1652   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2697   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3184   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5012   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         9211   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18874   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          636   # Write cmd latency (cycles)
write_latency[40-59]           =         1166   # Write cmd latency (cycles)
write_latency[60-79]           =         2893   # Write cmd latency (cycles)
write_latency[80-99]           =         6192   # Write cmd latency (cycles)
write_latency[100-119]         =         8726   # Write cmd latency (cycles)
write_latency[120-139]         =        12860   # Write cmd latency (cycles)
write_latency[140-159]         =        13965   # Write cmd latency (cycles)
write_latency[160-179]         =        15175   # Write cmd latency (cycles)
write_latency[180-199]         =        16081   # Write cmd latency (cycles)
write_latency[200-]            =       159045   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       242209   # Read request latency (cycles)
read_latency[40-59]            =        76511   # Read request latency (cycles)
read_latency[60-79]            =        80375   # Read request latency (cycles)
read_latency[80-99]            =        26897   # Read request latency (cycles)
read_latency[100-119]          =        19157   # Read request latency (cycles)
read_latency[120-139]          =        15608   # Read request latency (cycles)
read_latency[140-159]          =        10653   # Read request latency (cycles)
read_latency[160-179]          =         8564   # Read request latency (cycles)
read_latency[180-199]          =         7327   # Read request latency (cycles)
read_latency[200-]             =        77130   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.18193e+09   # Write energy
read_energy                    =  2.27579e+09   # Read energy
act_energy                     =  5.04918e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.55259e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.8405e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90816e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74073e+09   # Active standby energy rank.1
average_read_latency           =      111.199   # Average read request latency (cycles)
average_interarrival           =      12.4811   # Average request interarrival latency (cycles)
total_energy                   =  1.69555e+10   # Total energy (pJ)
average_power                  =      1695.55   # Average power (mW)
average_bandwidth              =      6.83697   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       233345   # Number of WRITE/WRITEP commands
num_reads_done                 =       555138   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       450336   # Number of read row buffer hits
num_read_cmds                  =       555137   # Number of READ/READP commands
num_writes_done                =       233357   # Number of read requests issued
num_write_row_hits             =       179233   # Number of write row buffer hits
num_act_cmds                   =       159479   # Number of ACT commands
num_pre_cmds                   =       159454   # Number of PRE commands
num_ondemand_pres              =       136839   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9370112   # Cyles of rank active rank.0
rank_active_cycles.1           =      9311165   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       629888   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       688835   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       734624   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7424   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2959   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1752   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1032   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1623   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2601   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3194   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5136   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         9139   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19017   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           47   # Write cmd latency (cycles)
write_latency[20-39]           =          941   # Write cmd latency (cycles)
write_latency[40-59]           =         1744   # Write cmd latency (cycles)
write_latency[60-79]           =         4189   # Write cmd latency (cycles)
write_latency[80-99]           =         8474   # Write cmd latency (cycles)
write_latency[100-119]         =        11878   # Write cmd latency (cycles)
write_latency[120-139]         =        14995   # Write cmd latency (cycles)
write_latency[140-159]         =        15176   # Write cmd latency (cycles)
write_latency[160-179]         =        15531   # Write cmd latency (cycles)
write_latency[180-199]         =        15329   # Write cmd latency (cycles)
write_latency[200-]            =       145041   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       247471   # Read request latency (cycles)
read_latency[40-59]            =        80625   # Read request latency (cycles)
read_latency[60-79]            =        78511   # Read request latency (cycles)
read_latency[80-99]            =        26285   # Read request latency (cycles)
read_latency[100-119]          =        18426   # Read request latency (cycles)
read_latency[120-139]          =        14942   # Read request latency (cycles)
read_latency[140-159]          =         9359   # Read request latency (cycles)
read_latency[160-179]          =         7349   # Read request latency (cycles)
read_latency[180-199]          =         6081   # Read request latency (cycles)
read_latency[200-]             =        66085   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.16486e+09   # Write energy
read_energy                    =  2.23831e+09   # Read energy
act_energy                     =  4.36335e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.02346e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.30641e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84695e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81017e+09   # Active standby energy rank.1
average_read_latency           =      102.597   # Average read request latency (cycles)
average_interarrival           =      12.6823   # Average request interarrival latency (cycles)
total_energy                   =  1.68343e+10   # Total energy (pJ)
average_power                  =      1683.43   # Average power (mW)
average_bandwidth              =      6.72849   # Average bandwidth
