# DIGITAL-LOGIC-DESIGN-AND-ANALYSIS-AND-DIGITAL-SYSTEM-LAB
 DLDA & DSL [SEMESTER III]
 
 ---
 
  - [X] **[Syllabus](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS/blob/main/SE-Comps_CBCGS_Syllabus.pdf)**
  - [x] **DLDA - [Reference Books](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS/tree/main/Reference%20Books)**

---

## My Preparation
 - [Sem-III Syallbus](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS/blob/main/My%20Preparation/Note_2019-09-26_13_54_38_159.png)
 - [Sem-III Modules](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS/blob/main/My%20Preparation/Note_2019-09-26_14_10_59_854.png)
 - [Sem-III Timetable](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS/blob/main/My%20Preparation/Note_2019-09-26_14_17_40_056.png)
 - [Blueprint](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS/blob/main/Blueprint%20(DLDA).png)

## Question Papers
 - [Previous Question Papers](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS/tree/main/Quesion%20Papers/Previous%20Quesion%20Papers)
 - [Solved Papers](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS/tree/main/Quesion%20Papers/DLDA%20Solved%20Papers)
 
