{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1507178721168 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "WrapperULA EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"WrapperULA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1507178721176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507178721229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507178721229 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1507178721505 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1507178721526 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507178722160 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1507178722160 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1507178722160 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 1231 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507178722171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 1232 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507178722171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 1233 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1507178722171 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1507178722171 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1507178722466 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "WrapperULA.sdc " "Synopsys Design Constraints File file not found: 'WrapperULA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1507178722469 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1507178722469 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: opB\[0\]~0  from: datad  to: combout " "Cell: opB\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1507178722477 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1507178722477 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1507178722481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1507178722540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:ctrlMicro\|Ready " "Destination node Control:ctrlMicro\|Ready" {  } { { "Control.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/Control.v" 10 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Control:ctrlMicro|Ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507178722540 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1507178722540 ""}  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "/home/iuri/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iuri/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 37 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507178722540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Control:ctrlMicro\|Wen  " "Automatically promoted node Control:ctrlMicro\|Wen " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1507178722541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterBank:regBank\|RegB\[1\]~0 " "Destination node RegisterBank:regBank\|RegB\[1\]~0" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/RegisterBank.v" 21 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegisterBank:regBank|RegB[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507178722541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterBank:regBank\|RegBank\[10\]\[1\]~1 " "Destination node RegisterBank:regBank\|RegBank\[10\]\[1\]~1" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/RegisterBank.v" 21 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegisterBank:regBank|RegBank[10][1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 984 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507178722541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterBank:regBank\|RegBank\[9\]\[15\]~2 " "Destination node RegisterBank:regBank\|RegBank\[9\]\[15\]~2" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/RegisterBank.v" 21 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegisterBank:regBank|RegBank[9][15]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 987 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507178722541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterBank:regBank\|RegBank\[8\]\[15\]~3 " "Destination node RegisterBank:regBank\|RegBank\[8\]\[15\]~3" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/RegisterBank.v" 21 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegisterBank:regBank|RegBank[8][15]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 989 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507178722541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterBank:regBank\|RegBank\[11\]\[14\]~4 " "Destination node RegisterBank:regBank\|RegBank\[11\]\[14\]~4" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/RegisterBank.v" 21 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegisterBank:regBank|RegBank[11][14]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 991 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507178722541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterBank:regBank\|RegBank\[5\]\[1\]~5 " "Destination node RegisterBank:regBank\|RegBank\[5\]\[1\]~5" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/RegisterBank.v" 21 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegisterBank:regBank|RegBank[5][1]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 993 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507178722541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterBank:regBank\|RegBank\[6\]\[15\]~6 " "Destination node RegisterBank:regBank\|RegBank\[6\]\[15\]~6" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/RegisterBank.v" 21 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegisterBank:regBank|RegBank[6][15]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507178722541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterBank:regBank\|RegBank\[4\]\[1\]~7 " "Destination node RegisterBank:regBank\|RegBank\[4\]\[1\]~7" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/RegisterBank.v" 21 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegisterBank:regBank|RegBank[4][1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 997 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507178722541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterBank:regBank\|RegBank\[7\]\[8\]~8 " "Destination node RegisterBank:regBank\|RegBank\[7\]\[8\]~8" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/RegisterBank.v" 21 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegisterBank:regBank|RegBank[7][8]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 999 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507178722541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterBank:regBank\|RegBank\[2\]\[0\]~9 " "Destination node RegisterBank:regBank\|RegBank\[2\]\[0\]~9" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/RegisterBank.v" 21 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegisterBank:regBank|RegBank[2][0]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1507178722541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1507178722541 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1507178722541 ""}  } { { "Control.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/Control.v" 10 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Control:ctrlMicro|Wen } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507178722541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "opB\[0\]~0  " "Automatically promoted node opB\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1507178722542 ""}  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 73 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { opB[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507178722542 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "opC\[1\]~0  " "Automatically promoted node opC\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1507178722542 ""}  } { { "WrapperULA.v" "" { Text "/home/iuri/Projects/altera/WrapperULA/WrapperULA.v" 65 -1 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { opC[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 0 { 0 ""} 0 1193 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507178722542 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1507178722689 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1507178722691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1507178722691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507178722694 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507178722696 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1507178722698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1507178722698 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1507178722699 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1507178722700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1507178722702 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1507178722702 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507178722734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1507178724434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507178724821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1507178724837 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1507178727054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507178727055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1507178727239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "/home/iuri/Projects/altera/WrapperULA/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1507178730344 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1507178730344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507178732172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1507178732175 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1507178732175 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.06 " "Total time spent on timing analysis during the Fitter is 2.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1507178732217 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507178732224 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0D0 0 " "Pin \"Hex0D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0D1 0 " "Pin \"Hex0D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0D2 0 " "Pin \"Hex0D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0D3 0 " "Pin \"Hex0D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0D4 0 " "Pin \"Hex0D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0D5 0 " "Pin \"Hex0D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0D6 0 " "Pin \"Hex0D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1D0 0 " "Pin \"Hex1D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1D1 0 " "Pin \"Hex1D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1D2 0 " "Pin \"Hex1D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1D3 0 " "Pin \"Hex1D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1D4 0 " "Pin \"Hex1D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1D5 0 " "Pin \"Hex1D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1D6 0 " "Pin \"Hex1D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2D0 0 " "Pin \"Hex2D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2D1 0 " "Pin \"Hex2D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2D2 0 " "Pin \"Hex2D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2D3 0 " "Pin \"Hex2D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2D4 0 " "Pin \"Hex2D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2D5 0 " "Pin \"Hex2D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2D6 0 " "Pin \"Hex2D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3D0 0 " "Pin \"Hex3D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3D1 0 " "Pin \"Hex3D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3D2 0 " "Pin \"Hex3D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3D3 0 " "Pin \"Hex3D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3D4 0 " "Pin \"Hex3D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3D5 0 " "Pin \"Hex3D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3D6 0 " "Pin \"Hex3D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4D0 0 " "Pin \"Hex4D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4D1 0 " "Pin \"Hex4D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4D2 0 " "Pin \"Hex4D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4D3 0 " "Pin \"Hex4D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4D4 0 " "Pin \"Hex4D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4D5 0 " "Pin \"Hex4D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4D6 0 " "Pin \"Hex4D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5D0 0 " "Pin \"Hex5D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5D1 0 " "Pin \"Hex5D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5D2 0 " "Pin \"Hex5D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5D3 0 " "Pin \"Hex5D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5D4 0 " "Pin \"Hex5D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5D5 0 " "Pin \"Hex5D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5D6 0 " "Pin \"Hex5D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6D0 0 " "Pin \"Hex6D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6D1 0 " "Pin \"Hex6D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6D2 0 " "Pin \"Hex6D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6D3 0 " "Pin \"Hex6D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6D4 0 " "Pin \"Hex6D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6D5 0 " "Pin \"Hex6D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6D6 0 " "Pin \"Hex6D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7D0 0 " "Pin \"Hex7D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7D1 0 " "Pin \"Hex7D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7D2 0 " "Pin \"Hex7D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7D3 0 " "Pin \"Hex7D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7D4 0 " "Pin \"Hex7D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7D5 0 " "Pin \"Hex7D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7D6 0 " "Pin \"Hex7D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1507178732250 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1507178732250 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507178732781 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507178732841 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507178733379 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507178733929 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1507178733991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/iuri/Projects/altera/WrapperULA/output_files/WrapperULA.fit.smsg " "Generated suppressed messages file /home/iuri/Projects/altera/WrapperULA/output_files/WrapperULA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1507178734151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507178734408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  5 01:45:34 2017 " "Processing ended: Thu Oct  5 01:45:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507178734408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507178734408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507178734408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1507178734408 ""}
