#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jan 30 00:54:24 2021
# Process ID: 10878
# Current directory: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_1_0_synth_1
# Command line: vivado -log ultra96v2_design_proc_sys_reset_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra96v2_design_proc_sys_reset_1_0.tcl
# Log file: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_1_0_synth_1/ultra96v2_design_proc_sys_reset_1_0.vds
# Journal file: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/ultra96v2_design_proc_sys_reset_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ultra96v2_design_proc_sys_reset_1_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ultra96v2_design_proc_sys_reset_1_0, cache-ID = 97c94cf553a48507.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 00:54:50 2021...
