Coverage Report by instance with details

=================================================================================
=== Instance: /top/axi
=== Design Unit: work.axi_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        274       232        42    84.67%

================================Toggle Details================================

Toggle Coverage for instance /top/axi --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       ARADDR[0-1]           0           0        0.00 
                                     ARADDR[12-15]           0           0        0.00 
                                         ARSIZE[0]           0           0        0.00 
                                         ARSIZE[1]           0           3       50.00 
                                         ARSIZE[2]           0           0        0.00 
                                       AWADDR[0-1]           0           0        0.00 
                                     AWADDR[12-15]           0           0        0.00 
                                         AWSIZE[0]           0           0        0.00 
                                         AWSIZE[1]           0           3       50.00 
                                         AWSIZE[2]           0           0        0.00 
                                        BRESP[0-1]           0           0        0.00 
                                        RRESP[0-1]           0           0        0.00 

Total Node Count     =        137 
Toggled Node Count   =        115 
Untoggled Node Count =         22 

Toggle Coverage      =      84.67% (232 of 274 bins)

=================================================================================
=== Instance: /top/dut/mem_inst
=== Design Unit: work.axi4_memory
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/dut/mem_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File axi_memory.v
------------------------------------IF Branch------------------------------------
    24                                   2054412     Count coming in to IF
    24              1                      37140     
    26              1                     994362     
                                         1022910     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    27                                    994362     Count coming in to IF
    27              1                     477069     
    29              1                     517293     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/dut/mem_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File axi_memory.v
    23              1                    2054412     
    25              1                      37140     
    28              1                     477069     
    30              1                     517293     
    36              1                          3     
    36              2                       3072     
    37              1                       3072     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        220       156        64    70.90%

================================Toggle Details================================

Toggle Coverage for instance /top/dut/mem_inst --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           j[0-31]           0           0        0.00 

Total Node Count     =        110 
Toggled Node Count   =         78 
Untoggled Node Count =         32 

Toggle Coverage      =      70.90% (156 of 220 bins)

=================================================================================
=== Instance: /top/dut/u_axi4_assertions
=== Design Unit: work.axi4_assertions
=================================================================================

Assertion Coverage:
    Assertions                      35        16        19    45.71%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/dut/u_axi4_assertions/assert_reset_valid_signals_low
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(154)
                                                        3          3
/top/dut/u_axi4_assertions/assert_reset_ready_signals_defined
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(162)
                                                        3          3
/top/dut/u_axi4_assertions/assert_awvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(174)
                                                        0          0
/top/dut/u_axi4_assertions/assert_awaddr_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(182)
                                                        0          0
/top/dut/u_axi4_assertions/assert_awlen_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(190)
                                                        0          0
/top/dut/u_axi4_assertions/assert_awsize_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(198)
                                                        0          0
/top/dut/u_axi4_assertions/assert_awsize_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(206)
                                                        0          3
/top/dut/u_axi4_assertions/assert_wvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(218)
                                                        0          3
/top/dut/u_axi4_assertions/assert_wdata_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(226)
                                                        0          3
/top/dut/u_axi4_assertions/assert_wlast_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(234)
                                                        0          3
/top/dut/u_axi4_assertions/assert_wlast_on_last_beat
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(243)
                                                        0          3
/top/dut/u_axi4_assertions/assert_wlast_not_early
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(252)
                                                        9          3
/top/dut/u_axi4_assertions/assert_write_data_follows_address
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(260)
                                                        0          0
/top/dut/u_axi4_assertions/assert_bvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(272)
                                                        0          3
/top/dut/u_axi4_assertions/assert_bresp_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(280)
                                                        0          3
/top/dut/u_axi4_assertions/assert_write_response_follows_data
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(288)
                                                        0          0
/top/dut/u_axi4_assertions/assert_bresp_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(296)
                                                        0          3
/top/dut/u_axi4_assertions/assert_arvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(308)
                                                        0          0
/top/dut/u_axi4_assertions/assert_araddr_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(316)
                                                        0          0
/top/dut/u_axi4_assertions/assert_arlen_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(324)
                                                        0          0
/top/dut/u_axi4_assertions/assert_arsize_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(332)
                                                        0          0
/top/dut/u_axi4_assertions/assert_arsize_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(340)
                                                        0          3
/top/dut/u_axi4_assertions/assert_rvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(352)
                                                        0          3
/top/dut/u_axi4_assertions/assert_rlast_on_last_beat
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(361)
                                                        0          3
/top/dut/u_axi4_assertions/assert_rlast_not_early
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(370)
                                                        0          3
/top/dut/u_axi4_assertions/assert_read_data_follows_address
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(378)
                                                        0          0
/top/dut/u_axi4_assertions/assert_rresp_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(386)
                                                        0          3
/top/dut/u_axi4_assertions/assert_write_addr_range_okay
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(403)
                                                        0          0
/top/dut/u_axi4_assertions/assert_read_addr_range_okay
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(411)
                                                        0          0
/top/dut/u_axi4_assertions/assert_write_4kb_boundary_error
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(420)
                                                        0          0
/top/dut/u_axi4_assertions/assert_read_4kb_boundary_error
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(428)
                                                        0          0
/top/dut/u_axi4_assertions/assert_write_addr_alignment
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(440)
                                                        0          3
/top/dut/u_axi4_assertions/assert_read_addr_alignment
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(447)
                                                        0          3
/top/dut/u_axi4_assertions/assert_write_beats_match_awlen
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(459)
                                                        9          3
/top/dut/u_axi4_assertions/assert_read_beats_match_arlen
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(467)
                                                        0          3

Directive Coverage:
    Directives                       8         6         2    75.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/dut/u_axi4_assertions/cover_write_transaction_complete 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(486)
                                                                              13845 Covered   
/top/dut/u_axi4_assertions/cover_read_transaction_complete 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(496)
                                                                               264 Covered   
/top/dut/u_axi4_assertions/cover_write_error_response 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(503)
                                                                                 0 ZERO      
/top/dut/u_axi4_assertions/cover_read_error_response 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(509)
                                                                                 0 ZERO      
/top/dut/u_axi4_assertions/cover_single_beat_write 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(516)
                                                                              1830 Covered   
/top/dut/u_axi4_assertions/cover_burst_write 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(522)
                                                                              13959 Covered   
/top/dut/u_axi4_assertions/cover_boundary_crossing_write 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(529)
                                                                               132 Covered   
/top/dut/u_axi4_assertions/cover_boundary_crossing_read 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(535)
                                                                               207 Covered   

=================================================================================
=== Instance: /top/dut
=== Design Unit: work.axi4
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        35        28         7    80.00%

================================Branch Details================================

Branch Coverage for instance /top/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File axi4.v
------------------------------------IF Branch------------------------------------
    102                                  3315597     Count coming in to IF
    102             1                      65688     
    135             1                    3249909     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    143                                  3249909     Count coming in to CASE
    144             1                    1910367     
    161             1                      15789     
    167             1                    1292175     
    198             1                      31578     
    206             1                    ***0***     //the default case in write FSM is unreachable as FSM only uses defined states
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    149                                  1910367     Count coming in to IF
    149             1                      15789     
                                         1894578     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    168                                  1292175     Count coming in to IF
    168             1                     477069     
                                          815106     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    170                                   477069     Count coming in to IF
    170             1                     477069     
                                         ***0***     All False Count    //testbench only provides valid addresses, never invalid ones
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    179                                   477069     Count coming in to IF
    179             1                      15789     
    190             1                     461280     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    184                                    15789     Count coming in to IF
    184             1                    ***0***     //testbench doesn't generate invalid addresses to trigger SLVERR  
    186             1                      15789     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    199                                    31578     Count coming in to IF
    199             1                      13845     
                                           17733     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    212                                  3249909     Count coming in to CASE
    213             1                    1410726     
    230             1                      10062     
    239             1                    1829121     
    275             1                    ***0***     //the default case in read FSM is unreachable as FSM only uses defined states
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    218                                  1410726     Count coming in to IF
    218             1                      10062     
                                         1400664     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    232                                    10062     Count coming in to IF
    232             1                      10062     
                                         ***0***     All False Count    //testbench only provides valid read addresses, never invalid ones
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    241                                  1829121     Count coming in to IF
    241             1                    1829121     
    244             1                    ***0***     //testbench doesn't generate invalid read addresses to trigger SLVERR
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    252                                  1829121     Count coming in to IF
    252             1                     517293     
                                         1311828     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    255                                   517293     Count coming in to IF
    255             1                     507231     
    267             1                      10062     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    261                                   507231     Count coming in to IF
    261             1                     507231     
                                         ***0***     All False Count      //testbench only provides valid addresses, never tests invalid address scenarios
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      23         8        15    34.78%

================================Condition Details================================

Condition Coverage for instance /top/dut --

  File axi4.v
----------------Focused Condition View-------------------
Line       149 Item    1  (AWVALID && AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     AWVALID         Y
     AWREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  AWVALID_0             -                             
  Row   2:          3  AWVALID_1             AWREADY                       
  Row   3:    ***0***  AWREADY_0             AWVALID        //AWREADY is asserted to 1 as its default value before the start of the condition,
                                                              thus the combination of it being 0 in this condition is non-existent                
  Row   4:          3  AWREADY_1             AWVALID                       

----------------Focused Condition View-------------------
Line       168 Item    1  (WVALID && WREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      WVALID         Y
      WREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  WVALID_0              -                             
  Row   2:          3  WVALID_1              WREADY                        
  Row   3:    ***0***  WREADY_0              WVALID        //WREADY is asserted to 1 the moment it recognizes the WVALID as per the spec
                                                             which is before the start of the condition,
                                                             thus the combination of it being 0 in this condition is non-existent                
  Row   4:          3  WREADY_1              WVALID                        

----------------Focused Condition View-------------------
Line       170 Item    1  (write_addr_valid && ~write_boundary_cross)
Condition totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
      write_addr_valid         N  '_0' not hit             Hit '_0'
  write_boundary_cross         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  write_addr_valid_0      -        //testbench only provides valid addresses, never tests invalid address scenarios                     
  Row   2:          3  write_addr_valid_1      ~write_boundary_cross         
  Row   3:          3  write_boundary_cross_0  write_addr_valid              
  Row   4:    ***0***  write_boundary_cross_1  write_addr_valid        //testbench doesn't generate boundary crossing transactions      

----------------Focused Condition View-------------------
Line       179 Item    1  (WLAST || (write_burst_cnt == 0))
Condition totals: 1 of 2 input terms covered = 50.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
                   WLAST         Y
  (write_burst_cnt == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          3  WLAST_0                   ~(write_burst_cnt == 0)       
  Row   2:          3  WLAST_1                   -                             
  Row   3:          3  (write_burst_cnt == 0)_0  ~WLAST                        
  Row   4:    ***0***  (write_burst_cnt == 0)_1  ~WLAST        //testbench generates bursts with WLAST properly set, so burst counter never reaches 0 before WLAST

----------------Focused Condition View-------------------
Line       184 Item    1  (~write_addr_valid || write_boundary_cross)
Condition totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
      write_addr_valid         N  '_0' not hit             Hit '_0'
  write_boundary_cross         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  write_addr_valid_0      -        //testbench only provides valid addresses, never tests invalid address scenarios                     
  Row   2:          3  write_addr_valid_1      ~write_boundary_cross         
  Row   3:          3  write_boundary_cross_0  write_addr_valid              
  Row   4:    ***0***  write_boundary_cross_1  write_addr_valid        //testbench doesn't generate boundary crossing transactions to trigger SLVERR

----------------Focused Condition View-------------------
Line       199 Item    1  (BREADY && BVALID)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      BREADY         Y
      BVALID         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  BREADY_0              -                             
  Row   2:          3  BREADY_1              BVALID                        
  Row   3:    ***0***  BVALID_0              BREADY        //design properly asserts BVALID for all write responses, so BVALID=0 during handshake is impossible
  Row   4:          3  BVALID_1              BREADY                        

----------------Focused Condition View-------------------
Line       218 Item    1  (ARVALID && ARREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     ARVALID         Y
     ARREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  ARVALID_0             -                             
  Row   2:          3  ARVALID_1             ARREADY                       
  Row   3:    ***0***  ARREADY_0             ARVALID        //ARREADY is asserted to 1 as its default value before the start of the condition,
                                                              thus the combination of it being 0 in this condition is non-existent                       
  Row   4:          3  ARREADY_1             ARVALID                       

----------------Focused Condition View-------------------
Line       232 Item    1  (read_addr_valid && ~read_boundary_cross)
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
      read_addr_valid         N  '_0' not hit             Hit '_0'
  read_boundary_cross         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  read_addr_valid_0      -        //testbench only provides valid read addresses, never tests invalid address scenarios                     
  Row   2:          3  read_addr_valid_1      ~read_boundary_cross          
  Row   3:          3  read_boundary_cross_0  read_addr_valid               
  Row   4:    ***0***  read_boundary_cross_1  read_addr_valid        //testbench doesn't generate read transactions that cross 4KB boundaries               

----------------Focused Condition View-------------------
Line       241 Item    1  (read_addr_valid && ~read_boundary_cross)
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
      read_addr_valid         N  '_0' not hit             Hit '_0'
  read_boundary_cross         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  read_addr_valid_0      -        //testbench only provides valid read addresses, never tests invalid address scenarios                     
  Row   2:          3  read_addr_valid_1      ~read_boundary_cross          
  Row   3:          3  read_boundary_cross_0  read_addr_valid               
  Row   4:    ***0***  read_boundary_cross_1  read_addr_valid        //testbench doesn't generate read transactions that cross 4KB boundaries to trigger SLVERR               

----------------Focused Condition View-------------------
Line       252 Item    1  (RREADY && RVALID)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       255 Item    1  (read_burst_cnt > 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       261 Item    1  (read_addr_valid && ~read_boundary_cross)
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
      read_addr_valid         N  '_0' not hit             Hit '_0'
  read_boundary_cross         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  read_addr_valid_0      -        //testbench only provides valid read addresses, never tests invalid address scenarios                     
  Row   2:          3  read_addr_valid_1      ~read_boundary_cross          
  Row   3:          3  read_boundary_cross_0  read_addr_valid               
  Row   4:    ***0***  read_boundary_cross_1  read_addr_valid        //testbench doesn't generate read transactions that cross 4KB boundaries               


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         1         4    20.00%

================================Expression Details================================

Expression Coverage for instance /top/dut --

  File axi4.v
----------------Focused Expression View-----------------
Line       64 Item    1  (((write_addr & 4095) + (write_burst_cnt << write_size)) > 4095)
Expression totals: 0 of 1 input term covered = 0.00%

                                                        Input Term   Covered  Reason for no coverage   Hint
                                                       -----------  --------  -----------------------  --------------
  (((write_addr & 4095) + (write_burst_cnt << write_size)) > 4095)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                          Non-masking condition(s)      
 ---------  ---------  --------------------                                                -------------------------     
  Row   1:          3  (((write_addr & 4095) + (write_burst_cnt << write_size)) > 4095)_0  -                             
  Row   2:    ***0***  (((write_addr & 4095) + (write_burst_cnt << write_size)) > 4095)_1  -        //testbench doesn't generate write transactions that cross 4KB page boundaries                     

----------------Focused Expression View-----------------
Line       65 Item    1  (((read_addr & 4095) + (read_burst_cnt << read_size)) > 4095)
Expression totals: 0 of 1 input term covered = 0.00%

                                                     Input Term   Covered  Reason for no coverage   Hint
                                                    -----------  --------  -----------------------  --------------
  (((read_addr & 4095) + (read_burst_cnt << read_size)) > 4095)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                       Non-masking condition(s)      
 ---------  ---------  --------------------                                             -------------------------     
  Row   1:          3  (((read_addr & 4095) + (read_burst_cnt << read_size)) > 4095)_0  -                             
  Row   2:    ***0***  (((read_addr & 4095) + (read_burst_cnt << read_size)) > 4095)_1  -        //testbench doesn't generate read transactions that cross 4KB page boundaries                             

----------------Focused Expression View-----------------
Line       68 Item    1  ((write_addr >> 2) < 1024)
Expression totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  ((write_addr >> 2) < 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  ((write_addr >> 2) < 1024)_0  -        //testbench only generates valid write addresses within the 1024-word memory range                     
  Row   2:          3  ((write_addr >> 2) < 1024)_1  -                             

----------------Focused Expression View-----------------
Line       69 Item    1  ((read_addr >> 2) < 1024)
Expression totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  ((read_addr >> 2) < 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  ((read_addr >> 2) < 1024)_0  -        //testbench only generates valid read addresses within the 1024-word memory range                     
  Row   2:          3  ((read_addr >> 2) < 1024)_1  -                             

----------------Focused Expression View-----------------
Line       250 Item    1  (read_burst_cnt == 0)
Expression totals: 1 of 1 input term covered = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       7         7         0   100.00%
    FSM Transitions                 10         7         3    70.00%

================================FSM Details================================

FSM Coverage for instance /top/dut --

FSM_ID: write_state
    Current State Object : write_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 144              W_IDLE                   0
 161              W_ADDR                   1
 167              W_DATA                   2
 198              W_RESP                   3
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                  W_IDLE               79533          
                  W_ADDR               15789          
                  W_DATA               15789          
                  W_RESP               15789          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 157                   0               15789          W_IDLE -> W_ADDR              
 164                   1               15789          W_ADDR -> W_DATA              
 181                   3               15789          W_DATA -> W_RESP              
 202                   5               15786          W_RESP -> W_IDLE              
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 116                   2          W_ADDR -> W_IDLE    //error recovery transition for invalid write addresses, not triggered by testbench
 116                   4          W_DATA -> W_IDLE    //error recovery transition for write data phase errors, not triggered by testbench


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   4         4         0   100.00%
        FSM Transitions              6         4         2    66.66%
FSM_ID: read_state
    Current State Object : read_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 213              R_IDLE                   0
 230              R_ADDR                   1
 239              R_DATA                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                  R_IDLE               65952          
                  R_ADDR               10062          
                  R_DATA               10062          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 226                   0               10062          R_IDLE -> R_ADDR              
 236                   1               10062          R_ADDR -> R_DATA              
 270                   3               10062          R_DATA -> R_IDLE              
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 117                   2          R_ADDR -> R_IDLE    //error recovery transition for invalid read addresses, not triggered by testbench


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   3         3         0   100.00%
        FSM Transitions              4         3         1    75.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      85        80         5    94.11%

================================Statement Details================================

Statement Coverage for instance /top/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File axi4.v
    60              1                      31581     
    61              1                      20130     
    64              1                     492861     
    65              1                     527361     
    68              1                     492795     
    69              1                     527289     
    101             1                    3315597     
    104             1                      65688     
    105             1                      65688     
    106             1                      65688     
    107             1                      65688     
    109             1                      65688     
    110             1                      65688     
    111             1                      65688     
    112             1                      65688     
    113             1                      65688     
    116             1                      65688     
    117             1                      65688     
    118             1                      65688     
    119             1                      65688     
    120             1                      65688     
    121             1                      65688     
    124             1                      65688     
    125             1                      65688     
    126             1                      65688     
    127             1                      65688     
    128             1                      65688     
    129             1                      65688     
    130             1                      65688     
    131             1                      65688     
    133             1                      65688     
    137             1                    3249909     
    138             1                    3249909     
    145             1                    1910367     
    146             1                    1910367     
    147             1                    1910367     
    151             1                      15789     
    152             1                      15789     
    153             1                      15789     
    154             1                      15789     
    156             1                      15789     
    157             1                      15789     
    163             1                      15789     
    164             1                      15789     
    172             1                     477069     
    173             1                     477069     
    174             1                     477069     
    175             1                     477069     
    180             1                      15789     
    181             1                      15789     
    185             1                    ***0***     //SLVERR assignment for invalid write addresses, not triggered by testbench
    187             1                      15789     
    189             1                      15789     
    192             1                     461280     
    193             1                     461280     
    200             1                      13845     
    201             1                      13845     
    202             1                      13845     
    206             1                    ***0***     //default case assignment in write FSM, unreachable during normal operation
    214             1                    1410726     
    215             1                    1410726     
    216             1                    1410726     
    220             1                      10062     
    221             1                      10062     
    222             1                      10062     
    223             1                      10062     
    225             1                      10062     
    226             1                      10062     
    233             1                      10062     
    234             1                      10062     
    236             1                      10062     
    242             1                    1829121     
    243             1                    1829121     
    245             1                    ***0***     //SLVERR assignment for invalid read addresses, not triggered by testbench
    246             1                    ***0***     //RLAST assignment in error case, not triggered by testbench
    249             1                    1829121     
    250             1                    1829121     
    253             1                     517293     
    257             1                     507231     
    258             1                     507231     
    262             1                     507231     
    263             1                     507231     
    269             1                      10062     
    270             1                      10062     
    275             1                    ***0***     //default case assignment in read FSM, unreachable during normal operation
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        712       506       206    71.06%

================================Toggle Details================================

Toggle Coverage for instance /top/dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       ARADDR[0-1]           0           0        0.00 //testbench uses word-aligned addresses only
                                     ARADDR[12-15]           0           0        0.00 //testbench uses addresses within small memory range
                                         ARSIZE[0]           0           0        0.00 //testbench uses fixed transfer sizes
                                         ARSIZE[1]           0           3       50.00 
                                         ARSIZE[2]           0           0        0.00 //testbench doesn't test all possible transfer sizes
                                       AWADDR[0-1]           0           0        0.00 //testbench uses word-aligned addresses only
                                     AWADDR[12-15]           0           0        0.00 //testbench uses addresses within small memory range
                                         AWSIZE[0]           0           0        0.00 //testbench uses fixed transfer sizes
                                         AWSIZE[1]           0           3       50.00 
                                         AWSIZE[2]           0           0        0.00 //testbench doesn't test all possible transfer sizes
                                        BRESP[0-1]           0           0        0.00 //testbench doesn't generate error responses
                                        RRESP[0-1]           0           0        0.00 //testbench doesn't generate error responses
                               mem_rdata_reg[0-31]           0           0        0.00 //memory data patterns don't exercise all bit combinations
                                    read_addr[0-1]           0           0        0.00 //testbench uses word-aligned read addresses only
                                  read_addr[12-15]           0           0        0.00 //testbench uses read addresses within small memory range
                                 read_addr_incr[1]           0           0        0.00 //address increment patterns don't toggle these bits
                              read_addr_incr[3-15]           0           0        0.00 //address increment patterns don't toggle these bits
                                   read_addr_valid           0           0        0.00 //testbench only provides valid read addresses
                               read_boundary_cross           0           0        0.00 //testbench doesn't generate boundary crossing reads
                                      read_size[0]           0           0        0.00 //testbench uses fixed read transfer sizes
                                      read_size[2]           0           0        0.00 //testbench doesn't test all possible read sizes
                                     read_state[2]           0           0        0.00 //read FSM doesn't use state value with bit 2 set
                                   write_addr[0-1]           0           0        0.00 //testbench uses word-aligned write addresses only
                                 write_addr[12-15]           0           0        0.00 //testbench uses write addresses within small memory range
                                write_addr_incr[1]           0           0        0.00
=================================================================================
=== Instance: /top/tb
=== Design Unit: work.Testbench
=================================================================================

Assertion Coverage:
    Assertions                       2         2         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/tb/generate_stimulus/immed__83
                     Testbench.sv(83)                   0          3
/top/tb/run_directed_write_read_sequence/#anonblk#178847320#717#4#/#ublk#178847320#717/immed__719
                     Testbench.sv(719)                  0          3
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       165       116        49    70.30%

================================Branch Details================================

Branch Coverage for instance /top/tb

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Testbench.sv
------------------------------------IF Branch------------------------------------
    57                                     42369     Count coming in to IF
    57              1                       1686     
                                           40683     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                        78     Count coming in to IF
    91              1                         39     
    92              1                         39     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                  2996529     Count coming in to IF
    101             1                      40290     
    104             1                    2956239     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                  2956239     Count coming in to IF
    106             1                      15789     
    108             1                     477069     
    110             1                      13845     
    112             1                    2430015     
                                           19521     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                  2956239     Count coming in to IF
    117             1                      10062     
    119             1                     517293     
    121             1                    1923399     
                                          505485     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    127                                    31581     Count coming in to IF
    127             1                      15792     
                                           15789     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    128                                  1034592     Count coming in to IF
    128             1                     517296     
                                          517296     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    139                                    28545     Count coming in to IF
    139             1                      18483     
    141             1                      10062     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    169                                    18483     Count coming in to IF
    169             1                      13743     
                                            4740     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    183                                    18483     Count coming in to IF
    183             1                      15789     
    195             1                       2694     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    189                                    15789     Count coming in to IF
    189             1                    ***0***     
                                           15789     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    201                                    18483     Count coming in to IF
    201             1                       2694     
                                           15789     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    212                                    15789     Count coming in to IF
    212             1                    ***0***     
    212             2                      15789     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    214                                    15789     Count coming in to IF
    214             1                    ***0***     
                                           15789     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    222                                   477069     Count coming in to IF
    222             1                     357819     
    226             1                     119250     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    237                                   477069     Count coming in to IF
    237             1                     477069     
    249             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    243                                   480801     Count coming in to IF
    243             1                    ***0***     
                                          480801     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    265                                    15789     Count coming in to IF
    265             1                      13845     
    279             1                       1944     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    271                                    13845     Count coming in to IF
    271             1                    ***0***     
                                           13845     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    287                                     1944     Count coming in to IF
    287             1                    ***0***     
                                            1944     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    300                                    15789     Count coming in to IF
    300             1                    ***0***     
    303             1                      15789     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    349                                  ***0***     Count coming in to IF
    349             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    365                                   517293     Count coming in to IF
    365             1                      40119     
    388             1                     477174     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    372                                     9942     Count coming in to IF
    372             1                    ***0***     
                                            9942     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    398                                     3189     Count coming in to IF
    398             1                    ***0***     
                                            3189     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    415                                   517293     Count coming in to IF
    415             1                        264     
    418             1                       9798     
                                          507231     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    423                                   517293     Count coming in to IF
    423             1                     507231     
                                           10062     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    445                                    28545     Count coming in to IF
    445             1                      18483     
    496             1                      10062     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    448                                    18483     Count coming in to IF
    448             1                    ***0***     
                                           18483     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    457                                    18483     Count coming in to IF
    457             1                      15789     
    491             1                       2694     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    459                                    15789     Count coming in to IF
    459             1                       1944     
    476             1                      13845     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    464                                     1944     Count coming in to IF
    464             1                    ***0***     
    466             1                       1944     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    471                                    57483     Count coming in to IF
    471             1                      57483     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    478                                    13845     Count coming in to IF
    478             1                    ***0***     
    480             1                      13845     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    485                                   419586     Count coming in to IF
    485             1                     419586     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    503                                   517293     Count coming in to IF
    503             1                    ***0***     
    506             1                     517293     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    534                                    28545     Count coming in to IF
    534             1                    ***0***     
                                           28545     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    551                                    28545     Count coming in to IF
    551             1                      18483     
    587             1                      10062     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    559                                    18483     Count coming in to IF
    559             1                    ***0***     
                                           18483     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    566                                    18483     Count coming in to IF
    566             1                      18483     
    577             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    569                                   553284     Count coming in to IF
    569             1                    ***0***     
                                          553284     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    576                                    18483     Count coming in to IF
    576             1                    ***0***     
                                           18483     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    584                                    18483     Count coming in to IF
    584             1                      15789     
    585             1                       2694     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    595                                    10062     Count coming in to IF
    595             1                      10062     
    611             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    598                                   517293     Count coming in to IF
    598             1                    ***0***     
                                          517293     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    604                                   517293     Count coming in to IF
    604             1                    ***0***     
                                          517293     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    610                                    10062     Count coming in to IF
    610             1                    ***0***     
                                           10062     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    617                                    10062     Count coming in to IF
    617             1                      10062     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    623                                    28545     Count coming in to IF
    623             1                      28545     
    626             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    628                                  ***0***     Count coming in to IF
    628             1                    ***0***     
    630             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    640                                    88668     Count coming in to CASE
    641             1                      83280     
    642             1                    ***0***     
    643             1                       5388     
    644             1                    ***0***     
    645             1                    ***0***     
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    687                                       24     Count coming in to IF
    687             1                    ***0***     
                                              24     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    710                                       24     Count coming in to IF
    710             1                    ***0***     
                                              24     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    713                                       24     Count coming in to IF
    713             1                    ***0***     
    713             2                         24     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    735                                       24     Count coming in to IF
    735             1                         24     
    735             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    759                                    13710     Count coming in to IF
    759             1                       1371     
                                           12339     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    765                                     1371     Count coming in to IF
    765             1                        273     
                                            1098     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    769                                     1371     Count coming in to IF
    769             1                        552     
    776             1                        819     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    771                                      552     Count coming in to IF
    771             1                        126     
                                             426     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    783                                        3     Count coming in to IF
    783             1                          3     
    785             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    799                                    13710     Count coming in to IF
    799             1                         48     
    829             1                      13662     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    832                                    13662     Count coming in to IF
    832             1                       6171     
    832             2                       7491     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    873                                     1890     Count coming in to IF
    873             1                       1386     
                                             504     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    887                                     1386     Count coming in to IF
    887             1                        771     
    887             2                        615     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    896                                     5040     Count coming in to IF
    896             1                       5040     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    906                                     5040     Count coming in to IF
    906             1                       3039     
    906             2                       2001     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    916                                     5040     Count coming in to IF
    916             1                       5040     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    939                                     3150     Count coming in to IF
    939             1                       3150     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    959                                      126     Count coming in to IF
    959             1                        126     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1014                                     120     Count coming in to IF
    1014            1                        120     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1038                                      15     Count coming in to IF
    1038            1                         15     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1057                                       3     Count coming in to IF
    1057            1                          3     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1080                                       3     Count coming in to IF
    1080            1                          3     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1099                                      12     Count coming in to IF
    1099            1                          6     
                                               6     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1119                                       6     Count coming in to IF
    1119            1                          3     
    1119            2                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1150                                      30     Count coming in to IF
    1150            1                          6     
                                              24     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1177                                       3     Count coming in to IF
    1177            1                    ***0***     
    1179            1                          3     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1183                                       3     Count coming in to IF
    1183            1                          3     
    1185            1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      79        36        43    45.56%

================================Condition Details================================

Condition Coverage for instance /top/tb --

  File Testbench.sv
----------------Focused Condition View-------------------
Line       57 Item    1  ((total_tests % 25) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       91 Item    1  (tx.op_type == READ_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       106 Item    1  (axi.AWVALID && axi.AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  axi.AWVALID         Y
  axi.AWREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  axi.AWVALID_0         -                             
  Row   2:          3  axi.AWVALID_1         axi.AWREADY                   
  Row   3:    ***0***  axi.AWREADY_0         axi.AWVALID                   
  Row   4:          3  axi.AWREADY_1         axi.AWVALID                   

----------------Focused Condition View-------------------
Line       108 Item    1  (axi.WVALID && axi.WREADY)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       110 Item    1  (axi.BVALID && axi.BREADY)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       112 Item    1  ((axi.AWVALID ~| axi.WVALID) && ~axi.BVALID)
Condition totals: 2 of 3 input terms covered = 66.66%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  axi.AWVALID         N  '_1' not hit             Hit '_1'
   axi.WVALID         Y
   axi.BVALID         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  axi.AWVALID_0         (~axi.BVALID && ~axi.WVALID)  
  Row   2:    ***0***  axi.AWVALID_1         ~axi.WVALID                   
  Row   3:          3  axi.WVALID_0          (~axi.BVALID && ~axi.AWVALID) 
  Row   4:          3  axi.WVALID_1          ~axi.AWVALID                  
  Row   5:          3  axi.BVALID_0          (axi.AWVALID ~| axi.WVALID)   
  Row   6:          3  axi.BVALID_1          (axi.AWVALID ~| axi.WVALID)   

----------------Focused Condition View-------------------
Line       117 Item    1  (axi.ARVALID && axi.ARREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  axi.ARVALID         Y
  axi.ARREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  axi.ARVALID_0         -                             
  Row   2:          3  axi.ARVALID_1         axi.ARREADY                   
  Row   3:    ***0***  axi.ARREADY_0         axi.ARVALID                   
  Row   4:          3  axi.ARREADY_1         axi.ARVALID                   

----------------Focused Condition View-------------------
Line       119 Item    1  (axi.RVALID && axi.RREADY)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       121 Item    1  (axi.ARVALID ~| axi.RVALID)
Condition totals: 1 of 2 input terms covered = 50.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  axi.ARVALID         N  '_1' not hit             Hit '_1'
   axi.RVALID         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  axi.ARVALID_0         ~axi.RVALID                   
  Row   2:    ***0***  axi.ARVALID_1         ~axi.RVALID                   
  Row   3:          3  axi.RVALID_0          ~axi.ARVALID                  
  Row   4:          3  axi.RVALID_1          ~axi.ARVALID                  

----------------Focused Condition View-------------------
Line       139 Item    1  (tr.tr.op_type == WRITE_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       169 Item    1  (tr.tr.awvalid_delay > 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       189 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          3  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       214 Item    1  ((tr.tr.ADDR % (1 << tr.tr.SIZE)) != 0)
Condition totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  ((tr.tr.ADDR % (1 << tr.tr.SIZE)) != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:          3  ((tr.tr.ADDR % (1 << tr.tr.SIZE)) != 0)_0  -                             
  Row   2:    ***0***  ((tr.tr.ADDR % (1 << tr.tr.SIZE)) != 0)_1  -                             

----------------Focused Condition View-------------------
Line       222 Item    1  (tr.tr.wvalid_delay[i] > 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       243 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          3  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       271 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          3  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       287 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          3  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       346 Item    1  (axi.ARREADY !== 1'b1)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (axi.ARREADY !== 1'b1)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          3  (axi.ARREADY !== 1'b1)_0  -                             
  Row   2:    ***0***  (axi.ARREADY !== 1'b1)_1  -                             

----------------Focused Condition View-------------------
Line       349 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       369 Item    1  (axi.RVALID !== 1'b1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       372 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          3  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       395 Item    1  (axi.RVALID !== 1'b1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       398 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          3  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       415 Item    1  ((i == tr.tr.LEN) && ~rlast_captured)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       418 Item    1  ((i == tr.tr.LEN) && rlast_captured)
Condition totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (i == tr.tr.LEN)         Y
    rlast_captured         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  (i == tr.tr.LEN)_0    -                             
  Row   2:          3  (i == tr.tr.LEN)_1    rlast_captured                
  Row   3:    ***0***  rlast_captured_0      (i == tr.tr.LEN)              
  Row   4:          3  rlast_captured_1      (i == tr.tr.LEN)              

----------------Focused Condition View-------------------
Line       423 Item    1  (i < tr.tr.LEN)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       445 Item    1  (tr.tr.op_type == WRITE_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       448 Item    1  (tr.tr.WDATA.size() == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (tr.tr.WDATA.size() == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          3  (tr.tr.WDATA.size() == 0)_0  -                             
  Row   2:    ***0***  (tr.tr.WDATA.size() == 0)_1  -                             

----------------Focused Condition View-------------------
Line       464 Item    1  (tr.tr.exceeds_memory_range() || tr.tr.crosses_4KB_boundary())
Condition totals: 0 of 2 input terms covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  tr.tr.exceeds_memory_range()         N  '_1' not hit             Hit '_1'
  tr.tr.crosses_4KB_boundary()         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          3  tr.tr.exceeds_memory_range()_0  ~tr.tr.crosses_4KB_boundary() 
  Row   2:    ***0***  tr.tr.exceeds_memory_range()_1  -                             
  Row   3:          3  tr.tr.crosses_4KB_boundary()_0  ~tr.tr.exceeds_memory_range() 
  Row   4:    ***0***  tr.tr.crosses_4KB_boundary()_1  ~tr.tr.exceeds_memory_range() 

----------------Focused Condition View-------------------
Line       471 Item    1  ((start_addr + i) < 1024)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  ((start_addr + i) < 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  ((start_addr + i) < 1024)_0  -                             
  Row   2:          3  ((start_addr + i) < 1024)_1  -                             

----------------Focused Condition View-------------------
Line       478 Item    1  (tr.tr.exceeds_memory_range() || tr.tr.crosses_4KB_boundary())
Condition totals: 0 of 2 input terms covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  tr.tr.exceeds_memory_range()         N  '_1' not hit             Hit '_1'
  tr.tr.crosses_4KB_boundary()         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          3  tr.tr.exceeds_memory_range()_0  ~tr.tr.crosses_4KB_boundary() 
  Row   2:    ***0***  tr.tr.exceeds_memory_range()_1  -                             
  Row   3:          3  tr.tr.crosses_4KB_boundary()_0  ~tr.tr.exceeds_memory_range() 
  Row   4:    ***0***  tr.tr.crosses_4KB_boundary()_1  ~tr.tr.exceeds_memory_range() 

----------------Focused Condition View-------------------
Line       485 Item    1  ((start_addr + i) < 1024)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  ((start_addr + i) < 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  ((start_addr + i) < 1024)_0  -                             
  Row   2:          3  ((start_addr + i) < 1024)_1  -                             

----------------Focused Condition View-------------------
Line       503 Item    1  (tr.tr.exceeds_memory_range() || tr.tr.crosses_4KB_boundary() || ((start_addr + i) >= 1024))
Condition totals: 0 of 3 input terms covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  tr.tr.exceeds_memory_range()         N  '_1' not hit             Hit '_1'
  tr.tr.crosses_4KB_boundary()         N  '_1' not hit             Hit '_1'
    ((start_addr + i) >= 1024)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          3  tr.tr.exceeds_memory_range()_0  ~(tr.tr.crosses_4KB_boundary() || ((start_addr + i) >= 1024))
  Row   2:    ***0***  tr.tr.exceeds_memory_range()_1  -                             
  Row   3:          3  tr.tr.crosses_4KB_boundary()_0  (~tr.tr.exceeds_memory_range() && ~((start_addr + i) >= 1024))
  Row   4:    ***0***  tr.tr.crosses_4KB_boundary()_1  ~tr.tr.exceeds_memory_range() 
  Row   5:          3  ((start_addr + i) >= 1024)_0    (~tr.tr.exceeds_memory_range() && ~tr.tr.crosses_4KB_boundary())
  Row   6:    ***0***  ((start_addr + i) >= 1024)_1    (~tr.tr.exceeds_memory_range() && ~tr.tr.crosses_4KB_boundary())

----------------Focused Condition View-------------------
Line       534 Item    1  (expected_queue.size() != actual_queue.size())
Condition totals: 0 of 1 input term covered = 0.00%

                                      Input Term   Covered  Reason for no coverage   Hint
                                     -----------  --------  -----------------------  --------------
  (expected_queue.size() != actual_queue.size())         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                        Non-masking condition(s)      
 ---------  ---------  --------------------                              -------------------------     
  Row   1:          3  (expected_queue.size() != actual_queue.size())_0  -                             
  Row   2:    ***0***  (expected_queue.size() != actual_queue.size())_1  -                             

----------------Focused Condition View-------------------
Line       541 Item    1  (expected_queue.size() > 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       551 Item    1  (expected.expected.op_type == WRITE_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       559 Item    1  (expected.expected.BRESP != actual.actual.BRESP)
Condition totals: 0 of 1 input term covered = 0.00%

                                        Input Term   Covered  Reason for no coverage   Hint
                                       -----------  --------  -----------------------  --------------
  (expected.expected.BRESP != actual.actual.BRESP)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                          Non-masking condition(s)      
 ---------  ---------  --------------------                                -------------------------     
  Row   1:          3  (expected.expected.BRESP != actual.actual.BRESP)_0  -                             
  Row   2:    ***0***  (expected.expected.BRESP != actual.actual.BRESP)_1  -                             

----------------Focused Condition View-------------------
Line       566 Item    1  (actual.actual.WDATA.size() == expected.expected.WDATA.size())
Condition totals: 0 of 1 input term covered = 0.00%

                                                      Input Term   Covered  Reason for no coverage   Hint
                                                     -----------  --------  -----------------------  --------------
  (actual.actual.WDATA.size() == expected.expected.WDATA.size())         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                        Non-masking condition(s)      
 ---------  ---------  --------------------                                              -------------------------     
  Row   1:    ***0***  (actual.actual.WDATA.size() == expected.expected.WDATA.size())_0  -                             
  Row   2:          3  (actual.actual.WDATA.size() == expected.expected.WDATA.size())_1  -                             

----------------Focused Condition View-------------------
Line       569 Item    1  (actual.actual.WDATA[i] != expected.expected.WDATA[i])
Condition totals: 0 of 1 input term covered = 0.00%

                                              Input Term   Covered  Reason for no coverage   Hint
                                             -----------  --------  -----------------------  --------------
  (actual.actual.WDATA[i] != expected.expected.WDATA[i])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                      -------------------------     
  Row   1:          3  (actual.actual.WDATA[i] != expected.expected.WDATA[i])_0  -                             
  Row   2:    ***0***  (actual.actual.WDATA[i] != expected.expected.WDATA[i])_1  -                             

----------------Focused Condition View-------------------
Line       584 Item    1  (actual.actual.BRESP == OKAY)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       595 Item    1  (actual.actual.RDATA.size() == expected.expected.RDATA.size())
Condition totals: 0 of 1 input term covered = 0.00%

                                                      Input Term   Covered  Reason for no coverage   Hint
                                                     -----------  --------  -----------------------  --------------
  (actual.actual.RDATA.size() == expected.expected.RDATA.size())         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                        Non-masking condition(s)      
 ---------  ---------  --------------------                                              -------------------------     
  Row   1:    ***0***  (actual.actual.RDATA.size() == expected.expected.RDATA.size())_0  -                             
  Row   2:          3  (actual.actual.RDATA.size() == expected.expected.RDATA.size())_1  -                             

----------------Focused Condition View-------------------
Line       598 Item    1  (actual.actual.RDATA[i] != expected.expected.RDATA[i])
Condition totals: 0 of 1 input term covered = 0.00%

                                              Input Term   Covered  Reason for no coverage   Hint
                                             -----------  --------  -----------------------  --------------
  (actual.actual.RDATA[i] != expected.expected.RDATA[i])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                      -------------------------     
  Row   1:          3  (actual.actual.RDATA[i] != expected.expected.RDATA[i])_0  -                             
  Row   2:    ***0***  (actual.actual.RDATA[i] != expected.expected.RDATA[i])_1  -                             

----------------Focused Condition View-------------------
Line       604 Item    1  (actual.actual.RRESP[i] != expected.expected.RRESP[i])
Condition totals: 0 of 1 input term covered = 0.00%

                                              Input Term   Covered  Reason for no coverage   Hint
                                             -----------  --------  -----------------------  --------------
  (actual.actual.RRESP[i] != expected.expected.RRESP[i])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                      -------------------------     
  Row   1:          3  (actual.actual.RRESP[i] != expected.expected.RRESP[i])_0  -                             
  Row   2:    ***0***  (actual.actual.RRESP[i] != expected.expected.RRESP[i])_1  -                             

----------------Focused Condition View-------------------
Line       617 Item    1  (data_match && test_passed)
Condition totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   data_match         N  '_0' not hit             Hit '_0'
  test_passed         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  data_match_0          -                             
  Row   2:          3  data_match_1          test_passed                   
  Row   3:    ***0***  test_passed_0         data_match                    
  Row   4:          3  test_passed_1         data_match                    

----------------Focused Condition View-------------------
Line       628 Item    1  (expected.expected.op_type == WRITE_OP)
Condition totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (expected.expected.op_type == WRITE_OP)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:    ***0***  (expected.expected.op_type == WRITE_OP)_0  -                             
  Row   2:    ***0***  (expected.expected.op_type == WRITE_OP)_1  -                             

----------------Focused Condition View-------------------
Line       713 Item    1  (tx.op_type == READ_OP)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (tx.op_type == READ_OP)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          3  (tx.op_type == READ_OP)_0  -                             
  Row   2:    ***0***  (tx.op_type == READ_OP)_1  -                             

----------------Focused Condition View-------------------
Line       735 Item    1  (tx.op_type == READ_OP)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (tx.op_type == READ_OP)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (tx.op_type == READ_OP)_0  -                             
  Row   2:          3  (tx.op_type == READ_OP)_1  -                             

----------------Focused Condition View-------------------
Line       753 Item    1  ((overall_coverage < 100) && (coverage_tests < max_coverage_tests))
Condition totals: 1 of 2 input terms covered = 50.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
               (overall_coverage < 100)         Y
  (coverage_tests < max_coverage_tests)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:          3  (overall_coverage < 100)_0               -                             
  Row   2:          3  (overall_coverage < 100)_1               (coverage_tests < max_coverage_tests)
  Row   3:    ***0***  (coverage_tests < max_coverage_tests)_0  (overall_coverage < 100)      
  Row   4:          3  (coverage_tests < max_coverage_tests)_1  (overall_coverage < 100)      

----------------Focused Condition View-------------------
Line       759 Item    1  ((coverage_tests % 10) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       765 Item    1  ((coverage_tests % 25) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       769 Item    1  (overall_coverage == prev_coverage)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       771 Item    1  (stagnant_count >= 3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       783 Item    1  (overall_coverage >= 100)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (overall_coverage >= 100)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  (overall_coverage >= 100)_0  -                             
  Row   2:          3  (overall_coverage >= 100)_1  -                             

----------------Focused Condition View-------------------
Line       832 Item    1  (tx.op_type == READ_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       887 Item    1  (tx.op_type == READ_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       906 Item    1  (tx.op_type == READ_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       959 Item    1  (tx != null)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (tx != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (tx != null)_0        -                             
  Row   2:          3  (tx != null)_1        -                             

----------------Focused Condition View-------------------
Line       1057 Item    1  (tx != null)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (tx != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (tx != null)_0        -                             
  Row   2:          3  (tx != null)_1        -                             

----------------Focused Condition View-------------------
Line       1080 Item    1  (tx != null)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (tx != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (tx != null)_0        -                             
  Row   2:          3  (tx != null)_1        -                             

----------------Focused Condition View-------------------
Line       1119 Item    1  (tx.op_type == READ_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       1150 Item    1  ((total_tests % 5) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       1177 Item    1  (failed_tests == 0)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (failed_tests == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          3  (failed_tests == 0)_0  -                             
  Row   2:    ***0***  (failed_tests == 0)_1  -                             

----------------Focused Condition View-------------------
Line       1183 Item    1  (overall_coverage >= 100)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (overall_coverage >= 100)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  (overall_coverage >= 100)_0  -                             
  Row   2:          3  (overall_coverage >= 100)_1  -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      1         1         0   100.00%

================================Expression Details================================

Expression Coverage for instance /top/tb --

  File Testbench.sv
----------------Focused Expression View-----------------
Line       234 Item    1  (i == (tr.tr.WDATA.size() - 1))
Expression totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     517       456        61    88.20%

================================Statement Details================================

Statement Coverage for instance /top/tb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Testbench.sv
    51              1                      42369     
    54              1                      42369     
    58              1                       1686     
    64              1                          3     
    66              1                          3     
    67              1                          3     
    67              2                          3     
    67              3                          3     
    67              4                          3     
    68              1                          3     
    68              2                          3     
    68              3                          3     
    68              4                          3     
    69              1                          3     
    69              2                          3     
    69              3                          3     
    69              4                          3     
    70              1                          3     
    73              1                          3     
    73              2                       3072     
    74              1                       3072     
    77              1                          3     
    82              1                         78     
    88              1                         78     
    89              1                         78     
    91              1                         39     
    92              1                         39     
    95              1                         78     
    99              1                    2996529     
    102             1                      40290     
    103             1                      40290     
    107             1                      15789     
    109             1                     477069     
    111             1                      13845     
    113             1                    2430015     
    118             1                      10062     
    120             1                     517293     
    122             1                    1923399     
    127             1                      15792     
    128             1                     517296     
    133             1                      28545     
    134             1                      28545     
    135             1                      28545     
    136             1                      28545     
    137             1                      28545     
    140             1                      18483     
    143             1                      10062     
    144             1                      10062     
    152             1                      18483     
    154             1                      18483     
    155             1                      18483     
    156             1                      18483     
    157             1                      18483     
    158             1                      18483     
    159             1                      18483     
    161             1                      18483     
    164             1                      18483     
    164             2                     553284     
    167             1                      18483     
    170             1                      13743     
    171             1                      27294     
    171             2                      27294     
    172             1                      13743     
    175             1                      18483     
    178             1                      18483     
    179             1                      18483     
    180             1                      18483     
    181             1                      18483     
    184             1                      15789     
    185             1                      15789     
    186             1                      15789     
    187             1                      15789     
    188             1                      15789     
    190             1                    ***0***     
    191             1                    ***0***     
    194             1                      15789     
    196             1                       2694     
    197             1                       2694     
    199             1                      18483     
    202             1                       2694     
    203             1                       2694     
    204             1                       2694     
    205             1                       2694     
    208             1                      15789     
    215             1                    ***0***     
    218             1                      15789     
    219             1                      15789     
    220             1                     477069     
    223             1                     357819     
    224             1                     716445     
    224             2                     716445     
    225             1                     357819     
    227             1                     119250     
    230             1                     477069     
    233             1                     477069     
    234             1                     477069     
    235             1                     477069     
    238             1                     477069     
    239             1                     477069     
    240             1                     480801     
    241             1                     480801     
    242             1                     480801     
    244             1                    ***0***     
    245             1                    ***0***     
    248             1                     477069     
    250             1                    ***0***     
    251             1                    ***0***     
    254             1                     477069     
    255             1                     477069     
    256             1                     477069     
    257             1                     477069     
    260             1                      15789     
    262             1                      15789     
    263             1                      15789     
    266             1                      13845     
    267             1                      13845     
    268             1                      13845     
    269             1                      13845     
    270             1                      13845     
    272             1                    ***0***     
    273             1                    ***0***     
    276             1                      13845     
    277             1                      13845     
    278             1                      13845     
    280             1                       1944     
    283             1                       1944     
    284             1                       1944     
    285             1                       1944     
    286             1                       1944     
    288             1                    ***0***     
    289             1                    ***0***     
    294             1                       1944     
    295             1                       1944     
    297             1                       1944     
    301             1                    ***0***     
    302             1                    ***0***     
    304             1                      15789     
    305             1                      15789     
    308             1                      15789     
    309             1                      15789     
    311             1                      15789     
    313             1                      15789     
    325             1                      10062     
    327             1                      10062     
    330             1                      10062     
    331             1                      10062     
    334             1                      14919     
    334             2                      14919     
    336             1                      10062     
    337             1                      10062     
    338             1                      10062     
    339             1                      10062     
    341             1                      10062     
    345             1                      10062     
    346             1                      10062     
    347             1                    ***0***     
    348             1                    ***0***     
    350             1                    ***0***     
    351             1                    ***0***     
    354             1                      10062     
    355             1                      10062     
    357             1                      10062     
    360             1                      10062     
    360             2                     517293     
    362             1                     774372     
    362             2                     774372     
    366             1                      40119     
    368             1                      40119     
    369             1                      50061     
    370             1                       9942     
    371             1                       9942     
    373             1                    ***0***     
    374             1                    ***0***     
    377             1                      40119     
    380             1                      40119     
    381             1                      40119     
    382             1                      40119     
    384             1                      40119     
    390             1                     477174     
    391             1                     954624     
    391             2                     954624     
    393             1                     477174     
    394             1                     477174     
    395             1                     480363     
    396             1                       3189     
    397             1                       3189     
    399             1                    ***0***     
    400             1                    ***0***     
    403             1                     477174     
    406             1                     477174     
    407             1                     477174     
    408             1                     477174     
    410             1                     477174     
    416             1                        264     
    417             1                        264     
    419             1                       9798     
    424             1                     507231     
    425             1                     507231     
    429             1                      10062     
    431             1                      10062     
    439             1                      28545     
    440             1                      28545     
    441             1                      28545     
    442             1                      28545     
    443             1                      28545     
    449             1                    ***0***     
    450             1                    ***0***     
    453             1                      18483     
    454             1                      18483     
    454             2                     553284     
    465             1                    ***0***     
    467             1                       1944     
    469             1                       1944     
    470             1                       1944     
    470             2                      57483     
    472             1                      57483     
    479             1                    ***0***     
    481             1                      13845     
    483             1                      13845     
    484             1                      13845     
    484             2                     419586     
    486             1                     419586     
    493             1                       2694     
    498             1                      10062     
    499             1                      10062     
    501             1                      10062     
    502             1                      10062     
    502             2                     517293     
    504             1                    ***0***     
    505             1                    ***0***     
    507             1                     517293     
    508             1                     517293     
    513             1                      28545     
    518             1                      28545     
    521             1                      28545     
    532             1                      28545     
    535             1                    ***0***     
    537             1                    ***0***     
    538             1                    ***0***     
    541             1                      57090     
    542             1                      28545     
    543             1                      28545     
    544             1                      28545     
    545             1                      28545     
    548             1                      28545     
    549             1                      28545     
    553             1                      18483     
    555             1                      18483     
    560             1                    ***0***     
    562             1                    ***0***     
    567             1                      18483     
    568             1                      18483     
    570             1                    ***0***     
    571             1                    ***0***     
    573             1                    ***0***     
    576             1                    ***0***     
    578             1                    ***0***     
    580             1                    ***0***     
    584             1                      15789     
    585             1                       2694     
    589             1                      10062     
    591             1                      10062     
    596             1                      10062     
    597             1                      10062     
    599             1                    ***0***     
    600             1                    ***0***     
    605             1                    ***0***     
    607             1                    ***0***     
    610             1                    ***0***     
    612             1                    ***0***     
    614             1                    ***0***     
    618             1                      10062     
    624             1                      28545     
    625             1                      28545     
    627             1                    ***0***     
    629             1                    ***0***     
    631             1                    ***0***     
    634             1                      28545     
    641             1                      83280     
    642             1                    ***0***     
    643             1                       5388     
    644             1                    ***0***     
    645             1                    ***0***     
    650             1                      15789     
    654             1                      18483     
    655             1                      18483     
    656             1                      55608     
    656             2                      55608     
    657             1                      18483     
    658             1                      36966     
    658             2                      36966     
    659             1                      18483     
    663             1                      10065     
    664             1                      10065     
    665             1                      30369     
    665             2                      30369     
    666             1                      10065     
    667             1                      20130     
    667             2                      20130     
    676             1                          6     
    677             1                          6     
    679             1                          6     
    682             1                          6     
    685             1                          6     
    685             2                         24     
    686             1                         24     
    696             1                    ***0***     
    697             1                    ***0***     
    698             1                    ***0***     
    701             1                    ***0***     
    704             1                         24     
    705             1                         24     
    706             1                         24     
    707             1                         24     
    708             1                         24     
    710             1                    ***0***     
    711             1                         24     
    712             1                         24     
    713             1                    ***0***     
    713             2                         24     
    717             1                          6     
    717             2                         24     
    718             1                         24     
    727             1                         24     
    728             1                         24     
    729             1                         24     
    730             1                         24     
    731             1                         24     
    733             1                         24     
    734             1                         24     
    735             1                         24     
    735             2                    ***0***     
    739             1                          6     
    745             1                          3     
    746             1                          3     
    747             1                          3     
    748             1                          3     
    750             1                          3     
    751             1                          3     
    753             1                      13713     
    755             1                      13710     
    756             1                      13710     
    761             1                       1371     
    765             1                        273     
    770             1                        552     
    772             1                        126     
    773             1                        126     
    774             1                        126     
    777             1                        819     
    779             1                       1371     
    784             1                          3     
    786             1                    ***0***     
    794             1                      13710     
    796             1                      13710     
    826             1                         48     
    827             1                         48     
    828             1                         48     
    830             1                      13662     
    831             1                      13662     
    832             1                       6171     
    832             2                       7491     
    835             1                      13710     
    836             1                      13710     
    837             1                      13710     
    838             1                      13710     
    841             1                      13710     
    846             1                        126     
    860             1                        126     
    862             1                        126     
    864             1                        126     
    866             1                        126     
    867             1                        126     
    870             1                        126     
    871             1                        126     
    871             2                       1890     
    872             1                       1890     
    882             1                       1386     
    883             1                       1386     
    884             1                       1386     
    885             1                       1386     
    886             1                       1386     
    887             1                        771     
    887             2                        615     
    888             1                       1386     
    893             1                        126     
    894             1                       5166     
    895             1                       5040     
    901             1                       5040     
    902             1                       5040     
    903             1                       5040     
    904             1                       5040     
    905             1                       5040     
    906             1                       3039     
    906             2                       2001     
    907             1                       5040     
    912             1                        126     
    913             1                        756     
    914             1                        630     
    914             2                       5040     
    915             1                       5040     
    923             1                       5040     
    924             1                       5040     
    925             1                       5040     
    926             1                       5040     
    927             1                       5040     
    928             1                       5040     
    929             1                       5040     
    935             1                        126     
    936             1                        756     
    937             1                        630     
    937             2                       3150     
    938             1                       3150     
    945             1                       3150     
    946             1                       3150     
    947             1                       3150     
    948             1                       3150     
    949             1                       3150     
    950             1                       3150     
    951             1                       3150     
    956             1                        126     
    960             1                        126     
    961             1                        126     
    964             1                        126     
    970             1                         30     
    971             1                         30     
    972             1                         30     
    973             1                         30     
    974             1                         30     
    977             1                         30     
    985             1                          3     
    988             1                          3     
    997             1                          3     
    1008            1                          3     
    1011            1                         18     
    1012            1                        135     
    1013            1                        120     
    1023            1                        120     
    1025            1                        120     
    1026            1                        120     
    1027            1                        120     
    1028            1                        120     
    1029            1                        120     
    1030            1                        120     
    1036            1                         18     
    1037            1                         15     
    1044            1                         15     
    1045            1                         15     
    1046            1                         15     
    1047            1                         15     
    1048            1                         15     
    1049            1                         15     
    1050            1                         15     
    1054            1                          3     
    1058            1                          3     
    1059            1                          3     
    1062            1                          3     
    1066            1                          3     
    1067            1                          3     
    1068            1                          3     
    1069            1                          3     
    1070            1                          3     
    1071            1                          3     
    1072            1                          3     
    1073            1                          3     
    1074            1                          3     
    1075            1                          3     
    1076            1                          3     
    1077            1                          3     
    1081            1                          3     
    1082            1                          3     
    1085            1                          3     
    1091            1                          6     
    1094            1                          6     
    1097            1                          6     
    1097            2                         12     
    1098            1                         12     
    1106            1                          6     
    1107            1                          6     
    1110            1                          6     
    1113            1                          6     
    1114            1                          6     
    1115            1                          6     
    1116            1                          6     
    1118            1                          6     
    1119            1                          3     
    1119            2                          3     
    1122            1                          6     
    1126            1                          6     
    1128            1                          6     
    1129            1                          6     
    1134            1                          3     
    1135            1                          3     
    1138            1                          3     
    1139            1                          3     
    1140            1                          3     
    1143            1                          3     
    1146            1                          3     
    1147            1                         30     
    1148            1                         30     
    1151            1                          6     
    1156            1                          3     
    1159            1                          6     
    1159            2                          6     
    1160            1                          3     
    1161            1                          3     
    1163            1                          3     
    1166            1                          3     
    1167            1                          3     
    1168            1                          3     
    1171            1                          3     
    1172            1                          3     
    1175            1                          3     
    1178            1                    ***0***     
    1180            1                          3     
    1184            1                          3     
    1186            1                    ***0***     
    1189            1                          3     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        528       169       359    32.00%

================================Toggle Details================================

Toggle Coverage for instance /top/tb --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                     boundary_crossing_count[0-31]           0           0        0.00 
                                current_bresp[0-1]           0           0        0.00 
                                current_rresp[0-1]           0           0        0.00 
                                   failed_tests[6]           0           3       50.00 
                                failed_tests[7-31]           0           0        0.00 
                                    okay_count[13]           0           3       50.00 
                                 okay_count[14-31]           0           0        0.00 
                                  passed_tests[13]           0           3       50.00 
                               passed_tests[14-31]           0           0        0.00 
                                    read_tests[11]           0           3       50.00 
                                 read_tests[12-31]           0           0        0.00 
                                   slverr_count[9]           0           3       50.00 
                               slverr_count[10-31]           0           0        0.00 
                                   total_tests[13]           0           3       50.00 
                                total_tests[14-31]           0           0        0.00 
                                   write_tests[12]           0           3       50.00 
                                write_tests[13-31]           0           0        0.00 

Total Node Count     =        264 
Toggled Node Count   =         81 
Untoggled Node Count =        183 

Toggle Coverage      =      32.00% (169 of 528 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    10              1                          3     
    11              1                          3     
    11              2                    9376638     
    11              3                    9376635     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /Testbench_sv_unit
=== Design Unit: work.Testbench_sv_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        43        31        12    72.09%

================================Branch Details================================

Branch Coverage for instance /Testbench_sv_unit

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File enhanced_Transaction.sv
------------------------------------IF Branch------------------------------------
    278                                    28545     Count coming in to IF
    278    1 (CP=( 32, 16))                      24420     
    283    1 (CP=( 32, 16))                       4125     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    294                                  1070577     Count coming in to IF
    294    1 (CP=( 32, 16))                     909909     
    294    2 (CP=( 32, 16))                     160668     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    298                                    28545     Count coming in to IF
    298    1 (CP=( 32, 16))                      18483     
                                           10062     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    301                                    18483     Count coming in to CASE
    302    1 (CP=( 32, 16))                       3504     
    306    1 (CP=( 32, 16))                       3255     
    310    1 (CP=( 32, 16))                       1893     
    314    1 (CP=( 32, 16))                       1818     
    318    1 (CP=( 32, 16))                       8013     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    325                                    28545     Count coming in to IF
    325    1 (CP=( 32, 16))                      10062     
                                           18483     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    334                                    28545     Count coming in to IF
    334    1 (CP=( 32, 16))                       9273     
    336    1 (CP=( 32, 16))                       9081     
    338    1 (CP=( 32, 16))                      10191     
                                         ***0***     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    343                                    28545     Count coming in to IF
    343    1 (CP=( 32, 16))                    ***0***     
    345    1 (CP=( 32, 16))                      28545     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    353                                    28545     Count coming in to IF
    353    1 (CP=( 32, 16))                        285     
                                           28260     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    376                                     1140     Count coming in to IF
    376    1 (CP=( 32, 16))                       1140     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    382                                     1710     Count coming in to IF
    382    1 (CP=( 32, 16))                       1710     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    388                                      570     Count coming in to IF
    388    1 (CP=( 32, 16))                        285     
                                             285     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    393                                     3420     Count coming in to IF
    393    1 (CP=( 32, 16))                       3357     
                                              63     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    415                                  ***0***     Count coming in to IF
    415    1 (CP=( 32, 16))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    416                                  ***0***     Count coming in to IF
    416    1 (CP=( 32, 16))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    417                                  ***0***     Count coming in to IF
    417    1 (CP=( 32, 16))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    447                                       78     Count coming in to IF
    447    1 (CP=( 32, 16))                    ***0***     
    447    2 (CP=( 32, 16))                         78     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    448                                       78     Count coming in to IF
    448    1 (CP=( 32, 16))                         78     
    448    2 (CP=( 32, 16))                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    450                                       78     Count coming in to IF
    450    1 (CP=( 32, 16))                         39     
    453    1 (CP=( 32, 16))                         39     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    482                                    70914     Count coming in to IF
    482    1 (CP=( 32, 16))                      44538     
                                           26376     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         6         0   100.00%

================================Condition Details================================

Condition Coverage for instance /Testbench_sv_unit --

  File enhanced_Transaction.sv
----------------Focused Condition View-------------------
Line       294 Item    1 (CP=( 32, 16)) ($urandom_range(1,100) <= 85)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       298 Item    1 (CP=( 32, 16)) (this.op_type == WRITE_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       325 Item    1 (CP=( 32, 16)) (this.op_type == READ_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       353 Item    1 (CP=( 32, 16)) ((corner_case_counter % 100) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       450 Item    1 (CP=( 32, 16)) (this.op_type == WRITE_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       482 Item    1 (CP=( 32, 16)) (this.op_type == WRITE_OP)
Condition totals: 1 of 1 input term covered = 100.00%



Covergroup Coverage:
    Covergroups                      4        na        na   100.00%
        Coverpoints/Crosses          5        na        na        na
            Covergroup Bins       1287      1287         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /Testbench_sv_unit/Transaction/Transaction__1/burst_coverage_cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   256        256          -                      
    missing/total bins:                                     0        256          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint burst_len_cp                           100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin single                                      45168          1          -    Covered              
        bin short_burst[1]                               2424          1          -    Covered              
        bin short_burst[2]                               2559          1          -    Covered              
        bin short_burst[3]                               2469          1          -    Covered              
        bin medium_burst[4]                              2127          1          -    Covered              
        bin medium_burst[5]                              1521          1          -    Covered              
        bin medium_burst[6]                              1497          1          -    Covered              
        bin medium_burst[7]                              1473          1          -    Covered              
        bin long_burst[8]                                 456          1          -    Covered              
        bin long_burst[9]                                 474          1          -    Covered              
        bin long_burst[10]                                507          1          -    Covered              
        bin long_burst[11]                                549          1          -    Covered              
        bin long_burst[12]                                519          1          -    Covered              
        bin long_burst[13]                                447          1          -    Covered              
        bin long_burst[14]                                435          1          -    Covered              
        bin long_burst[15]                                483          1          -    Covered              
        bin max_burst[16]                                  39          1          -    Covered              
        bin max_burst[17]                                  45          1          -    Covered              
        bin max_burst[18]                                  42          1          -    Covered              
        bin max_burst[19]                                  57          1          -    Covered              
        bin max_burst[20]                                  42          1          -    Covered              
        bin max_burst[21]                                  51          1          -    Covered              
        bin max_burst[22]                                  48          1          -    Covered              
        bin max_burst[23]                                  45          1          -    Covered              
        bin max_burst[24]                                  42          1          -    Covered              
        bin max_burst[25]                                  39          1          -    Covered              
        bin max_burst[26]                                  42          1          -    Covered              
        bin max_burst[27]                                  39          1          -    Covered              
        bin max_burst[28]                                  72          1          -    Covered              
        bin max_burst[29]                                  21          1          -    Covered              
        bin max_burst[30]                                  27          1          -    Covered              
        bin max_burst[31]                                  48          1          -    Covered              
        bin max_burst[32]                                  54          1          -    Covered              
        bin max_burst[33]                                  36          1          -    Covered              
        bin max_burst[34]                                  36          1          -    Covered              
        bin max_burst[35]                                  42          1          -    Covered              
        bin max_burst[36]                                  57          1          -    Covered              
        bin max_burst[37]                                  36          1          -    Covered              
        bin max_burst[38]                                  33          1          -    Covered              
        bin max_burst[39]                                  39          1          -    Covered              
        bin max_burst[40]                                  42          1          -    Covered              
        bin max_burst[41]                                  39          1          -    Covered              
        bin max_burst[42]                                  33          1          -    Covered              
        bin max_burst[43]                                  63          1          -    Covered              
        bin max_burst[44]                                  48          1          -    Covered              
        bin max_burst[45]                                  39          1          -    Covered              
        bin max_burst[46]                                  63          1          -    Covered              
        bin max_burst[47]                                  30          1          -    Covered              
        bin max_burst[48]                                  45          1          -    Covered              
        bin max_burst[49]                                  33          1          -    Covered              
        bin max_burst[50]                                  54          1          -    Covered              
        bin max_burst[51]                                  36          1          -    Covered              
        bin max_burst[52]                                  30          1          -    Covered              
        bin max_burst[53]                                  51          1          -    Covered              
        bin max_burst[54]                                  30          1          -    Covered              
        bin max_burst[55]                                  21          1          -    Covered              
        bin max_burst[56]                                  48          1          -    Covered              
        bin max_burst[57]                                  39          1          -    Covered              
        bin max_burst[58]                                  39          1          -    Covered              
        bin max_burst[59]                                  33          1          -    Covered              
        bin max_burst[60]                                  51          1          -    Covered              
        bin max_burst[61]                                  30          1          -    Covered              
        bin max_burst[62]                                  51          1          -    Covered              
        bin max_burst[63]                                  54          1          -    Covered              
        bin max_burst[64]                                  54          1          -    Covered              
        bin max_burst[65]                                  51          1          -    Covered              
        bin max_burst[66]                                  36          1          -    Covered              
        bin max_burst[67]                                  51          1          -    Covered              
        bin max_burst[68]                                  42          1          -    Covered              
        bin max_burst[69]                                  39          1          -    Covered              
        bin max_burst[70]                                  30          1          -    Covered              
        bin max_burst[71]                                  42          1          -    Covered              
        bin max_burst[72]                                  39          1          -    Covered              
        bin max_burst[73]                                  33          1          -    Covered              
        bin max_burst[74]                                  36          1          -    Covered              
        bin max_burst[75]                                  24          1          -    Covered              
        bin max_burst[76]                                  33          1          -    Covered              
        bin max_burst[77]                                  48          1          -    Covered              
        bin max_burst[78]                                  21          1          -    Covered              
        bin max_burst[79]                                  36          1          -    Covered              
        bin max_burst[80]                                  33          1          -    Covered              
        bin max_burst[81]                                  18          1          -    Covered              
        bin max_burst[82]                                  45          1          -    Covered              
        bin max_burst[83]                                  24          1          -    Covered              
        bin max_burst[84]                                  33          1          -    Covered              
        bin max_burst[85]                                  36          1          -    Covered              
        bin max_burst[86]                                  39          1          -    Covered              
        bin max_burst[87]                                  39          1          -    Covered              
        bin max_burst[88]                                  48          1          -    Covered              
        bin max_burst[89]                                  30          1          -    Covered              
        bin max_burst[90]                                  36          1          -    Covered              
        bin max_burst[91]                                  27          1          -    Covered              
        bin max_burst[92]                                  18          1          -    Covered              
        bin max_burst[93]                                  39          1          -    Covered              
        bin max_burst[94]                                  15          1          -    Covered              
        bin max_burst[95]                                  33          1          -    Covered              
        bin max_burst[96]                                  36          1          -    Covered              
        bin max_burst[97]                                  39          1          -    Covered              
        bin max_burst[98]                                  42          1          -    Covered              
        bin max_burst[99]                                  42          1          -    Covered              
        bin max_burst[100]                                 36          1          -    Covered              
        bin max_burst[101]                                 39          1          -    Covered              
        bin max_burst[102]                                 48          1          -    Covered              
        bin max_burst[103]                                 33          1          -    Covered              
        bin max_burst[104]                                 21          1          -    Covered              
        bin max_burst[105]                                 42          1          -    Covered              
        bin max_burst[106]                                 60          1          -    Covered              
        bin max_burst[107]                                 27          1          -    Covered              
        bin max_burst[108]                                 30          1          -    Covered              
        bin max_burst[109]                                 39          1          -    Covered              
        bin max_burst[110]                                 18          1          -    Covered              
        bin max_burst[111]                                 42          1          -    Covered              
        bin max_burst[112]                                 15          1          -    Covered              
        bin max_burst[113]                                 33          1          -    Covered              
        bin max_burst[114]                                 33          1          -    Covered              
        bin max_burst[115]                                 36          1          -    Covered              
        bin max_burst[116]                                 33          1          -    Covered              
        bin max_burst[117]                                 42          1          -    Covered              
        bin max_burst[118]                                 21          1          -    Covered              
        bin max_burst[119]                                 30          1          -    Covered              
        bin max_burst[120]                                 21          1          -    Covered              
        bin max_burst[121]                                 42          1          -    Covered              
        bin max_burst[122]                                 42          1          -    Covered              
        bin max_burst[123]                                 27          1          -    Covered              
        bin max_burst[124]                                 18          1          -    Covered              
        bin max_burst[125]                                 24          1          -    Covered              
        bin max_burst[126]                                 39          1          -    Covered              
        bin max_burst[127]                                 12          1          -    Covered              
        bin max_burst[128]                                 27          1          -    Covered              
        bin max_burst[129]                                 30          1          -    Covered              
        bin max_burst[130]                                 24          1          -    Covered              
        bin max_burst[131]                                 48          1          -    Covered              
        bin max_burst[132]                                 75          1          -    Covered              
        bin max_burst[133]                                 21          1          -    Covered              
        bin max_burst[134]                                 27          1          -    Covered              
        bin max_burst[135]                                 18          1          -    Covered              
        bin max_burst[136]                                 27          1          -    Covered              
        bin max_burst[137]                                 21          1          -    Covered              
        bin max_burst[138]                                 39          1          -    Covered              
        bin max_burst[139]                                 21          1          -    Covered              
        bin max_burst[140]                                 42          1          -    Covered              
        bin max_burst[141]                                 54          1          -    Covered              
        bin max_burst[142]                                 39          1          -    Covered              
        bin max_burst[143]                                 36          1          -    Covered              
        bin max_burst[144]                                 18          1          -    Covered              
        bin max_burst[145]                                 24          1          -    Covered              
        bin max_burst[146]                                 24          1          -    Covered              
        bin max_burst[147]                                 48          1          -    Covered              
        bin max_burst[148]                                 42          1          -    Covered              
        bin max_burst[149]                                 24          1          -    Covered              
        bin max_burst[150]                                 39          1          -    Covered              
        bin max_burst[151]                                 15          1          -    Covered              
        bin max_burst[152]                                 27          1          -    Covered              
        bin max_burst[153]                                 21          1          -    Covered              
        bin max_burst[154]                                 39          1          -    Covered              
        bin max_burst[155]                                 42          1          -    Covered              
        bin max_burst[156]                                 33          1          -    Covered              
        bin max_burst[157]                                 18          1          -    Covered              
        bin max_burst[158]                                 24          1          -    Covered              
        bin max_burst[159]                                 30          1          -    Covered              
        bin max_burst[160]                                 21          1          -    Covered              
        bin max_burst[161]                                 27          1          -    Covered              
        bin max_burst[162]                                 27          1          -    Covered              
        bin max_burst[163]                                 36          1          -    Covered              
        bin max_burst[164]                                 48          1          -    Covered              
        bin max_burst[165]                                 30          1          -    Covered              
        bin max_burst[166]                                 51          1          -    Covered              
        bin max_burst[167]                                 27          1          -    Covered              
        bin max_burst[168]                                 39          1          -    Covered              
        bin max_burst[169]                                 33          1          -    Covered              
        bin max_burst[170]                                 24          1          -    Covered              
        bin max_burst[171]                                 18          1          -    Covered              
        bin max_burst[172]                                 54          1          -    Covered              
        bin max_burst[173]                                 24          1          -    Covered              
        bin max_burst[174]                                 30          1          -    Covered              
        bin max_burst[175]                                 30          1          -    Covered              
        bin max_burst[176]                                 27          1          -    Covered              
        bin max_burst[177]                                 42          1          -    Covered              
        bin max_burst[178]                                 30          1          -    Covered              
        bin max_burst[179]                                 18          1          -    Covered              
        bin max_burst[180]                                 51          1          -    Covered              
        bin max_burst[181]                                 15          1          -    Covered              
        bin max_burst[182]                                 30          1          -    Covered              
        bin max_burst[183]                                 33          1          -    Covered              
        bin max_burst[184]                                 24          1          -    Covered              
        bin max_burst[185]                                 30          1          -    Covered              
        bin max_burst[186]                                 30          1          -    Covered              
        bin max_burst[187]                                 24          1          -    Covered              
        bin max_burst[188]                                 15          1          -    Covered              
        bin max_burst[189]                                 30          1          -    Covered              
        bin max_burst[190]                                 21          1          -    Covered              
        bin max_burst[191]                                 21          1          -    Covered              
        bin max_burst[192]                                 24          1          -    Covered              
        bin max_burst[193]                                 36          1          -    Covered              
        bin max_burst[194]                                 33          1          -    Covered              
        bin max_burst[195]                                 18          1          -    Covered              
        bin max_burst[196]                                 21          1          -    Covered              
        bin max_burst[197]                                 27          1          -    Covered              
        bin max_burst[198]                                 24          1          -    Covered              
        bin max_burst[199]                                 24          1          -    Covered              
        bin max_burst[200]                                  9          1          -    Covered              
        bin max_burst[201]                                 27          1          -    Covered              
        bin max_burst[202]                                 36          1          -    Covered              
        bin max_burst[203]                                 27          1          -    Covered              
        bin max_burst[204]                                 18          1          -    Covered              
        bin max_burst[205]                                 24          1          -    Covered              
        bin max_burst[206]                                 21          1          -    Covered              
        bin max_burst[207]                                 21          1          -    Covered              
        bin max_burst[208]                                 33          1          -    Covered              
        bin max_burst[209]                                 33          1          -    Covered              
        bin max_burst[210]                                 21          1          -    Covered              
        bin max_burst[211]                                 18          1          -    Covered              
        bin max_burst[212]                                 15          1          -    Covered              
        bin max_burst[213]                                 18          1          -    Covered              
        bin max_burst[214]                                 21          1          -    Covered              
        bin max_burst[215]                                 24          1          -    Covered              
        bin max_burst[216]                                 24          1          -    Covered              
        bin max_burst[217]                                 36          1          -    Covered              
        bin max_burst[218]                                 21          1          -    Covered              
        bin max_burst[219]                                 39          1          -    Covered              
        bin max_burst[220]                                 18          1          -    Covered              
        bin max_burst[221]                                 24          1          -    Covered              
        bin max_burst[222]                                 21          1          -    Covered              
        bin max_burst[223]                                 27          1          -    Covered              
        bin max_burst[224]                                 36          1          -    Covered              
        bin max_burst[225]                                 27          1          -    Covered              
        bin max_burst[226]                                 39          1          -    Covered              
        bin max_burst[227]                                 18          1          -    Covered              
        bin max_burst[228]                                 33          1          -    Covered              
        bin max_burst[229]                                 27          1          -    Covered              
        bin max_burst[230]                                 15          1          -    Covered              
        bin max_burst[231]                                 27          1          -    Covered              
        bin max_burst[232]                                 18          1          -    Covered              
        bin max_burst[233]                                 21          1          -    Covered              
        bin max_burst[234]                                 42          1          -    Covered              
        bin max_burst[235]                                 27          1          -    Covered              
        bin max_burst[236]                                 21          1          -    Covered              
        bin max_burst[237]                                 24          1          -    Covered              
        bin max_burst[238]                                 33          1          -    Covered              
        bin max_burst[239]                                 12          1          -    Covered              
        bin max_burst[240]                                 24          1          -    Covered              
        bin max_burst[241]                                 39          1          -    Covered              
        bin max_burst[242]                                 12          1          -    Covered              
        bin max_burst[243]                                 33          1          -    Covered              
        bin max_burst[244]                                 30          1          -    Covered              
        bin max_burst[245]                                 33          1          -    Covered              
        bin max_burst[246]                                 27          1          -    Covered              
        bin max_burst[247]                                 18          1          -    Covered              
        bin max_burst[248]                                 24          1          -    Covered              
        bin max_burst[249]                                 24          1          -    Covered              
        bin max_burst[250]                                 21          1          -    Covered              
        bin max_burst[251]                                 18          1          -    Covered              
        bin max_burst[252]                                 30          1          -    Covered              
        bin max_burst[253]                                 12          1          -    Covered              
        bin max_burst[254]                                 39          1          -    Covered              
        bin max_burst[255]                                 18          1          -    Covered              
 TYPE /Testbench_sv_unit/Transaction/Transaction__1/memory_address_cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                  1025       1025          -                      
    missing/total bins:                                     0       1025          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint mem_addr_cp                            100.00%        100          -    Covered              
        covered/total bins:                              1024       1024          -                      
        missing/total bins:                                 0       1024          -                      
        % Hit:                                        100.00%        100          -                      
        bin low_addr[0]                                 42426          1          -    Covered              
        bin low_addr[1]                                    24          1          -    Covered              
        bin low_addr[2]                                    27          1          -    Covered              
        bin low_addr[3]                                    33          1          -    Covered              
        bin low_addr[4]                                    21          1          -    Covered              
        bin low_addr[5]                                    30          1          -    Covered              
        bin low_addr[6]                                    27          1          -    Covered              
        bin low_addr[7]                                    27          1          -    Covered              
        bin low_addr[8]                                    39          1          -    Covered              
        bin low_addr[9]                                    33          1          -    Covered              
        bin low_addr[10]                                   21          1          -    Covered              
        bin low_addr[11]                                   15          1          -    Covered              
        bin low_addr[12]                                   30          1          -    Covered              
        bin low_addr[13]                                   27          1          -    Covered              
        bin low_addr[14]                                   36          1          -    Covered              
        bin low_addr[15]                                   18          1          -    Covered              
        bin low_addr[16]                                  156          1          -    Covered              
        bin low_addr[17]                                   21          1          -    Covered              
        bin low_addr[18]                                   36          1          -    Covered              
        bin low_addr[19]                                   21          1          -    Covered              
        bin low_addr[20]                                   33          1          -    Covered              
        bin low_addr[21]                                   12          1          -    Covered              
        bin low_addr[22]                                   27          1          -    Covered              
        bin low_addr[23]                                   30          1          -    Covered              
        bin low_addr[24]                                   12          1          -    Covered              
        bin low_addr[25]                                   15          1          -    Covered              
        bin low_addr[26]                                   33          1          -    Covered              
        bin low_addr[27]                                   24          1          -    Covered              
        bin low_addr[28]                                   24          1          -    Covered              
        bin low_addr[29]                                   27          1          -    Covered              
        bin low_addr[30]                                   39          1          -    Covered              
        bin low_addr[31]                                   27          1          -    Covered              
        bin low_addr[32]                                  159          1          -    Covered              
        bin low_addr[33]                                   12          1          -    Covered              
        bin low_addr[34]                                   27          1          -    Covered              
        bin low_addr[35]                                   24          1          -    Covered              
        bin low_addr[36]                                   18          1          -    Covered              
        bin low_addr[37]                                   30          1          -    Covered              
        bin low_addr[38]                                   24          1          -    Covered              
        bin low_addr[39]                                   15          1          -    Covered              
        bin low_addr[40]                                   18          1          -    Covered              
        bin low_addr[41]                                   33          1          -    Covered              
        bin low_addr[42]                                   27          1          -    Covered              
        bin low_addr[43]                                   18          1          -    Covered              
        bin low_addr[44]                                   24          1          -    Covered              
        bin low_addr[45]                                   42          1          -    Covered              
        bin low_addr[46]                                   18          1          -    Covered              
        bin low_addr[47]                                   39          1          -    Covered              
        bin low_addr[48]                                  171          1          -    Covered              
        bin low_addr[49]                                   30          1          -    Covered              
        bin low_addr[50]                                   21          1          -    Covered              
        bin low_addr[51]                                   24          1          -    Covered              
        bin low_addr[52]                                   21          1          -    Covered              
        bin low_addr[53]                                   30          1          -    Covered              
        bin low_addr[54]                                   15          1          -    Covered              
        bin low_addr[55]                                   21          1          -    Covered              
        bin low_addr[56]                                   30          1          -    Covered              
        bin low_addr[57]                                   30          1          -    Covered              
        bin low_addr[58]                                   24          1          -    Covered              
        bin low_addr[59]                                   30          1          -    Covered              
        bin low_addr[60]                                   45          1          -    Covered              
        bin low_addr[61]                                   33          1          -    Covered              
        bin low_addr[62]                                   27          1          -    Covered              
        bin low_addr[63]                                   18          1          -    Covered              
        bin low_addr[64]                                   81          1          -    Covered              
        bin low_addr[65]                                   24          1          -    Covered              
        bin low_addr[66]                                   30          1          -    Covered              
        bin low_addr[67]                                   30          1          -    Covered              
        bin low_addr[68]                                   42          1          -    Covered              
        bin low_addr[69]                                   21          1          -    Covered              
        bin low_addr[70]                                    9          1          -    Covered              
        bin low_addr[71]                                   18          1          -    Covered              
        bin low_addr[72]                                   18          1          -    Covered              
        bin low_addr[73]                                   15          1          -    Covered              
        bin low_addr[74]                                   24          1          -    Covered              
        bin low_addr[75]                                    6          1          -    Covered              
        bin low_addr[76]                                   12          1          -    Covered              
        bin low_addr[77]                                   24          1          -    Covered              
        bin low_addr[78]                                   15          1          -    Covered              
        bin low_addr[79]                                   15          1          -    Covered              
        bin low_addr[80]                                   27          1          -    Covered              
        bin low_addr[81]                                   27          1          -    Covered              
        bin low_addr[82]                                   15          1          -    Covered              
        bin low_addr[83]                                   21          1          -    Covered              
        bin low_addr[84]                                    9          1          -    Covered              
        bin low_addr[85]                                   27          1          -    Covered              
        bin low_addr[86]                                   15          1          -    Covered              
        bin low_addr[87]                                   21          1          -    Covered              
        bin low_addr[88]                                    9          1          -    Covered              
        bin low_addr[89]                                   24          1          -    Covered              
        bin low_addr[90]                                   18          1          -    Covered              
        bin low_addr[91]                                   21          1          -    Covered              
        bin low_addr[92]                                   18          1          -    Covered              
        bin low_addr[93]                                   21          1          -    Covered              
        bin low_addr[94]                                   30          1          -    Covered              
        bin low_addr[95]                                   24          1          -    Covered              
        bin low_addr[96]                                   33          1          -    Covered              
        bin low_addr[97]                                   21          1          -    Covered              
        bin low_addr[98]                                   21          1          -    Covered              
        bin low_addr[99]                                   15          1          -    Covered              
        bin low_addr[100]                                  30          1          -    Covered              
        bin low_addr[101]                                  15          1          -    Covered              
        bin low_addr[102]                                   6          1          -    Covered              
        bin low_addr[103]                                  15          1          -    Covered              
        bin low_addr[104]                                  24          1          -    Covered              
        bin low_addr[105]                                  12          1          -    Covered              
        bin low_addr[106]                                  42          1          -    Covered              
        bin low_addr[107]                                  24          1          -    Covered              
        bin low_addr[108]                                  24          1          -    Covered              
        bin low_addr[109]                                  33          1          -    Covered              
        bin low_addr[110]                                  24          1          -    Covered              
        bin low_addr[111]                                  15          1          -    Covered              
        bin low_addr[112]                                  15          1          -    Covered              
        bin low_addr[113]                                  21          1          -    Covered              
        bin low_addr[114]                                  15          1          -    Covered              
        bin low_addr[115]                                   9          1          -    Covered              
        bin low_addr[116]                                  18          1          -    Covered              
        bin low_addr[117]                                   3          1          -    Covered              
        bin low_addr[118]                                   6          1          -    Covered              
        bin low_addr[119]                                  21          1          -    Covered              
        bin low_addr[120]                                  18          1          -    Covered              
        bin low_addr[121]                                  12          1          -    Covered              
        bin low_addr[122]                                  33          1          -    Covered              
        bin low_addr[123]                                  27          1          -    Covered              
        bin low_addr[124]                                  27          1          -    Covered              
        bin low_addr[125]                                  15          1          -    Covered              
        bin low_addr[126]                                  12          1          -    Covered              
        bin low_addr[127]                                  30          1          -    Covered              
        bin low_addr[128]                                 159          1          -    Covered              
        bin low_addr[129]                                  15          1          -    Covered              
        bin low_addr[130]                                  39          1          -    Covered              
        bin low_addr[131]                                   9          1          -    Covered              
        bin low_addr[132]                                  30          1          -    Covered              
        bin low_addr[133]                                  18          1          -    Covered              
        bin low_addr[134]                                  12          1          -    Covered              
        bin low_addr[135]                                  12          1          -    Covered              
        bin low_addr[136]                                  18          1          -    Covered              
        bin low_addr[137]                                  21          1          -    Covered              
        bin low_addr[138]                                  39          1          -    Covered              
        bin low_addr[139]                                  21          1          -    Covered              
        bin low_addr[140]                                  42          1          -    Covered              
        bin low_addr[141]                                   9          1          -    Covered              
        bin low_addr[142]                                  21          1          -    Covered              
        bin low_addr[143]                                  15          1          -    Covered              
        bin low_addr[144]                                 141          1          -    Covered              
        bin low_addr[145]                                   6          1          -    Covered              
        bin low_addr[146]                                   6          1          -    Covered              
        bin low_addr[147]                                  24          1          -    Covered              
        bin low_addr[148]                                  12          1          -    Covered              
        bin low_addr[149]                                  30          1          -    Covered              
        bin low_addr[150]                                   9          1          -    Covered              
        bin low_addr[151]                                   9          1          -    Covered              
        bin low_addr[152]                                  18          1          -    Covered              
        bin low_addr[153]                                  30          1          -    Covered              
        bin low_addr[154]                                  21          1          -    Covered              
        bin low_addr[155]                                  15          1          -    Covered              
        bin low_addr[156]                                  15          1          -    Covered              
        bin low_addr[157]                                  21          1          -    Covered              
        bin low_addr[158]                                  15          1          -    Covered              
        bin low_addr[159]                                  30          1          -    Covered              
        bin low_addr[160]                                 156          1          -    Covered              
        bin low_addr[161]                                  33          1          -    Covered              
        bin low_addr[162]                                  21          1          -    Covered              
        bin low_addr[163]                                  21          1          -    Covered              
        bin low_addr[164]                                   3          1          -    Covered              
        bin low_addr[165]                                  18          1          -    Covered              
        bin low_addr[166]                                  18          1          -    Covered              
        bin low_addr[167]                                  21          1          -    Covered              
        bin low_addr[168]                                  24          1          -    Covered              
        bin low_addr[169]                                  30          1          -    Covered              
        bin low_addr[170]                                  36          1          -    Covered              
        bin low_addr[171]                                  18          1          -    Covered              
        bin low_addr[172]                                  18          1          -    Covered              
        bin low_addr[173]                                  18          1          -    Covered              
        bin low_addr[174]                                  24          1          -    Covered              
        bin low_addr[175]                                  18          1          -    Covered              
        bin low_addr[176]                                 150          1          -    Covered              
        bin low_addr[177]                                  27          1          -    Covered              
        bin low_addr[178]                                  12          1          -    Covered              
        bin low_addr[179]                                  24          1          -    Covered              
        bin low_addr[180]                                  24          1          -    Covered              
        bin low_addr[181]                                  15          1          -    Covered              
        bin low_addr[182]                                  21          1          -    Covered              
        bin low_addr[183]                                  18          1          -    Covered              
        bin low_addr[184]                                  24          1          -    Covered              
        bin low_addr[185]                                  27          1          -    Covered              
        bin low_addr[186]                                  15          1          -    Covered              
        bin low_addr[187]                                  27          1          -    Covered              
        bin low_addr[188]                                  33          1          -    Covered              
        bin low_addr[189]                                  27          1          -    Covered              
        bin low_addr[190]                                  15          1          -    Covered              
        bin low_addr[191]                                  33          1          -    Covered              
        bin low_addr[192]                                  27          1          -    Covered              
        bin low_addr[193]                                   9          1          -    Covered              
        bin low_addr[194]                                  18          1          -    Covered              
        bin low_addr[195]                                  48          1          -    Covered              
        bin low_addr[196]                                  21          1          -    Covered              
        bin low_addr[197]                                  18          1          -    Covered              
        bin low_addr[198]                                  27          1          -    Covered              
        bin low_addr[199]                                  15          1          -    Covered              
        bin low_addr[200]                                  21          1          -    Covered              
        bin low_addr[201]                                  18          1          -    Covered              
        bin low_addr[202]                                  15          1          -    Covered              
        bin low_addr[203]                                  27          1          -    Covered              
        bin low_addr[204]                                   9          1          -    Covered              
        bin low_addr[205]                                  18          1          -    Covered              
        bin low_addr[206]                                  30          1          -    Covered              
        bin low_addr[207]                                  24          1          -    Covered              
        bin low_addr[208]                                  18          1          -    Covered              
        bin low_addr[209]                                  21          1          -    Covered              
        bin low_addr[210]                                  12          1          -    Covered              
        bin low_addr[211]                                  30          1          -    Covered              
        bin low_addr[212]                                  18          1          -    Covered              
        bin low_addr[213]                                  27          1          -    Covered              
        bin low_addr[214]                                  21          1          -    Covered              
        bin low_addr[215]                                  21          1          -    Covered              
        bin low_addr[216]                                  15          1          -    Covered              
        bin low_addr[217]                                  15          1          -    Covered              
        bin low_addr[218]                                  39          1          -    Covered              
        bin low_addr[219]                                  18          1          -    Covered              
        bin low_addr[220]                                  27          1          -    Covered              
        bin low_addr[221]                                  15          1          -    Covered              
        bin low_addr[222]                                  24          1          -    Covered              
        bin low_addr[223]                                  24          1          -    Covered              
        bin low_addr[224]                                  21          1          -    Covered              
        bin low_addr[225]                                  18          1          -    Covered              
        bin low_addr[226]                                  12          1          -    Covered              
        bin low_addr[227]                                  24          1          -    Covered              
        bin low_addr[228]                                   9          1          -    Covered              
        bin low_addr[229]                                   9          1          -    Covered              
        bin low_addr[230]                                  15          1          -    Covered              
        bin low_addr[231]                                  15          1          -    Covered              
        bin low_addr[232]                                  27          1          -    Covered              
        bin low_addr[233]                                  27          1          -    Covered              
        bin low_addr[234]                                  18          1          -    Covered              
        bin low_addr[235]                                  24          1          -    Covered              
        bin low_addr[236]                                  18          1          -    Covered              
        bin low_addr[237]                                   9          1          -    Covered              
        bin low_addr[238]                                  33          1          -    Covered              
        bin low_addr[239]                                  15          1          -    Covered              
        bin low_addr[240]                                  18          1          -    Covered              
        bin low_addr[241]                                  18          1          -    Covered              
        bin low_addr[242]                                  15          1          -    Covered              
        bin low_addr[243]                                  24          1          -    Covered              
        bin low_addr[244]                                  18          1          -    Covered              
        bin low_addr[245]                                  27          1          -    Covered              
        bin low_addr[246]                                  39          1          -    Covered              
        bin low_addr[247]                                  18          1          -    Covered              
        bin low_addr[248]                                  27          1          -    Covered              
        bin low_addr[249]                                  12          1          -    Covered              
        bin low_addr[250]                                  21          1          -    Covered              
        bin low_addr[251]                                  12          1          -    Covered              
        bin low_addr[252]                                  12          1          -    Covered              
        bin low_addr[253]                                   3          1          -    Covered              
        bin low_addr[254]                                  30          1          -    Covered              
        bin low_addr[255]                                  15          1          -    Covered              
        bin low_addr[256]                                 147          1          -    Covered              
        bin low_addr[257]                                  18          1          -    Covered              
        bin low_addr[258]                                  30          1          -    Covered              
        bin low_addr[259]                                  18          1          -    Covered              
        bin low_addr[260]                                  21          1          -    Covered              
        bin low_addr[261]                                  24          1          -    Covered              
        bin low_addr[262]                                  42          1          -    Covered              
        bin low_addr[263]                                   6          1          -    Covered              
        bin low_addr[264]                                  18          1          -    Covered              
        bin low_addr[265]                                  42          1          -    Covered              
        bin low_addr[266]                                  24          1          -    Covered              
        bin low_addr[267]                                   9          1          -    Covered              
        bin low_addr[268]                                  24          1          -    Covered              
        bin low_addr[269]                                  21          1          -    Covered              
        bin low_addr[270]                                  12          1          -    Covered              
        bin low_addr[271]                                  15          1          -    Covered              
        bin low_addr[272]                                 156          1          -    Covered              
        bin low_addr[273]                                  24          1          -    Covered              
        bin low_addr[274]                                  27          1          -    Covered              
        bin low_addr[275]                                  30          1          -    Covered              
        bin low_addr[276]                                  30          1          -    Covered              
        bin low_addr[277]                                  24          1          -    Covered              
        bin low_addr[278]                                  33          1          -    Covered              
        bin low_addr[279]                                   9          1          -    Covered              
        bin low_addr[280]                                  36          1          -    Covered              
        bin low_addr[281]                                  24          1          -    Covered              
        bin low_addr[282]                                  12          1          -    Covered              
        bin low_addr[283]                                  27          1          -    Covered              
        bin low_addr[284]                                  15          1          -    Covered              
        bin low_addr[285]                                  21          1          -    Covered              
        bin low_addr[286]                                  42          1          -    Covered              
        bin low_addr[287]                                  33          1          -    Covered              
        bin low_addr[288]                                 147          1          -    Covered              
        bin low_addr[289]                                  33          1          -    Covered              
        bin low_addr[290]                                  18          1          -    Covered              
        bin low_addr[291]                                  18          1          -    Covered              
        bin low_addr[292]                                  33          1          -    Covered              
        bin low_addr[293]                                  24          1          -    Covered              
        bin low_addr[294]                                  27          1          -    Covered              
        bin low_addr[295]                                  18          1          -    Covered              
        bin low_addr[296]                                  18          1          -    Covered              
        bin low_addr[297]                                  36          1          -    Covered              
        bin low_addr[298]                                  15          1          -    Covered              
        bin low_addr[299]                                  21          1          -    Covered              
        bin low_addr[300]                                  27          1          -    Covered              
        bin low_addr[301]                                  24          1          -    Covered              
        bin low_addr[302]                                  36          1          -    Covered              
        bin low_addr[303]                                  24          1          -    Covered              
        bin low_addr[304]                                 162          1          -    Covered              
        bin low_addr[305]                                  24          1          -    Covered              
        bin low_addr[306]                                   6          1          -    Covered              
        bin low_addr[307]                                  18          1          -    Covered              
        bin low_addr[308]                                  30          1          -    Covered              
        bin low_addr[309]                                  42          1          -    Covered              
        bin low_addr[310]                                  45          1          -    Covered              
        bin low_addr[311]                                  27          1          -    Covered              
        bin low_addr[312]                                  18          1          -    Covered              
        bin low_addr[313]                                  24          1          -    Covered              
        bin low_addr[314]                                  24          1          -    Covered              
        bin low_addr[315]                                  30          1          -    Covered              
        bin low_addr[316]                                  27          1          -    Covered              
        bin low_addr[317]                                  27          1          -    Covered              
        bin low_addr[318]                                  15          1          -    Covered              
        bin low_addr[319]                                  24          1          -    Covered              
        bin low_addr[320]                                  42          1          -    Covered              
        bin low_addr[321]                                  30          1          -    Covered              
        bin low_addr[322]                                  30          1          -    Covered              
        bin low_addr[323]                                  27          1          -    Covered              
        bin low_addr[324]                                  21          1          -    Covered              
        bin low_addr[325]                                  18          1          -    Covered              
        bin low_addr[326]                                  30          1          -    Covered              
        bin low_addr[327]                                  24          1          -    Covered              
        bin low_addr[328]                                  30          1          -    Covered              
        bin low_addr[329]                                  21          1          -    Covered              
        bin low_addr[330]                                  27          1          -    Covered              
        bin low_addr[331]                                  18          1          -    Covered              
        bin low_addr[332]                                  12          1          -    Covered              
        bin low_addr[333]                                  30          1          -    Covered              
        bin low_addr[334]                                  24          1          -    Covered              
        bin low_addr[335]                                   9          1          -    Covered              
        bin low_addr[336]                                  27          1          -    Covered              
        bin low_addr[337]                                   9          1          -    Covered              
        bin low_addr[338]                                  24          1          -    Covered              
        bin low_addr[339]                                  27          1          -    Covered              
        bin low_addr[340]                                  21          1          -    Covered              
        bin low_addr[341]                                  42          1          -    Covered              
        bin mid_addr[342]                                  18          1          -    Covered              
        bin mid_addr[343]                                  57          1          -    Covered              
        bin mid_addr[344]                                  30          1          -    Covered              
        bin mid_addr[345]                                  33          1          -    Covered              
        bin mid_addr[346]                                  21          1          -    Covered              
        bin mid_addr[347]                                  54          1          -    Covered              
        bin mid_addr[348]                                  18          1          -    Covered              
        bin mid_addr[349]                                  24          1          -    Covered              
        bin mid_addr[350]                                  33          1          -    Covered              
        bin mid_addr[351]                                  27          1          -    Covered              
        bin mid_addr[352]                                  12          1          -    Covered              
        bin mid_addr[353]                                  45          1          -    Covered              
        bin mid_addr[354]                                  15          1          -    Covered              
        bin mid_addr[355]                                  18          1          -    Covered              
        bin mid_addr[356]                                  24          1          -    Covered              
        bin mid_addr[357]                                   9          1          -    Covered              
        bin mid_addr[358]                                  21          1          -    Covered              
        bin mid_addr[359]                                  42          1          -    Covered              
        bin mid_addr[360]                                  24          1          -    Covered              
        bin mid_addr[361]                                  24          1          -    Covered              
        bin mid_addr[362]                                  30          1          -    Covered              
        bin mid_addr[363]                                  39          1          -    Covered              
        bin mid_addr[364]                                  30          1          -    Covered              
        bin mid_addr[365]                                  21          1          -    Covered              
        bin mid_addr[366]                                  36          1          -    Covered              
        bin mid_addr[367]                                  33          1          -    Covered              
        bin mid_addr[368]                                  24          1          -    Covered              
        bin mid_addr[369]                                  15          1          -    Covered              
        bin mid_addr[370]                                  24          1          -    Covered              
        bin mid_addr[371]                                  33          1          -    Covered              
        bin mid_addr[372]                                  36          1          -    Covered              
        bin mid_addr[373]                                  36          1          -    Covered              
        bin mid_addr[374]                                  15          1          -    Covered              
        bin mid_addr[375]                                  18          1          -    Covered              
        bin mid_addr[376]                                  18          1          -    Covered              
        bin mid_addr[377]                                  24          1          -    Covered              
        bin mid_addr[378]                                  24          1          -    Covered              
        bin mid_addr[379]                                  15          1          -    Covered              
        bin mid_addr[380]                                  30          1          -    Covered              
        bin mid_addr[381]                                  33          1          -    Covered              
        bin mid_addr[382]                                  21          1          -    Covered              
        bin mid_addr[383]                                  39          1          -    Covered              
        bin mid_addr[384]                                 162          1          -    Covered              
        bin mid_addr[385]                                  21          1          -    Covered              
        bin mid_addr[386]                                  27          1          -    Covered              
        bin mid_addr[387]                                  30          1          -    Covered              
        bin mid_addr[388]                                  24          1          -    Covered              
        bin mid_addr[389]                                  24          1          -    Covered              
        bin mid_addr[390]                                  27          1          -    Covered              
        bin mid_addr[391]                                  21          1          -    Covered              
        bin mid_addr[392]                                  18          1          -    Covered              
        bin mid_addr[393]                                  33          1          -    Covered              
        bin mid_addr[394]                                   6          1          -    Covered              
        bin mid_addr[395]                                  33          1          -    Covered              
        bin mid_addr[396]                                  21          1          -    Covered              
        bin mid_addr[397]                                  24          1          -    Covered              
        bin mid_addr[398]                                  33          1          -    Covered              
        bin mid_addr[399]                                  15          1          -    Covered              
        bin mid_addr[400]                                 144          1          -    Covered              
        bin mid_addr[401]                                  36          1          -    Covered              
        bin mid_addr[402]                                  24          1          -    Covered              
        bin mid_addr[403]                                  42          1          -    Covered              
        bin mid_addr[404]                                  15          1          -    Covered              
        bin mid_addr[405]                                  33          1          -    Covered              
        bin mid_addr[406]                                  21          1          -    Covered              
        bin mid_addr[407]                                  30          1          -    Covered              
        bin mid_addr[408]                                  24          1          -    Covered              
        bin mid_addr[409]                                  24          1          -    Covered              
        bin mid_addr[410]                                  21          1          -    Covered              
        bin mid_addr[411]                                  21          1          -    Covered              
        bin mid_addr[412]                                  27          1          -    Covered              
        bin mid_addr[413]                                  15          1          -    Covered              
        bin mid_addr[414]                                  27          1          -    Covered              
        bin mid_addr[415]                                  15          1          -    Covered              
        bin mid_addr[416]                                 144          1          -    Covered              
        bin mid_addr[417]                                  27          1          -    Covered              
        bin mid_addr[418]                                   9          1          -    Covered              
        bin mid_addr[419]                                  21          1          -    Covered              
        bin mid_addr[420]                                  27          1          -    Covered              
        bin mid_addr[421]                                  12          1          -    Covered              
        bin mid_addr[422]                                  30          1          -    Covered              
        bin mid_addr[423]                                  27          1          -    Covered              
        bin mid_addr[424]                                  36          1          -    Covered              
        bin mid_addr[425]                                  27          1          -    Covered              
        bin mid_addr[426]                                  51          1          -    Covered              
        bin mid_addr[427]                                  36          1          -    Covered              
        bin mid_addr[428]                                  21          1          -    Covered              
        bin mid_addr[429]                                  36          1          -    Covered              
        bin mid_addr[430]                                  33          1          -    Covered              
        bin mid_addr[431]                                  24          1          -    Covered              
        bin mid_addr[432]                                 144          1          -    Covered              
        bin mid_addr[433]                                  27          1          -    Covered              
        bin mid_addr[434]                                  27          1          -    Covered              
        bin mid_addr[435]                                  18          1          -    Covered              
        bin mid_addr[436]                                  18          1          -    Covered              
        bin mid_addr[437]                                  42          1          -    Covered              
        bin mid_addr[438]                                  12          1          -    Covered              
        bin mid_addr[439]                                  30          1          -    Covered              
        bin mid_addr[440]                                  27          1          -    Covered              
        bin mid_addr[441]                                  42          1          -    Covered              
        bin mid_addr[442]                                  30          1          -    Covered              
        bin mid_addr[443]                                  33          1          -    Covered              
        bin mid_addr[444]                                  30          1          -    Covered              
        bin mid_addr[445]                                  36          1          -    Covered              
        bin mid_addr[446]                                  15          1          -    Covered              
        bin mid_addr[447]                                  30          1          -    Covered              
        bin mid_addr[448]                                   6          1          -    Covered              
        bin mid_addr[449]                                  33          1          -    Covered              
        bin mid_addr[450]                                  36          1          -    Covered              
        bin mid_addr[451]                                  15          1          -    Covered              
        bin mid_addr[452]                                  36          1          -    Covered              
        bin mid_addr[453]                                  21          1          -    Covered              
        bin mid_addr[454]                                  27          1          -    Covered              
        bin mid_addr[455]                                  15          1          -    Covered              
        bin mid_addr[456]                                  33          1          -    Covered              
        bin mid_addr[457]                                  21          1          -    Covered              
        bin mid_addr[458]                                  18          1          -    Covered              
        bin mid_addr[459]                                  12          1          -    Covered              
        bin mid_addr[460]                                  30          1          -    Covered              
        bin mid_addr[461]                                  21          1          -    Covered              
        bin mid_addr[462]                                  18          1          -    Covered              
        bin mid_addr[463]                                  39          1          -    Covered              
        bin mid_addr[464]                                  24          1          -    Covered              
        bin mid_addr[465]                                  39          1          -    Covered              
        bin mid_addr[466]                                  21          1          -    Covered              
        bin mid_addr[467]                                  39          1          -    Covered              
        bin mid_addr[468]                                  36          1          -    Covered              
        bin mid_addr[469]                                  39          1          -    Covered              
        bin mid_addr[470]                                  36          1          -    Covered              
        bin mid_addr[471]                                  18          1          -    Covered              
        bin mid_addr[472]                                  39          1          -    Covered              
        bin mid_addr[473]                                  21          1          -    Covered              
        bin mid_addr[474]                                  24          1          -    Covered              
        bin mid_addr[475]                                  18          1          -    Covered              
        bin mid_addr[476]                                  36          1          -    Covered              
        bin mid_addr[477]                                  24          1          -    Covered              
        bin mid_addr[478]                                  15          1          -    Covered              
        bin mid_addr[479]                                  36          1          -    Covered              
        bin mid_addr[480]                                  33          1          -    Covered              
        bin mid_addr[481]                                  39          1          -    Covered              
        bin mid_addr[482]                                  21          1          -    Covered              
        bin mid_addr[483]                                  27          1          -    Covered              
        bin mid_addr[484]                                  27          1          -    Covered              
        bin mid_addr[485]                                  27          1          -    Covered              
        bin mid_addr[486]                                  36          1          -    Covered              
        bin mid_addr[487]                                  36          1          -    Covered              
        bin mid_addr[488]                                  18          1          -    Covered              
        bin mid_addr[489]                                  15          1          -    Covered              
        bin mid_addr[490]                                  18          1          -    Covered              
        bin mid_addr[491]                                   6          1          -    Covered              
        bin mid_addr[492]                                  27          1          -    Covered              
        bin mid_addr[493]                                  39          1          -    Covered              
        bin mid_addr[494]                                  30          1          -    Covered              
        bin mid_addr[495]                                  27          1          -    Covered              
        bin mid_addr[496]                                   9          1          -    Covered              
        bin mid_addr[497]                                  33          1          -    Covered              
        bin mid_addr[498]                                  27          1          -    Covered              
        bin mid_addr[499]                                  24          1          -    Covered              
        bin mid_addr[500]                                  33          1          -    Covered              
        bin mid_addr[501]                                  30          1          -    Covered              
        bin mid_addr[502]                                  12          1          -    Covered              
        bin mid_addr[503]                                  18          1          -    Covered              
        bin mid_addr[504]                                  27          1          -    Covered              
        bin mid_addr[505]                                  18          1          -    Covered              
        bin mid_addr[506]                                  27          1          -    Covered              
        bin mid_addr[507]                                  27          1          -    Covered              
        bin mid_addr[508]                                  18          1          -    Covered              
        bin mid_addr[509]                                  24          1          -    Covered              
        bin mid_addr[510]                                  15          1          -    Covered              
        bin mid_addr[511]                                   3          1          -    Covered              
        bin mid_addr[512]                                 174          1          -    Covered              
        bin mid_addr[513]                                  21          1          -    Covered              
        bin mid_addr[514]                                  15          1          -    Covered              
        bin mid_addr[515]                                  15          1          -    Covered              
        bin mid_addr[516]                                  18          1          -    Covered              
        bin mid_addr[517]                                   6          1          -    Covered              
        bin mid_addr[518]                                   9          1          -    Covered              
        bin mid_addr[519]                                  15          1          -    Covered              
        bin mid_addr[520]                                  24          1          -    Covered              
        bin mid_addr[521]                                   9          1          -    Covered              
        bin mid_addr[522]                                  12          1          -    Covered              
        bin mid_addr[523]                                  21          1          -    Covered              
        bin mid_addr[524]                                  21          1          -    Covered              
        bin mid_addr[525]                                  30          1          -    Covered              
        bin mid_addr[526]                                  27          1          -    Covered              
        bin mid_addr[527]                                  21          1          -    Covered              
        bin mid_addr[528]                                 162          1          -    Covered              
        bin mid_addr[529]                                   6          1          -    Covered              
        bin mid_addr[530]                                  27          1          -    Covered              
        bin mid_addr[531]                                  18          1          -    Covered              
        bin mid_addr[532]                                  18          1          -    Covered              
        bin mid_addr[533]                                  24          1          -    Covered              
        bin mid_addr[534]                                   9          1          -    Covered              
        bin mid_addr[535]                                  21          1          -    Covered              
        bin mid_addr[536]                                  15          1          -    Covered              
        bin mid_addr[537]                                  18          1          -    Covered              
        bin mid_addr[538]                                  12          1          -    Covered              
        bin mid_addr[539]                                  21          1          -    Covered              
        bin mid_addr[540]                                  15          1          -    Covered              
        bin mid_addr[541]                                  24          1          -    Covered              
        bin mid_addr[542]                                  21          1          -    Covered              
        bin mid_addr[543]                                  36          1          -    Covered              
        bin mid_addr[544]                                 135          1          -    Covered              
        bin mid_addr[545]                                  15          1          -    Covered              
        bin mid_addr[546]                                   9          1          -    Covered              
        bin mid_addr[547]                                  24          1          -    Covered              
        bin mid_addr[548]                                  12          1          -    Covered              
        bin mid_addr[549]                                  30          1          -    Covered              
        bin mid_addr[550]                                  27          1          -    Covered              
        bin mid_addr[551]                                  21          1          -    Covered              
        bin mid_addr[552]                                  12          1          -    Covered              
        bin mid_addr[553]                                  15          1          -    Covered              
        bin mid_addr[554]                                  18          1          -    Covered              
        bin mid_addr[555]                                   9          1          -    Covered              
        bin mid_addr[556]                                  21          1          -    Covered              
        bin mid_addr[557]                                  24          1          -    Covered              
        bin mid_addr[558]                                  30          1          -    Covered              
        bin mid_addr[559]                                  33          1          -    Covered              
        bin mid_addr[560]                                 150          1          -    Covered              
        bin mid_addr[561]                                  18          1          -    Covered              
        bin mid_addr[562]                                  15          1          -    Covered              
        bin mid_addr[563]                                  24          1          -    Covered              
        bin mid_addr[564]                                  24          1          -    Covered              
        bin mid_addr[565]                                  30          1          -    Covered              
        bin mid_addr[566]                                  15          1          -    Covered              
        bin mid_addr[567]                                  24          1          -    Covered              
        bin mid_addr[568]                                   9          1          -    Covered              
        bin mid_addr[569]                                  12          1          -    Covered              
        bin mid_addr[570]                                  21          1          -    Covered              
        bin mid_addr[571]                                   6          1          -    Covered              
        bin mid_addr[572]                                  15          1          -    Covered              
        bin mid_addr[573]                                  18          1          -    Covered              
        bin mid_addr[574]                                  21          1          -    Covered              
        bin mid_addr[575]                                   9          1          -    Covered              
        bin mid_addr[576]                                  18          1          -    Covered              
        bin mid_addr[577]                                  42          1          -    Covered              
        bin mid_addr[578]                                  15          1          -    Covered              
        bin mid_addr[579]                                  24          1          -    Covered              
        bin mid_addr[580]                                  18          1          -    Covered              
        bin mid_addr[581]                                  21          1          -    Covered              
        bin mid_addr[582]                                  24          1          -    Covered              
        bin mid_addr[583]                                  33          1          -    Covered              
        bin mid_addr[584]                                  12          1          -    Covered              
        bin mid_addr[585]                                   9          1          -    Covered              
        bin mid_addr[586]                                  21          1          -    Covered              
        bin mid_addr[587]                                  12          1          -    Covered              
        bin mid_addr[588]                                  33          1          -    Covered              
        bin mid_addr[589]                                  21          1          -    Covered              
        bin mid_addr[590]                                  39          1          -    Covered              
        bin mid_addr[591]                                  15          1          -    Covered              
        bin mid_addr[592]                                   9          1          -    Covered              
        bin mid_addr[593]                                  27          1          -    Covered              
        bin mid_addr[594]                                  24          1          -    Covered              
        bin mid_addr[595]                                   9          1          -    Covered              
        bin mid_addr[596]                                  21          1          -    Covered              
        bin mid_addr[597]                                  15          1          -    Covered              
        bin mid_addr[598]                                  21          1          -    Covered              
        bin mid_addr[599]                                  18          1          -    Covered              
        bin mid_addr[600]                                  12          1          -    Covered              
        bin mid_addr[601]                                  18          1          -    Covered              
        bin mid_addr[602]                                  36          1          -    Covered              
        bin mid_addr[603]                                  18          1          -    Covered              
        bin mid_addr[604]                                  30          1          -    Covered              
        bin mid_addr[605]                                  12          1          -    Covered              
        bin mid_addr[606]                                  18          1          -    Covered              
        bin mid_addr[607]                                  15          1          -    Covered              
        bin mid_addr[608]                                  21          1          -    Covered              
        bin mid_addr[609]                                  18          1          -    Covered              
        bin mid_addr[610]                                  18          1          -    Covered              
        bin mid_addr[611]                                  33          1          -    Covered              
        bin mid_addr[612]                                  15          1          -    Covered              
        bin mid_addr[613]                                  24          1          -    Covered              
        bin mid_addr[614]                                  18          1          -    Covered              
        bin mid_addr[615]                                  12          1          -    Covered              
        bin mid_addr[616]                                  15          1          -    Covered              
        bin mid_addr[617]                                  21          1          -    Covered              
        bin mid_addr[618]                                  12          1          -    Covered              
        bin mid_addr[619]                                  12          1          -    Covered              
        bin mid_addr[620]                                  27          1          -    Covered              
        bin mid_addr[621]                                  15          1          -    Covered              
        bin mid_addr[622]                                  30          1          -    Covered              
        bin mid_addr[623]                                  27          1          -    Covered              
        bin mid_addr[624]                                   6          1          -    Covered              
        bin mid_addr[625]                                   9          1          -    Covered              
        bin mid_addr[626]                                   9          1          -    Covered              
        bin mid_addr[627]                                  27          1          -    Covered              
        bin mid_addr[628]                                  18          1          -    Covered              
        bin mid_addr[629]                                  33          1          -    Covered              
        bin mid_addr[630]                                   9          1          -    Covered              
        bin mid_addr[631]                                  27          1          -    Covered              
        bin mid_addr[632]                                  21          1          -    Covered              
        bin mid_addr[633]                                  21          1          -    Covered              
        bin mid_addr[634]                                  15          1          -    Covered              
        bin mid_addr[635]                                  18          1          -    Covered              
        bin mid_addr[636]                                  12          1          -    Covered              
        bin mid_addr[637]                                  18          1          -    Covered              
        bin mid_addr[638]                                  24          1          -    Covered              
        bin mid_addr[639]                                  21          1          -    Covered              
        bin mid_addr[640]                                 138          1          -    Covered              
        bin mid_addr[641]                                   3          1          -    Covered              
        bin mid_addr[642]                                  33          1          -    Covered              
        bin mid_addr[643]                                  15          1          -    Covered              
        bin mid_addr[644]                                   6          1          -    Covered              
        bin mid_addr[645]                                  30          1          -    Covered              
        bin mid_addr[646]                                  30          1          -    Covered              
        bin mid_addr[647]                                  21          1          -    Covered              
        bin mid_addr[648]                                  12          1          -    Covered              
        bin mid_addr[649]                                  21          1          -    Covered              
        bin mid_addr[650]                                  21          1          -    Covered              
        bin mid_addr[651]                                  21          1          -    Covered              
        bin mid_addr[652]                                  24          1          -    Covered              
        bin mid_addr[653]                                  18          1          -    Covered              
        bin mid_addr[654]                                  15          1          -    Covered              
        bin mid_addr[655]                                  30          1          -    Covered              
        bin mid_addr[656]                                 147          1          -    Covered              
        bin mid_addr[657]                                  18          1          -    Covered              
        bin mid_addr[658]                                  12          1          -    Covered              
        bin mid_addr[659]                                  21          1          -    Covered              
        bin mid_addr[660]                                  18          1          -    Covered              
        bin mid_addr[661]                                  18          1          -    Covered              
        bin mid_addr[662]                                  21          1          -    Covered              
        bin mid_addr[663]                                  12          1          -    Covered              
        bin mid_addr[664]                                  24          1          -    Covered              
        bin mid_addr[665]                                  27          1          -    Covered              
        bin mid_addr[666]                                  21          1          -    Covered              
        bin mid_addr[667]                                  27          1          -    Covered              
        bin mid_addr[668]                                  21          1          -    Covered              
        bin mid_addr[669]                                  12          1          -    Covered              
        bin mid_addr[670]                                  24          1          -    Covered              
        bin mid_addr[671]                                  24          1          -    Covered              
        bin mid_addr[672]                                 147          1          -    Covered              
        bin mid_addr[673]                                  36          1          -    Covered              
        bin mid_addr[674]                                  12          1          -    Covered              
        bin mid_addr[675]                                  24          1          -    Covered              
        bin mid_addr[676]                                  12          1          -    Covered              
        bin mid_addr[677]                                  18          1          -    Covered              
        bin mid_addr[678]                                  18          1          -    Covered              
        bin mid_addr[679]                                   9          1          -    Covered              
        bin mid_addr[680]                                  21          1          -    Covered              
        bin mid_addr[681]                                   9          1          -    Covered              
        bin high_addr[682]                                 18          1          -    Covered              
        bin high_addr[683]                                 24          1          -    Covered              
        bin high_addr[684]                                 27          1          -    Covered              
        bin high_addr[685]                                 24          1          -    Covered              
        bin high_addr[686]                                 18          1          -    Covered              
        bin high_addr[687]                                 30          1          -    Covered              
        bin high_addr[688]                                153          1          -    Covered              
        bin high_addr[689]                                 12          1          -    Covered              
        bin high_addr[690]                                  9          1          -    Covered              
        bin high_addr[691]                                 27          1          -    Covered              
        bin high_addr[692]                                 21          1          -    Covered              
        bin high_addr[693]                                 18          1          -    Covered              
        bin high_addr[694]                                 30          1          -    Covered              
        bin high_addr[695]                                 24          1          -    Covered              
        bin high_addr[696]                                 12          1          -    Covered              
        bin high_addr[697]                                 12          1          -    Covered              
        bin high_addr[698]                                 21          1          -    Covered              
        bin high_addr[699]                                  6          1          -    Covered              
        bin high_addr[700]                                  9          1          -    Covered              
        bin high_addr[701]                                 18          1          -    Covered              
        bin high_addr[702]                                 36          1          -    Covered              
        bin high_addr[703]                                  9          1          -    Covered              
        bin high_addr[704]                                 33          1          -    Covered              
        bin high_addr[705]                                 30          1          -    Covered              
        bin high_addr[706]                                 12          1          -    Covered              
        bin high_addr[707]                                 21          1          -    Covered              
        bin high_addr[708]                                 21          1          -    Covered              
        bin high_addr[709]                                 27          1          -    Covered              
        bin high_addr[710]                                  9          1          -    Covered              
        bin high_addr[711]                                 39          1          -    Covered              
        bin high_addr[712]                                 18          1          -    Covered              
        bin high_addr[713]                                 21          1          -    Covered              
        bin high_addr[714]                                  6          1          -    Covered              
        bin high_addr[715]                                 12          1          -    Covered              
        bin high_addr[716]                                 18          1          -    Covered              
        bin high_addr[717]                                 21          1          -    Covered              
        bin high_addr[718]                                 21          1          -    Covered              
        bin high_addr[719]                                 27          1          -    Covered              
        bin high_addr[720]                                 30          1          -    Covered              
        bin high_addr[721]                                 12          1          -    Covered              
        bin high_addr[722]                                 24          1          -    Covered              
        bin high_addr[723]                                 24          1          -    Covered              
        bin high_addr[724]                                 24          1          -    Covered              
        bin high_addr[725]                                 27          1          -    Covered              
        bin high_addr[726]                                 18          1          -    Covered              
        bin high_addr[727]                                 45          1          -    Covered              
        bin high_addr[728]                                 24          1          -    Covered              
        bin high_addr[729]                                 21          1          -    Covered              
        bin high_addr[730]                                 45          1          -    Covered              
        bin high_addr[731]                                 18          1          -    Covered              
        bin high_addr[732]                                 12          1          -    Covered              
        bin high_addr[733]                                 21          1          -    Covered              
        bin high_addr[734]                                 15          1          -    Covered              
        bin high_addr[735]                                 12          1          -    Covered              
        bin high_addr[736]                                 24          1          -    Covered              
        bin high_addr[737]                                 18          1          -    Covered              
        bin high_addr[738]                                 21          1          -    Covered              
        bin high_addr[739]                                  9          1          -    Covered              
        bin high_addr[740]                                 27          1          -    Covered              
        bin high_addr[741]                                 15          1          -    Covered              
        bin high_addr[742]                                  9          1          -    Covered              
        bin high_addr[743]                                 18          1          -    Covered              
        bin high_addr[744]                                  3          1          -    Covered              
        bin high_addr[745]                                 21          1          -    Covered              
        bin high_addr[746]                                 24          1          -    Covered              
        bin high_addr[747]                                 24          1          -    Covered              
        bin high_addr[748]                                 24          1          -    Covered              
        bin high_addr[749]                                 18          1          -    Covered              
        bin high_addr[750]                                 12          1          -    Covered              
        bin high_addr[751]                                 21          1          -    Covered              
        bin high_addr[752]                                  6          1          -    Covered              
        bin high_addr[753]                                 27          1          -    Covered              
        bin high_addr[754]                                 15          1          -    Covered              
        bin high_addr[755]                                 27          1          -    Covered              
        bin high_addr[756]                                 15          1          -    Covered              
        bin high_addr[757]                                 24          1          -    Covered              
        bin high_addr[758]                                  9          1          -    Covered              
        bin high_addr[759]                                 12          1          -    Covered              
        bin high_addr[760]                                 21          1          -    Covered              
        bin high_addr[761]                                 18          1          -    Covered              
        bin high_addr[762]                                 12          1          -    Covered              
        bin high_addr[763]                                 30          1          -    Covered              
        bin high_addr[764]                                 27          1          -    Covered              
        bin high_addr[765]                                 27          1          -    Covered              
        bin high_addr[766]                                 15          1          -    Covered              
        bin high_addr[767]                                 27          1          -    Covered              
        bin high_addr[768]                                177          1          -    Covered              
        bin high_addr[769]                                 36          1          -    Covered              
        bin high_addr[770]                                  9          1          -    Covered              
        bin high_addr[771]                                 18          1          -    Covered              
        bin high_addr[772]                                 27          1          -    Covered              
        bin high_addr[773]                                 33          1          -    Covered              
        bin high_addr[774]                                 18          1          -    Covered              
        bin high_addr[775]                                 30          1          -    Covered              
        bin high_addr[776]                                 27          1          -    Covered              
        bin high_addr[777]                                 21          1          -    Covered              
        bin high_addr[778]                                 33          1          -    Covered              
        bin high_addr[779]                                 18          1          -    Covered              
        bin high_addr[780]                                 21          1          -    Covered              
        bin high_addr[781]                                 24          1          -    Covered              
        bin high_addr[782]                                 30          1          -    Covered              
        bin high_addr[783]                                 15          1          -    Covered              
        bin high_addr[784]                                168          1          -    Covered              
        bin high_addr[785]                                 36          1          -    Covered              
        bin high_addr[786]                                 33          1          -    Covered              
        bin high_addr[787]                                 21          1          -    Covered              
        bin high_addr[788]                                 30          1          -    Covered              
        bin high_addr[789]                                 24          1          -    Covered              
        bin high_addr[790]                                 21          1          -    Covered              
        bin high_addr[791]                                 12          1          -    Covered              
        bin high_addr[792]                                 24          1          -    Covered              
        bin high_addr[793]                                 18          1          -    Covered              
        bin high_addr[794]                                 18          1          -    Covered              
        bin high_addr[795]                                 36          1          -    Covered              
        bin high_addr[796]                                 12          1          -    Covered              
        bin high_addr[797]                                 33          1          -    Covered              
        bin high_addr[798]                                 30          1          -    Covered              
        bin high_addr[799]                                 27          1          -    Covered              
        bin high_addr[800]                                141          1          -    Covered              
        bin high_addr[801]                                 30          1          -    Covered              
        bin high_addr[802]                                 33          1          -    Covered              
        bin high_addr[803]                                 12          1          -    Covered              
        bin high_addr[804]                                 27          1          -    Covered              
        bin high_addr[805]                                 36          1          -    Covered              
        bin high_addr[806]                                 24          1          -    Covered              
        bin high_addr[807]                                 18          1          -    Covered              
        bin high_addr[808]                                 24          1          -    Covered              
        bin high_addr[809]                                 24          1          -    Covered              
        bin high_addr[810]                                 42          1          -    Covered              
        bin high_addr[811]                                 33          1          -    Covered              
        bin high_addr[812]                                 21          1          -    Covered              
        bin high_addr[813]                                 33          1          -    Covered              
        bin high_addr[814]                                 27          1          -    Covered              
        bin high_addr[815]                                 12          1          -    Covered              
        bin high_addr[816]                                162          1          -    Covered              
        bin high_addr[817]                                 42          1          -    Covered              
        bin high_addr[818]                                 27          1          -    Covered              
        bin high_addr[819]                                 18          1          -    Covered              
        bin high_addr[820]                                 12          1          -    Covered              
        bin high_addr[821]                                  9          1          -    Covered              
        bin high_addr[822]                                 33          1          -    Covered              
        bin high_addr[823]                                 18          1          -    Covered              
        bin high_addr[824]                                 21          1          -    Covered              
        bin high_addr[825]                                  6          1          -    Covered              
        bin high_addr[826]                                 33          1          -    Covered              
        bin high_addr[827]                                 24          1          -    Covered              
        bin high_addr[828]                                 27          1          -    Covered              
        bin high_addr[829]                                 27          1          -    Covered              
        bin high_addr[830]                                 24          1          -    Covered              
        bin high_addr[831]                                 27          1          -    Covered              
        bin high_addr[832]                                 36          1          -    Covered              
        bin high_addr[833]                                 45          1          -    Covered              
        bin high_addr[834]                                 24          1          -    Covered              
        bin high_addr[835]                                 21          1          -    Covered              
        bin high_addr[836]                                 27          1          -    Covered              
        bin high_addr[837]                                 24          1          -    Covered              
        bin high_addr[838]                                 33          1          -    Covered              
        bin high_addr[839]                                 45          1          -    Covered              
        bin high_addr[840]                                 33          1          -    Covered              
        bin high_addr[841]                                 21          1          -    Covered              
        bin high_addr[842]                                 39          1          -    Covered              
        bin high_addr[843]                                 27          1          -    Covered              
        bin high_addr[844]                                 27          1          -    Covered              
        bin high_addr[845]                                 21          1          -    Covered              
        bin high_addr[846]                                 21          1          -    Covered              
        bin high_addr[847]                                 33          1          -    Covered              
        bin high_addr[848]                                 18          1          -    Covered              
        bin high_addr[849]                                 12          1          -    Covered              
        bin high_addr[850]                                 33          1          -    Covered              
        bin high_addr[851]                                 36          1          -    Covered              
        bin high_addr[852]                                 21          1          -    Covered              
        bin high_addr[853]                                 30          1          -    Covered              
        bin high_addr[854]                                 30          1          -    Covered              
        bin high_addr[855]                                 21          1          -    Covered              
        bin high_addr[856]                                 30          1          -    Covered              
        bin high_addr[857]                                 18          1          -    Covered              
        bin high_addr[858]                                 15          1          -    Covered              
        bin high_addr[859]                                 36          1          -    Covered              
        bin high_addr[860]                                 24          1          -    Covered              
        bin high_addr[861]                                 36          1          -    Covered              
        bin high_addr[862]                                 30          1          -    Covered              
        bin high_addr[863]                                 21          1          -    Covered              
        bin high_addr[864]                                 36          1          -    Covered              
        bin high_addr[865]                                 21          1          -    Covered              
        bin high_addr[866]                                 30          1          -    Covered              
        bin high_addr[867]                                 24          1          -    Covered              
        bin high_addr[868]                                 30          1          -    Covered              
        bin high_addr[869]                                 30          1          -    Covered              
        bin high_addr[870]                                 30          1          -    Covered              
        bin high_addr[871]                                 27          1          -    Covered              
        bin high_addr[872]                                 30          1          -    Covered              
        bin high_addr[873]                                 24          1          -    Covered              
        bin high_addr[874]                                 18          1          -    Covered              
        bin high_addr[875]                                 39          1          -    Covered              
        bin high_addr[876]                                 21          1          -    Covered              
        bin high_addr[877]                                 33          1          -    Covered              
        bin high_addr[878]                                 15          1          -    Covered              
        bin high_addr[879]                                 24          1          -    Covered              
        bin high_addr[880]                                 30          1          -    Covered              
        bin high_addr[881]                                 24          1          -    Covered              
        bin high_addr[882]                                  9          1          -    Covered              
        bin high_addr[883]                                 27          1          -    Covered              
        bin high_addr[884]                                  9          1          -    Covered              
        bin high_addr[885]                                 30          1          -    Covered              
        bin high_addr[886]                                 36          1          -    Covered              
        bin high_addr[887]                                 15          1          -    Covered              
        bin high_addr[888]                                 27          1          -    Covered              
        bin high_addr[889]                                 24          1          -    Covered              
        bin high_addr[890]                                 27          1          -    Covered              
        bin high_addr[891]                                 21          1          -    Covered              
        bin high_addr[892]                                 30          1          -    Covered              
        bin high_addr[893]                                 15          1          -    Covered              
        bin high_addr[894]                                 30          1          -    Covered              
        bin high_addr[895]                                 18          1          -    Covered              
        bin high_addr[896]                                150          1          -    Covered              
        bin high_addr[897]                                 30          1          -    Covered              
        bin high_addr[898]                                 24          1          -    Covered              
        bin high_addr[899]                                 21          1          -    Covered              
        bin high_addr[900]                                 27          1          -    Covered              
        bin high_addr[901]                                 21          1          -    Covered              
        bin high_addr[902]                                 18          1          -    Covered              
        bin high_addr[903]                                 30          1          -    Covered              
        bin high_addr[904]                                 42          1          -    Covered              
        bin high_addr[905]                                 27          1          -    Covered              
        bin high_addr[906]                                 51          1          -    Covered              
        bin high_addr[907]                                 27          1          -    Covered              
        bin high_addr[908]                                 12          1          -    Covered              
        bin high_addr[909]                                 15          1          -    Covered              
        bin high_addr[910]                                 30          1          -    Covered              
        bin high_addr[911]                                  9          1          -    Covered              
        bin high_addr[912]                                177          1          -    Covered              
        bin high_addr[913]                                 27          1          -    Covered              
        bin high_addr[914]                                 27          1          -    Covered              
        bin high_addr[915]                                 33          1          -    Covered              
        bin high_addr[916]                                 18          1          -    Covered              
        bin high_addr[917]                                 27          1          -    Covered              
        bin high_addr[918]                                 30          1          -    Covered              
        bin high_addr[919]                                 24          1          -    Covered              
        bin high_addr[920]                                 36          1          -    Covered              
        bin high_addr[921]                                 39          1          -    Covered              
        bin high_addr[922]                                 30          1          -    Covered              
        bin high_addr[923]                                 15          1          -    Covered              
        bin high_addr[924]                                 33          1          -    Covered              
        bin high_addr[925]                                 27          1          -    Covered              
        bin high_addr[926]                                 18          1          -    Covered              
        bin high_addr[927]                                 27          1          -    Covered              
        bin high_addr[928]                                156          1          -    Covered              
        bin high_addr[929]                                 33          1          -    Covered              
        bin high_addr[930]                                 33          1          -    Covered              
        bin high_addr[931]                                 27          1          -    Covered              
        bin high_addr[932]                                 39          1          -    Covered              
        bin high_addr[933]                                 30          1          -    Covered              
        bin high_addr[934]                                 33          1          -    Covered              
        bin high_addr[935]                                 42          1          -    Covered              
        bin high_addr[936]                                 18          1          -    Covered              
        bin high_addr[937]                                 18          1          -    Covered              
        bin high_addr[938]                                  9          1          -    Covered              
        bin high_addr[939]                                 33          1          -    Covered              
        bin high_addr[940]                                 30          1          -    Covered              
        bin high_addr[941]                                 30          1          -    Covered              
        bin high_addr[942]                                 15          1          -    Covered              
        bin high_addr[943]                                 24          1          -    Covered              
        bin high_addr[944]                                159          1          -    Covered              
        bin high_addr[945]                                 21          1          -    Covered              
        bin high_addr[946]                                 12          1          -    Covered              
        bin high_addr[947]                                 24          1          -    Covered              
        bin high_addr[948]                                 30          1          -    Covered              
        bin high_addr[949]                                 21          1          -    Covered              
        bin high_addr[950]                                 18          1          -    Covered              
        bin high_addr[951]                                 39          1          -    Covered              
        bin high_addr[952]                                 27          1          -    Covered              
        bin high_addr[953]                                 24          1          -    Covered              
        bin high_addr[954]                                 12          1          -    Covered              
        bin high_addr[955]                                 15          1          -    Covered              
        bin high_addr[956]                                 36          1          -    Covered              
        bin high_addr[957]                                 24          1          -    Covered              
        bin high_addr[958]                                 21          1          -    Covered              
        bin high_addr[959]                                 24          1          -    Covered              
        bin high_addr[960]                                141          1          -    Covered              
        bin high_addr[961]                                 21          1          -    Covered              
        bin high_addr[962]                                 42          1          -    Covered              
        bin high_addr[963]                                  9          1          -    Covered              
        bin high_addr[964]                                 24          1          -    Covered              
        bin high_addr[965]                                 15          1          -    Covered              
        bin high_addr[966]                                 18          1          -    Covered              
        bin high_addr[967]                                 21          1          -    Covered              
        bin high_addr[968]                                 27          1          -    Covered              
        bin high_addr[969]                                 27          1          -    Covered              
        bin high_addr[970]                                 42          1          -    Covered              
        bin high_addr[971]                                 21          1          -    Covered              
        bin high_addr[972]                                 24          1          -    Covered              
        bin high_addr[973]                                 30          1          -    Covered              
        bin high_addr[974]                                 18          1          -    Covered              
        bin high_addr[975]                                 12          1          -    Covered              
        bin high_addr[976]                                147          1          -    Covered              
        bin high_addr[977]                                 18          1          -    Covered              
        bin high_addr[978]                                 21          1          -    Covered              
        bin high_addr[979]                                 21          1          -    Covered              
        bin high_addr[980]                                  6          1          -    Covered              
        bin high_addr[981]                                  6          1          -    Covered              
        bin high_addr[982]                                 39          1          -    Covered              
        bin high_addr[983]                                 24          1          -    Covered              
        bin high_addr[984]                                 21          1          -    Covered              
        bin high_addr[985]                                 21          1          -    Covered              
        bin high_addr[986]                                 30          1          -    Covered              
        bin high_addr[987]                                 33          1          -    Covered              
        bin high_addr[988]                                 24          1          -    Covered              
        bin high_addr[989]                                 21          1          -    Covered              
        bin high_addr[990]                                 18          1          -    Covered              
        bin high_addr[991]                                 30          1          -    Covered              
        bin high_addr[992]                                144          1          -    Covered              
        bin high_addr[993]                                 27          1          -    Covered              
        bin high_addr[994]                                 15          1          -    Covered              
        bin high_addr[995]                                 18          1          -    Covered              
        bin high_addr[996]                                 12          1          -    Covered              
        bin high_addr[997]                                 12          1          -    Covered              
        bin high_addr[998]                                 30          1          -    Covered              
        bin high_addr[999]                                 27          1          -    Covered              
        bin high_addr[1000]                                21          1          -    Covered              
        bin high_addr[1001]                                24          1          -    Covered              
        bin high_addr[1002]                                21          1          -    Covered              
        bin high_addr[1003]                                12          1          -    Covered              
        bin high_addr[1004]                                21          1          -    Covered              
        bin high_addr[1005]                                18          1          -    Covered              
        bin high_addr[1006]                                33          1          -    Covered              
        bin high_addr[1007]                                27          1          -    Covered              
        bin high_addr[1008]                               135          1          -    Covered              
        bin high_addr[1009]                                12          1          -    Covered              
        bin high_addr[1010]                                15          1          -    Covered              
        bin high_addr[1011]                                18          1          -    Covered              
        bin high_addr[1012]                                18          1          -    Covered              
        bin high_addr[1013]                                12          1          -    Covered              
        bin high_addr[1014]                                27          1          -    Covered              
        bin high_addr[1015]                                21          1          -    Covered              
        bin high_addr[1016]                               141          1          -    Covered              
        bin high_addr[1017]                                18          1          -    Covered              
        bin high_addr[1018]                                12          1          -    Covered              
        bin high_addr[1019]                                15          1          -    Covered              
        bin high_addr[1020]                               138          1          -    Covered              
        bin high_addr[1021]                                21          1          -    Covered              
        bin high_addr[1022]                               147          1          -    Covered              
        bin high_addr[1023]                               159          1          -    Covered              
    Coverpoint boundary_cross_cp                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin no_cross                                    70914          1          -    Covered              
 TYPE /Testbench_sv_unit/Transaction/Transaction__1/data_patterns_cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     5          5          -                      
    missing/total bins:                                     0          5          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint data_pattern_cp                        100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin random_data                                 34053          1          -    Covered              
        bin all_zeros                                    3513          1          -    Covered              
        bin all_ones                                     3258          1          -    Covered              
        bin alternating_aa                               1896          1          -    Covered              
        bin alternating_55                               1818          1          -    Covered              
 TYPE /Testbench_sv_unit/Transaction/Transaction__1/protocol_coverage_cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     1          1          -                      
    missing/total bins:                                     0          1          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint memory_bounds_cp                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin within_bounds                               70914          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     142       126        16    88.73%

================================Statement Details================================

Statement Coverage for instance /Testbench_sv_unit --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File enhanced_Transaction.sv
    240    1 (CP=( 32, 16))                     104676     
    243    1 (CP=( 32, 16))                     104676     
    244    1 (CP=( 32, 16))                     104676     
    245    1 (CP=( 32, 16))                     104676     
    246    1 (CP=( 32, 16))                     104676     
    249    1 (CP=( 32, 16))                     104676     
    250    1 (CP=( 32, 16))                     104676     
    251    1 (CP=( 32, 16))                     104676     
    252    1 (CP=( 32, 16))                     104676     
    259    1 (CP=( 32, 16))                      28545     
    262    1 (CP=( 32, 16))                      28545     
    263    1 (CP=( 32, 16))                      28545     
    264    1 (CP=( 32, 16))                      28545     
    265    1 (CP=( 32, 16))                      28545     
    268    1 (CP=( 32, 16))                      28545     
    269    1 (CP=( 32, 16))                      28545     
    270    1 (CP=( 32, 16))                      28545     
    271    1 (CP=( 32, 16))                      28545     
    274    1 (CP=( 32, 16))                      28545     
    274    2 (CP=( 32, 16))                    1070577     
    275    1 (CP=( 32, 16))                    1070577     
    280    1 (CP=( 32, 16))                      24420     
    280    2 (CP=( 32, 16))                     923319     
    281    1 (CP=( 32, 16))                     923319     
    285    1 (CP=( 32, 16))                       4125     
    285    2 (CP=( 32, 16))                     147258     
    286    1 (CP=( 32, 16))                     147258     
    290    1 (CP=( 32, 16))                      28545     
    290    2 (CP=( 32, 16))                    1070577     
    291    1 (CP=( 32, 16))                    1070577     
    293    1 (CP=( 32, 16))                      28545     
    293    2 (CP=( 32, 16))                    1070577     
    294    1 (CP=( 32, 16))                    1070577     
    299    1 (CP=( 32, 16))                      18483     
    303    1 (CP=( 32, 16))                       3504     
    303    2 (CP=( 32, 16))                      92118     
    303    3 (CP=( 32, 16))                      92118     
    304    1 (CP=( 32, 16))                       3504     
    307    1 (CP=( 32, 16))                       3255     
    307    2 (CP=( 32, 16))                      70464     
    307    3 (CP=( 32, 16))                      70464     
    308    1 (CP=( 32, 16))                       3255     
    311    1 (CP=( 32, 16))                       1893     
    311    2 (CP=( 32, 16))                      35406     
    311    3 (CP=( 32, 16))                      35406     
    312    1 (CP=( 32, 16))                       1893     
    315    1 (CP=( 32, 16))                       1818     
    315    2 (CP=( 32, 16))                      37272     
    315    3 (CP=( 32, 16))                      37272     
    316    1 (CP=( 32, 16))                       1818     
    319    1 (CP=( 32, 16))                       8013     
    319    2 (CP=( 32, 16))                     318024     
    319    3 (CP=( 32, 16))                     318024     
    326    1 (CP=( 32, 16))                      10062     
    327    1 (CP=( 32, 16))                      10062     
    331    1 (CP=( 32, 16))                      28545     
    335    1 (CP=( 32, 16))                       9273     
    337    1 (CP=( 32, 16))                       9081     
    339    1 (CP=( 32, 16))                      10191     
    344    1 (CP=( 32, 16))                    ***0***     
    346    1 (CP=( 32, 16))                      28545     
    350    1 (CP=( 32, 16))                      28545     
    354    1 (CP=( 32, 16))                        285     
    358    1 (CP=( 32, 16))                      28545     
    369    1 (CP=( 32, 16))                        285     
    370    1 (CP=( 32, 16))                        285     
    371    1 (CP=( 32, 16))                        285     
    372    1 (CP=( 32, 16))                        285     
    375    1 (CP=( 32, 16))                        285     
    375    2 (CP=( 32, 16))                       1140     
    376    1 (CP=( 32, 16))                       1140     
    380    1 (CP=( 32, 16))                        285     
    380    2 (CP=( 32, 16))                        855     
    381    1 (CP=( 32, 16))                        855     
    381    2 (CP=( 32, 16))                       1710     
    382    1 (CP=( 32, 16))                       1710     
    387    1 (CP=( 32, 16))                        285     
    387    2 (CP=( 32, 16))                        570     
    388    1 (CP=( 32, 16))                        285     
    392    1 (CP=( 32, 16))                        285     
    392    2 (CP=( 32, 16))                       3420     
    393    1 (CP=( 32, 16))                       3357     
    396    1 (CP=( 32, 16))                        285     
    397    1 (CP=( 32, 16))                        285     
    398    1 (CP=( 32, 16))                        285     
    399    1 (CP=( 32, 16))                        285     
    400    1 (CP=( 32, 16))                        285     
    401    1 (CP=( 32, 16))                        285     
    411    1 (CP=( 32, 16))                    ***0***     
    412    1 (CP=( 32, 16))                    ***0***     
    413    1 (CP=( 32, 16))                    ***0***     
    415    1 (CP=( 32, 16))                    ***0***     
    415    2 (CP=( 32, 16))                    ***0***     
    415    3 (CP=( 32, 16))                    ***0***     
    416    1 (CP=( 32, 16))                    ***0***     
    416    2 (CP=( 32, 16))                    ***0***     
    416    3 (CP=( 32, 16))                    ***0***     
    416    4 (CP=( 32, 16))                    ***0***     
    416    5 (CP=( 32, 16))                    ***0***     
    417    1 (CP=( 32, 16))                    ***0***     
    417    2 (CP=( 32, 16))                    ***0***     
    417    3 (CP=( 32, 16))                    ***0***     
    419    1 (CP=( 32, 16))                    ***0***     
    424    1 (CP=( 32, 16))                    1167846     
    431    1 (CP=( 32, 16))                     606063     
    432    1 (CP=( 32, 16))                     606063     
    434    1 (CP=( 32, 16))                     606063     
    438    1 (CP=( 32, 16))                     561705     
    443    1 (CP=( 32, 16))                         78     
    444    1 (CP=( 32, 16))                         78     
    446    1 (CP=( 32, 16))                         78     
    447    1 (CP=( 32, 16))                         78     
    448    1 (CP=( 32, 16))                         78     
    451    1 (CP=( 32, 16))                         39     
    452    1 (CP=( 32, 16))                         39     
    454    1 (CP=( 32, 16))                         39     
    457    1 (CP=( 32, 16))                         78     
    465    1 (CP=( 32, 16))                      44592     
    466    1 (CP=( 32, 16))                      44592     
    467    1 (CP=( 32, 16))                      44592     
    468    1 (CP=( 32, 16))                      44592     
    470    1 (CP=( 32, 16))                      44592     
    472    1 (CP=( 32, 16))                      44592     
    477    1 (CP=( 32, 16))                      70914     
    478    1 (CP=( 32, 16))                      70914     
    479    1 (CP=( 32, 16))                      70914     
    483    1 (CP=( 32, 16))                      44538     
    489    1 (CP=( 32, 16))                       2091     
    490    1 (CP=( 32, 16))                       2091     
    491    1 (CP=( 32, 16))                       2091     
    492    1 (CP=( 32, 16))                       2091     
    493    1 (CP=( 32, 16))                       2091     
    494    1 (CP=( 32, 16))                       2091     
    495    1 (CP=( 32, 16))                       2091     
    496    1 (CP=( 32, 16))                       2091     
    499    1 (CP=( 32, 16))                       2091     
    500    1 (CP=( 32, 16))                       2091     
    501    1 (CP=( 32, 16))                       2091     
    502    1 (CP=( 32, 16))                       2091     
    503    1 (CP=( 32, 16))                       2091     
    504    1 (CP=( 32, 16))                       2091     
    505    1 (CP=( 32, 16))                       2091     

=================================================================================
=== Instance: /\top#dut /mem_inst
=== Design Unit: work.axi4_memory
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%

================================Branch Details================================

Branch Coverage for instance /\top#dut /mem_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File axi_memory.v
------------------------------------IF Branch------------------------------------
    24                                    709722     Count coming in to IF
    24              1                       7911     
    26              1                     347979     
                                          353832     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    27                                    347979     Count coming in to IF
    27              1                     157204     
    29              1                     190775     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    38                                      1024     Count coming in to IF
    38              1                       1024     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /\top#dut /mem_inst --

  File axi_memory.v
----------------Focused Condition View-------------------
Line       38 Item    1  (memory[j] === x)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (memory[j] === x)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (memory[j] === x)_0   -                             
  Row   2:          1  (memory[j] === x)_1   -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\top#dut /mem_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File axi_memory.v
    23              1                     709722     
    25              1                       7911     
    28              1                     157204     
    30              1                     190775     
    36              1                          1     
    37              1                          1     
    37              2                       1024     
    38              1                       1024     
    39              1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        220       156        64    70.90%

================================Toggle Details================================

Toggle Coverage for instance /\top#dut /mem_inst --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           j[0-31]           0           0        0.00 

Total Node Count     =        110 
Toggled Node Count   =         78 
Untoggled Node Count =         32 

Toggle Coverage      =      70.90% (156 of 220 bins)

=================================================================================
=== Instance: /\top#dut /u_axi4_assertions
=== Design Unit: work.axi4_assertions
=================================================================================

Assertion Coverage:
    Assertions                      43        19        24    44.18%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/\top#dut /u_axi4_assertions/assert_reset_valid_signals_low
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(154)
                                                        2          2
/\top#dut /u_axi4_assertions/assert_reset_ready_signals_defined
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(162)
                                                        2          2
/\top#dut /u_axi4_assertions/assert_awvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(174)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_awaddr_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(182)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_awlen_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(190)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_awsize_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(198)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_awlen_limits
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(206)
                                                     2382          2
/\top#dut /u_axi4_assertions/assert_awsize_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(214)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_wvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(226)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_wdata_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(234)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_wlast_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(242)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_wlast_on_last_beat
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(251)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_wlast_not_early
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(260)
                                                        4          2
/\top#dut /u_axi4_assertions/assert_write_data_follows_address
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(268)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_bvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(280)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_bresp_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(288)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_write_response_follows_data
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(296)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_bresp_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(304)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_arvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(316)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_araddr_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(324)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_arlen_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(332)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_arsize_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(340)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_arlen_limits
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(348)
                                                     2932          2
/\top#dut /u_axi4_assertions/assert_arsize_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(356)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_rvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(368)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_rdata_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(376)
                                                   218626          2
/\top#dut /u_axi4_assertions/assert_rresp_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(384)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_rlast_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(392)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_rlast_on_last_beat
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(401)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_rlast_not_early
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(410)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_read_data_follows_address
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(418)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_rresp_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(426)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_write_addr_range_okay
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(443)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_read_addr_range_okay
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(451)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_write_4kb_boundary_error
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(460)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_read_4kb_boundary_error
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(468)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_write_addr_alignment
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(480)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_read_addr_alignment
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(487)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_write_beats_match_awlen
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(499)
                                                        4          2
/\top#dut /u_axi4_assertions/assert_read_beats_match_arlen
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(507)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_awready_timeout
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(519)
                                                     2214          0
/\top#dut /u_axi4_assertions/assert_wready_timeout
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(527)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_arready_timeout
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(535)
                                                     2884          0
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\top#dut /u_axi4_assertions

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File E:/Moustafa/Verification/SV_Project_Final/assertions.sv
------------------------------------IF Branch------------------------------------
    81                                    918150     Count coming in to IF
    81              1                      11707     
    91              1                     906443     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                    906443     Count coming in to IF
    93              1                       2827     
                                          903616     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                   906443     Count coming in to IF
    101             1                     157711     
                                          748732     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    103                                   157711     Count coming in to IF
    103             1                       2827     
                                          154884     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    110                                   906443     Count coming in to IF
    110             1                       2507     
                                          903936     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    116                                   906443     Count coming in to IF
    116             1                       2529     
                                          903914     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    124                                   906443     Count coming in to IF
    124             1                     191300     
                                          715143     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    126                                   191300     Count coming in to IF
    126             1                       2529     
                                          188771     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         8         2    80.00%

================================Condition Details================================

Condition Coverage for instance /\top#dut /u_axi4_assertions --

  File E:/Moustafa/Verification/SV_Project_Final/assertions.sv
----------------Focused Condition View-------------------
Line       93 Item    1  (AWVALID && AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     AWVALID         Y
     AWREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  AWVALID_0             -                             
  Row   2:          1  AWVALID_1             AWREADY                       
  Row   3:    ***0***  AWREADY_0             AWVALID                       
  Row   4:          1  AWREADY_1             AWVALID                       

----------------Focused Condition View-------------------
Line       101 Item    1  (WVALID && WREADY)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       110 Item    1  (BVALID && BREADY)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       116 Item    1  (ARVALID && ARREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     ARVALID         Y
     ARREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  ARVALID_0             -                             
  Row   2:          1  ARVALID_1             ARREADY                       
  Row   3:    ***0***  ARREADY_0             ARVALID                       
  Row   4:          1  ARREADY_1             ARVALID                       

----------------Focused Condition View-------------------
Line       124 Item    1  (RVALID && RREADY)
Condition totals: 2 of 2 input terms covered = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /\top#dut /u_axi4_assertions --

  File E:/Moustafa/Verification/SV_Project_Final/assertions.sv
----------------Focused Expression View-----------------
Line       136 Item    1  (((AWADDR & 4095) + ((AWLEN + 1) << AWSIZE)) > 4095)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       137 Item    1  (((ARADDR & 4095) + ((ARLEN + 1) << ARSIZE)) > 4095)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       138 Item    1  (((AWADDR >> 2) + (AWLEN + 1)) <= 1024)
Expression totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (((AWADDR >> 2) + (AWLEN + 1)) <= 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:    ***0***  (((AWADDR >> 2) + (AWLEN + 1)) <= 1024)_0  -                             
  Row   2:          1  (((AWADDR >> 2) + (AWLEN + 1)) <= 1024)_1  -                             

----------------Focused Expression View-----------------
Line       139 Item    1  (((ARADDR >> 2) + (ARLEN + 1)) <= 1024)
Expression totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (((ARADDR >> 2) + (ARLEN + 1)) <= 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:    ***0***  (((ARADDR >> 2) + (ARLEN + 1)) <= 1024)_0  -                             
  Row   2:          1  (((ARADDR >> 2) + (ARLEN + 1)) <= 1024)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      38        31         7    81.57%

================================Statement Details================================

Statement Coverage for instance /\top#dut /u_axi4_assertions --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File E:/Moustafa/Verification/SV_Project_Final/assertions.sv
    80              1                     918150     
    82              1                      11707     
    83              1                      11707     
    84              1                      11707     
    85              1                      11707     
    86              1                      11707     
    87              1                      11707     
    88              1                      11707     
    89              1                      11707     
    90              1                      11707     
    94              1                       2827     
    95              1                       2827     
    96              1                       2827     
    97              1                       2827     
    102             1                     157711     
    104             1                       2827     
    105             1                       2827     
    111             1                       2507     
    112             1                       2507     
    117             1                       2529     
    118             1                       2529     
    119             1                       2529     
    120             1                       2529     
    125             1                     191300     
    127             1                       2529     
    128             1                       2529     
    135             1                       5814     
    136             1                       5814     
    137             1                       5814     
    138             1                       5814     
    139             1                       5814     
    615             1                    ***0***     
    616             1                    ***0***     
    617             1                    ***0***     
    618             1                    ***0***     
    619             1                    ***0***     
    620             1                    ***0***     
    622             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        370       312        58    84.32%

================================Toggle Details================================

Toggle Coverage for instance /\top#dut /u_axi4_assertions --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       ARADDR[0-1]           0           0        0.00 
                                     ARADDR[12-15]           0           0        0.00 
                                      ARBURST[0-1]           0           0        0.00 
                                         ARSIZE[0]           0           0        0.00 
                                         ARSIZE[1]           0           2       50.00 
                                         ARSIZE[2]           0           0        0.00 
                                       AWADDR[0-1]           0           0        0.00 
                                     AWADDR[12-15]           0           0        0.00 
                                      AWBURST[0-1]           0           0        0.00 
                                         AWSIZE[0]           0           0        0.00 
                                         AWSIZE[1]           0           2       50.00 
                                         AWSIZE[2]           0           0        0.00 
                                          BRESP[0]           0           0        0.00 
                                          RRESP[0]           0           0        0.00 
                                        WSTRB[0-3]           0           0        0.00 
                         read_addr_in_memory_range           0           0        0.00 
                        write_addr_in_memory_range           0           0        0.00 

Total Node Count     =        185 
Toggled Node Count   =        155 
Untoggled Node Count =         30 

Toggle Coverage      =      84.32% (312 of 370 bins)

=================================================================================
=== Instance: /\top#dut 
=== Design Unit: work.axi4
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        35        33         2    94.28%

================================Branch Details================================

Branch Coverage for instance /\top#dut 

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File axi4.v
------------------------------------IF Branch------------------------------------
    104                                  1137007     Count coming in to IF
    104             1                      13764     
    137             1                    1123243     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    145                                  1123243     Count coming in to CASE
    146             1                     685010     
    163             1                       2827     
    169             1                     429757     
    200             1                       5649     
    208             1                    ***0***     
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    151                                   685010     Count coming in to IF
    151             1                       2827     
                                          682183     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    170                                   429757     Count coming in to IF
    170             1                     157711     
                                          272046     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    172                                   157711     Count coming in to IF
    172             1                     157204     
                                             507     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    181                                   157711     Count coming in to IF
    181             1                       2827     
    192             1                     154884     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    186                                     2827     Count coming in to IF
    186             1                         39     
    188             1                       2788     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    201                                     5649     Count coming in to IF
    201             1                       2507     
                                            3142     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    214                                  1123243     Count coming in to CASE
    215             1                     452493     
    232             1                       2529     
    241             1                     668221     
    277             1                    ***0***     
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    220                                   452493     Count coming in to IF
    220             1                       2529     
                                          449964     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    234                                     2529     Count coming in to IF
    234             1                       2490     
                                              39     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    243                                   668221     Count coming in to IF
    243             1                     666659     
    246             1                       1562     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    254                                   668221     Count coming in to IF
    254             1                     191300     
                                          476921     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    257                                   191300     Count coming in to IF
    257             1                     188771     
    269             1                       2529     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    263                                   188771     Count coming in to IF
    263             1                     188285     
                                             486     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      23        13        10    56.52%

================================Condition Details================================

Condition Coverage for instance /\top#dut  --

  File axi4.v
----------------Focused Condition View-------------------
Line       151 Item    1  (AWVALID && AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     AWVALID         Y
     AWREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  AWVALID_0             -                             
  Row   2:          1  AWVALID_1             AWREADY                       
  Row   3:    ***0***  AWREADY_0             AWVALID                       
  Row   4:          1  AWREADY_1             AWVALID                       

----------------Focused Condition View-------------------
Line       170 Item    1  (WVALID && WREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      WVALID         Y
      WREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  WVALID_0              -                             
  Row   2:          1  WVALID_1              WREADY                        
  Row   3:    ***0***  WREADY_0              WVALID                        
  Row   4:          1  WREADY_1              WVALID                        

----------------Focused Condition View-------------------
Line       172 Item    1  (write_addr_valid && ~write_boundary_cross)
Condition totals: 1 of 2 input terms covered = 50.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
      write_addr_valid         N  '_0' not hit             Hit '_0'
  write_boundary_cross         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  write_addr_valid_0      -                             
  Row   2:          1  write_addr_valid_1      ~write_boundary_cross         
  Row   3:          1  write_boundary_cross_0  write_addr_valid              
  Row   4:          1  write_boundary_cross_1  write_addr_valid              

----------------Focused Condition View-------------------
Line       181 Item    1  (WLAST || (write_burst_cnt == 0))
Condition totals: 1 of 2 input terms covered = 50.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
                   WLAST         Y
  (write_burst_cnt == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  WLAST_0                   ~(write_burst_cnt == 0)       
  Row   2:          1  WLAST_1                   -                             
  Row   3:          1  (write_burst_cnt == 0)_0  ~WLAST                        
  Row   4:    ***0***  (write_burst_cnt == 0)_1  ~WLAST                        

----------------Focused Condition View-------------------
Line       186 Item    1  (~write_addr_valid || write_boundary_cross)
Condition totals: 1 of 2 input terms covered = 50.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
      write_addr_valid         N  '_0' not hit             Hit '_0'
  write_boundary_cross         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  write_addr_valid_0      -                             
  Row   2:          1  write_addr_valid_1      ~write_boundary_cross         
  Row   3:          1  write_boundary_cross_0  write_addr_valid              
  Row   4:          1  write_boundary_cross_1  write_addr_valid              

----------------Focused Condition View-------------------
Line       201 Item    1  (BREADY && BVALID)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      BREADY         Y
      BVALID         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  BREADY_0              -                             
  Row   2:          1  BREADY_1              BVALID                        
  Row   3:    ***0***  BVALID_0              BREADY                        
  Row   4:          1  BVALID_1              BREADY                        

----------------Focused Condition View-------------------
Line       220 Item    1  (ARVALID && ARREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     ARVALID         Y
     ARREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  ARVALID_0             -                             
  Row   2:          1  ARVALID_1             ARREADY                       
  Row   3:    ***0***  ARREADY_0             ARVALID                       
  Row   4:          1  ARREADY_1             ARVALID                       

----------------Focused Condition View-------------------
Line       234 Item    1  (read_addr_valid && ~read_boundary_cross)
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
      read_addr_valid         N  '_0' not hit             Hit '_0'
  read_boundary_cross         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  read_addr_valid_0      -                             
  Row   2:          1  read_addr_valid_1      ~read_boundary_cross          
  Row   3:          1  read_boundary_cross_0  read_addr_valid               
  Row   4:          1  read_boundary_cross_1  read_addr_valid               

----------------Focused Condition View-------------------
Line       243 Item    1  (read_addr_valid && ~read_boundary_cross)
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
      read_addr_valid         N  '_0' not hit             Hit '_0'
  read_boundary_cross         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  read_addr_valid_0      -                             
  Row   2:          1  read_addr_valid_1      ~read_boundary_cross          
  Row   3:          1  read_boundary_cross_0  read_addr_valid               
  Row   4:          1  read_boundary_cross_1  read_addr_valid               

----------------Focused Condition View-------------------
Line       254 Item    1  (RREADY && RVALID)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       257 Item    1  (read_burst_cnt > 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       263 Item    1  (read_addr_valid && ~read_boundary_cross)
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
      read_addr_valid         N  '_0' not hit             Hit '_0'
  read_boundary_cross         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  read_addr_valid_0      -                             
  Row   2:          1  read_addr_valid_1      ~read_boundary_cross          
  Row   3:          1  read_boundary_cross_0  read_addr_valid               
  Row   4:          1  read_boundary_cross_1  read_addr_valid               


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         3         2    60.00%

================================Expression Details================================

Expression Coverage for instance /\top#dut  --

  File axi4.v
----------------Focused Expression View-----------------
Line       66 Item    1  (((AWADDR & 4095) + ((write_burst_len + 1) << write_size)) > 4095)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       67 Item    1  (((ARADDR & 4095) + ((read_burst_len + 1) << read_size)) > 4095)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       70 Item    1  ((write_addr >> 2) < 1024)
Expression totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  ((write_addr >> 2) < 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  ((write_addr >> 2) < 1024)_0  -                             
  Row   2:          1  ((write_addr >> 2) < 1024)_1  -                             

----------------Focused Expression View-----------------
Line       71 Item    1  ((read_addr >> 2) < 1024)
Expression totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  ((read_addr >> 2) < 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  ((read_addr >> 2) < 1024)_0  -                             
  Row   2:          1  ((read_addr >> 2) < 1024)_1  -                             

----------------Focused Expression View-----------------
Line       252 Item    1  (read_burst_cnt == 0)
Expression totals: 1 of 1 input term covered = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       7         7         0   100.00%
    FSM Transitions                 10         7         3    70.00%

================================FSM Details================================

FSM Coverage for instance /\top#dut  --

FSM_ID: write_state
    Current State Object : write_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 146              W_IDLE                   0
 163              W_ADDR                   1
 169              W_DATA                   2
 200              W_RESP                   3
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                  W_IDLE               16271          
                  W_ADDR                2827          
                  W_DATA                2827          
                  W_RESP                2827          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 159                   0                2827          W_IDLE -> W_ADDR              
 166                   1                2827          W_ADDR -> W_DATA              
 183                   3                2827          W_DATA -> W_RESP              
 204                   5                2827          W_RESP -> W_IDLE              
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 118                   2          W_ADDR -> W_IDLE    
 118                   4          W_DATA -> W_IDLE    


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   4         4         0   100.00%
        FSM Transitions              6         4         2    66.66%
FSM_ID: read_state
    Current State Object : read_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 215              R_IDLE                   0
 232              R_ADDR                   1
 241              R_DATA                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                  R_IDLE               13816          
                  R_ADDR                2529          
                  R_DATA                2529          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 228                   0                2529          R_IDLE -> R_ADDR              
 238                   1                2529          R_ADDR -> R_DATA              
 272                   3                2529          R_DATA -> R_IDLE              
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 119                   2          R_ADDR -> R_IDLE    


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   3         3         0   100.00%
        FSM Transitions              4         3         1    75.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      85        83         2    97.64%

================================Statement Details================================

Statement Coverage for instance /\top#dut  --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File axi4.v
    62              1                       5656     
    63              1                       5059     
    66              1                       8940     
    67              1                       7585     
    70              1                     160535     
    71              1                     193823     
    103             1                    1137007     
    106             1                      13764     
    107             1                      13764     
    108             1                      13764     
    109             1                      13764     
    111             1                      13764     
    112             1                      13764     
    113             1                      13764     
    114             1                      13764     
    115             1                      13764     
    118             1                      13764     
    119             1                      13764     
    120             1                      13764     
    121             1                      13764     
    122             1                      13764     
    123             1                      13764     
    126             1                      13764     
    127             1                      13764     
    128             1                      13764     
    129             1                      13764     
    130             1                      13764     
    131             1                      13764     
    132             1                      13764     
    133             1                      13764     
    135             1                      13764     
    139             1                    1123243     
    140             1                    1123243     
    147             1                     685010     
    148             1                     685010     
    149             1                     685010     
    153             1                       2827     
    154             1                       2827     
    155             1                       2827     
    156             1                       2827     
    158             1                       2827     
    159             1                       2827     
    165             1                       2827     
    166             1                       2827     
    174             1                     157204     
    175             1                     157204     
    176             1                     157204     
    177             1                     157204     
    182             1                       2827     
    183             1                       2827     
    187             1                         39     
    189             1                       2788     
    191             1                       2827     
    194             1                     154884     
    195             1                     154884     
    202             1                       2507     
    203             1                       2507     
    204             1                       2507     
    208             1                    ***0***     
    216             1                     452493     
    217             1                     452493     
    218             1                     452493     
    222             1                       2529     
    223             1                       2529     
    224             1                       2529     
    225             1                       2529     
    227             1                       2529     
    228             1                       2529     
    235             1                       2490     
    236             1                       2490     
    238             1                       2529     
    244             1                     666659     
    245             1                     666659     
    247             1                       1562     
    248             1                       1562     
    251             1                     668221     
    252             1                     668221     
    255             1                     191300     
    259             1                     188771     
    260             1                     188771     
    264             1                     188285     
    265             1                     188285     
    271             1                       2529     
    272             1                       2529     
    277             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        712       514       198    72.19%

================================Toggle Details================================

Toggle Coverage for instance /\top#dut  --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       ARADDR[0-1]           0           0        0.00 
                                     ARADDR[12-15]           0           0        0.00 
                                         ARSIZE[0]           0           0        0.00 
                                         ARSIZE[1]           0           2       50.00 
                                         ARSIZE[2]           0           0        0.00 
                                       AWADDR[0-1]           0           0        0.00 
                                     AWADDR[12-15]           0           0        0.00 
                                         AWSIZE[0]           0           0        0.00 
                                         AWSIZE[1]           0           2       50.00 
                                         AWSIZE[2]           0           0        0.00 
                                          BRESP[0]           0           0        0.00 
                                          RRESP[0]           0           0        0.00 
                               mem_rdata_reg[0-31]           0           0        0.00 
                                    read_addr[0-1]           0           0        0.00 
                                  read_addr[12-15]           0           0        0.00 
                                 read_addr_incr[1]           0           0        0.00 
                              read_addr_incr[3-15]           0           0        0.00 
                                   read_addr_valid           0           0        0.00 
                                      read_size[0]           0           0        0.00 
                                      read_size[2]           0           0        0.00 
                                     read_state[2]           0           0        0.00 
                                   write_addr[0-1]           0           0        0.00 
                                 write_addr[12-15]           0           0        0.00 
                                write_addr_incr[1]           0           0        0.00 
                             write_addr_incr[3-15]           0           0        0.00 
                                  write_addr_valid           0           0        0.00 
                                     write_size[0]           0           0        0.00 
                                     write_size[2]           0           0        0.00 
                                    write_state[2]           0           0        0.00 

Total Node Count     =        356 
Toggled Node Count   =        256 
Untoggled Node Count =        100 

Toggle Coverage      =      72.19% (514 of 712 bins)

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /Testbench_sv_unit/Transaction/Transaction__1/burst_coverage_cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                   256        256          -                      
    missing/total bins:                                     0        256          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint burst_len_cp                           100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin single                                      45168          1          -    Covered              
        bin short_burst[1]                               2424          1          -    Covered              
        bin short_burst[2]                               2559          1          -    Covered              
        bin short_burst[3]                               2469          1          -    Covered              
        bin medium_burst[4]                              2127          1          -    Covered              
        bin medium_burst[5]                              1521          1          -    Covered              
        bin medium_burst[6]                              1497          1          -    Covered              
        bin medium_burst[7]                              1473          1          -    Covered              
        bin long_burst[8]                                 456          1          -    Covered              
        bin long_burst[9]                                 474          1          -    Covered              
        bin long_burst[10]                                507          1          -    Covered              
        bin long_burst[11]                                549          1          -    Covered              
        bin long_burst[12]                                519          1          -    Covered              
        bin long_burst[13]                                447          1          -    Covered              
        bin long_burst[14]                                435          1          -    Covered              
        bin long_burst[15]                                483          1          -    Covered              
        bin max_burst[16]                                  39          1          -    Covered              
        bin max_burst[17]                                  45          1          -    Covered              
        bin max_burst[18]                                  42          1          -    Covered              
        bin max_burst[19]                                  57          1          -    Covered              
        bin max_burst[20]                                  42          1          -    Covered              
        bin max_burst[21]                                  51          1          -    Covered              
        bin max_burst[22]                                  48          1          -    Covered              
        bin max_burst[23]                                  45          1          -    Covered              
        bin max_burst[24]                                  42          1          -    Covered              
        bin max_burst[25]                                  39          1          -    Covered              
        bin max_burst[26]                                  42          1          -    Covered              
        bin max_burst[27]                                  39          1          -    Covered              
        bin max_burst[28]                                  72          1          -    Covered              
        bin max_burst[29]                                  21          1          -    Covered              
        bin max_burst[30]                                  27          1          -    Covered              
        bin max_burst[31]                                  48          1          -    Covered              
        bin max_burst[32]                                  54          1          -    Covered              
        bin max_burst[33]                                  36          1          -    Covered              
        bin max_burst[34]                                  36          1          -    Covered              
        bin max_burst[35]                                  42          1          -    Covered              
        bin max_burst[36]                                  57          1          -    Covered              
        bin max_burst[37]                                  36          1          -    Covered              
        bin max_burst[38]                                  33          1          -    Covered              
        bin max_burst[39]                                  39          1          -    Covered              
        bin max_burst[40]                                  42          1          -    Covered              
        bin max_burst[41]                                  39          1          -    Covered              
        bin max_burst[42]                                  33          1          -    Covered              
        bin max_burst[43]                                  63          1          -    Covered              
        bin max_burst[44]                                  48          1          -    Covered              
        bin max_burst[45]                                  39          1          -    Covered              
        bin max_burst[46]                                  63          1          -    Covered              
        bin max_burst[47]                                  30          1          -    Covered              
        bin max_burst[48]                                  45          1          -    Covered              
        bin max_burst[49]                                  33          1          -    Covered              
        bin max_burst[50]                                  54          1          -    Covered              
        bin max_burst[51]                                  36          1          -    Covered              
        bin max_burst[52]                                  30          1          -    Covered              
        bin max_burst[53]                                  51          1          -    Covered              
        bin max_burst[54]                                  30          1          -    Covered              
        bin max_burst[55]                                  21          1          -    Covered              
        bin max_burst[56]                                  48          1          -    Covered              
        bin max_burst[57]                                  39          1          -    Covered              
        bin max_burst[58]                                  39          1          -    Covered              
        bin max_burst[59]                                  33          1          -    Covered              
        bin max_burst[60]                                  51          1          -    Covered              
        bin max_burst[61]                                  30          1          -    Covered              
        bin max_burst[62]                                  51          1          -    Covered              
        bin max_burst[63]                                  54          1          -    Covered              
        bin max_burst[64]                                  54          1          -    Covered              
        bin max_burst[65]                                  51          1          -    Covered              
        bin max_burst[66]                                  36          1          -    Covered              
        bin max_burst[67]                                  51          1          -    Covered              
        bin max_burst[68]                                  42          1          -    Covered              
        bin max_burst[69]                                  39          1          -    Covered              
        bin max_burst[70]                                  30          1          -    Covered              
        bin max_burst[71]                                  42          1          -    Covered              
        bin max_burst[72]                                  39          1          -    Covered              
        bin max_burst[73]                                  33          1          -    Covered              
        bin max_burst[74]                                  36          1          -    Covered              
        bin max_burst[75]                                  24          1          -    Covered              
        bin max_burst[76]                                  33          1          -    Covered              
        bin max_burst[77]                                  48          1          -    Covered              
        bin max_burst[78]                                  21          1          -    Covered              
        bin max_burst[79]                                  36          1          -    Covered              
        bin max_burst[80]                                  33          1          -    Covered              
        bin max_burst[81]                                  18          1          -    Covered              
        bin max_burst[82]                                  45          1          -    Covered              
        bin max_burst[83]                                  24          1          -    Covered              
        bin max_burst[84]                                  33          1          -    Covered              
        bin max_burst[85]                                  36          1          -    Covered              
        bin max_burst[86]                                  39          1          -    Covered              
        bin max_burst[87]                                  39          1          -    Covered              
        bin max_burst[88]                                  48          1          -    Covered              
        bin max_burst[89]                                  30          1          -    Covered              
        bin max_burst[90]                                  36          1          -    Covered              
        bin max_burst[91]                                  27          1          -    Covered              
        bin max_burst[92]                                  18          1          -    Covered              
        bin max_burst[93]                                  39          1          -    Covered              
        bin max_burst[94]                                  15          1          -    Covered              
        bin max_burst[95]                                  33          1          -    Covered              
        bin max_burst[96]                                  36          1          -    Covered              
        bin max_burst[97]                                  39          1          -    Covered              
        bin max_burst[98]                                  42          1          -    Covered              
        bin max_burst[99]                                  42          1          -    Covered              
        bin max_burst[100]                                 36          1          -    Covered              
        bin max_burst[101]                                 39          1          -    Covered              
        bin max_burst[102]                                 48          1          -    Covered              
        bin max_burst[103]                                 33          1          -    Covered              
        bin max_burst[104]                                 21          1          -    Covered              
        bin max_burst[105]                                 42          1          -    Covered              
        bin max_burst[106]                                 60          1          -    Covered              
        bin max_burst[107]                                 27          1          -    Covered              
        bin max_burst[108]                                 30          1          -    Covered              
        bin max_burst[109]                                 39          1          -    Covered              
        bin max_burst[110]                                 18          1          -    Covered              
        bin max_burst[111]                                 42          1          -    Covered              
        bin max_burst[112]                                 15          1          -    Covered              
        bin max_burst[113]                                 33          1          -    Covered              
        bin max_burst[114]                                 33          1          -    Covered              
        bin max_burst[115]                                 36          1          -    Covered              
        bin max_burst[116]                                 33          1          -    Covered              
        bin max_burst[117]                                 42          1          -    Covered              
        bin max_burst[118]                                 21          1          -    Covered              
        bin max_burst[119]                                 30          1          -    Covered              
        bin max_burst[120]                                 21          1          -    Covered              
        bin max_burst[121]                                 42          1          -    Covered              
        bin max_burst[122]                                 42          1          -    Covered              
        bin max_burst[123]                                 27          1          -    Covered              
        bin max_burst[124]                                 18          1          -    Covered              
        bin max_burst[125]                                 24          1          -    Covered              
        bin max_burst[126]                                 39          1          -    Covered              
        bin max_burst[127]                                 12          1          -    Covered              
        bin max_burst[128]                                 27          1          -    Covered              
        bin max_burst[129]                                 30          1          -    Covered              
        bin max_burst[130]                                 24          1          -    Covered              
        bin max_burst[131]                                 48          1          -    Covered              
        bin max_burst[132]                                 75          1          -    Covered              
        bin max_burst[133]                                 21          1          -    Covered              
        bin max_burst[134]                                 27          1          -    Covered              
        bin max_burst[135]                                 18          1          -    Covered              
        bin max_burst[136]                                 27          1          -    Covered              
        bin max_burst[137]                                 21          1          -    Covered              
        bin max_burst[138]                                 39          1          -    Covered              
        bin max_burst[139]                                 21          1          -    Covered              
        bin max_burst[140]                                 42          1          -    Covered              
        bin max_burst[141]                                 54          1          -    Covered              
        bin max_burst[142]                                 39          1          -    Covered              
        bin max_burst[143]                                 36          1          -    Covered              
        bin max_burst[144]                                 18          1          -    Covered              
        bin max_burst[145]                                 24          1          -    Covered              
        bin max_burst[146]                                 24          1          -    Covered              
        bin max_burst[147]                                 48          1          -    Covered              
        bin max_burst[148]                                 42          1          -    Covered              
        bin max_burst[149]                                 24          1          -    Covered              
        bin max_burst[150]                                 39          1          -    Covered              
        bin max_burst[151]                                 15          1          -    Covered              
        bin max_burst[152]                                 27          1          -    Covered              
        bin max_burst[153]                                 21          1          -    Covered              
        bin max_burst[154]                                 39          1          -    Covered              
        bin max_burst[155]                                 42          1          -    Covered              
        bin max_burst[156]                                 33          1          -    Covered              
        bin max_burst[157]                                 18          1          -    Covered              
        bin max_burst[158]                                 24          1          -    Covered              
        bin max_burst[159]                                 30          1          -    Covered              
        bin max_burst[160]                                 21          1          -    Covered              
        bin max_burst[161]                                 27          1          -    Covered              
        bin max_burst[162]                                 27          1          -    Covered              
        bin max_burst[163]                                 36          1          -    Covered              
        bin max_burst[164]                                 48          1          -    Covered              
        bin max_burst[165]                                 30          1          -    Covered              
        bin max_burst[166]                                 51          1          -    Covered              
        bin max_burst[167]                                 27          1          -    Covered              
        bin max_burst[168]                                 39          1          -    Covered              
        bin max_burst[169]                                 33          1          -    Covered              
        bin max_burst[170]                                 24          1          -    Covered              
        bin max_burst[171]                                 18          1          -    Covered              
        bin max_burst[172]                                 54          1          -    Covered              
        bin max_burst[173]                                 24          1          -    Covered              
        bin max_burst[174]                                 30          1          -    Covered              
        bin max_burst[175]                                 30          1          -    Covered              
        bin max_burst[176]                                 27          1          -    Covered              
        bin max_burst[177]                                 42          1          -    Covered              
        bin max_burst[178]                                 30          1          -    Covered              
        bin max_burst[179]                                 18          1          -    Covered              
        bin max_burst[180]                                 51          1          -    Covered              
        bin max_burst[181]                                 15          1          -    Covered              
        bin max_burst[182]                                 30          1          -    Covered              
        bin max_burst[183]                                 33          1          -    Covered              
        bin max_burst[184]                                 24          1          -    Covered              
        bin max_burst[185]                                 30          1          -    Covered              
        bin max_burst[186]                                 30          1          -    Covered              
        bin max_burst[187]                                 24          1          -    Covered              
        bin max_burst[188]                                 15          1          -    Covered              
        bin max_burst[189]                                 30          1          -    Covered              
        bin max_burst[190]                                 21          1          -    Covered              
        bin max_burst[191]                                 21          1          -    Covered              
        bin max_burst[192]                                 24          1          -    Covered              
        bin max_burst[193]                                 36          1          -    Covered              
        bin max_burst[194]                                 33          1          -    Covered              
        bin max_burst[195]                                 18          1          -    Covered              
        bin max_burst[196]                                 21          1          -    Covered              
        bin max_burst[197]                                 27          1          -    Covered              
        bin max_burst[198]                                 24          1          -    Covered              
        bin max_burst[199]                                 24          1          -    Covered              
        bin max_burst[200]                                  9          1          -    Covered              
        bin max_burst[201]                                 27          1          -    Covered              
        bin max_burst[202]                                 36          1          -    Covered              
        bin max_burst[203]                                 27          1          -    Covered              
        bin max_burst[204]                                 18          1          -    Covered              
        bin max_burst[205]                                 24          1          -    Covered              
        bin max_burst[206]                                 21          1          -    Covered              
        bin max_burst[207]                                 21          1          -    Covered              
        bin max_burst[208]                                 33          1          -    Covered              
        bin max_burst[209]                                 33          1          -    Covered              
        bin max_burst[210]                                 21          1          -    Covered              
        bin max_burst[211]                                 18          1          -    Covered              
        bin max_burst[212]                                 15          1          -    Covered              
        bin max_burst[213]                                 18          1          -    Covered              
        bin max_burst[214]                                 21          1          -    Covered              
        bin max_burst[215]                                 24          1          -    Covered              
        bin max_burst[216]                                 24          1          -    Covered              
        bin max_burst[217]                                 36          1          -    Covered              
        bin max_burst[218]                                 21          1          -    Covered              
        bin max_burst[219]                                 39          1          -    Covered              
        bin max_burst[220]                                 18          1          -    Covered              
        bin max_burst[221]                                 24          1          -    Covered              
        bin max_burst[222]                                 21          1          -    Covered              
        bin max_burst[223]                                 27          1          -    Covered              
        bin max_burst[224]                                 36          1          -    Covered              
        bin max_burst[225]                                 27          1          -    Covered              
        bin max_burst[226]                                 39          1          -    Covered              
        bin max_burst[227]                                 18          1          -    Covered              
        bin max_burst[228]                                 33          1          -    Covered              
        bin max_burst[229]                                 27          1          -    Covered              
        bin max_burst[230]                                 15          1          -    Covered              
        bin max_burst[231]                                 27          1          -    Covered              
        bin max_burst[232]                                 18          1          -    Covered              
        bin max_burst[233]                                 21          1          -    Covered              
        bin max_burst[234]                                 42          1          -    Covered              
        bin max_burst[235]                                 27          1          -    Covered              
        bin max_burst[236]                                 21          1          -    Covered              
        bin max_burst[237]                                 24          1          -    Covered              
        bin max_burst[238]                                 33          1          -    Covered              
        bin max_burst[239]                                 12          1          -    Covered              
        bin max_burst[240]                                 24          1          -    Covered              
        bin max_burst[241]                                 39          1          -    Covered              
        bin max_burst[242]                                 12          1          -    Covered              
        bin max_burst[243]                                 33          1          -    Covered              
        bin max_burst[244]                                 30          1          -    Covered              
        bin max_burst[245]                                 33          1          -    Covered              
        bin max_burst[246]                                 27          1          -    Covered              
        bin max_burst[247]                                 18          1          -    Covered              
        bin max_burst[248]                                 24          1          -    Covered              
        bin max_burst[249]                                 24          1          -    Covered              
        bin max_burst[250]                                 21          1          -    Covered              
        bin max_burst[251]                                 18          1          -    Covered              
        bin max_burst[252]                                 30          1          -    Covered              
        bin max_burst[253]                                 12          1          -    Covered              
        bin max_burst[254]                                 39          1          -    Covered              
        bin max_burst[255]                                 18          1          -    Covered              
 TYPE /Testbench_sv_unit/Transaction/Transaction__1/memory_address_cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                  1025       1025          -                      
    missing/total bins:                                     0       1025          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint mem_addr_cp                            100.00%        100          -    Covered              
        covered/total bins:                              1024       1024          -                      
        missing/total bins:                                 0       1024          -                      
        % Hit:                                        100.00%        100          -                      
        bin low_addr[0]                                 42426          1          -    Covered              
        bin low_addr[1]                                    24          1          -    Covered              
        bin low_addr[2]                                    27          1          -    Covered              
        bin low_addr[3]                                    33          1          -    Covered              
        bin low_addr[4]                                    21          1          -    Covered              
        bin low_addr[5]                                    30          1          -    Covered              
        bin low_addr[6]                                    27          1          -    Covered              
        bin low_addr[7]                                    27          1          -    Covered              
        bin low_addr[8]                                    39          1          -    Covered              
        bin low_addr[9]                                    33          1          -    Covered              
        bin low_addr[10]                                   21          1          -    Covered              
        bin low_addr[11]                                   15          1          -    Covered              
        bin low_addr[12]                                   30          1          -    Covered              
        bin low_addr[13]                                   27          1          -    Covered              
        bin low_addr[14]                                   36          1          -    Covered              
        bin low_addr[15]                                   18          1          -    Covered              
        bin low_addr[16]                                  156          1          -    Covered              
        bin low_addr[17]                                   21          1          -    Covered              
        bin low_addr[18]                                   36          1          -    Covered              
        bin low_addr[19]                                   21          1          -    Covered              
        bin low_addr[20]                                   33          1          -    Covered              
        bin low_addr[21]                                   12          1          -    Covered              
        bin low_addr[22]                                   27          1          -    Covered              
        bin low_addr[23]                                   30          1          -    Covered              
        bin low_addr[24]                                   12          1          -    Covered              
        bin low_addr[25]                                   15          1          -    Covered              
        bin low_addr[26]                                   33          1          -    Covered              
        bin low_addr[27]                                   24          1          -    Covered              
        bin low_addr[28]                                   24          1          -    Covered              
        bin low_addr[29]                                   27          1          -    Covered              
        bin low_addr[30]                                   39          1          -    Covered              
        bin low_addr[31]                                   27          1          -    Covered              
        bin low_addr[32]                                  159          1          -    Covered              
        bin low_addr[33]                                   12          1          -    Covered              
        bin low_addr[34]                                   27          1          -    Covered              
        bin low_addr[35]                                   24          1          -    Covered              
        bin low_addr[36]                                   18          1          -    Covered              
        bin low_addr[37]                                   30          1          -    Covered              
        bin low_addr[38]                                   24          1          -    Covered              
        bin low_addr[39]                                   15          1          -    Covered              
        bin low_addr[40]                                   18          1          -    Covered              
        bin low_addr[41]                                   33          1          -    Covered              
        bin low_addr[42]                                   27          1          -    Covered              
        bin low_addr[43]                                   18          1          -    Covered              
        bin low_addr[44]                                   24          1          -    Covered              
        bin low_addr[45]                                   42          1          -    Covered              
        bin low_addr[46]                                   18          1          -    Covered              
        bin low_addr[47]                                   39          1          -    Covered              
        bin low_addr[48]                                  171          1          -    Covered              
        bin low_addr[49]                                   30          1          -    Covered              
        bin low_addr[50]                                   21          1          -    Covered              
        bin low_addr[51]                                   24          1          -    Covered              
        bin low_addr[52]                                   21          1          -    Covered              
        bin low_addr[53]                                   30          1          -    Covered              
        bin low_addr[54]                                   15          1          -    Covered              
        bin low_addr[55]                                   21          1          -    Covered              
        bin low_addr[56]                                   30          1          -    Covered              
        bin low_addr[57]                                   30          1          -    Covered              
        bin low_addr[58]                                   24          1          -    Covered              
        bin low_addr[59]                                   30          1          -    Covered              
        bin low_addr[60]                                   45          1          -    Covered              
        bin low_addr[61]                                   33          1          -    Covered              
        bin low_addr[62]                                   27          1          -    Covered              
        bin low_addr[63]                                   18          1          -    Covered              
        bin low_addr[64]                                   81          1          -    Covered              
        bin low_addr[65]                                   24          1          -    Covered              
        bin low_addr[66]                                   30          1          -    Covered              
        bin low_addr[67]                                   30          1          -    Covered              
        bin low_addr[68]                                   42          1          -    Covered              
        bin low_addr[69]                                   21          1          -    Covered              
        bin low_addr[70]                                    9          1          -    Covered              
        bin low_addr[71]                                   18          1          -    Covered              
        bin low_addr[72]                                   18          1          -    Covered              
        bin low_addr[73]                                   15          1          -    Covered              
        bin low_addr[74]                                   24          1          -    Covered              
        bin low_addr[75]                                    6          1          -    Covered              
        bin low_addr[76]                                   12          1          -    Covered              
        bin low_addr[77]                                   24          1          -    Covered              
        bin low_addr[78]                                   15          1          -    Covered              
        bin low_addr[79]                                   15          1          -    Covered              
        bin low_addr[80]                                   27          1          -    Covered              
        bin low_addr[81]                                   27          1          -    Covered              
        bin low_addr[82]                                   15          1          -    Covered              
        bin low_addr[83]                                   21          1          -    Covered              
        bin low_addr[84]                                    9          1          -    Covered              
        bin low_addr[85]                                   27          1          -    Covered              
        bin low_addr[86]                                   15          1          -    Covered              
        bin low_addr[87]                                   21          1          -    Covered              
        bin low_addr[88]                                    9          1          -    Covered              
        bin low_addr[89]                                   24          1          -    Covered              
        bin low_addr[90]                                   18          1          -    Covered              
        bin low_addr[91]                                   21          1          -    Covered              
        bin low_addr[92]                                   18          1          -    Covered              
        bin low_addr[93]                                   21          1          -    Covered              
        bin low_addr[94]                                   30          1          -    Covered              
        bin low_addr[95]                                   24          1          -    Covered              
        bin low_addr[96]                                   33          1          -    Covered              
        bin low_addr[97]                                   21          1          -    Covered              
        bin low_addr[98]                                   21          1          -    Covered              
        bin low_addr[99]                                   15          1          -    Covered              
        bin low_addr[100]                                  30          1          -    Covered              
        bin low_addr[101]                                  15          1          -    Covered              
        bin low_addr[102]                                   6          1          -    Covered              
        bin low_addr[103]                                  15          1          -    Covered              
        bin low_addr[104]                                  24          1          -    Covered              
        bin low_addr[105]                                  12          1          -    Covered              
        bin low_addr[106]                                  42          1          -    Covered              
        bin low_addr[107]                                  24          1          -    Covered              
        bin low_addr[108]                                  24          1          -    Covered              
        bin low_addr[109]                                  33          1          -    Covered              
        bin low_addr[110]                                  24          1          -    Covered              
        bin low_addr[111]                                  15          1          -    Covered              
        bin low_addr[112]                                  15          1          -    Covered              
        bin low_addr[113]                                  21          1          -    Covered              
        bin low_addr[114]                                  15          1          -    Covered              
        bin low_addr[115]                                   9          1          -    Covered              
        bin low_addr[116]                                  18          1          -    Covered              
        bin low_addr[117]                                   3          1          -    Covered              
        bin low_addr[118]                                   6          1          -    Covered              
        bin low_addr[119]                                  21          1          -    Covered              
        bin low_addr[120]                                  18          1          -    Covered              
        bin low_addr[121]                                  12          1          -    Covered              
        bin low_addr[122]                                  33          1          -    Covered              
        bin low_addr[123]                                  27          1          -    Covered              
        bin low_addr[124]                                  27          1          -    Covered              
        bin low_addr[125]                                  15          1          -    Covered              
        bin low_addr[126]                                  12          1          -    Covered              
        bin low_addr[127]                                  30          1          -    Covered              
        bin low_addr[128]                                 159          1          -    Covered              
        bin low_addr[129]                                  15          1          -    Covered              
        bin low_addr[130]                                  39          1          -    Covered              
        bin low_addr[131]                                   9          1          -    Covered              
        bin low_addr[132]                                  30          1          -    Covered              
        bin low_addr[133]                                  18          1          -    Covered              
        bin low_addr[134]                                  12          1          -    Covered              
        bin low_addr[135]                                  12          1          -    Covered              
        bin low_addr[136]                                  18          1          -    Covered              
        bin low_addr[137]                                  21          1          -    Covered              
        bin low_addr[138]                                  39          1          -    Covered              
        bin low_addr[139]                                  21          1          -    Covered              
        bin low_addr[140]                                  42          1          -    Covered              
        bin low_addr[141]                                   9          1          -    Covered              
        bin low_addr[142]                                  21          1          -    Covered              
        bin low_addr[143]                                  15          1          -    Covered              
        bin low_addr[144]                                 141          1          -    Covered              
        bin low_addr[145]                                   6          1          -    Covered              
        bin low_addr[146]                                   6          1          -    Covered              
        bin low_addr[147]                                  24          1          -    Covered              
        bin low_addr[148]                                  12          1          -    Covered              
        bin low_addr[149]                                  30          1          -    Covered              
        bin low_addr[150]                                   9          1          -    Covered              
        bin low_addr[151]                                   9          1          -    Covered              
        bin low_addr[152]                                  18          1          -    Covered              
        bin low_addr[153]                                  30          1          -    Covered              
        bin low_addr[154]                                  21          1          -    Covered              
        bin low_addr[155]                                  15          1          -    Covered              
        bin low_addr[156]                                  15          1          -    Covered              
        bin low_addr[157]                                  21          1          -    Covered              
        bin low_addr[158]                                  15          1          -    Covered              
        bin low_addr[159]                                  30          1          -    Covered              
        bin low_addr[160]                                 156          1          -    Covered              
        bin low_addr[161]                                  33          1          -    Covered              
        bin low_addr[162]                                  21          1          -    Covered              
        bin low_addr[163]                                  21          1          -    Covered              
        bin low_addr[164]                                   3          1          -    Covered              
        bin low_addr[165]                                  18          1          -    Covered              
        bin low_addr[166]                                  18          1          -    Covered              
        bin low_addr[167]                                  21          1          -    Covered              
        bin low_addr[168]                                  24          1          -    Covered              
        bin low_addr[169]                                  30          1          -    Covered              
        bin low_addr[170]                                  36          1          -    Covered              
        bin low_addr[171]                                  18          1          -    Covered              
        bin low_addr[172]                                  18          1          -    Covered              
        bin low_addr[173]                                  18          1          -    Covered              
        bin low_addr[174]                                  24          1          -    Covered              
        bin low_addr[175]                                  18          1          -    Covered              
        bin low_addr[176]                                 150          1          -    Covered              
        bin low_addr[177]                                  27          1          -    Covered              
        bin low_addr[178]                                  12          1          -    Covered              
        bin low_addr[179]                                  24          1          -    Covered              
        bin low_addr[180]                                  24          1          -    Covered              
        bin low_addr[181]                                  15          1          -    Covered              
        bin low_addr[182]                                  21          1          -    Covered              
        bin low_addr[183]                                  18          1          -    Covered              
        bin low_addr[184]                                  24          1          -    Covered              
        bin low_addr[185]                                  27          1          -    Covered              
        bin low_addr[186]                                  15          1          -    Covered              
        bin low_addr[187]                                  27          1          -    Covered              
        bin low_addr[188]                                  33          1          -    Covered              
        bin low_addr[189]                                  27          1          -    Covered              
        bin low_addr[190]                                  15          1          -    Covered              
        bin low_addr[191]                                  33          1          -    Covered              
        bin low_addr[192]                                  27          1          -    Covered              
        bin low_addr[193]                                   9          1          -    Covered              
        bin low_addr[194]                                  18          1          -    Covered              
        bin low_addr[195]                                  48          1          -    Covered              
        bin low_addr[196]                                  21          1          -    Covered              
        bin low_addr[197]                                  18          1          -    Covered              
        bin low_addr[198]                                  27          1          -    Covered              
        bin low_addr[199]                                  15          1          -    Covered              
        bin low_addr[200]                                  21          1          -    Covered              
        bin low_addr[201]                                  18          1          -    Covered              
        bin low_addr[202]                                  15          1          -    Covered              
        bin low_addr[203]                                  27          1          -    Covered              
        bin low_addr[204]                                   9          1          -    Covered              
        bin low_addr[205]                                  18          1          -    Covered              
        bin low_addr[206]                                  30          1          -    Covered              
        bin low_addr[207]                                  24          1          -    Covered              
        bin low_addr[208]                                  18          1          -    Covered              
        bin low_addr[209]                                  21          1          -    Covered              
        bin low_addr[210]                                  12          1          -    Covered              
        bin low_addr[211]                                  30          1          -    Covered              
        bin low_addr[212]                                  18          1          -    Covered              
        bin low_addr[213]                                  27          1          -    Covered              
        bin low_addr[214]                                  21          1          -    Covered              
        bin low_addr[215]                                  21          1          -    Covered              
        bin low_addr[216]                                  15          1          -    Covered              
        bin low_addr[217]                                  15          1          -    Covered              
        bin low_addr[218]                                  39          1          -    Covered              
        bin low_addr[219]                                  18          1          -    Covered              
        bin low_addr[220]                                  27          1          -    Covered              
        bin low_addr[221]                                  15          1          -    Covered              
        bin low_addr[222]                                  24          1          -    Covered              
        bin low_addr[223]                                  24          1          -    Covered              
        bin low_addr[224]                                  21          1          -    Covered              
        bin low_addr[225]                                  18          1          -    Covered              
        bin low_addr[226]                                  12          1          -    Covered              
        bin low_addr[227]                                  24          1          -    Covered              
        bin low_addr[228]                                   9          1          -    Covered              
        bin low_addr[229]                                   9          1          -    Covered              
        bin low_addr[230]                                  15          1          -    Covered              
        bin low_addr[231]                                  15          1          -    Covered              
        bin low_addr[232]                                  27          1          -    Covered              
        bin low_addr[233]                                  27          1          -    Covered              
        bin low_addr[234]                                  18          1          -    Covered              
        bin low_addr[235]                                  24          1          -    Covered              
        bin low_addr[236]                                  18          1          -    Covered              
        bin low_addr[237]                                   9          1          -    Covered              
        bin low_addr[238]                                  33          1          -    Covered              
        bin low_addr[239]                                  15          1          -    Covered              
        bin low_addr[240]                                  18          1          -    Covered              
        bin low_addr[241]                                  18          1          -    Covered              
        bin low_addr[242]                                  15          1          -    Covered              
        bin low_addr[243]                                  24          1          -    Covered              
        bin low_addr[244]                                  18          1          -    Covered              
        bin low_addr[245]                                  27          1          -    Covered              
        bin low_addr[246]                                  39          1          -    Covered              
        bin low_addr[247]                                  18          1          -    Covered              
        bin low_addr[248]                                  27          1          -    Covered              
        bin low_addr[249]                                  12          1          -    Covered              
        bin low_addr[250]                                  21          1          -    Covered              
        bin low_addr[251]                                  12          1          -    Covered              
        bin low_addr[252]                                  12          1          -    Covered              
        bin low_addr[253]                                   3          1          -    Covered              
        bin low_addr[254]                                  30          1          -    Covered              
        bin low_addr[255]                                  15          1          -    Covered              
        bin low_addr[256]                                 147          1          -    Covered              
        bin low_addr[257]                                  18          1          -    Covered              
        bin low_addr[258]                                  30          1          -    Covered              
        bin low_addr[259]                                  18          1          -    Covered              
        bin low_addr[260]                                  21          1          -    Covered              
        bin low_addr[261]                                  24          1          -    Covered              
        bin low_addr[262]                                  42          1          -    Covered              
        bin low_addr[263]                                   6          1          -    Covered              
        bin low_addr[264]                                  18          1          -    Covered              
        bin low_addr[265]                                  42          1          -    Covered              
        bin low_addr[266]                                  24          1          -    Covered              
        bin low_addr[267]                                   9          1          -    Covered              
        bin low_addr[268]                                  24          1          -    Covered              
        bin low_addr[269]                                  21          1          -    Covered              
        bin low_addr[270]                                  12          1          -    Covered              
        bin low_addr[271]                                  15          1          -    Covered              
        bin low_addr[272]                                 156          1          -    Covered              
        bin low_addr[273]                                  24          1          -    Covered              
        bin low_addr[274]                                  27          1          -    Covered              
        bin low_addr[275]                                  30          1          -    Covered              
        bin low_addr[276]                                  30          1          -    Covered              
        bin low_addr[277]                                  24          1          -    Covered              
        bin low_addr[278]                                  33          1          -    Covered              
        bin low_addr[279]                                   9          1          -    Covered              
        bin low_addr[280]                                  36          1          -    Covered              
        bin low_addr[281]                                  24          1          -    Covered              
        bin low_addr[282]                                  12          1          -    Covered              
        bin low_addr[283]                                  27          1          -    Covered              
        bin low_addr[284]                                  15          1          -    Covered              
        bin low_addr[285]                                  21          1          -    Covered              
        bin low_addr[286]                                  42          1          -    Covered              
        bin low_addr[287]                                  33          1          -    Covered              
        bin low_addr[288]                                 147          1          -    Covered              
        bin low_addr[289]                                  33          1          -    Covered              
        bin low_addr[290]                                  18          1          -    Covered              
        bin low_addr[291]                                  18          1          -    Covered              
        bin low_addr[292]                                  33          1          -    Covered              
        bin low_addr[293]                                  24          1          -    Covered              
        bin low_addr[294]                                  27          1          -    Covered              
        bin low_addr[295]                                  18          1          -    Covered              
        bin low_addr[296]                                  18          1          -    Covered              
        bin low_addr[297]                                  36          1          -    Covered              
        bin low_addr[298]                                  15          1          -    Covered              
        bin low_addr[299]                                  21          1          -    Covered              
        bin low_addr[300]                                  27          1          -    Covered              
        bin low_addr[301]                                  24          1          -    Covered              
        bin low_addr[302]                                  36          1          -    Covered              
        bin low_addr[303]                                  24          1          -    Covered              
        bin low_addr[304]                                 162          1          -    Covered              
        bin low_addr[305]                                  24          1          -    Covered              
        bin low_addr[306]                                   6          1          -    Covered              
        bin low_addr[307]                                  18          1          -    Covered              
        bin low_addr[308]                                  30          1          -    Covered              
        bin low_addr[309]                                  42          1          -    Covered              
        bin low_addr[310]                                  45          1          -    Covered              
        bin low_addr[311]                                  27          1          -    Covered              
        bin low_addr[312]                                  18          1          -    Covered              
        bin low_addr[313]                                  24          1          -    Covered              
        bin low_addr[314]                                  24          1          -    Covered              
        bin low_addr[315]                                  30          1          -    Covered              
        bin low_addr[316]                                  27          1          -    Covered              
        bin low_addr[317]                                  27          1          -    Covered              
        bin low_addr[318]                                  15          1          -    Covered              
        bin low_addr[319]                                  24          1          -    Covered              
        bin low_addr[320]                                  42          1          -    Covered              
        bin low_addr[321]                                  30          1          -    Covered              
        bin low_addr[322]                                  30          1          -    Covered              
        bin low_addr[323]                                  27          1          -    Covered              
        bin low_addr[324]                                  21          1          -    Covered              
        bin low_addr[325]                                  18          1          -    Covered              
        bin low_addr[326]                                  30          1          -    Covered              
        bin low_addr[327]                                  24          1          -    Covered              
        bin low_addr[328]                                  30          1          -    Covered              
        bin low_addr[329]                                  21          1          -    Covered              
        bin low_addr[330]                                  27          1          -    Covered              
        bin low_addr[331]                                  18          1          -    Covered              
        bin low_addr[332]                                  12          1          -    Covered              
        bin low_addr[333]                                  30          1          -    Covered              
        bin low_addr[334]                                  24          1          -    Covered              
        bin low_addr[335]                                   9          1          -    Covered              
        bin low_addr[336]                                  27          1          -    Covered              
        bin low_addr[337]                                   9          1          -    Covered              
        bin low_addr[338]                                  24          1          -    Covered              
        bin low_addr[339]                                  27          1          -    Covered              
        bin low_addr[340]                                  21          1          -    Covered              
        bin low_addr[341]                                  42          1          -    Covered              
        bin mid_addr[342]                                  18          1          -    Covered              
        bin mid_addr[343]                                  57          1          -    Covered              
        bin mid_addr[344]                                  30          1          -    Covered              
        bin mid_addr[345]                                  33          1          -    Covered              
        bin mid_addr[346]                                  21          1          -    Covered              
        bin mid_addr[347]                                  54          1          -    Covered              
        bin mid_addr[348]                                  18          1          -    Covered              
        bin mid_addr[349]                                  24          1          -    Covered              
        bin mid_addr[350]                                  33          1          -    Covered              
        bin mid_addr[351]                                  27          1          -    Covered              
        bin mid_addr[352]                                  12          1          -    Covered              
        bin mid_addr[353]                                  45          1          -    Covered              
        bin mid_addr[354]                                  15          1          -    Covered              
        bin mid_addr[355]                                  18          1          -    Covered              
        bin mid_addr[356]                                  24          1          -    Covered              
        bin mid_addr[357]                                   9          1          -    Covered              
        bin mid_addr[358]                                  21          1          -    Covered              
        bin mid_addr[359]                                  42          1          -    Covered              
        bin mid_addr[360]                                  24          1          -    Covered              
        bin mid_addr[361]                                  24          1          -    Covered              
        bin mid_addr[362]                                  30          1          -    Covered              
        bin mid_addr[363]                                  39          1          -    Covered              
        bin mid_addr[364]                                  30          1          -    Covered              
        bin mid_addr[365]                                  21          1          -    Covered              
        bin mid_addr[366]                                  36          1          -    Covered              
        bin mid_addr[367]                                  33          1          -    Covered              
        bin mid_addr[368]                                  24          1          -    Covered              
        bin mid_addr[369]                                  15          1          -    Covered              
        bin mid_addr[370]                                  24          1          -    Covered              
        bin mid_addr[371]                                  33          1          -    Covered              
        bin mid_addr[372]                                  36          1          -    Covered              
        bin mid_addr[373]                                  36          1          -    Covered              
        bin mid_addr[374]                                  15          1          -    Covered              
        bin mid_addr[375]                                  18          1          -    Covered              
        bin mid_addr[376]                                  18          1          -    Covered              
        bin mid_addr[377]                                  24          1          -    Covered              
        bin mid_addr[378]                                  24          1          -    Covered              
        bin mid_addr[379]                                  15          1          -    Covered              
        bin mid_addr[380]                                  30          1          -    Covered              
        bin mid_addr[381]                                  33          1          -    Covered              
        bin mid_addr[382]                                  21          1          -    Covered              
        bin mid_addr[383]                                  39          1          -    Covered              
        bin mid_addr[384]                                 162          1          -    Covered              
        bin mid_addr[385]                                  21          1          -    Covered              
        bin mid_addr[386]                                  27          1          -    Covered              
        bin mid_addr[387]                                  30          1          -    Covered              
        bin mid_addr[388]                                  24          1          -    Covered              
        bin mid_addr[389]                                  24          1          -    Covered              
        bin mid_addr[390]                                  27          1          -    Covered              
        bin mid_addr[391]                                  21          1          -    Covered              
        bin mid_addr[392]                                  18          1          -    Covered              
        bin mid_addr[393]                                  33          1          -    Covered              
        bin mid_addr[394]                                   6          1          -    Covered              
        bin mid_addr[395]                                  33          1          -    Covered              
        bin mid_addr[396]                                  21          1          -    Covered              
        bin mid_addr[397]                                  24          1          -    Covered              
        bin mid_addr[398]                                  33          1          -    Covered              
        bin mid_addr[399]                                  15          1          -    Covered              
        bin mid_addr[400]                                 144          1          -    Covered              
        bin mid_addr[401]                                  36          1          -    Covered              
        bin mid_addr[402]                                  24          1          -    Covered              
        bin mid_addr[403]                                  42          1          -    Covered              
        bin mid_addr[404]                                  15          1          -    Covered              
        bin mid_addr[405]                                  33          1          -    Covered              
        bin mid_addr[406]                                  21          1          -    Covered              
        bin mid_addr[407]                                  30          1          -    Covered              
        bin mid_addr[408]                                  24          1          -    Covered              
        bin mid_addr[409]                                  24          1          -    Covered              
        bin mid_addr[410]                                  21          1          -    Covered              
        bin mid_addr[411]                                  21          1          -    Covered              
        bin mid_addr[412]                                  27          1          -    Covered              
        bin mid_addr[413]                                  15          1          -    Covered              
        bin mid_addr[414]                                  27          1          -    Covered              
        bin mid_addr[415]                                  15          1          -    Covered              
        bin mid_addr[416]                                 144          1          -    Covered              
        bin mid_addr[417]                                  27          1          -    Covered              
        bin mid_addr[418]                                   9          1          -    Covered              
        bin mid_addr[419]                                  21          1          -    Covered              
        bin mid_addr[420]                                  27          1          -    Covered              
        bin mid_addr[421]                                  12          1          -    Covered              
        bin mid_addr[422]                                  30          1          -    Covered              
        bin mid_addr[423]                                  27          1          -    Covered              
        bin mid_addr[424]                                  36          1          -    Covered              
        bin mid_addr[425]                                  27          1          -    Covered              
        bin mid_addr[426]                                  51          1          -    Covered              
        bin mid_addr[427]                                  36          1          -    Covered              
        bin mid_addr[428]                                  21          1          -    Covered              
        bin mid_addr[429]                                  36          1          -    Covered              
        bin mid_addr[430]                                  33          1          -    Covered              
        bin mid_addr[431]                                  24          1          -    Covered              
        bin mid_addr[432]                                 144          1          -    Covered              
        bin mid_addr[433]                                  27          1          -    Covered              
        bin mid_addr[434]                                  27          1          -    Covered              
        bin mid_addr[435]                                  18          1          -    Covered              
        bin mid_addr[436]                                  18          1          -    Covered              
        bin mid_addr[437]                                  42          1          -    Covered              
        bin mid_addr[438]                                  12          1          -    Covered              
        bin mid_addr[439]                                  30          1          -    Covered              
        bin mid_addr[440]                                  27          1          -    Covered              
        bin mid_addr[441]                                  42          1          -    Covered              
        bin mid_addr[442]                                  30          1          -    Covered              
        bin mid_addr[443]                                  33          1          -    Covered              
        bin mid_addr[444]                                  30          1          -    Covered              
        bin mid_addr[445]                                  36          1          -    Covered              
        bin mid_addr[446]                                  15          1          -    Covered              
        bin mid_addr[447]                                  30          1          -    Covered              
        bin mid_addr[448]                                   6          1          -    Covered              
        bin mid_addr[449]                                  33          1          -    Covered              
        bin mid_addr[450]                                  36          1          -    Covered              
        bin mid_addr[451]                                  15          1          -    Covered              
        bin mid_addr[452]                                  36          1          -    Covered              
        bin mid_addr[453]                                  21          1          -    Covered              
        bin mid_addr[454]                                  27          1          -    Covered              
        bin mid_addr[455]                                  15          1          -    Covered              
        bin mid_addr[456]                                  33          1          -    Covered              
        bin mid_addr[457]                                  21          1          -    Covered              
        bin mid_addr[458]                                  18          1          -    Covered              
        bin mid_addr[459]                                  12          1          -    Covered              
        bin mid_addr[460]                                  30          1          -    Covered              
        bin mid_addr[461]                                  21          1          -    Covered              
        bin mid_addr[462]                                  18          1          -    Covered              
        bin mid_addr[463]                                  39          1          -    Covered              
        bin mid_addr[464]                                  24          1          -    Covered              
        bin mid_addr[465]                                  39          1          -    Covered              
        bin mid_addr[466]                                  21          1          -    Covered              
        bin mid_addr[467]                                  39          1          -    Covered              
        bin mid_addr[468]                                  36          1          -    Covered              
        bin mid_addr[469]                                  39          1          -    Covered              
        bin mid_addr[470]                                  36          1          -    Covered              
        bin mid_addr[471]                                  18          1          -    Covered              
        bin mid_addr[472]                                  39          1          -    Covered              
        bin mid_addr[473]                                  21          1          -    Covered              
        bin mid_addr[474]                                  24          1          -    Covered              
        bin mid_addr[475]                                  18          1          -    Covered              
        bin mid_addr[476]                                  36          1          -    Covered              
        bin mid_addr[477]                                  24          1          -    Covered              
        bin mid_addr[478]                                  15          1          -    Covered              
        bin mid_addr[479]                                  36          1          -    Covered              
        bin mid_addr[480]                                  33          1          -    Covered              
        bin mid_addr[481]                                  39          1          -    Covered              
        bin mid_addr[482]                                  21          1          -    Covered              
        bin mid_addr[483]                                  27          1          -    Covered              
        bin mid_addr[484]                                  27          1          -    Covered              
        bin mid_addr[485]                                  27          1          -    Covered              
        bin mid_addr[486]                                  36          1          -    Covered              
        bin mid_addr[487]                                  36          1          -    Covered              
        bin mid_addr[488]                                  18          1          -    Covered              
        bin mid_addr[489]                                  15          1          -    Covered              
        bin mid_addr[490]                                  18          1          -    Covered              
        bin mid_addr[491]                                   6          1          -    Covered              
        bin mid_addr[492]                                  27          1          -    Covered              
        bin mid_addr[493]                                  39          1          -    Covered              
        bin mid_addr[494]                                  30          1          -    Covered              
        bin mid_addr[495]                                  27          1          -    Covered              
        bin mid_addr[496]                                   9          1          -    Covered              
        bin mid_addr[497]                                  33          1          -    Covered              
        bin mid_addr[498]                                  27          1          -    Covered              
        bin mid_addr[499]                                  24          1          -    Covered              
        bin mid_addr[500]                                  33          1          -    Covered              
        bin mid_addr[501]                                  30          1          -    Covered              
        bin mid_addr[502]                                  12          1          -    Covered              
        bin mid_addr[503]                                  18          1          -    Covered              
        bin mid_addr[504]                                  27          1          -    Covered              
        bin mid_addr[505]                                  18          1          -    Covered              
        bin mid_addr[506]                                  27          1          -    Covered              
        bin mid_addr[507]                                  27          1          -    Covered              
        bin mid_addr[508]                                  18          1          -    Covered              
        bin mid_addr[509]                                  24          1          -    Covered              
        bin mid_addr[510]                                  15          1          -    Covered              
        bin mid_addr[511]                                   3          1          -    Covered              
        bin mid_addr[512]                                 174          1          -    Covered              
        bin mid_addr[513]                                  21          1          -    Covered              
        bin mid_addr[514]                                  15          1          -    Covered              
        bin mid_addr[515]                                  15          1          -    Covered              
        bin mid_addr[516]                                  18          1          -    Covered              
        bin mid_addr[517]                                   6          1          -    Covered              
        bin mid_addr[518]                                   9          1          -    Covered              
        bin mid_addr[519]                                  15          1          -    Covered              
        bin mid_addr[520]                                  24          1          -    Covered              
        bin mid_addr[521]                                   9          1          -    Covered              
        bin mid_addr[522]                                  12          1          -    Covered              
        bin mid_addr[523]                                  21          1          -    Covered              
        bin mid_addr[524]                                  21          1          -    Covered              
        bin mid_addr[525]                                  30          1          -    Covered              
        bin mid_addr[526]                                  27          1          -    Covered              
        bin mid_addr[527]                                  21          1          -    Covered              
        bin mid_addr[528]                                 162          1          -    Covered              
        bin mid_addr[529]                                   6          1          -    Covered              
        bin mid_addr[530]                                  27          1          -    Covered              
        bin mid_addr[531]                                  18          1          -    Covered              
        bin mid_addr[532]                                  18          1          -    Covered              
        bin mid_addr[533]                                  24          1          -    Covered              
        bin mid_addr[534]                                   9          1          -    Covered              
        bin mid_addr[535]                                  21          1          -    Covered              
        bin mid_addr[536]                                  15          1          -    Covered              
        bin mid_addr[537]                                  18          1          -    Covered              
        bin mid_addr[538]                                  12          1          -    Covered              
        bin mid_addr[539]                                  21          1          -    Covered              
        bin mid_addr[540]                                  15          1          -    Covered              
        bin mid_addr[541]                                  24          1          -    Covered              
        bin mid_addr[542]                                  21          1          -    Covered              
        bin mid_addr[543]                                  36          1          -    Covered              
        bin mid_addr[544]                                 135          1          -    Covered              
        bin mid_addr[545]                                  15          1          -    Covered              
        bin mid_addr[546]                                   9          1          -    Covered              
        bin mid_addr[547]                                  24          1          -    Covered              
        bin mid_addr[548]                                  12          1          -    Covered              
        bin mid_addr[549]                                  30          1          -    Covered              
        bin mid_addr[550]                                  27          1          -    Covered              
        bin mid_addr[551]                                  21          1          -    Covered              
        bin mid_addr[552]                                  12          1          -    Covered              
        bin mid_addr[553]                                  15          1          -    Covered              
        bin mid_addr[554]                                  18          1          -    Covered              
        bin mid_addr[555]                                   9          1          -    Covered              
        bin mid_addr[556]                                  21          1          -    Covered              
        bin mid_addr[557]                                  24          1          -    Covered              
        bin mid_addr[558]                                  30          1          -    Covered              
        bin mid_addr[559]                                  33          1          -    Covered              
        bin mid_addr[560]                                 150          1          -    Covered              
        bin mid_addr[561]                                  18          1          -    Covered              
        bin mid_addr[562]                                  15          1          -    Covered              
        bin mid_addr[563]                                  24          1          -    Covered              
        bin mid_addr[564]                                  24          1          -    Covered              
        bin mid_addr[565]                                  30          1          -    Covered              
        bin mid_addr[566]                                  15          1          -    Covered              
        bin mid_addr[567]                                  24          1          -    Covered              
        bin mid_addr[568]                                   9          1          -    Covered              
        bin mid_addr[569]                                  12          1          -    Covered              
        bin mid_addr[570]                                  21          1          -    Covered              
        bin mid_addr[571]                                   6          1          -    Covered              
        bin mid_addr[572]                                  15          1          -    Covered              
        bin mid_addr[573]                                  18          1          -    Covered              
        bin mid_addr[574]                                  21          1          -    Covered              
        bin mid_addr[575]                                   9          1          -    Covered              
        bin mid_addr[576]                                  18          1          -    Covered              
        bin mid_addr[577]                                  42          1          -    Covered              
        bin mid_addr[578]                                  15          1          -    Covered              
        bin mid_addr[579]                                  24          1          -    Covered              
        bin mid_addr[580]                                  18          1          -    Covered              
        bin mid_addr[581]                                  21          1          -    Covered              
        bin mid_addr[582]                                  24          1          -    Covered              
        bin mid_addr[583]                                  33          1          -    Covered              
        bin mid_addr[584]                                  12          1          -    Covered              
        bin mid_addr[585]                                   9          1          -    Covered              
        bin mid_addr[586]                                  21          1          -    Covered              
        bin mid_addr[587]                                  12          1          -    Covered              
        bin mid_addr[588]                                  33          1          -    Covered              
        bin mid_addr[589]                                  21          1          -    Covered              
        bin mid_addr[590]                                  39          1          -    Covered              
        bin mid_addr[591]                                  15          1          -    Covered              
        bin mid_addr[592]                                   9          1          -    Covered              
        bin mid_addr[593]                                  27          1          -    Covered              
        bin mid_addr[594]                                  24          1          -    Covered              
        bin mid_addr[595]                                   9          1          -    Covered              
        bin mid_addr[596]                                  21          1          -    Covered              
        bin mid_addr[597]                                  15          1          -    Covered              
        bin mid_addr[598]                                  21          1          -    Covered              
        bin mid_addr[599]                                  18          1          -    Covered              
        bin mid_addr[600]                                  12          1          -    Covered              
        bin mid_addr[601]                                  18          1          -    Covered              
        bin mid_addr[602]                                  36          1          -    Covered              
        bin mid_addr[603]                                  18          1          -    Covered              
        bin mid_addr[604]                                  30          1          -    Covered              
        bin mid_addr[605]                                  12          1          -    Covered              
        bin mid_addr[606]                                  18          1          -    Covered              
        bin mid_addr[607]                                  15          1          -    Covered              
        bin mid_addr[608]                                  21          1          -    Covered              
        bin mid_addr[609]                                  18          1          -    Covered              
        bin mid_addr[610]                                  18          1          -    Covered              
        bin mid_addr[611]                                  33          1          -    Covered              
        bin mid_addr[612]                                  15          1          -    Covered              
        bin mid_addr[613]                                  24          1          -    Covered              
        bin mid_addr[614]                                  18          1          -    Covered              
        bin mid_addr[615]                                  12          1          -    Covered              
        bin mid_addr[616]                                  15          1          -    Covered              
        bin mid_addr[617]                                  21          1          -    Covered              
        bin mid_addr[618]                                  12          1          -    Covered              
        bin mid_addr[619]                                  12          1          -    Covered              
        bin mid_addr[620]                                  27          1          -    Covered              
        bin mid_addr[621]                                  15          1          -    Covered              
        bin mid_addr[622]                                  30          1          -    Covered              
        bin mid_addr[623]                                  27          1          -    Covered              
        bin mid_addr[624]                                   6          1          -    Covered              
        bin mid_addr[625]                                   9          1          -    Covered              
        bin mid_addr[626]                                   9          1          -    Covered              
        bin mid_addr[627]                                  27          1          -    Covered              
        bin mid_addr[628]                                  18          1          -    Covered              
        bin mid_addr[629]                                  33          1          -    Covered              
        bin mid_addr[630]                                   9          1          -    Covered              
        bin mid_addr[631]                                  27          1          -    Covered              
        bin mid_addr[632]                                  21          1          -    Covered              
        bin mid_addr[633]                                  21          1          -    Covered              
        bin mid_addr[634]                                  15          1          -    Covered              
        bin mid_addr[635]                                  18          1          -    Covered              
        bin mid_addr[636]                                  12          1          -    Covered              
        bin mid_addr[637]                                  18          1          -    Covered              
        bin mid_addr[638]                                  24          1          -    Covered              
        bin mid_addr[639]                                  21          1          -    Covered              
        bin mid_addr[640]                                 138          1          -    Covered              
        bin mid_addr[641]                                   3          1          -    Covered              
        bin mid_addr[642]                                  33          1          -    Covered              
        bin mid_addr[643]                                  15          1          -    Covered              
        bin mid_addr[644]                                   6          1          -    Covered              
        bin mid_addr[645]                                  30          1          -    Covered              
        bin mid_addr[646]                                  30          1          -    Covered              
        bin mid_addr[647]                                  21          1          -    Covered              
        bin mid_addr[648]                                  12          1          -    Covered              
        bin mid_addr[649]                                  21          1          -    Covered              
        bin mid_addr[650]                                  21          1          -    Covered              
        bin mid_addr[651]                                  21          1          -    Covered              
        bin mid_addr[652]                                  24          1          -    Covered              
        bin mid_addr[653]                                  18          1          -    Covered              
        bin mid_addr[654]                                  15          1          -    Covered              
        bin mid_addr[655]                                  30          1          -    Covered              
        bin mid_addr[656]                                 147          1          -    Covered              
        bin mid_addr[657]                                  18          1          -    Covered              
        bin mid_addr[658]                                  12          1          -    Covered              
        bin mid_addr[659]                                  21          1          -    Covered              
        bin mid_addr[660]                                  18          1          -    Covered              
        bin mid_addr[661]                                  18          1          -    Covered              
        bin mid_addr[662]                                  21          1          -    Covered              
        bin mid_addr[663]                                  12          1          -    Covered              
        bin mid_addr[664]                                  24          1          -    Covered              
        bin mid_addr[665]                                  27          1          -    Covered              
        bin mid_addr[666]                                  21          1          -    Covered              
        bin mid_addr[667]                                  27          1          -    Covered              
        bin mid_addr[668]                                  21          1          -    Covered              
        bin mid_addr[669]                                  12          1          -    Covered              
        bin mid_addr[670]                                  24          1          -    Covered              
        bin mid_addr[671]                                  24          1          -    Covered              
        bin mid_addr[672]                                 147          1          -    Covered              
        bin mid_addr[673]                                  36          1          -    Covered              
        bin mid_addr[674]                                  12          1          -    Covered              
        bin mid_addr[675]                                  24          1          -    Covered              
        bin mid_addr[676]                                  12          1          -    Covered              
        bin mid_addr[677]                                  18          1          -    Covered              
        bin mid_addr[678]                                  18          1          -    Covered              
        bin mid_addr[679]                                   9          1          -    Covered              
        bin mid_addr[680]                                  21          1          -    Covered              
        bin mid_addr[681]                                   9          1          -    Covered              
        bin high_addr[682]                                 18          1          -    Covered              
        bin high_addr[683]                                 24          1          -    Covered              
        bin high_addr[684]                                 27          1          -    Covered              
        bin high_addr[685]                                 24          1          -    Covered              
        bin high_addr[686]                                 18          1          -    Covered              
        bin high_addr[687]                                 30          1          -    Covered              
        bin high_addr[688]                                153          1          -    Covered              
        bin high_addr[689]                                 12          1          -    Covered              
        bin high_addr[690]                                  9          1          -    Covered              
        bin high_addr[691]                                 27          1          -    Covered              
        bin high_addr[692]                                 21          1          -    Covered              
        bin high_addr[693]                                 18          1          -    Covered              
        bin high_addr[694]                                 30          1          -    Covered              
        bin high_addr[695]                                 24          1          -    Covered              
        bin high_addr[696]                                 12          1          -    Covered              
        bin high_addr[697]                                 12          1          -    Covered              
        bin high_addr[698]                                 21          1          -    Covered              
        bin high_addr[699]                                  6          1          -    Covered              
        bin high_addr[700]                                  9          1          -    Covered              
        bin high_addr[701]                                 18          1          -    Covered              
        bin high_addr[702]                                 36          1          -    Covered              
        bin high_addr[703]                                  9          1          -    Covered              
        bin high_addr[704]                                 33          1          -    Covered              
        bin high_addr[705]                                 30          1          -    Covered              
        bin high_addr[706]                                 12          1          -    Covered              
        bin high_addr[707]                                 21          1          -    Covered              
        bin high_addr[708]                                 21          1          -    Covered              
        bin high_addr[709]                                 27          1          -    Covered              
        bin high_addr[710]                                  9          1          -    Covered              
        bin high_addr[711]                                 39          1          -    Covered              
        bin high_addr[712]                                 18          1          -    Covered              
        bin high_addr[713]                                 21          1          -    Covered              
        bin high_addr[714]                                  6          1          -    Covered              
        bin high_addr[715]                                 12          1          -    Covered              
        bin high_addr[716]                                 18          1          -    Covered              
        bin high_addr[717]                                 21          1          -    Covered              
        bin high_addr[718]                                 21          1          -    Covered              
        bin high_addr[719]                                 27          1          -    Covered              
        bin high_addr[720]                                 30          1          -    Covered              
        bin high_addr[721]                                 12          1          -    Covered              
        bin high_addr[722]                                 24          1          -    Covered              
        bin high_addr[723]                                 24          1          -    Covered              
        bin high_addr[724]                                 24          1          -    Covered              
        bin high_addr[725]                                 27          1          -    Covered              
        bin high_addr[726]                                 18          1          -    Covered              
        bin high_addr[727]                                 45          1          -    Covered              
        bin high_addr[728]                                 24          1          -    Covered              
        bin high_addr[729]                                 21          1          -    Covered              
        bin high_addr[730]                                 45          1          -    Covered              
        bin high_addr[731]                                 18          1          -    Covered              
        bin high_addr[732]                                 12          1          -    Covered              
        bin high_addr[733]                                 21          1          -    Covered              
        bin high_addr[734]                                 15          1          -    Covered              
        bin high_addr[735]                                 12          1          -    Covered              
        bin high_addr[736]                                 24          1          -    Covered              
        bin high_addr[737]                                 18          1          -    Covered              
        bin high_addr[738]                                 21          1          -    Covered              
        bin high_addr[739]                                  9          1          -    Covered              
        bin high_addr[740]                                 27          1          -    Covered              
        bin high_addr[741]                                 15          1          -    Covered              
        bin high_addr[742]                                  9          1          -    Covered              
        bin high_addr[743]                                 18          1          -    Covered              
        bin high_addr[744]                                  3          1          -    Covered              
        bin high_addr[745]                                 21          1          -    Covered              
        bin high_addr[746]                                 24          1          -    Covered              
        bin high_addr[747]                                 24          1          -    Covered              
        bin high_addr[748]                                 24          1          -    Covered              
        bin high_addr[749]                                 18          1          -    Covered              
        bin high_addr[750]                                 12          1          -    Covered              
        bin high_addr[751]                                 21          1          -    Covered              
        bin high_addr[752]                                  6          1          -    Covered              
        bin high_addr[753]                                 27          1          -    Covered              
        bin high_addr[754]                                 15          1          -    Covered              
        bin high_addr[755]                                 27          1          -    Covered              
        bin high_addr[756]                                 15          1          -    Covered              
        bin high_addr[757]                                 24          1          -    Covered              
        bin high_addr[758]                                  9          1          -    Covered              
        bin high_addr[759]                                 12          1          -    Covered              
        bin high_addr[760]                                 21          1          -    Covered              
        bin high_addr[761]                                 18          1          -    Covered              
        bin high_addr[762]                                 12          1          -    Covered              
        bin high_addr[763]                                 30          1          -    Covered              
        bin high_addr[764]                                 27          1          -    Covered              
        bin high_addr[765]                                 27          1          -    Covered              
        bin high_addr[766]                                 15          1          -    Covered              
        bin high_addr[767]                                 27          1          -    Covered              
        bin high_addr[768]                                177          1          -    Covered              
        bin high_addr[769]                                 36          1          -    Covered              
        bin high_addr[770]                                  9          1          -    Covered              
        bin high_addr[771]                                 18          1          -    Covered              
        bin high_addr[772]                                 27          1          -    Covered              
        bin high_addr[773]                                 33          1          -    Covered              
        bin high_addr[774]                                 18          1          -    Covered              
        bin high_addr[775]                                 30          1          -    Covered              
        bin high_addr[776]                                 27          1          -    Covered              
        bin high_addr[777]                                 21          1          -    Covered              
        bin high_addr[778]                                 33          1          -    Covered              
        bin high_addr[779]                                 18          1          -    Covered              
        bin high_addr[780]                                 21          1          -    Covered              
        bin high_addr[781]                                 24          1          -    Covered              
        bin high_addr[782]                                 30          1          -    Covered              
        bin high_addr[783]                                 15          1          -    Covered              
        bin high_addr[784]                                168          1          -    Covered              
        bin high_addr[785]                                 36          1          -    Covered              
        bin high_addr[786]                                 33          1          -    Covered              
        bin high_addr[787]                                 21          1          -    Covered              
        bin high_addr[788]                                 30          1          -    Covered              
        bin high_addr[789]                                 24          1          -    Covered              
        bin high_addr[790]                                 21          1          -    Covered              
        bin high_addr[791]                                 12          1          -    Covered              
        bin high_addr[792]                                 24          1          -    Covered              
        bin high_addr[793]                                 18          1          -    Covered              
        bin high_addr[794]                                 18          1          -    Covered              
        bin high_addr[795]                                 36          1          -    Covered              
        bin high_addr[796]                                 12          1          -    Covered              
        bin high_addr[797]                                 33          1          -    Covered              
        bin high_addr[798]                                 30          1          -    Covered              
        bin high_addr[799]                                 27          1          -    Covered              
        bin high_addr[800]                                141          1          -    Covered              
        bin high_addr[801]                                 30          1          -    Covered              
        bin high_addr[802]                                 33          1          -    Covered              
        bin high_addr[803]                                 12          1          -    Covered              
        bin high_addr[804]                                 27          1          -    Covered              
        bin high_addr[805]                                 36          1          -    Covered              
        bin high_addr[806]                                 24          1          -    Covered              
        bin high_addr[807]                                 18          1          -    Covered              
        bin high_addr[808]                                 24          1          -    Covered              
        bin high_addr[809]                                 24          1          -    Covered              
        bin high_addr[810]                                 42          1          -    Covered              
        bin high_addr[811]                                 33          1          -    Covered              
        bin high_addr[812]                                 21          1          -    Covered              
        bin high_addr[813]                                 33          1          -    Covered              
        bin high_addr[814]                                 27          1          -    Covered              
        bin high_addr[815]                                 12          1          -    Covered              
        bin high_addr[816]                                162          1          -    Covered              
        bin high_addr[817]                                 42          1          -    Covered              
        bin high_addr[818]                                 27          1          -    Covered              
        bin high_addr[819]                                 18          1          -    Covered              
        bin high_addr[820]                                 12          1          -    Covered              
        bin high_addr[821]                                  9          1          -    Covered              
        bin high_addr[822]                                 33          1          -    Covered              
        bin high_addr[823]                                 18          1          -    Covered              
        bin high_addr[824]                                 21          1          -    Covered              
        bin high_addr[825]                                  6          1          -    Covered              
        bin high_addr[826]                                 33          1          -    Covered              
        bin high_addr[827]                                 24          1          -    Covered              
        bin high_addr[828]                                 27          1          -    Covered              
        bin high_addr[829]                                 27          1          -    Covered              
        bin high_addr[830]                                 24          1          -    Covered              
        bin high_addr[831]                                 27          1          -    Covered              
        bin high_addr[832]                                 36          1          -    Covered              
        bin high_addr[833]                                 45          1          -    Covered              
        bin high_addr[834]                                 24          1          -    Covered              
        bin high_addr[835]                                 21          1          -    Covered              
        bin high_addr[836]                                 27          1          -    Covered              
        bin high_addr[837]                                 24          1          -    Covered              
        bin high_addr[838]                                 33          1          -    Covered              
        bin high_addr[839]                                 45          1          -    Covered              
        bin high_addr[840]                                 33          1          -    Covered              
        bin high_addr[841]                                 21          1          -    Covered              
        bin high_addr[842]                                 39          1          -    Covered              
        bin high_addr[843]                                 27          1          -    Covered              
        bin high_addr[844]                                 27          1          -    Covered              
        bin high_addr[845]                                 21          1          -    Covered              
        bin high_addr[846]                                 21          1          -    Covered              
        bin high_addr[847]                                 33          1          -    Covered              
        bin high_addr[848]                                 18          1          -    Covered              
        bin high_addr[849]                                 12          1          -    Covered              
        bin high_addr[850]                                 33          1          -    Covered              
        bin high_addr[851]                                 36          1          -    Covered              
        bin high_addr[852]                                 21          1          -    Covered              
        bin high_addr[853]                                 30          1          -    Covered              
        bin high_addr[854]                                 30          1          -    Covered              
        bin high_addr[855]                                 21          1          -    Covered              
        bin high_addr[856]                                 30          1          -    Covered              
        bin high_addr[857]                                 18          1          -    Covered              
        bin high_addr[858]                                 15          1          -    Covered              
        bin high_addr[859]                                 36          1          -    Covered              
        bin high_addr[860]                                 24          1          -    Covered              
        bin high_addr[861]                                 36          1          -    Covered              
        bin high_addr[862]                                 30          1          -    Covered              
        bin high_addr[863]                                 21          1          -    Covered              
        bin high_addr[864]                                 36          1          -    Covered              
        bin high_addr[865]                                 21          1          -    Covered              
        bin high_addr[866]                                 30          1          -    Covered              
        bin high_addr[867]                                 24          1          -    Covered              
        bin high_addr[868]                                 30          1          -    Covered              
        bin high_addr[869]                                 30          1          -    Covered              
        bin high_addr[870]                                 30          1          -    Covered              
        bin high_addr[871]                                 27          1          -    Covered              
        bin high_addr[872]                                 30          1          -    Covered              
        bin high_addr[873]                                 24          1          -    Covered              
        bin high_addr[874]                                 18          1          -    Covered              
        bin high_addr[875]                                 39          1          -    Covered              
        bin high_addr[876]                                 21          1          -    Covered              
        bin high_addr[877]                                 33          1          -    Covered              
        bin high_addr[878]                                 15          1          -    Covered              
        bin high_addr[879]                                 24          1          -    Covered              
        bin high_addr[880]                                 30          1          -    Covered              
        bin high_addr[881]                                 24          1          -    Covered              
        bin high_addr[882]                                  9          1          -    Covered              
        bin high_addr[883]                                 27          1          -    Covered              
        bin high_addr[884]                                  9          1          -    Covered              
        bin high_addr[885]                                 30          1          -    Covered              
        bin high_addr[886]                                 36          1          -    Covered              
        bin high_addr[887]                                 15          1          -    Covered              
        bin high_addr[888]                                 27          1          -    Covered              
        bin high_addr[889]                                 24          1          -    Covered              
        bin high_addr[890]                                 27          1          -    Covered              
        bin high_addr[891]                                 21          1          -    Covered              
        bin high_addr[892]                                 30          1          -    Covered              
        bin high_addr[893]                                 15          1          -    Covered              
        bin high_addr[894]                                 30          1          -    Covered              
        bin high_addr[895]                                 18          1          -    Covered              
        bin high_addr[896]                                150          1          -    Covered              
        bin high_addr[897]                                 30          1          -    Covered              
        bin high_addr[898]                                 24          1          -    Covered              
        bin high_addr[899]                                 21          1          -    Covered              
        bin high_addr[900]                                 27          1          -    Covered              
        bin high_addr[901]                                 21          1          -    Covered              
        bin high_addr[902]                                 18          1          -    Covered              
        bin high_addr[903]                                 30          1          -    Covered              
        bin high_addr[904]                                 42          1          -    Covered              
        bin high_addr[905]                                 27          1          -    Covered              
        bin high_addr[906]                                 51          1          -    Covered              
        bin high_addr[907]                                 27          1          -    Covered              
        bin high_addr[908]                                 12          1          -    Covered              
        bin high_addr[909]                                 15          1          -    Covered              
        bin high_addr[910]                                 30          1          -    Covered              
        bin high_addr[911]                                  9          1          -    Covered              
        bin high_addr[912]                                177          1          -    Covered              
        bin high_addr[913]                                 27          1          -    Covered              
        bin high_addr[914]                                 27          1          -    Covered              
        bin high_addr[915]                                 33          1          -    Covered              
        bin high_addr[916]                                 18          1          -    Covered              
        bin high_addr[917]                                 27          1          -    Covered              
        bin high_addr[918]                                 30          1          -    Covered              
        bin high_addr[919]                                 24          1          -    Covered              
        bin high_addr[920]                                 36          1          -    Covered              
        bin high_addr[921]                                 39          1          -    Covered              
        bin high_addr[922]                                 30          1          -    Covered              
        bin high_addr[923]                                 15          1          -    Covered              
        bin high_addr[924]                                 33          1          -    Covered              
        bin high_addr[925]                                 27          1          -    Covered              
        bin high_addr[926]                                 18          1          -    Covered              
        bin high_addr[927]                                 27          1          -    Covered              
        bin high_addr[928]                                156          1          -    Covered              
        bin high_addr[929]                                 33          1          -    Covered              
        bin high_addr[930]                                 33          1          -    Covered              
        bin high_addr[931]                                 27          1          -    Covered              
        bin high_addr[932]                                 39          1          -    Covered              
        bin high_addr[933]                                 30          1          -    Covered              
        bin high_addr[934]                                 33          1          -    Covered              
        bin high_addr[935]                                 42          1          -    Covered              
        bin high_addr[936]                                 18          1          -    Covered              
        bin high_addr[937]                                 18          1          -    Covered              
        bin high_addr[938]                                  9          1          -    Covered              
        bin high_addr[939]                                 33          1          -    Covered              
        bin high_addr[940]                                 30          1          -    Covered              
        bin high_addr[941]                                 30          1          -    Covered              
        bin high_addr[942]                                 15          1          -    Covered              
        bin high_addr[943]                                 24          1          -    Covered              
        bin high_addr[944]                                159          1          -    Covered              
        bin high_addr[945]                                 21          1          -    Covered              
        bin high_addr[946]                                 12          1          -    Covered              
        bin high_addr[947]                                 24          1          -    Covered              
        bin high_addr[948]                                 30          1          -    Covered              
        bin high_addr[949]                                 21          1          -    Covered              
        bin high_addr[950]                                 18          1          -    Covered              
        bin high_addr[951]                                 39          1          -    Covered              
        bin high_addr[952]                                 27          1          -    Covered              
        bin high_addr[953]                                 24          1          -    Covered              
        bin high_addr[954]                                 12          1          -    Covered              
        bin high_addr[955]                                 15          1          -    Covered              
        bin high_addr[956]                                 36          1          -    Covered              
        bin high_addr[957]                                 24          1          -    Covered              
        bin high_addr[958]                                 21          1          -    Covered              
        bin high_addr[959]                                 24          1          -    Covered              
        bin high_addr[960]                                141          1          -    Covered              
        bin high_addr[961]                                 21          1          -    Covered              
        bin high_addr[962]                                 42          1          -    Covered              
        bin high_addr[963]                                  9          1          -    Covered              
        bin high_addr[964]                                 24          1          -    Covered              
        bin high_addr[965]                                 15          1          -    Covered              
        bin high_addr[966]                                 18          1          -    Covered              
        bin high_addr[967]                                 21          1          -    Covered              
        bin high_addr[968]                                 27          1          -    Covered              
        bin high_addr[969]                                 27          1          -    Covered              
        bin high_addr[970]                                 42          1          -    Covered              
        bin high_addr[971]                                 21          1          -    Covered              
        bin high_addr[972]                                 24          1          -    Covered              
        bin high_addr[973]                                 30          1          -    Covered              
        bin high_addr[974]                                 18          1          -    Covered              
        bin high_addr[975]                                 12          1          -    Covered              
        bin high_addr[976]                                147          1          -    Covered              
        bin high_addr[977]                                 18          1          -    Covered              
        bin high_addr[978]                                 21          1          -    Covered              
        bin high_addr[979]                                 21          1          -    Covered              
        bin high_addr[980]                                  6          1          -    Covered              
        bin high_addr[981]                                  6          1          -    Covered              
        bin high_addr[982]                                 39          1          -    Covered              
        bin high_addr[983]                                 24          1          -    Covered              
        bin high_addr[984]                                 21          1          -    Covered              
        bin high_addr[985]                                 21          1          -    Covered              
        bin high_addr[986]                                 30          1          -    Covered              
        bin high_addr[987]                                 33          1          -    Covered              
        bin high_addr[988]                                 24          1          -    Covered              
        bin high_addr[989]                                 21          1          -    Covered              
        bin high_addr[990]                                 18          1          -    Covered              
        bin high_addr[991]                                 30          1          -    Covered              
        bin high_addr[992]                                144          1          -    Covered              
        bin high_addr[993]                                 27          1          -    Covered              
        bin high_addr[994]                                 15          1          -    Covered              
        bin high_addr[995]                                 18          1          -    Covered              
        bin high_addr[996]                                 12          1          -    Covered              
        bin high_addr[997]                                 12          1          -    Covered              
        bin high_addr[998]                                 30          1          -    Covered              
        bin high_addr[999]                                 27          1          -    Covered              
        bin high_addr[1000]                                21          1          -    Covered              
        bin high_addr[1001]                                24          1          -    Covered              
        bin high_addr[1002]                                21          1          -    Covered              
        bin high_addr[1003]                                12          1          -    Covered              
        bin high_addr[1004]                                21          1          -    Covered              
        bin high_addr[1005]                                18          1          -    Covered              
        bin high_addr[1006]                                33          1          -    Covered              
        bin high_addr[1007]                                27          1          -    Covered              
        bin high_addr[1008]                               135          1          -    Covered              
        bin high_addr[1009]                                12          1          -    Covered              
        bin high_addr[1010]                                15          1          -    Covered              
        bin high_addr[1011]                                18          1          -    Covered              
        bin high_addr[1012]                                18          1          -    Covered              
        bin high_addr[1013]                                12          1          -    Covered              
        bin high_addr[1014]                                27          1          -    Covered              
        bin high_addr[1015]                                21          1          -    Covered              
        bin high_addr[1016]                               141          1          -    Covered              
        bin high_addr[1017]                                18          1          -    Covered              
        bin high_addr[1018]                                12          1          -    Covered              
        bin high_addr[1019]                                15          1          -    Covered              
        bin high_addr[1020]                               138          1          -    Covered              
        bin high_addr[1021]                                21          1          -    Covered              
        bin high_addr[1022]                               147          1          -    Covered              
        bin high_addr[1023]                               159          1          -    Covered              
    Coverpoint boundary_cross_cp                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin no_cross                                    70914          1          -    Covered              
 TYPE /Testbench_sv_unit/Transaction/Transaction__1/data_patterns_cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     5          5          -                      
    missing/total bins:                                     0          5          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint data_pattern_cp                        100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin random_data                                 34053          1          -    Covered              
        bin all_zeros                                    3513          1          -    Covered              
        bin all_ones                                     3258          1          -    Covered              
        bin alternating_aa                               1896          1          -    Covered              
        bin alternating_55                               1818          1          -    Covered              
 TYPE /Testbench_sv_unit/Transaction/Transaction__1/protocol_coverage_cg 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     1          1          -                      
    missing/total bins:                                     0          1          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint memory_bounds_cp                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin within_bounds                               70914          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 4

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/dut/u_axi4_assertions/cover_write_transaction_complete 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(486)
                                                                              13845 Covered   
/top/dut/u_axi4_assertions/cover_read_transaction_complete 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(496)
                                                                               264 Covered   
/top/dut/u_axi4_assertions/cover_write_error_response 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(503)
                                                                                 0 ZERO      
/top/dut/u_axi4_assertions/cover_read_error_response 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(509)
                                                                                 0 ZERO      
/top/dut/u_axi4_assertions/cover_single_beat_write 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(516)
                                                                              1830 Covered   
/top/dut/u_axi4_assertions/cover_burst_write 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(522)
                                                                              13959 Covered   
/top/dut/u_axi4_assertions/cover_boundary_crossing_write 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(529)
                                                                               132 Covered   
/top/dut/u_axi4_assertions/cover_boundary_crossing_read 
                                         axi4_assertions Verilog  SVA  E:/Moustafa/Verification/SV_Project_Final/assertions.sv(535)
                                                                               207 Covered   

TOTAL DIRECTIVE COVERAGE: 75.00%  COVERS: 8

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/dut/u_axi4_assertions/assert_reset_valid_signals_low
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(154)
                                                        3          3
/top/dut/u_axi4_assertions/assert_reset_ready_signals_defined
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(162)
                                                        3          3
/top/dut/u_axi4_assertions/assert_awvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(174)
                                                        0          0
/top/dut/u_axi4_assertions/assert_awaddr_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(182)
                                                        0          0
/top/dut/u_axi4_assertions/assert_awlen_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(190)
                                                        0          0
/top/dut/u_axi4_assertions/assert_awsize_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(198)
                                                        0          0
/top/dut/u_axi4_assertions/assert_awsize_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(206)
                                                        0          3
/top/dut/u_axi4_assertions/assert_wvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(218)
                                                        0          3
/top/dut/u_axi4_assertions/assert_wdata_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(226)
                                                        0          3
/top/dut/u_axi4_assertions/assert_wlast_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(234)
                                                        0          3
/top/dut/u_axi4_assertions/assert_wlast_on_last_beat
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(243)
                                                        0          3
/top/dut/u_axi4_assertions/assert_wlast_not_early
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(252)
                                                        9          3
/top/dut/u_axi4_assertions/assert_write_data_follows_address
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(260)
                                                        0          0
/top/dut/u_axi4_assertions/assert_bvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(272)
                                                        0          3
/top/dut/u_axi4_assertions/assert_bresp_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(280)
                                                        0          3
/top/dut/u_axi4_assertions/assert_write_response_follows_data
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(288)
                                                        0          0
/top/dut/u_axi4_assertions/assert_bresp_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(296)
                                                        0          3
/top/dut/u_axi4_assertions/assert_arvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(308)
                                                        0          0
/top/dut/u_axi4_assertions/assert_araddr_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(316)
                                                        0          0
/top/dut/u_axi4_assertions/assert_arlen_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(324)
                                                        0          0
/top/dut/u_axi4_assertions/assert_arsize_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(332)
                                                        0          0
/top/dut/u_axi4_assertions/assert_arsize_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(340)
                                                        0          3
/top/dut/u_axi4_assertions/assert_rvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(352)
                                                        0          3
/top/dut/u_axi4_assertions/assert_rlast_on_last_beat
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(361)
                                                        0          3
/top/dut/u_axi4_assertions/assert_rlast_not_early
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(370)
                                                        0          3
/top/dut/u_axi4_assertions/assert_read_data_follows_address
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(378)
                                                        0          0
/top/dut/u_axi4_assertions/assert_rresp_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(386)
                                                        0          3
/top/dut/u_axi4_assertions/assert_write_addr_range_okay
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(403)
                                                        0          0
/top/dut/u_axi4_assertions/assert_read_addr_range_okay
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(411)
                                                        0          0
/top/dut/u_axi4_assertions/assert_write_4kb_boundary_error
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(420)
                                                        0          0
/top/dut/u_axi4_assertions/assert_read_4kb_boundary_error
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(428)
                                                        0          0
/top/dut/u_axi4_assertions/assert_write_addr_alignment
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(440)
                                                        0          3
/top/dut/u_axi4_assertions/assert_read_addr_alignment
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(447)
                                                        0          3
/top/dut/u_axi4_assertions/assert_write_beats_match_awlen
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(459)
                                                        9          3
/top/dut/u_axi4_assertions/assert_read_beats_match_arlen
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(467)
                                                        0          3
/top/tb/generate_stimulus/immed__83
                     Testbench.sv(83)                   0          3
/top/tb/run_directed_write_read_sequence/#anonblk#178847320#717#4#/#ublk#178847320#717/immed__719
                     Testbench.sv(719)                  0          3
/\top#dut /u_axi4_assertions/assert_reset_valid_signals_low
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(154)
                                                        2          2
/\top#dut /u_axi4_assertions/assert_reset_ready_signals_defined
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(162)
                                                        2          2
/\top#dut /u_axi4_assertions/assert_awvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(174)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_awaddr_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(182)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_awlen_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(190)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_awsize_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(198)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_awlen_limits
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(206)
                                                     2382          2
/\top#dut /u_axi4_assertions/assert_awsize_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(214)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_wvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(226)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_wdata_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(234)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_wlast_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(242)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_wlast_on_last_beat
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(251)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_wlast_not_early
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(260)
                                                        4          2
/\top#dut /u_axi4_assertions/assert_write_data_follows_address
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(268)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_bvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(280)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_bresp_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(288)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_write_response_follows_data
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(296)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_bresp_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(304)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_arvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(316)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_araddr_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(324)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_arlen_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(332)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_arsize_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(340)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_arlen_limits
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(348)
                                                     2932          2
/\top#dut /u_axi4_assertions/assert_arsize_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(356)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_rvalid_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(368)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_rdata_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(376)
                                                   218626          2
/\top#dut /u_axi4_assertions/assert_rresp_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(384)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_rlast_stable
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(392)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_rlast_on_last_beat
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(401)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_rlast_not_early
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(410)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_read_data_follows_address
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(418)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_rresp_valid
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(426)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_write_addr_range_okay
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(443)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_read_addr_range_okay
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(451)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_write_4kb_boundary_error
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(460)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_read_4kb_boundary_error
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(468)
                                                        0          0
/\top#dut /u_axi4_assertions/assert_write_addr_alignment
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(480)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_read_addr_alignment
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(487)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_write_beats_match_awlen
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(499)
                                                        4          2
/\top#dut /u_axi4_assertions/assert_read_beats_match_arlen
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(507)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_awready_timeout
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(519)
                                                     2214          0
/\top#dut /u_axi4_assertions/assert_wready_timeout
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(527)
                                                        0          2
/\top#dut /u_axi4_assertions/assert_arready_timeout
                     E:/Moustafa/Verification/SV_Project_Final/assertions.sv(535)
                                                     2884          0

Total Coverage By Instance (filtered view): 72.17%

