
---------- Begin Simulation Statistics ----------
final_tick                               187019469500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 522382                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701420                       # Number of bytes of host memory used
host_op_rate                                   825914                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   191.43                       # Real time elapsed on the host
host_tick_rate                              976954456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     158105592                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.187019                       # Number of seconds simulated
sim_ticks                                187019469500                       # Number of ticks simulated
system.cpu.Branches                           8068245                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     158105592                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        374038939                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  374038939                       # Number of busy cycles
system.cpu.num_cc_register_reads             26309364                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            50490369                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4194429                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               33007950                       # Number of float alu accesses
system.cpu.num_fp_insts                      33007950                       # number of float instructions
system.cpu.num_fp_register_reads             36021489                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            28984633                       # number of times the floating registers were written
system.cpu.num_func_calls                      911313                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             137710574                       # Number of integer alu accesses
system.cpu.num_int_insts                    137710574                       # number of integer instructions
system.cpu.num_int_register_reads           303623416                       # number of times the integer registers were read
system.cpu.num_int_register_writes          116067071                       # number of times the integer registers were written
system.cpu.num_load_insts                    42950395                       # Number of load instructions
system.cpu.num_mem_refs                      50914575                       # number of memory refs
system.cpu.num_store_insts                    7964180                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                737110      0.47%      0.47% # Class of executed instruction
system.cpu.op_class::IntAlu                  83725076     52.96%     53.42% # Class of executed instruction
system.cpu.op_class::IntMult                  3991004      2.52%     55.95% # Class of executed instruction
system.cpu.op_class::IntDiv                     35934      0.02%     55.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                 7424559      4.70%     60.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1104      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6594      0.00%     60.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                  2217297      1.40%     62.07% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.07% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13550      0.01%     62.08% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1026602      0.65%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShift                    341      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd             3435965      2.17%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              516159      0.33%     65.23% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              103976      0.07%     65.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            3955815      2.50%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                256      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::MemRead                 33643170     21.28%     89.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 4944921      3.13%     92.20% # Class of executed instruction
system.cpu.op_class::FloatMemRead             9307225      5.89%     98.09% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            3019259      1.91%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  158105917                       # Class of executed instruction
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        11181                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         26232                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        13303                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        29099                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13303                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     50899863                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50899863                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50899863                       # number of overall hits
system.cpu.dcache.overall_hits::total        50899863                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        14491                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14491                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14491                       # number of overall misses
system.cpu.dcache.overall_misses::total         14491                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1141712000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1141712000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1141712000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1141712000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50914354                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50914354                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50914354                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50914354                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000285                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000285                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000285                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78787.661307                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78787.661307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78787.661307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78787.661307                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2754                       # number of writebacks
system.cpu.dcache.writebacks::total              2754                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        14491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14491                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1127221000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1127221000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1127221000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1127221000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000285                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000285                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000285                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000285                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77787.661307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77787.661307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77787.661307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77787.661307                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12443                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42938547                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42938547                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    954801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    954801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42950205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42950205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000271                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81900.926402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81900.926402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    943143000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    943143000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80900.926402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80900.926402                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7961316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7961316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    186911000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    186911000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7964149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7964149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65976.350159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65976.350159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    184078000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    184078000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64976.350159                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64976.350159                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2044.880953                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50914354                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14491                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3513.515561                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2044.880953                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         2046                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101843199                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101843199                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    42950424                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7964187                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1292                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           115                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    134835771                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        134835771                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    134835771                       # number of overall hits
system.cpu.icache.overall_hits::total       134835771                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1792                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1792                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1792                       # number of overall misses
system.cpu.icache.overall_misses::total          1792                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    142148000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142148000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    142148000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142148000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    134837563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    134837563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    134837563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    134837563                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79323.660714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79323.660714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79323.660714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79323.660714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          373                       # number of writebacks
system.cpu.icache.writebacks::total               373                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1792                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1792                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1792                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1792                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    140356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    140356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    140356000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    140356000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78323.660714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78323.660714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78323.660714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78323.660714                       # average overall mshr miss latency
system.cpu.icache.replacements                    373                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    134835771                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       134835771                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1792                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1792                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    142148000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142148000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    134837563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    134837563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79323.660714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79323.660714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1792                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1792                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    140356000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    140356000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78323.660714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78323.660714                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1401.516230                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           134837563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1792                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          75244.175781                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1401.516230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.684334                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.684334                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.692871                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         269676918                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        269676918                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   134837674                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           376                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 187019469500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1224                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1232                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                1224                       # number of overall hits
system.l2.overall_hits::total                    1232                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1784                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13267                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15051                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1784                       # number of overall misses
system.l2.overall_misses::.cpu.data             13267                       # number of overall misses
system.l2.overall_misses::total                 15051                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    137580500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1092626500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1230207000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    137580500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1092626500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1230207000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14491                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14491                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.995536                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.915534                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.924338                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.995536                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.915534                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.924338                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77119.114350                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82356.712143                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81735.897947                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77119.114350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82356.712143                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81735.897947                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1628                       # number of writebacks
system.l2.writebacks::total                      1628                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15051                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15051                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    119740500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    959956500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1079697000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    119740500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    959956500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1079697000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.995536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.915534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.924338                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.995536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.915534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.924338                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67119.114350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72356.712143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71735.897947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67119.114350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72356.712143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71735.897947                       # average overall mshr miss latency
system.l2.replacements                          15892                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2754                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2754                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2754                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2754                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          373                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              373                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          373                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          373                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8592                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8592                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               595                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   595                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2238                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    173578500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     173578500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.789975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.789975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77559.651475                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77559.651475                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    151198500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    151198500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.789975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.789975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67559.651475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67559.651475                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1784                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1784                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    137580500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    137580500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.995536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77119.114350                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77119.114350                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    119740500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    119740500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.995536                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995536                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67119.114350                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67119.114350                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        11029                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11029                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    919048000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    919048000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.946046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.946046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83330.129658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83330.129658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        11029                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11029                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    808758000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    808758000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.946046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.946046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73330.129658                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73330.129658                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.756250                       # Cycle average of tags in use
system.l2.tags.total_refs                       20507                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17940                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143088                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     348.204169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       436.822599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1260.729481                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.170022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.213292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.615591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998904                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2046                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     76138                       # Number of tag accesses
system.l2.tags.data_accesses                    76138                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001247910750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           92                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           92                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               79680                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1514                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15051                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1628                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15051                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1628                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15051                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1628                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           92                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     158.891304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    125.080775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    231.883281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            52     56.52%     56.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           32     34.78%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      6.52%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      1.09%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      1.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            92                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           92                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.413043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.389740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.891377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               25     27.17%     27.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      4.35%     31.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               63     68.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            92                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  963264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               104192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      5.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  186928517500                       # Total gap between requests
system.mem_ctrls.avgGap                   11207417.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       114176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       847552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       102528                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 610503.282386863953                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4531891.798570201732                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 548220.996851881268                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1784                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13267                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1628                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     46884250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    417536500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 115044633500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26280.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31471.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  70666236.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       114176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       849088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        963264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       114176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       114176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       104192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       104192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1784                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13267                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15051                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1628                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1628                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       610503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4540105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          5150608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       610503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       610503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       557118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          557118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       557118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       610503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4540105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         5707727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15027                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1602                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           97                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               182664500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              75135000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          464420750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12155.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30905.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                8132                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1152                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            54.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           71.91                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7345                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   144.895303                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   100.997632                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   184.354873                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4599     62.61%     62.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1752     23.85%     86.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          426      5.80%     92.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          181      2.46%     94.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           88      1.20%     95.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           56      0.76%     96.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           42      0.57%     97.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           39      0.53%     97.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          162      2.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7345                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                961728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             102528                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                5.142395                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.548221                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        27817440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14785320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       57941100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       4405680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14763038160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5036991390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  67573799520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   87478778610                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.752255                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 175628072500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6244940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5146457000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        24625860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13088955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       49351680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3956760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14763038160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4602439920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  67939737600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   87396238935                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.310912                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 176586075250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6244940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4188454250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12813                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1628                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9553                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2238                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12813                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        41283                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        41283                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  41283                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1067456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1067456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1067456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15051                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15051    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15051                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            32760000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           81188250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             13450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4382                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          373                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23953                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1792                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11658                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3957                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        41425                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 45382                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       138560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1103680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1242240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           15892                       # Total snoops (count)
system.tol2bus.snoopTraffic                    104192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            32175                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.413458                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492461                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  18872     58.65%     58.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13303     41.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              32175                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 187019469500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           17676500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2688000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          21736500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
