// Seed: 3452579339
macromodule module_0 (
    input uwire id_0,
    input tri0 id_1
    , id_18,
    output wor id_2,
    input wand id_3,
    input tri1 id_4,
    input wire id_5,
    output wor id_6,
    output wor id_7,
    input tri1 id_8,
    output wand id_9,
    output tri0 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    input tri0 id_15,
    input wand id_16
);
  wire id_19, id_20, id_21, id_22;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input tri id_2,
    input wand id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6,
    input uwire id_7,
    input tri1 id_8
);
  wire id_10;
  wire id_11;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_2,
      id_7,
      id_8,
      id_1,
      id_1,
      id_5,
      id_4,
      id_1,
      id_0,
      id_5,
      id_7,
      id_7,
      id_6,
      id_6
  );
  assign modCall_1.id_6 = 0;
endmodule
