Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Nov 10 09:30:28 2022
| Host         : LAPTOP-D4PKTBDK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file smg_control_sets_placed.rpt
| Design       : smg
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |              12 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------+------------------------+------------------+----------------+
|   Clock Signal  |  Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------+----------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG  |                |                        |                1 |              2 |
|  BtnL_IBUF_BUFG |                |                        |                1 |              4 |
|  BtnR_IBUF_BUFG |                |                        |                2 |              4 |
|  clk_IBUF_BUFG  | seg[6]_i_1_n_0 |                        |                6 |             12 |
|  clk_IBUF_BUFG  |                | divclk_cnt[31]_i_1_n_0 |                9 |             32 |
+-----------------+----------------+------------------------+------------------+----------------+


