<initialTasks>
SDRAM_0
SRAM2_0
<dependences>
<task>
VU_0
<load>
26717
<comm>
SDRAM_0
3210
<end task>
<task>
UPSAMP_0
<load>
123199
<comm>
SRAM2_0
11310
SDRAM_0
30000
<end task>
<task>
SRAM2_0
<load>
120685
<comm>
BAB_0
2930
RISC_0
16880
IDCT_0
8440
UPSAMP_0
11310
<end task>
<task>
SRAM1_0
<load>
24503
<comm>
MCPU_0
1280
RAST_0
1280
<end task>
<task>
SDRAM_0
<load>
298053
<comm>
BAB_0
2560
UPSAMP_0
30000
ADSP_0
2560
MCPU_0
1280
RAST_0
20260
AU_0
1280
VU_0
3210
<end task>
<task>
RISC_0
<load>
62945
<comm>
SRAM2_0
16880
<end task>
<task>
RAST_0
<load>
71504
<comm>
SRAM1_0
1280
SDRAM_0
20260
<end task>
<task>
MCPU_0
<load>
24420
<comm>
SDRAM_0
1280
SRAM1_0
1280
<end task>
<task>
IDCT_0
<load>
40274
<comm>
SRAM2_0
8440
<end task>
<task>
BAB_0
<load>
32859
<comm>
SRAM2_0
2930
SDRAM_0
2560
<end task>
<task>
AU_0
<load>
20330
<comm>
SDRAM_0
1280
<end task>
<task>
ADSP_0
<load>
24130
<comm>
SDRAM_0
2560
<end task>
<end application>
