Analysis & Synthesis report for Minilab0
Tue Feb 10 16:17:52 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Minilab0|fetch:iFetch|state
 12. State Machine - |Minilab0|fetch:iFetch|mem_wrapper:mw|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Added for RAM Pass-Through Logic
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for fetch:iFetch|mem_wrapper:mw|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Source assignments for mat_mult:iMult|FIFO:input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated
 22. Source assignments for mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated
 23. Source assignments for mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated
 24. Source assignments for mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated
 25. Source assignments for mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated
 26. Source assignments for mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated
 27. Source assignments for mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated
 28. Source assignments for mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated
 29. Source assignments for mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated
 30. Parameter Settings for User Entity Instance: Top-level Entity: |Minilab0
 31. Parameter Settings for User Entity Instance: fetch:iFetch
 32. Parameter Settings for User Entity Instance: fetch:iFetch|mem_wrapper:mw|rom:memory|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: mat_mult:iMult
 34. Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac0
 35. Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac1
 36. Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac2
 37. Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac3
 38. Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac4
 39. Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac5
 40. Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac6
 41. Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac7
 42. Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[0].input_fifo
 43. Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[1].input_fifo
 44. Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[2].input_fifo
 45. Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[3].input_fifo
 46. Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[4].input_fifo
 47. Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[5].input_fifo
 48. Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[6].input_fifo
 49. Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[7].input_fifo
 50. Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:input_fifo
 51. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 52. Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:input_fifo|altsyncram:MEM_rtl_0
 53. Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|altsyncram:MEM_rtl_0
 54. Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|altsyncram:MEM_rtl_0
 55. Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|altsyncram:MEM_rtl_0
 56. Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|altsyncram:MEM_rtl_0
 57. Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|altsyncram:MEM_rtl_0
 58. Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|altsyncram:MEM_rtl_0
 59. Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|altsyncram:MEM_rtl_0
 60. Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|altsyncram:MEM_rtl_0
 61. altsyncram Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "mat_mult:iMult|FIFO:input_fifo"
 63. Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[7].input_fifo"
 64. Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[6].input_fifo"
 65. Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[5].input_fifo"
 66. Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[4].input_fifo"
 67. Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[3].input_fifo"
 68. Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[2].input_fifo"
 69. Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[1].input_fifo"
 70. Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[0].input_fifo"
 71. Port Connectivity Checks: "mat_mult:iMult"
 72. Port Connectivity Checks: "fetch:iFetch|mem_wrapper:mw|rom:memory"
 73. Port Connectivity Checks: "fetch:iFetch|mem_wrapper:mw"
 74. Signal Tap Logic Analyzer Settings
 75. Post-Synthesis Netlist Statistics for Top Partition
 76. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 77. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 78. Elapsed Time Per Partition
 79. Connections to In-System Debugging Instance "auto_signaltap_0"
 80. Analysis & Synthesis Messages
 81. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 10 16:17:51 2026           ;
; Quartus Prime Version           ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name                   ; Minilab0                                        ;
; Top-level Entity Name           ; Minilab0                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 8881                                            ;
; Total pins                      ; 70                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 297,600                                         ;
; Total DSP Blocks                ; 8                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Minilab0           ; Minilab0           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 3.21        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.1%      ;
;     Processor 3            ;  15.1%      ;
;     Processor 4            ;  15.1%      ;
;     Processor 5            ;  14.9%      ;
;     Processor 6            ;  14.8%      ;
;     Processor 7            ;  14.7%      ;
;     Processor 8            ;  14.7%      ;
;     Processor 9            ;  14.6%      ;
;     Processor 10           ;  14.6%      ;
;     Processor 11           ;  14.6%      ;
;     Processor 12           ;  14.6%      ;
;     Processor 13           ;  14.6%      ;
;     Processor 14           ;  14.5%      ;
;     Processor 15           ;  14.5%      ;
;     Processor 16           ;  14.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Minilab0.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv                                                        ;             ;
; rom.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/rom.v                                                              ;             ;
; mat_mult.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mat_mult.sv                                                        ;             ;
; fetch.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fetch.sv                                                           ;             ;
; memory.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/memory.v                                                           ;             ;
; mac.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mac.sv                                                             ;             ;
; fifo.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo.sv                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                           ;             ;
; aglobal251.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/aglobal251.inc                                                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altrom.inc                                                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altram.inc                                                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                             ;             ;
; db/altsyncram_tdg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/altsyncram_tdg1.tdf                                             ;             ;
; input_mem.mif                                                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/input_mem.mif                                                      ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/dffeea.inc                                                                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                   ;             ;
; db/altsyncram_ef84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/altsyncram_ef84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altdpram.tdf                                                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.inc                                                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/muxlut.inc                                                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/bypassff.inc                                                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altshift.inc                                                                                             ;             ;
; db/mux_ilc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/mux_ilc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/declut.inc                                                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                                          ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/cmpconst.inc                                                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                  ;             ;
; db/cntr_cci.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cntr_cci.tdf                                                    ;             ;
; db/cmpr_pac.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cmpr_pac.tdf                                                    ;             ;
; db/cntr_3vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cntr_3vi.tdf                                                    ;             ;
; db/cntr_59i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cntr_59i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                              ; altera_sld  ;
; db/ip/sld93d01841/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                         ;             ;
; db/altsyncram_dco1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/altsyncram_dco1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 4732           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1840           ;
;     -- 7 input functions                    ; 73             ;
;     -- 6 input functions                    ; 438            ;
;     -- 5 input functions                    ; 701            ;
;     -- 4 input functions                    ; 74             ;
;     -- <=3 input functions                  ; 554            ;
;                                             ;                ;
; Dedicated logic registers                   ; 8881           ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 297600         ;
;                                             ;                ;
; Total DSP Blocks                            ; 8              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 6996           ;
; Total fan-out                               ; 48634          ;
; Average fan-out                             ; 4.20           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Minilab0                                                                                                                               ; 1840 (115)          ; 8881 (1)                  ; 297600            ; 8          ; 70   ; 0            ; |Minilab0                                                                                                                                                                                                                                                                                                                                            ; Minilab0                          ; work         ;
;    |fetch:iFetch|                                                                                                                       ; 289 (278)           ; 764 (688)                 ; 576               ; 0          ; 0    ; 0            ; |Minilab0|fetch:iFetch                                                                                                                                                                                                                                                                                                                               ; fetch                             ; work         ;
;       |mem_wrapper:mw|                                                                                                                  ; 11 (11)             ; 76 (76)                   ; 576               ; 0          ; 0    ; 0            ; |Minilab0|fetch:iFetch|mem_wrapper:mw                                                                                                                                                                                                                                                                                                                ; mem_wrapper                       ; work         ;
;          |rom:memory|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |Minilab0|fetch:iFetch|mem_wrapper:mw|rom:memory                                                                                                                                                                                                                                                                                                     ; rom                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |Minilab0|fetch:iFetch|mem_wrapper:mw|rom:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                |altsyncram_tdg1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |Minilab0|fetch:iFetch|mem_wrapper:mw|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_tdg1                   ; work         ;
;    |mat_mult:iMult|                                                                                                                     ; 413 (10)            ; 762 (5)                   ; 576               ; 8          ; 0    ; 0            ; |Minilab0|mat_mult:iMult                                                                                                                                                                                                                                                                                                                             ; mat_mult                          ; work         ;
;       |FIFO:fifo_gen[0].input_fifo|                                                                                                     ; 22 (22)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[0].input_fifo                                                                                                                                                                                                                                                                                                 ; FIFO                              ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_dco1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_dco1                   ; work         ;
;       |FIFO:fifo_gen[1].input_fifo|                                                                                                     ; 25 (25)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[1].input_fifo                                                                                                                                                                                                                                                                                                 ; FIFO                              ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_dco1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_dco1                   ; work         ;
;       |FIFO:fifo_gen[2].input_fifo|                                                                                                     ; 25 (25)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[2].input_fifo                                                                                                                                                                                                                                                                                                 ; FIFO                              ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_dco1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_dco1                   ; work         ;
;       |FIFO:fifo_gen[3].input_fifo|                                                                                                     ; 25 (25)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[3].input_fifo                                                                                                                                                                                                                                                                                                 ; FIFO                              ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_dco1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_dco1                   ; work         ;
;       |FIFO:fifo_gen[4].input_fifo|                                                                                                     ; 25 (25)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[4].input_fifo                                                                                                                                                                                                                                                                                                 ; FIFO                              ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_dco1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_dco1                   ; work         ;
;       |FIFO:fifo_gen[5].input_fifo|                                                                                                     ; 25 (25)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[5].input_fifo                                                                                                                                                                                                                                                                                                 ; FIFO                              ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_dco1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_dco1                   ; work         ;
;       |FIFO:fifo_gen[6].input_fifo|                                                                                                     ; 25 (25)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[6].input_fifo                                                                                                                                                                                                                                                                                                 ; FIFO                              ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_dco1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_dco1                   ; work         ;
;       |FIFO:fifo_gen[7].input_fifo|                                                                                                     ; 25 (25)             ; 42 (42)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[7].input_fifo                                                                                                                                                                                                                                                                                                 ; FIFO                              ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_dco1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_dco1                   ; work         ;
;       |FIFO:input_fifo|                                                                                                                 ; 14 (14)             ; 32 (32)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:input_fifo                                                                                                                                                                                                                                                                                                             ; FIFO                              ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:input_fifo|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_dco1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|FIFO:input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_dco1                   ; work         ;
;       |MAC:mac0|                                                                                                                        ; 24 (24)             ; 48 (48)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|MAC:mac0                                                                                                                                                                                                                                                                                                                    ; MAC                               ; work         ;
;       |MAC:mac1|                                                                                                                        ; 24 (24)             ; 49 (49)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|MAC:mac1                                                                                                                                                                                                                                                                                                                    ; MAC                               ; work         ;
;       |MAC:mac2|                                                                                                                        ; 24 (24)             ; 49 (49)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|MAC:mac2                                                                                                                                                                                                                                                                                                                    ; MAC                               ; work         ;
;       |MAC:mac3|                                                                                                                        ; 24 (24)             ; 49 (49)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|MAC:mac3                                                                                                                                                                                                                                                                                                                    ; MAC                               ; work         ;
;       |MAC:mac4|                                                                                                                        ; 24 (24)             ; 49 (49)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|MAC:mac4                                                                                                                                                                                                                                                                                                                    ; MAC                               ; work         ;
;       |MAC:mac5|                                                                                                                        ; 24 (24)             ; 49 (49)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|MAC:mac5                                                                                                                                                                                                                                                                                                                    ; MAC                               ; work         ;
;       |MAC:mac6|                                                                                                                        ; 24 (24)             ; 48 (48)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|MAC:mac6                                                                                                                                                                                                                                                                                                                    ; MAC                               ; work         ;
;       |MAC:mac7|                                                                                                                        ; 24 (24)             ; 48 (48)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab0|mat_mult:iMult|MAC:mac7                                                                                                                                                                                                                                                                                                                    ; MAC                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 933 (2)             ; 7264 (1158)               ; 296448            ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 931 (0)             ; 6106 (0)                  ; 296448            ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 931 (67)            ; 6106 (2394)               ; 296448            ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 296448            ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ef84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 296448            ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ef84:auto_generated                                                                                                                                                 ; altsyncram_ef84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 70 (70)             ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 703 (1)             ; 2911 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 702 (0)             ; 2895 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1737 (1737)               ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 702 (123)           ; 1158 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:510:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:510:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:511:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:511:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:512:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:512:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:513:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:513:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:514:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:514:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:515:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:515:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:518:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:518:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:519:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:519:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:520:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:520:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:521:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:521:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:522:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:522:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:523:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:523:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:524:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:524:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:525:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:525:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:526:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:526:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:527:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:527:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:528:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:528:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:529:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:529:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:530:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:530:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:531:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:531:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:532:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:532:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:533:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:533:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:534:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:534:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:535:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:535:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:536:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:536:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:537:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:537:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:538:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:538:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:539:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:539:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:540:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:540:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:541:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:541:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:542:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:542:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:543:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:543:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:544:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:544:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:545:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:545:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:546:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:546:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:547:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:547:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:548:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:548:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:549:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:549:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:550:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:550:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:551:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:551:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:552:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:552:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:553:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:553:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:554:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:554:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:555:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:555:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:556:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:556:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:557:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:557:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:558:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:558:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:559:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:559:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:560:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:560:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:561:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:561:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:562:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:562:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:563:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:563:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:564:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:564:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:565:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:565:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:566:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:566:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:567:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:567:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:568:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:568:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:569:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:569:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:570:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:570:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:571:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:571:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:572:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:572:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:573:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:573:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:574:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:574:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:575:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:575:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:576:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:576:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:577:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:577:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:578:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:578:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 0 (0)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 48 (13)             ; 642 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 14 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_cci:auto_generated|                                                                                             ; 14 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cci:auto_generated                                                             ; cntr_cci                          ; work         ;
;                      |cmpr_pac:cmpr1|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cci:auto_generated|cmpr_pac:cmpr1                                              ; cmpr_pac                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_3vi:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated                                                                                      ; cntr_3vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated                                                                            ; cntr_59i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 579 (579)                 ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+
; fetch:iFetch|mem_wrapper:mw|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 9            ; 64           ; --           ; --           ; 576    ; input_mem.mif ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None          ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None          ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None          ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None          ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None          ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None          ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None          ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None          ;
; mat_mult:iMult|FIFO:input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ef84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 579          ; 512          ; 579          ; 296448 ; None          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 8           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 8           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |Minilab0|fetch:iFetch|state                     ;
+-------------+------------+-------------+------------+------------+
; Name        ; state.DONE ; state.FETCH ; state.WAIT ; state.IDLE ;
+-------------+------------+-------------+------------+------------+
; state.IDLE  ; 0          ; 0           ; 0          ; 0          ;
; state.WAIT  ; 0          ; 0           ; 1          ; 1          ;
; state.FETCH ; 0          ; 1           ; 0          ; 1          ;
; state.DONE  ; 1          ; 0           ; 0          ; 1          ;
+-------------+------------+-------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |Minilab0|fetch:iFetch|mem_wrapper:mw|state ;
+---------------+------------+---------------+----------------+
; Name          ; state.IDLE ; state.RESPOND ; state.WAIT     ;
+---------------+------------+---------------+----------------+
; state.IDLE    ; 0          ; 0             ; 0              ;
; state.WAIT    ; 1          ; 0             ; 1              ;
; state.RESPOND ; 1          ; 1             ; 0              ;
+---------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fetch:iFetch|index[0..2]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; mat_mult:iMult|rden[1]                                                                                                                                                                 ; Merged with mat_mult:iMult|En[0]                                                                                                                                                                   ;
; mat_mult:iMult|MAC:mac7|en_d                                                                                                                                                           ; Merged with mat_mult:iMult|En_d[7]                                                                                                                                                                 ;
; mat_mult:iMult|En[6]                                                                                                                                                                   ; Merged with mat_mult:iMult|rden[7]                                                                                                                                                                 ;
; mat_mult:iMult|En[5]                                                                                                                                                                   ; Merged with mat_mult:iMult|rden[6]                                                                                                                                                                 ;
; mat_mult:iMult|En[4]                                                                                                                                                                   ; Merged with mat_mult:iMult|rden[5]                                                                                                                                                                 ;
; mat_mult:iMult|En[3]                                                                                                                                                                   ; Merged with mat_mult:iMult|rden[4]                                                                                                                                                                 ;
; mat_mult:iMult|En[2]                                                                                                                                                                   ; Merged with mat_mult:iMult|rden[3]                                                                                                                                                                 ;
; mat_mult:iMult|MAC:mac0|en_d                                                                                                                                                           ; Merged with mat_mult:iMult|rden[2]                                                                                                                                                                 ;
; mat_mult:iMult|En[1]                                                                                                                                                                   ; Merged with mat_mult:iMult|rden[2]                                                                                                                                                                 ;
; mat_mult:iMult|MAC:mac6|en_d                                                                                                                                                           ; Merged with mat_mult:iMult|En[7]                                                                                                                                                                   ;
; mat_mult:iMult|rden[7]                                                                                                                                                                 ; Merged with mat_mult:iMult|MAC:mac5|en_d                                                                                                                                                           ;
; mat_mult:iMult|rden[6]                                                                                                                                                                 ; Merged with mat_mult:iMult|MAC:mac4|en_d                                                                                                                                                           ;
; mat_mult:iMult|rden[5]                                                                                                                                                                 ; Merged with mat_mult:iMult|MAC:mac3|en_d                                                                                                                                                           ;
; mat_mult:iMult|rden[4]                                                                                                                                                                 ; Merged with mat_mult:iMult|MAC:mac2|en_d                                                                                                                                                           ;
; mat_mult:iMult|rden[3]                                                                                                                                                                 ; Merged with mat_mult:iMult|MAC:mac1|en_d                                                                                                                                                           ;
; mat_mult:iMult|FIFO:input_fifo|count[3]                                                                                                                                                ; Merged with mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|count[3]                                                                                                                                    ;
; mat_mult:iMult|FIFO:input_fifo|count[2]                                                                                                                                                ; Merged with mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|count[2]                                                                                                                                    ;
; mat_mult:iMult|FIFO:input_fifo|count[1]                                                                                                                                                ; Merged with mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|count[1]                                                                                                                                    ;
; mat_mult:iMult|FIFO:input_fifo|count[0]                                                                                                                                                ; Merged with mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|count[0]                                                                                                                                    ;
; mat_mult:iMult|FIFO:input_fifo|wptr[0]                                                                                                                                                 ; Merged with mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|wptr[0]                                                                                                                                     ;
; mat_mult:iMult|FIFO:input_fifo|wptr[1]                                                                                                                                                 ; Merged with mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|wptr[1]                                                                                                                                     ;
; mat_mult:iMult|FIFO:input_fifo|wptr[2]                                                                                                                                                 ; Merged with mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|wptr[2]                                                                                                                                     ;
; mat_mult:iMult|FIFO:input_fifo|rptr[0]                                                                                                                                                 ; Merged with mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|rptr[0]                                                                                                                                     ;
; mat_mult:iMult|FIFO:input_fifo|rptr[1]                                                                                                                                                 ; Merged with mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|rptr[1]                                                                                                                                     ;
; mat_mult:iMult|FIFO:input_fifo|rptr[2]                                                                                                                                                 ; Merged with mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|rptr[2]                                                                                                                                     ;
; fetch:iFetch|state~4                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; fetch:iFetch|state~5                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 30                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 22                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8881  ;
; Number of registers using Synchronous Clear  ; 114   ;
; Number of registers using Synchronous Load   ; 705   ;
; Number of registers using Asynchronous Clear ; 3157  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3367  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fetch:iFetch|index[5]                                                                                                                                                                                                                                                                                                           ; 75      ;
; fetch:iFetch|index[4]                                                                                                                                                                                                                                                                                                           ; 148     ;
; fetch:iFetch|index[3]                                                                                                                                                                                                                                                                                                           ; 149     ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                             ;
+-----------------------------------------------------------------+------------------------------------------------------+
; Register Name                                                   ; RAM Name                                             ;
+-----------------------------------------------------------------+------------------------------------------------------+
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[0]              ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[1]              ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[2]              ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[3]              ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[4]              ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[5]              ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[6]              ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[7]              ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[8]              ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[9]              ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[10]             ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[11]             ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[12]             ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[13]             ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0_bypass[14]             ; mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0             ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[0]  ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[1]  ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[2]  ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[3]  ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[4]  ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[5]  ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[6]  ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[7]  ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[8]  ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[9]  ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[10] ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[11] ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[12] ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[13] ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0_bypass[14] ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[0]  ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[1]  ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[2]  ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[3]  ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[4]  ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[5]  ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[6]  ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[7]  ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[8]  ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[9]  ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[10] ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[11] ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[12] ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[13] ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0_bypass[14] ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[0]  ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[1]  ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[2]  ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[3]  ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[4]  ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[5]  ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[6]  ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[7]  ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[8]  ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[9]  ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[10] ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[11] ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[12] ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[13] ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0_bypass[14] ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[0]  ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[1]  ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[2]  ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[3]  ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[4]  ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[5]  ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[6]  ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[7]  ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[8]  ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[9]  ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[10] ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[11] ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[12] ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[13] ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0_bypass[14] ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[0]  ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[1]  ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[2]  ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[3]  ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[4]  ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[5]  ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[6]  ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[7]  ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[8]  ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[9]  ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[10] ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[11] ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[12] ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[13] ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0_bypass[14] ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[0]  ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[1]  ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[2]  ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[3]  ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[4]  ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[5]  ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[6]  ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[7]  ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[8]  ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[9]  ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[10] ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[11] ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[12] ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[13] ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0_bypass[14] ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[0]  ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[1]  ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[2]  ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[3]  ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[4]  ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[5]  ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[6]  ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[7]  ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[8]  ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[9]  ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[10] ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[11] ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[12] ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[13] ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0_bypass[14] ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[0]  ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[1]  ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[2]  ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[3]  ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[4]  ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[5]  ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[6]  ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[7]  ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[8]  ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[9]  ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[10] ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[11] ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[12] ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[13] ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0_bypass[14] ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0 ;
+-----------------------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|count[0]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|count[1]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|count[0]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|count[0]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|count[2]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|count[3]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|count[1]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|count[2]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|o_data[7]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:input_fifo|o_data[2]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|o_data[3]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|o_data[5]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|o_data[0]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|o_data[4]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|o_data[6]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|o_data[7]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Minilab0|mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|o_data[2]                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 72 bits   ; 360 LEs       ; 360 LEs              ; 0 LEs                  ; Yes        ; |Minilab0|fetch:iFetch|b0[4]                                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Minilab0|fetch:iFetch|mem_wrapper:mw|delay_counter[0]                                                                                                                                                                                                                                                                                                             ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |Minilab0|Mux0                                                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Minilab0|fetch:iFetch|Selector4                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Minilab0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Minilab0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fetch:iFetch|mem_wrapper:mw|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for mat_mult:iMult|FIFO:input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|altsyncram:MEM_rtl_0|altsyncram_dco1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Minilab0 ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; HEX_0          ; 1000000 ; Unsigned Binary                               ;
; HEX_1          ; 1111001 ; Unsigned Binary                               ;
; HEX_2          ; 0100100 ; Unsigned Binary                               ;
; HEX_3          ; 0110000 ; Unsigned Binary                               ;
; HEX_4          ; 0011001 ; Unsigned Binary                               ;
; HEX_5          ; 0010010 ; Unsigned Binary                               ;
; HEX_6          ; 0000010 ; Unsigned Binary                               ;
; HEX_7          ; 1111000 ; Unsigned Binary                               ;
; HEX_8          ; 0000000 ; Unsigned Binary                               ;
; HEX_9          ; 0011000 ; Unsigned Binary                               ;
; HEX_10         ; 0001000 ; Unsigned Binary                               ;
; HEX_11         ; 0000011 ; Unsigned Binary                               ;
; HEX_12         ; 1000110 ; Unsigned Binary                               ;
; HEX_13         ; 0100001 ; Unsigned Binary                               ;
; HEX_14         ; 0000110 ; Unsigned Binary                               ;
; HEX_15         ; 0001110 ; Unsigned Binary                               ;
; OFF            ; 1111111 ; Unsigned Binary                               ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:iFetch ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; DEPTHA         ; 8     ; Signed Integer                   ;
; DATA_WIDTH     ; 64    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:iFetch|mem_wrapper:mw|rom:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 64                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 9                    ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; input_mem.mif        ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_tdg1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                     ;
; DEPTH          ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac5 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac6 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|MAC:mac7 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[0].input_fifo ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[1].input_fifo ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[2].input_fifo ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[3].input_fifo ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[4].input_fifo ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[5].input_fifo ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[6].input_fifo ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:fifo_gen[7].input_fifo ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mat_mult:iMult|FIFO:input_fifo ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                     ;
; DATA_WIDTH     ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 579                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 579                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 1760                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 579                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:input_fifo|altsyncram:MEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                  ;
; WIDTHAD_A                          ; 3                    ; Untyped                                  ;
; NUMWORDS_A                         ; 8                    ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                  ;
; WIDTHAD_B                          ; 3                    ; Untyped                                  ;
; NUMWORDS_B                         ; 8                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_dco1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|altsyncram:MEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 3                    ; Untyped                                              ;
; NUMWORDS_A                         ; 8                    ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 3                    ; Untyped                                              ;
; NUMWORDS_B                         ; 8                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_dco1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|altsyncram:MEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 3                    ; Untyped                                              ;
; NUMWORDS_A                         ; 8                    ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 3                    ; Untyped                                              ;
; NUMWORDS_B                         ; 8                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_dco1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|altsyncram:MEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 3                    ; Untyped                                              ;
; NUMWORDS_A                         ; 8                    ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 3                    ; Untyped                                              ;
; NUMWORDS_B                         ; 8                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_dco1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|altsyncram:MEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 3                    ; Untyped                                              ;
; NUMWORDS_A                         ; 8                    ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 3                    ; Untyped                                              ;
; NUMWORDS_B                         ; 8                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_dco1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|altsyncram:MEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 3                    ; Untyped                                              ;
; NUMWORDS_A                         ; 8                    ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 3                    ; Untyped                                              ;
; NUMWORDS_B                         ; 8                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_dco1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|altsyncram:MEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 3                    ; Untyped                                              ;
; NUMWORDS_A                         ; 8                    ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 3                    ; Untyped                                              ;
; NUMWORDS_B                         ; 8                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_dco1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|altsyncram:MEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 3                    ; Untyped                                              ;
; NUMWORDS_A                         ; 8                    ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 3                    ; Untyped                                              ;
; NUMWORDS_B                         ; 8                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_dco1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|altsyncram:MEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 3                    ; Untyped                                              ;
; NUMWORDS_A                         ; 8                    ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 3                    ; Untyped                                              ;
; NUMWORDS_B                         ; 8                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_dco1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                     ;
; Entity Instance                           ; fetch:iFetch|mem_wrapper:mw|rom:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 64                                                                     ;
;     -- NUMWORDS_A                         ; 9                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; mat_mult:iMult|FIFO:input_fifo|altsyncram:MEM_rtl_0                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
; Entity Instance                           ; mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|altsyncram:MEM_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
; Entity Instance                           ; mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|altsyncram:MEM_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
; Entity Instance                           ; mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|altsyncram:MEM_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
; Entity Instance                           ; mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|altsyncram:MEM_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
; Entity Instance                           ; mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|altsyncram:MEM_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
; Entity Instance                           ; mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|altsyncram:MEM_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
; Entity Instance                           ; mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|altsyncram:MEM_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
; Entity Instance                           ; mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|altsyncram:MEM_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
+-------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mat_mult:iMult|FIFO:input_fifo"                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[7].input_fifo"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[6].input_fifo"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[5].input_fifo"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[4].input_fifo"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[3].input_fifo"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[2].input_fifo"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[1].input_fifo"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mat_mult:iMult|FIFO:fifo_gen[0].input_fifo"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "mat_mult:iMult" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; Clr  ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch:iFetch|mem_wrapper:mw|rom:memory"                                                                                                                                            ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "fetch:iFetch|mem_wrapper:mw"  ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; waitrequest ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 579                 ; 579              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1527                        ;
;     CLR               ; 83                          ;
;     ENA               ; 724                         ;
;     ENA CLR           ; 612                         ;
;     plain             ; 108                         ;
; arriav_lcell_comb     ; 819                         ;
;     arith             ; 223                         ;
;         1 data inputs ; 94                          ;
;         2 data inputs ; 129                         ;
;     extend            ; 72                          ;
;         7 data inputs ; 72                          ;
;     normal            ; 524                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 126                         ;
;         4 data inputs ; 31                          ;
;         5 data inputs ; 45                          ;
;         6 data inputs ; 273                         ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 649                         ;
; stratixv_ram_block    ; 136                         ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.85                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 7264                                                   ;
;     CLR               ; 5                                                      ;
;     CLR SLD           ; 615                                                    ;
;     ENA               ; 68                                                     ;
;     ENA CLR           ; 1777                                                   ;
;     ENA CLR SCLR      ; 28                                                     ;
;     ENA SCLR          ; 31                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 32                                                     ;
;     SCLR SLD          ; 15                                                     ;
;     plain             ; 4660                                                   ;
; arriav_lcell_comb     ; 933                                                    ;
;     arith             ; 88                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 83                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 845                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 11                                                     ;
;         2 data inputs ; 12                                                     ;
;         3 data inputs ; 8                                                      ;
;         4 data inputs ; 28                                                     ;
;         5 data inputs ; 632                                                    ;
;         6 data inputs ; 152                                                    ;
; boundary_port         ; 2979                                                   ;
; stratixv_ram_block    ; 579                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.73                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 90                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 89                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:15     ;
; Top                            ; 00:00:03     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                    ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLOCK_50                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; fetch:iFetch|MEM[0][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][0]              ; N/A     ;
; fetch:iFetch|MEM[0][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][0]              ; N/A     ;
; fetch:iFetch|MEM[0][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][10]             ; N/A     ;
; fetch:iFetch|MEM[0][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][10]             ; N/A     ;
; fetch:iFetch|MEM[0][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][11]             ; N/A     ;
; fetch:iFetch|MEM[0][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][11]             ; N/A     ;
; fetch:iFetch|MEM[0][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][12]             ; N/A     ;
; fetch:iFetch|MEM[0][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][12]             ; N/A     ;
; fetch:iFetch|MEM[0][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][13]             ; N/A     ;
; fetch:iFetch|MEM[0][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][13]             ; N/A     ;
; fetch:iFetch|MEM[0][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][14]             ; N/A     ;
; fetch:iFetch|MEM[0][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][14]             ; N/A     ;
; fetch:iFetch|MEM[0][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][15]             ; N/A     ;
; fetch:iFetch|MEM[0][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][15]             ; N/A     ;
; fetch:iFetch|MEM[0][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][16]             ; N/A     ;
; fetch:iFetch|MEM[0][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][16]             ; N/A     ;
; fetch:iFetch|MEM[0][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][17]             ; N/A     ;
; fetch:iFetch|MEM[0][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][17]             ; N/A     ;
; fetch:iFetch|MEM[0][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][18]             ; N/A     ;
; fetch:iFetch|MEM[0][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][18]             ; N/A     ;
; fetch:iFetch|MEM[0][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][19]             ; N/A     ;
; fetch:iFetch|MEM[0][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][19]             ; N/A     ;
; fetch:iFetch|MEM[0][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][1]              ; N/A     ;
; fetch:iFetch|MEM[0][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][1]              ; N/A     ;
; fetch:iFetch|MEM[0][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][20]             ; N/A     ;
; fetch:iFetch|MEM[0][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][20]             ; N/A     ;
; fetch:iFetch|MEM[0][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][21]             ; N/A     ;
; fetch:iFetch|MEM[0][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][21]             ; N/A     ;
; fetch:iFetch|MEM[0][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][22]             ; N/A     ;
; fetch:iFetch|MEM[0][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][22]             ; N/A     ;
; fetch:iFetch|MEM[0][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][23]             ; N/A     ;
; fetch:iFetch|MEM[0][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][23]             ; N/A     ;
; fetch:iFetch|MEM[0][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][24]             ; N/A     ;
; fetch:iFetch|MEM[0][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][24]             ; N/A     ;
; fetch:iFetch|MEM[0][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][25]             ; N/A     ;
; fetch:iFetch|MEM[0][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][25]             ; N/A     ;
; fetch:iFetch|MEM[0][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][26]             ; N/A     ;
; fetch:iFetch|MEM[0][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][26]             ; N/A     ;
; fetch:iFetch|MEM[0][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][27]             ; N/A     ;
; fetch:iFetch|MEM[0][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][27]             ; N/A     ;
; fetch:iFetch|MEM[0][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][28]             ; N/A     ;
; fetch:iFetch|MEM[0][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][28]             ; N/A     ;
; fetch:iFetch|MEM[0][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][29]             ; N/A     ;
; fetch:iFetch|MEM[0][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][29]             ; N/A     ;
; fetch:iFetch|MEM[0][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][2]              ; N/A     ;
; fetch:iFetch|MEM[0][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][2]              ; N/A     ;
; fetch:iFetch|MEM[0][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][30]             ; N/A     ;
; fetch:iFetch|MEM[0][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][30]             ; N/A     ;
; fetch:iFetch|MEM[0][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][31]             ; N/A     ;
; fetch:iFetch|MEM[0][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][31]             ; N/A     ;
; fetch:iFetch|MEM[0][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][32]             ; N/A     ;
; fetch:iFetch|MEM[0][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][32]             ; N/A     ;
; fetch:iFetch|MEM[0][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][33]             ; N/A     ;
; fetch:iFetch|MEM[0][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][33]             ; N/A     ;
; fetch:iFetch|MEM[0][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][34]             ; N/A     ;
; fetch:iFetch|MEM[0][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][34]             ; N/A     ;
; fetch:iFetch|MEM[0][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][35]             ; N/A     ;
; fetch:iFetch|MEM[0][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][35]             ; N/A     ;
; fetch:iFetch|MEM[0][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][36]             ; N/A     ;
; fetch:iFetch|MEM[0][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][36]             ; N/A     ;
; fetch:iFetch|MEM[0][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][37]             ; N/A     ;
; fetch:iFetch|MEM[0][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][37]             ; N/A     ;
; fetch:iFetch|MEM[0][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][38]             ; N/A     ;
; fetch:iFetch|MEM[0][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][38]             ; N/A     ;
; fetch:iFetch|MEM[0][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][39]             ; N/A     ;
; fetch:iFetch|MEM[0][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][39]             ; N/A     ;
; fetch:iFetch|MEM[0][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][3]              ; N/A     ;
; fetch:iFetch|MEM[0][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][3]              ; N/A     ;
; fetch:iFetch|MEM[0][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][40]             ; N/A     ;
; fetch:iFetch|MEM[0][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][40]             ; N/A     ;
; fetch:iFetch|MEM[0][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][41]             ; N/A     ;
; fetch:iFetch|MEM[0][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][41]             ; N/A     ;
; fetch:iFetch|MEM[0][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][42]             ; N/A     ;
; fetch:iFetch|MEM[0][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][42]             ; N/A     ;
; fetch:iFetch|MEM[0][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][43]             ; N/A     ;
; fetch:iFetch|MEM[0][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][43]             ; N/A     ;
; fetch:iFetch|MEM[0][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][44]             ; N/A     ;
; fetch:iFetch|MEM[0][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][44]             ; N/A     ;
; fetch:iFetch|MEM[0][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][45]             ; N/A     ;
; fetch:iFetch|MEM[0][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][45]             ; N/A     ;
; fetch:iFetch|MEM[0][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][46]             ; N/A     ;
; fetch:iFetch|MEM[0][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][46]             ; N/A     ;
; fetch:iFetch|MEM[0][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][47]             ; N/A     ;
; fetch:iFetch|MEM[0][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][47]             ; N/A     ;
; fetch:iFetch|MEM[0][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][48]             ; N/A     ;
; fetch:iFetch|MEM[0][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][48]             ; N/A     ;
; fetch:iFetch|MEM[0][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][49]             ; N/A     ;
; fetch:iFetch|MEM[0][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][49]             ; N/A     ;
; fetch:iFetch|MEM[0][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][4]              ; N/A     ;
; fetch:iFetch|MEM[0][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][4]              ; N/A     ;
; fetch:iFetch|MEM[0][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][50]             ; N/A     ;
; fetch:iFetch|MEM[0][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][50]             ; N/A     ;
; fetch:iFetch|MEM[0][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][51]             ; N/A     ;
; fetch:iFetch|MEM[0][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][51]             ; N/A     ;
; fetch:iFetch|MEM[0][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][52]             ; N/A     ;
; fetch:iFetch|MEM[0][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][52]             ; N/A     ;
; fetch:iFetch|MEM[0][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][53]             ; N/A     ;
; fetch:iFetch|MEM[0][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][53]             ; N/A     ;
; fetch:iFetch|MEM[0][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][54]             ; N/A     ;
; fetch:iFetch|MEM[0][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][54]             ; N/A     ;
; fetch:iFetch|MEM[0][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][55]             ; N/A     ;
; fetch:iFetch|MEM[0][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][55]             ; N/A     ;
; fetch:iFetch|MEM[0][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][56]             ; N/A     ;
; fetch:iFetch|MEM[0][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][56]             ; N/A     ;
; fetch:iFetch|MEM[0][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][57]             ; N/A     ;
; fetch:iFetch|MEM[0][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][57]             ; N/A     ;
; fetch:iFetch|MEM[0][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][58]             ; N/A     ;
; fetch:iFetch|MEM[0][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][58]             ; N/A     ;
; fetch:iFetch|MEM[0][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][59]             ; N/A     ;
; fetch:iFetch|MEM[0][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][59]             ; N/A     ;
; fetch:iFetch|MEM[0][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][5]              ; N/A     ;
; fetch:iFetch|MEM[0][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][5]              ; N/A     ;
; fetch:iFetch|MEM[0][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][60]             ; N/A     ;
; fetch:iFetch|MEM[0][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][60]             ; N/A     ;
; fetch:iFetch|MEM[0][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][61]             ; N/A     ;
; fetch:iFetch|MEM[0][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][61]             ; N/A     ;
; fetch:iFetch|MEM[0][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][62]             ; N/A     ;
; fetch:iFetch|MEM[0][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][62]             ; N/A     ;
; fetch:iFetch|MEM[0][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][63]             ; N/A     ;
; fetch:iFetch|MEM[0][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][63]             ; N/A     ;
; fetch:iFetch|MEM[0][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][6]              ; N/A     ;
; fetch:iFetch|MEM[0][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][6]              ; N/A     ;
; fetch:iFetch|MEM[0][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][7]              ; N/A     ;
; fetch:iFetch|MEM[0][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][7]              ; N/A     ;
; fetch:iFetch|MEM[0][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][8]              ; N/A     ;
; fetch:iFetch|MEM[0][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][8]              ; N/A     ;
; fetch:iFetch|MEM[0][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][9]              ; N/A     ;
; fetch:iFetch|MEM[0][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[0][9]              ; N/A     ;
; fetch:iFetch|MEM[1][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][0]              ; N/A     ;
; fetch:iFetch|MEM[1][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][0]              ; N/A     ;
; fetch:iFetch|MEM[1][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][10]             ; N/A     ;
; fetch:iFetch|MEM[1][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][10]             ; N/A     ;
; fetch:iFetch|MEM[1][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][11]             ; N/A     ;
; fetch:iFetch|MEM[1][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][11]             ; N/A     ;
; fetch:iFetch|MEM[1][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][12]             ; N/A     ;
; fetch:iFetch|MEM[1][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][12]             ; N/A     ;
; fetch:iFetch|MEM[1][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][13]             ; N/A     ;
; fetch:iFetch|MEM[1][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][13]             ; N/A     ;
; fetch:iFetch|MEM[1][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][14]             ; N/A     ;
; fetch:iFetch|MEM[1][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][14]             ; N/A     ;
; fetch:iFetch|MEM[1][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][15]             ; N/A     ;
; fetch:iFetch|MEM[1][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][15]             ; N/A     ;
; fetch:iFetch|MEM[1][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][16]             ; N/A     ;
; fetch:iFetch|MEM[1][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][16]             ; N/A     ;
; fetch:iFetch|MEM[1][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][17]             ; N/A     ;
; fetch:iFetch|MEM[1][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][17]             ; N/A     ;
; fetch:iFetch|MEM[1][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][18]             ; N/A     ;
; fetch:iFetch|MEM[1][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][18]             ; N/A     ;
; fetch:iFetch|MEM[1][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][19]             ; N/A     ;
; fetch:iFetch|MEM[1][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][19]             ; N/A     ;
; fetch:iFetch|MEM[1][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][1]              ; N/A     ;
; fetch:iFetch|MEM[1][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][1]              ; N/A     ;
; fetch:iFetch|MEM[1][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][20]             ; N/A     ;
; fetch:iFetch|MEM[1][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][20]             ; N/A     ;
; fetch:iFetch|MEM[1][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][21]             ; N/A     ;
; fetch:iFetch|MEM[1][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][21]             ; N/A     ;
; fetch:iFetch|MEM[1][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][22]             ; N/A     ;
; fetch:iFetch|MEM[1][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][22]             ; N/A     ;
; fetch:iFetch|MEM[1][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][23]             ; N/A     ;
; fetch:iFetch|MEM[1][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][23]             ; N/A     ;
; fetch:iFetch|MEM[1][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][24]             ; N/A     ;
; fetch:iFetch|MEM[1][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][24]             ; N/A     ;
; fetch:iFetch|MEM[1][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][25]             ; N/A     ;
; fetch:iFetch|MEM[1][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][25]             ; N/A     ;
; fetch:iFetch|MEM[1][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][26]             ; N/A     ;
; fetch:iFetch|MEM[1][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][26]             ; N/A     ;
; fetch:iFetch|MEM[1][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][27]             ; N/A     ;
; fetch:iFetch|MEM[1][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][27]             ; N/A     ;
; fetch:iFetch|MEM[1][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][28]             ; N/A     ;
; fetch:iFetch|MEM[1][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][28]             ; N/A     ;
; fetch:iFetch|MEM[1][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][29]             ; N/A     ;
; fetch:iFetch|MEM[1][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][29]             ; N/A     ;
; fetch:iFetch|MEM[1][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][2]              ; N/A     ;
; fetch:iFetch|MEM[1][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][2]              ; N/A     ;
; fetch:iFetch|MEM[1][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][30]             ; N/A     ;
; fetch:iFetch|MEM[1][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][30]             ; N/A     ;
; fetch:iFetch|MEM[1][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][31]             ; N/A     ;
; fetch:iFetch|MEM[1][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][31]             ; N/A     ;
; fetch:iFetch|MEM[1][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][32]             ; N/A     ;
; fetch:iFetch|MEM[1][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][32]             ; N/A     ;
; fetch:iFetch|MEM[1][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][33]             ; N/A     ;
; fetch:iFetch|MEM[1][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][33]             ; N/A     ;
; fetch:iFetch|MEM[1][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][34]             ; N/A     ;
; fetch:iFetch|MEM[1][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][34]             ; N/A     ;
; fetch:iFetch|MEM[1][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][35]             ; N/A     ;
; fetch:iFetch|MEM[1][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][35]             ; N/A     ;
; fetch:iFetch|MEM[1][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][36]             ; N/A     ;
; fetch:iFetch|MEM[1][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][36]             ; N/A     ;
; fetch:iFetch|MEM[1][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][37]             ; N/A     ;
; fetch:iFetch|MEM[1][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][37]             ; N/A     ;
; fetch:iFetch|MEM[1][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][38]             ; N/A     ;
; fetch:iFetch|MEM[1][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][38]             ; N/A     ;
; fetch:iFetch|MEM[1][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][39]             ; N/A     ;
; fetch:iFetch|MEM[1][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][39]             ; N/A     ;
; fetch:iFetch|MEM[1][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][3]              ; N/A     ;
; fetch:iFetch|MEM[1][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][3]              ; N/A     ;
; fetch:iFetch|MEM[1][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][40]             ; N/A     ;
; fetch:iFetch|MEM[1][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][40]             ; N/A     ;
; fetch:iFetch|MEM[1][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][41]             ; N/A     ;
; fetch:iFetch|MEM[1][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][41]             ; N/A     ;
; fetch:iFetch|MEM[1][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][42]             ; N/A     ;
; fetch:iFetch|MEM[1][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][42]             ; N/A     ;
; fetch:iFetch|MEM[1][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][43]             ; N/A     ;
; fetch:iFetch|MEM[1][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][43]             ; N/A     ;
; fetch:iFetch|MEM[1][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][44]             ; N/A     ;
; fetch:iFetch|MEM[1][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][44]             ; N/A     ;
; fetch:iFetch|MEM[1][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][45]             ; N/A     ;
; fetch:iFetch|MEM[1][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][45]             ; N/A     ;
; fetch:iFetch|MEM[1][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][46]             ; N/A     ;
; fetch:iFetch|MEM[1][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][46]             ; N/A     ;
; fetch:iFetch|MEM[1][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][47]             ; N/A     ;
; fetch:iFetch|MEM[1][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][47]             ; N/A     ;
; fetch:iFetch|MEM[1][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][48]             ; N/A     ;
; fetch:iFetch|MEM[1][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][48]             ; N/A     ;
; fetch:iFetch|MEM[1][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][49]             ; N/A     ;
; fetch:iFetch|MEM[1][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][49]             ; N/A     ;
; fetch:iFetch|MEM[1][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][4]              ; N/A     ;
; fetch:iFetch|MEM[1][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][4]              ; N/A     ;
; fetch:iFetch|MEM[1][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][50]             ; N/A     ;
; fetch:iFetch|MEM[1][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][50]             ; N/A     ;
; fetch:iFetch|MEM[1][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][51]             ; N/A     ;
; fetch:iFetch|MEM[1][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][51]             ; N/A     ;
; fetch:iFetch|MEM[1][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][52]             ; N/A     ;
; fetch:iFetch|MEM[1][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][52]             ; N/A     ;
; fetch:iFetch|MEM[1][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][53]             ; N/A     ;
; fetch:iFetch|MEM[1][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][53]             ; N/A     ;
; fetch:iFetch|MEM[1][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][54]             ; N/A     ;
; fetch:iFetch|MEM[1][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][54]             ; N/A     ;
; fetch:iFetch|MEM[1][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][55]             ; N/A     ;
; fetch:iFetch|MEM[1][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][55]             ; N/A     ;
; fetch:iFetch|MEM[1][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][56]             ; N/A     ;
; fetch:iFetch|MEM[1][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][56]             ; N/A     ;
; fetch:iFetch|MEM[1][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][57]             ; N/A     ;
; fetch:iFetch|MEM[1][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][57]             ; N/A     ;
; fetch:iFetch|MEM[1][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][58]             ; N/A     ;
; fetch:iFetch|MEM[1][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][58]             ; N/A     ;
; fetch:iFetch|MEM[1][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][59]             ; N/A     ;
; fetch:iFetch|MEM[1][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][59]             ; N/A     ;
; fetch:iFetch|MEM[1][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][5]              ; N/A     ;
; fetch:iFetch|MEM[1][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][5]              ; N/A     ;
; fetch:iFetch|MEM[1][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][60]             ; N/A     ;
; fetch:iFetch|MEM[1][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][60]             ; N/A     ;
; fetch:iFetch|MEM[1][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][61]             ; N/A     ;
; fetch:iFetch|MEM[1][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][61]             ; N/A     ;
; fetch:iFetch|MEM[1][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][62]             ; N/A     ;
; fetch:iFetch|MEM[1][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][62]             ; N/A     ;
; fetch:iFetch|MEM[1][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][63]             ; N/A     ;
; fetch:iFetch|MEM[1][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][63]             ; N/A     ;
; fetch:iFetch|MEM[1][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][6]              ; N/A     ;
; fetch:iFetch|MEM[1][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][6]              ; N/A     ;
; fetch:iFetch|MEM[1][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][7]              ; N/A     ;
; fetch:iFetch|MEM[1][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][7]              ; N/A     ;
; fetch:iFetch|MEM[1][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][8]              ; N/A     ;
; fetch:iFetch|MEM[1][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][8]              ; N/A     ;
; fetch:iFetch|MEM[1][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][9]              ; N/A     ;
; fetch:iFetch|MEM[1][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[1][9]              ; N/A     ;
; fetch:iFetch|MEM[2][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][0]              ; N/A     ;
; fetch:iFetch|MEM[2][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][0]              ; N/A     ;
; fetch:iFetch|MEM[2][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][10]             ; N/A     ;
; fetch:iFetch|MEM[2][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][10]             ; N/A     ;
; fetch:iFetch|MEM[2][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][11]             ; N/A     ;
; fetch:iFetch|MEM[2][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][11]             ; N/A     ;
; fetch:iFetch|MEM[2][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][12]             ; N/A     ;
; fetch:iFetch|MEM[2][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][12]             ; N/A     ;
; fetch:iFetch|MEM[2][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][13]             ; N/A     ;
; fetch:iFetch|MEM[2][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][13]             ; N/A     ;
; fetch:iFetch|MEM[2][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][14]             ; N/A     ;
; fetch:iFetch|MEM[2][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][14]             ; N/A     ;
; fetch:iFetch|MEM[2][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][15]             ; N/A     ;
; fetch:iFetch|MEM[2][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][15]             ; N/A     ;
; fetch:iFetch|MEM[2][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][16]             ; N/A     ;
; fetch:iFetch|MEM[2][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][16]             ; N/A     ;
; fetch:iFetch|MEM[2][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][17]             ; N/A     ;
; fetch:iFetch|MEM[2][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][17]             ; N/A     ;
; fetch:iFetch|MEM[2][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][18]             ; N/A     ;
; fetch:iFetch|MEM[2][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][18]             ; N/A     ;
; fetch:iFetch|MEM[2][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][19]             ; N/A     ;
; fetch:iFetch|MEM[2][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][19]             ; N/A     ;
; fetch:iFetch|MEM[2][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][1]              ; N/A     ;
; fetch:iFetch|MEM[2][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][1]              ; N/A     ;
; fetch:iFetch|MEM[2][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][20]             ; N/A     ;
; fetch:iFetch|MEM[2][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][20]             ; N/A     ;
; fetch:iFetch|MEM[2][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][21]             ; N/A     ;
; fetch:iFetch|MEM[2][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][21]             ; N/A     ;
; fetch:iFetch|MEM[2][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][22]             ; N/A     ;
; fetch:iFetch|MEM[2][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][22]             ; N/A     ;
; fetch:iFetch|MEM[2][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][23]             ; N/A     ;
; fetch:iFetch|MEM[2][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][23]             ; N/A     ;
; fetch:iFetch|MEM[2][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][24]             ; N/A     ;
; fetch:iFetch|MEM[2][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][24]             ; N/A     ;
; fetch:iFetch|MEM[2][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][25]             ; N/A     ;
; fetch:iFetch|MEM[2][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][25]             ; N/A     ;
; fetch:iFetch|MEM[2][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][26]             ; N/A     ;
; fetch:iFetch|MEM[2][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][26]             ; N/A     ;
; fetch:iFetch|MEM[2][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][27]             ; N/A     ;
; fetch:iFetch|MEM[2][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][27]             ; N/A     ;
; fetch:iFetch|MEM[2][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][28]             ; N/A     ;
; fetch:iFetch|MEM[2][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][28]             ; N/A     ;
; fetch:iFetch|MEM[2][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][29]             ; N/A     ;
; fetch:iFetch|MEM[2][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][29]             ; N/A     ;
; fetch:iFetch|MEM[2][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][2]              ; N/A     ;
; fetch:iFetch|MEM[2][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][2]              ; N/A     ;
; fetch:iFetch|MEM[2][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][30]             ; N/A     ;
; fetch:iFetch|MEM[2][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][30]             ; N/A     ;
; fetch:iFetch|MEM[2][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][31]             ; N/A     ;
; fetch:iFetch|MEM[2][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][31]             ; N/A     ;
; fetch:iFetch|MEM[2][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][32]             ; N/A     ;
; fetch:iFetch|MEM[2][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][32]             ; N/A     ;
; fetch:iFetch|MEM[2][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][33]             ; N/A     ;
; fetch:iFetch|MEM[2][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][33]             ; N/A     ;
; fetch:iFetch|MEM[2][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][34]             ; N/A     ;
; fetch:iFetch|MEM[2][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][34]             ; N/A     ;
; fetch:iFetch|MEM[2][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][35]             ; N/A     ;
; fetch:iFetch|MEM[2][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][35]             ; N/A     ;
; fetch:iFetch|MEM[2][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][36]             ; N/A     ;
; fetch:iFetch|MEM[2][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][36]             ; N/A     ;
; fetch:iFetch|MEM[2][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][37]             ; N/A     ;
; fetch:iFetch|MEM[2][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][37]             ; N/A     ;
; fetch:iFetch|MEM[2][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][38]             ; N/A     ;
; fetch:iFetch|MEM[2][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][38]             ; N/A     ;
; fetch:iFetch|MEM[2][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][39]             ; N/A     ;
; fetch:iFetch|MEM[2][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][39]             ; N/A     ;
; fetch:iFetch|MEM[2][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][3]              ; N/A     ;
; fetch:iFetch|MEM[2][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][3]              ; N/A     ;
; fetch:iFetch|MEM[2][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][40]             ; N/A     ;
; fetch:iFetch|MEM[2][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][40]             ; N/A     ;
; fetch:iFetch|MEM[2][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][41]             ; N/A     ;
; fetch:iFetch|MEM[2][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][41]             ; N/A     ;
; fetch:iFetch|MEM[2][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][42]             ; N/A     ;
; fetch:iFetch|MEM[2][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][42]             ; N/A     ;
; fetch:iFetch|MEM[2][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][43]             ; N/A     ;
; fetch:iFetch|MEM[2][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][43]             ; N/A     ;
; fetch:iFetch|MEM[2][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][44]             ; N/A     ;
; fetch:iFetch|MEM[2][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][44]             ; N/A     ;
; fetch:iFetch|MEM[2][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][45]             ; N/A     ;
; fetch:iFetch|MEM[2][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][45]             ; N/A     ;
; fetch:iFetch|MEM[2][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][46]             ; N/A     ;
; fetch:iFetch|MEM[2][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][46]             ; N/A     ;
; fetch:iFetch|MEM[2][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][47]             ; N/A     ;
; fetch:iFetch|MEM[2][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][47]             ; N/A     ;
; fetch:iFetch|MEM[2][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][48]             ; N/A     ;
; fetch:iFetch|MEM[2][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][48]             ; N/A     ;
; fetch:iFetch|MEM[2][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][49]             ; N/A     ;
; fetch:iFetch|MEM[2][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][49]             ; N/A     ;
; fetch:iFetch|MEM[2][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][4]              ; N/A     ;
; fetch:iFetch|MEM[2][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][4]              ; N/A     ;
; fetch:iFetch|MEM[2][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][50]             ; N/A     ;
; fetch:iFetch|MEM[2][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][50]             ; N/A     ;
; fetch:iFetch|MEM[2][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][51]             ; N/A     ;
; fetch:iFetch|MEM[2][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][51]             ; N/A     ;
; fetch:iFetch|MEM[2][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][52]             ; N/A     ;
; fetch:iFetch|MEM[2][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][52]             ; N/A     ;
; fetch:iFetch|MEM[2][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][53]             ; N/A     ;
; fetch:iFetch|MEM[2][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][53]             ; N/A     ;
; fetch:iFetch|MEM[2][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][54]             ; N/A     ;
; fetch:iFetch|MEM[2][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][54]             ; N/A     ;
; fetch:iFetch|MEM[2][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][55]             ; N/A     ;
; fetch:iFetch|MEM[2][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][55]             ; N/A     ;
; fetch:iFetch|MEM[2][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][56]             ; N/A     ;
; fetch:iFetch|MEM[2][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][56]             ; N/A     ;
; fetch:iFetch|MEM[2][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][57]             ; N/A     ;
; fetch:iFetch|MEM[2][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][57]             ; N/A     ;
; fetch:iFetch|MEM[2][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][58]             ; N/A     ;
; fetch:iFetch|MEM[2][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][58]             ; N/A     ;
; fetch:iFetch|MEM[2][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][59]             ; N/A     ;
; fetch:iFetch|MEM[2][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][59]             ; N/A     ;
; fetch:iFetch|MEM[2][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][5]              ; N/A     ;
; fetch:iFetch|MEM[2][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][5]              ; N/A     ;
; fetch:iFetch|MEM[2][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][60]             ; N/A     ;
; fetch:iFetch|MEM[2][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][60]             ; N/A     ;
; fetch:iFetch|MEM[2][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][61]             ; N/A     ;
; fetch:iFetch|MEM[2][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][61]             ; N/A     ;
; fetch:iFetch|MEM[2][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][62]             ; N/A     ;
; fetch:iFetch|MEM[2][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][62]             ; N/A     ;
; fetch:iFetch|MEM[2][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][63]             ; N/A     ;
; fetch:iFetch|MEM[2][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][63]             ; N/A     ;
; fetch:iFetch|MEM[2][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][6]              ; N/A     ;
; fetch:iFetch|MEM[2][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][6]              ; N/A     ;
; fetch:iFetch|MEM[2][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][7]              ; N/A     ;
; fetch:iFetch|MEM[2][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][7]              ; N/A     ;
; fetch:iFetch|MEM[2][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][8]              ; N/A     ;
; fetch:iFetch|MEM[2][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][8]              ; N/A     ;
; fetch:iFetch|MEM[2][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][9]              ; N/A     ;
; fetch:iFetch|MEM[2][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[2][9]              ; N/A     ;
; fetch:iFetch|MEM[3][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][0]              ; N/A     ;
; fetch:iFetch|MEM[3][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][0]              ; N/A     ;
; fetch:iFetch|MEM[3][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][10]             ; N/A     ;
; fetch:iFetch|MEM[3][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][10]             ; N/A     ;
; fetch:iFetch|MEM[3][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][11]             ; N/A     ;
; fetch:iFetch|MEM[3][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][11]             ; N/A     ;
; fetch:iFetch|MEM[3][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][12]             ; N/A     ;
; fetch:iFetch|MEM[3][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][12]             ; N/A     ;
; fetch:iFetch|MEM[3][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][13]             ; N/A     ;
; fetch:iFetch|MEM[3][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][13]             ; N/A     ;
; fetch:iFetch|MEM[3][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][14]             ; N/A     ;
; fetch:iFetch|MEM[3][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][14]             ; N/A     ;
; fetch:iFetch|MEM[3][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][15]             ; N/A     ;
; fetch:iFetch|MEM[3][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][15]             ; N/A     ;
; fetch:iFetch|MEM[3][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][16]             ; N/A     ;
; fetch:iFetch|MEM[3][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][16]             ; N/A     ;
; fetch:iFetch|MEM[3][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][17]             ; N/A     ;
; fetch:iFetch|MEM[3][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][17]             ; N/A     ;
; fetch:iFetch|MEM[3][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][18]             ; N/A     ;
; fetch:iFetch|MEM[3][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][18]             ; N/A     ;
; fetch:iFetch|MEM[3][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][19]             ; N/A     ;
; fetch:iFetch|MEM[3][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][19]             ; N/A     ;
; fetch:iFetch|MEM[3][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][1]              ; N/A     ;
; fetch:iFetch|MEM[3][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][1]              ; N/A     ;
; fetch:iFetch|MEM[3][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][20]             ; N/A     ;
; fetch:iFetch|MEM[3][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][20]             ; N/A     ;
; fetch:iFetch|MEM[3][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][21]             ; N/A     ;
; fetch:iFetch|MEM[3][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][21]             ; N/A     ;
; fetch:iFetch|MEM[3][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][22]             ; N/A     ;
; fetch:iFetch|MEM[3][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][22]             ; N/A     ;
; fetch:iFetch|MEM[3][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][23]             ; N/A     ;
; fetch:iFetch|MEM[3][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][23]             ; N/A     ;
; fetch:iFetch|MEM[3][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][24]             ; N/A     ;
; fetch:iFetch|MEM[3][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][24]             ; N/A     ;
; fetch:iFetch|MEM[3][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][25]             ; N/A     ;
; fetch:iFetch|MEM[3][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][25]             ; N/A     ;
; fetch:iFetch|MEM[3][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][26]             ; N/A     ;
; fetch:iFetch|MEM[3][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][26]             ; N/A     ;
; fetch:iFetch|MEM[3][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][27]             ; N/A     ;
; fetch:iFetch|MEM[3][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][27]             ; N/A     ;
; fetch:iFetch|MEM[3][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][28]             ; N/A     ;
; fetch:iFetch|MEM[3][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][28]             ; N/A     ;
; fetch:iFetch|MEM[3][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][29]             ; N/A     ;
; fetch:iFetch|MEM[3][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][29]             ; N/A     ;
; fetch:iFetch|MEM[3][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][2]              ; N/A     ;
; fetch:iFetch|MEM[3][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][2]              ; N/A     ;
; fetch:iFetch|MEM[3][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][30]             ; N/A     ;
; fetch:iFetch|MEM[3][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][30]             ; N/A     ;
; fetch:iFetch|MEM[3][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][31]             ; N/A     ;
; fetch:iFetch|MEM[3][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][31]             ; N/A     ;
; fetch:iFetch|MEM[3][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][32]             ; N/A     ;
; fetch:iFetch|MEM[3][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][32]             ; N/A     ;
; fetch:iFetch|MEM[3][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][33]             ; N/A     ;
; fetch:iFetch|MEM[3][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][33]             ; N/A     ;
; fetch:iFetch|MEM[3][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][34]             ; N/A     ;
; fetch:iFetch|MEM[3][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][34]             ; N/A     ;
; fetch:iFetch|MEM[3][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][35]             ; N/A     ;
; fetch:iFetch|MEM[3][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][35]             ; N/A     ;
; fetch:iFetch|MEM[3][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][36]             ; N/A     ;
; fetch:iFetch|MEM[3][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][36]             ; N/A     ;
; fetch:iFetch|MEM[3][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][37]             ; N/A     ;
; fetch:iFetch|MEM[3][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][37]             ; N/A     ;
; fetch:iFetch|MEM[3][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][38]             ; N/A     ;
; fetch:iFetch|MEM[3][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][38]             ; N/A     ;
; fetch:iFetch|MEM[3][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][39]             ; N/A     ;
; fetch:iFetch|MEM[3][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][39]             ; N/A     ;
; fetch:iFetch|MEM[3][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][3]              ; N/A     ;
; fetch:iFetch|MEM[3][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][3]              ; N/A     ;
; fetch:iFetch|MEM[3][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][40]             ; N/A     ;
; fetch:iFetch|MEM[3][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][40]             ; N/A     ;
; fetch:iFetch|MEM[3][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][41]             ; N/A     ;
; fetch:iFetch|MEM[3][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][41]             ; N/A     ;
; fetch:iFetch|MEM[3][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][42]             ; N/A     ;
; fetch:iFetch|MEM[3][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][42]             ; N/A     ;
; fetch:iFetch|MEM[3][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][43]             ; N/A     ;
; fetch:iFetch|MEM[3][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][43]             ; N/A     ;
; fetch:iFetch|MEM[3][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][44]             ; N/A     ;
; fetch:iFetch|MEM[3][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][44]             ; N/A     ;
; fetch:iFetch|MEM[3][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][45]             ; N/A     ;
; fetch:iFetch|MEM[3][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][45]             ; N/A     ;
; fetch:iFetch|MEM[3][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][46]             ; N/A     ;
; fetch:iFetch|MEM[3][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][46]             ; N/A     ;
; fetch:iFetch|MEM[3][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][47]             ; N/A     ;
; fetch:iFetch|MEM[3][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][47]             ; N/A     ;
; fetch:iFetch|MEM[3][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][48]             ; N/A     ;
; fetch:iFetch|MEM[3][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][48]             ; N/A     ;
; fetch:iFetch|MEM[3][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][49]             ; N/A     ;
; fetch:iFetch|MEM[3][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][49]             ; N/A     ;
; fetch:iFetch|MEM[3][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][4]              ; N/A     ;
; fetch:iFetch|MEM[3][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][4]              ; N/A     ;
; fetch:iFetch|MEM[3][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][50]             ; N/A     ;
; fetch:iFetch|MEM[3][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][50]             ; N/A     ;
; fetch:iFetch|MEM[3][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][51]             ; N/A     ;
; fetch:iFetch|MEM[3][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][51]             ; N/A     ;
; fetch:iFetch|MEM[3][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][52]             ; N/A     ;
; fetch:iFetch|MEM[3][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][52]             ; N/A     ;
; fetch:iFetch|MEM[3][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][53]             ; N/A     ;
; fetch:iFetch|MEM[3][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][53]             ; N/A     ;
; fetch:iFetch|MEM[3][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][54]             ; N/A     ;
; fetch:iFetch|MEM[3][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][54]             ; N/A     ;
; fetch:iFetch|MEM[3][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][55]             ; N/A     ;
; fetch:iFetch|MEM[3][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][55]             ; N/A     ;
; fetch:iFetch|MEM[3][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][56]             ; N/A     ;
; fetch:iFetch|MEM[3][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][56]             ; N/A     ;
; fetch:iFetch|MEM[3][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][57]             ; N/A     ;
; fetch:iFetch|MEM[3][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][57]             ; N/A     ;
; fetch:iFetch|MEM[3][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][58]             ; N/A     ;
; fetch:iFetch|MEM[3][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][58]             ; N/A     ;
; fetch:iFetch|MEM[3][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][59]             ; N/A     ;
; fetch:iFetch|MEM[3][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][59]             ; N/A     ;
; fetch:iFetch|MEM[3][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][5]              ; N/A     ;
; fetch:iFetch|MEM[3][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][5]              ; N/A     ;
; fetch:iFetch|MEM[3][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][60]             ; N/A     ;
; fetch:iFetch|MEM[3][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][60]             ; N/A     ;
; fetch:iFetch|MEM[3][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][61]             ; N/A     ;
; fetch:iFetch|MEM[3][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][61]             ; N/A     ;
; fetch:iFetch|MEM[3][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][62]             ; N/A     ;
; fetch:iFetch|MEM[3][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][62]             ; N/A     ;
; fetch:iFetch|MEM[3][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][63]             ; N/A     ;
; fetch:iFetch|MEM[3][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][63]             ; N/A     ;
; fetch:iFetch|MEM[3][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][6]              ; N/A     ;
; fetch:iFetch|MEM[3][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][6]              ; N/A     ;
; fetch:iFetch|MEM[3][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][7]              ; N/A     ;
; fetch:iFetch|MEM[3][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][7]              ; N/A     ;
; fetch:iFetch|MEM[3][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][8]              ; N/A     ;
; fetch:iFetch|MEM[3][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][8]              ; N/A     ;
; fetch:iFetch|MEM[3][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][9]              ; N/A     ;
; fetch:iFetch|MEM[3][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[3][9]              ; N/A     ;
; fetch:iFetch|MEM[4][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][0]              ; N/A     ;
; fetch:iFetch|MEM[4][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][0]              ; N/A     ;
; fetch:iFetch|MEM[4][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][10]             ; N/A     ;
; fetch:iFetch|MEM[4][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][10]             ; N/A     ;
; fetch:iFetch|MEM[4][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][11]             ; N/A     ;
; fetch:iFetch|MEM[4][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][11]             ; N/A     ;
; fetch:iFetch|MEM[4][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][12]             ; N/A     ;
; fetch:iFetch|MEM[4][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][12]             ; N/A     ;
; fetch:iFetch|MEM[4][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][13]             ; N/A     ;
; fetch:iFetch|MEM[4][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][13]             ; N/A     ;
; fetch:iFetch|MEM[4][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][14]             ; N/A     ;
; fetch:iFetch|MEM[4][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][14]             ; N/A     ;
; fetch:iFetch|MEM[4][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][15]             ; N/A     ;
; fetch:iFetch|MEM[4][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][15]             ; N/A     ;
; fetch:iFetch|MEM[4][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][16]             ; N/A     ;
; fetch:iFetch|MEM[4][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][16]             ; N/A     ;
; fetch:iFetch|MEM[4][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][17]             ; N/A     ;
; fetch:iFetch|MEM[4][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][17]             ; N/A     ;
; fetch:iFetch|MEM[4][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][18]             ; N/A     ;
; fetch:iFetch|MEM[4][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][18]             ; N/A     ;
; fetch:iFetch|MEM[4][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][19]             ; N/A     ;
; fetch:iFetch|MEM[4][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][19]             ; N/A     ;
; fetch:iFetch|MEM[4][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][1]              ; N/A     ;
; fetch:iFetch|MEM[4][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][1]              ; N/A     ;
; fetch:iFetch|MEM[4][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][20]             ; N/A     ;
; fetch:iFetch|MEM[4][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][20]             ; N/A     ;
; fetch:iFetch|MEM[4][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][21]             ; N/A     ;
; fetch:iFetch|MEM[4][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][21]             ; N/A     ;
; fetch:iFetch|MEM[4][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][22]             ; N/A     ;
; fetch:iFetch|MEM[4][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][22]             ; N/A     ;
; fetch:iFetch|MEM[4][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][23]             ; N/A     ;
; fetch:iFetch|MEM[4][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][23]             ; N/A     ;
; fetch:iFetch|MEM[4][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][24]             ; N/A     ;
; fetch:iFetch|MEM[4][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][24]             ; N/A     ;
; fetch:iFetch|MEM[4][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][25]             ; N/A     ;
; fetch:iFetch|MEM[4][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][25]             ; N/A     ;
; fetch:iFetch|MEM[4][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][26]             ; N/A     ;
; fetch:iFetch|MEM[4][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][26]             ; N/A     ;
; fetch:iFetch|MEM[4][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][27]             ; N/A     ;
; fetch:iFetch|MEM[4][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][27]             ; N/A     ;
; fetch:iFetch|MEM[4][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][28]             ; N/A     ;
; fetch:iFetch|MEM[4][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][28]             ; N/A     ;
; fetch:iFetch|MEM[4][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][29]             ; N/A     ;
; fetch:iFetch|MEM[4][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][29]             ; N/A     ;
; fetch:iFetch|MEM[4][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][2]              ; N/A     ;
; fetch:iFetch|MEM[4][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][2]              ; N/A     ;
; fetch:iFetch|MEM[4][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][30]             ; N/A     ;
; fetch:iFetch|MEM[4][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][30]             ; N/A     ;
; fetch:iFetch|MEM[4][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][31]             ; N/A     ;
; fetch:iFetch|MEM[4][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][31]             ; N/A     ;
; fetch:iFetch|MEM[4][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][32]             ; N/A     ;
; fetch:iFetch|MEM[4][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][32]             ; N/A     ;
; fetch:iFetch|MEM[4][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][33]             ; N/A     ;
; fetch:iFetch|MEM[4][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][33]             ; N/A     ;
; fetch:iFetch|MEM[4][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][34]             ; N/A     ;
; fetch:iFetch|MEM[4][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][34]             ; N/A     ;
; fetch:iFetch|MEM[4][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][35]             ; N/A     ;
; fetch:iFetch|MEM[4][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][35]             ; N/A     ;
; fetch:iFetch|MEM[4][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][36]             ; N/A     ;
; fetch:iFetch|MEM[4][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][36]             ; N/A     ;
; fetch:iFetch|MEM[4][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][37]             ; N/A     ;
; fetch:iFetch|MEM[4][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][37]             ; N/A     ;
; fetch:iFetch|MEM[4][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][38]             ; N/A     ;
; fetch:iFetch|MEM[4][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][38]             ; N/A     ;
; fetch:iFetch|MEM[4][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][39]             ; N/A     ;
; fetch:iFetch|MEM[4][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][39]             ; N/A     ;
; fetch:iFetch|MEM[4][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][3]              ; N/A     ;
; fetch:iFetch|MEM[4][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][3]              ; N/A     ;
; fetch:iFetch|MEM[4][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][40]             ; N/A     ;
; fetch:iFetch|MEM[4][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][40]             ; N/A     ;
; fetch:iFetch|MEM[4][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][41]             ; N/A     ;
; fetch:iFetch|MEM[4][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][41]             ; N/A     ;
; fetch:iFetch|MEM[4][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][42]             ; N/A     ;
; fetch:iFetch|MEM[4][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][42]             ; N/A     ;
; fetch:iFetch|MEM[4][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][43]             ; N/A     ;
; fetch:iFetch|MEM[4][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][43]             ; N/A     ;
; fetch:iFetch|MEM[4][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][44]             ; N/A     ;
; fetch:iFetch|MEM[4][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][44]             ; N/A     ;
; fetch:iFetch|MEM[4][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][45]             ; N/A     ;
; fetch:iFetch|MEM[4][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][45]             ; N/A     ;
; fetch:iFetch|MEM[4][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][46]             ; N/A     ;
; fetch:iFetch|MEM[4][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][46]             ; N/A     ;
; fetch:iFetch|MEM[4][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][47]             ; N/A     ;
; fetch:iFetch|MEM[4][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][47]             ; N/A     ;
; fetch:iFetch|MEM[4][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][48]             ; N/A     ;
; fetch:iFetch|MEM[4][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][48]             ; N/A     ;
; fetch:iFetch|MEM[4][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][49]             ; N/A     ;
; fetch:iFetch|MEM[4][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][49]             ; N/A     ;
; fetch:iFetch|MEM[4][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][4]              ; N/A     ;
; fetch:iFetch|MEM[4][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][4]              ; N/A     ;
; fetch:iFetch|MEM[4][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][50]             ; N/A     ;
; fetch:iFetch|MEM[4][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][50]             ; N/A     ;
; fetch:iFetch|MEM[4][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][51]             ; N/A     ;
; fetch:iFetch|MEM[4][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][51]             ; N/A     ;
; fetch:iFetch|MEM[4][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][52]             ; N/A     ;
; fetch:iFetch|MEM[4][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][52]             ; N/A     ;
; fetch:iFetch|MEM[4][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][53]             ; N/A     ;
; fetch:iFetch|MEM[4][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][53]             ; N/A     ;
; fetch:iFetch|MEM[4][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][54]             ; N/A     ;
; fetch:iFetch|MEM[4][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][54]             ; N/A     ;
; fetch:iFetch|MEM[4][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][55]             ; N/A     ;
; fetch:iFetch|MEM[4][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][55]             ; N/A     ;
; fetch:iFetch|MEM[4][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][56]             ; N/A     ;
; fetch:iFetch|MEM[4][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][56]             ; N/A     ;
; fetch:iFetch|MEM[4][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][57]             ; N/A     ;
; fetch:iFetch|MEM[4][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][57]             ; N/A     ;
; fetch:iFetch|MEM[4][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][58]             ; N/A     ;
; fetch:iFetch|MEM[4][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][58]             ; N/A     ;
; fetch:iFetch|MEM[4][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][59]             ; N/A     ;
; fetch:iFetch|MEM[4][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][59]             ; N/A     ;
; fetch:iFetch|MEM[4][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][5]              ; N/A     ;
; fetch:iFetch|MEM[4][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][5]              ; N/A     ;
; fetch:iFetch|MEM[4][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][60]             ; N/A     ;
; fetch:iFetch|MEM[4][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][60]             ; N/A     ;
; fetch:iFetch|MEM[4][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][61]             ; N/A     ;
; fetch:iFetch|MEM[4][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][61]             ; N/A     ;
; fetch:iFetch|MEM[4][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][62]             ; N/A     ;
; fetch:iFetch|MEM[4][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][62]             ; N/A     ;
; fetch:iFetch|MEM[4][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][63]             ; N/A     ;
; fetch:iFetch|MEM[4][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][63]             ; N/A     ;
; fetch:iFetch|MEM[4][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][6]              ; N/A     ;
; fetch:iFetch|MEM[4][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][6]              ; N/A     ;
; fetch:iFetch|MEM[4][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][7]              ; N/A     ;
; fetch:iFetch|MEM[4][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][7]              ; N/A     ;
; fetch:iFetch|MEM[4][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][8]              ; N/A     ;
; fetch:iFetch|MEM[4][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][8]              ; N/A     ;
; fetch:iFetch|MEM[4][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][9]              ; N/A     ;
; fetch:iFetch|MEM[4][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[4][9]              ; N/A     ;
; fetch:iFetch|MEM[5][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][0]              ; N/A     ;
; fetch:iFetch|MEM[5][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][0]              ; N/A     ;
; fetch:iFetch|MEM[5][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][10]             ; N/A     ;
; fetch:iFetch|MEM[5][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][10]             ; N/A     ;
; fetch:iFetch|MEM[5][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][11]             ; N/A     ;
; fetch:iFetch|MEM[5][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][11]             ; N/A     ;
; fetch:iFetch|MEM[5][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][12]             ; N/A     ;
; fetch:iFetch|MEM[5][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][12]             ; N/A     ;
; fetch:iFetch|MEM[5][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][13]             ; N/A     ;
; fetch:iFetch|MEM[5][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][13]             ; N/A     ;
; fetch:iFetch|MEM[5][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][14]             ; N/A     ;
; fetch:iFetch|MEM[5][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][14]             ; N/A     ;
; fetch:iFetch|MEM[5][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][15]             ; N/A     ;
; fetch:iFetch|MEM[5][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][15]             ; N/A     ;
; fetch:iFetch|MEM[5][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][16]             ; N/A     ;
; fetch:iFetch|MEM[5][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][16]             ; N/A     ;
; fetch:iFetch|MEM[5][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][17]             ; N/A     ;
; fetch:iFetch|MEM[5][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][17]             ; N/A     ;
; fetch:iFetch|MEM[5][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][18]             ; N/A     ;
; fetch:iFetch|MEM[5][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][18]             ; N/A     ;
; fetch:iFetch|MEM[5][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][19]             ; N/A     ;
; fetch:iFetch|MEM[5][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][19]             ; N/A     ;
; fetch:iFetch|MEM[5][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][1]              ; N/A     ;
; fetch:iFetch|MEM[5][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][1]              ; N/A     ;
; fetch:iFetch|MEM[5][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][20]             ; N/A     ;
; fetch:iFetch|MEM[5][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][20]             ; N/A     ;
; fetch:iFetch|MEM[5][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][21]             ; N/A     ;
; fetch:iFetch|MEM[5][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][21]             ; N/A     ;
; fetch:iFetch|MEM[5][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][22]             ; N/A     ;
; fetch:iFetch|MEM[5][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][22]             ; N/A     ;
; fetch:iFetch|MEM[5][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][23]             ; N/A     ;
; fetch:iFetch|MEM[5][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][23]             ; N/A     ;
; fetch:iFetch|MEM[5][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][24]             ; N/A     ;
; fetch:iFetch|MEM[5][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][24]             ; N/A     ;
; fetch:iFetch|MEM[5][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][25]             ; N/A     ;
; fetch:iFetch|MEM[5][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][25]             ; N/A     ;
; fetch:iFetch|MEM[5][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][26]             ; N/A     ;
; fetch:iFetch|MEM[5][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][26]             ; N/A     ;
; fetch:iFetch|MEM[5][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][27]             ; N/A     ;
; fetch:iFetch|MEM[5][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][27]             ; N/A     ;
; fetch:iFetch|MEM[5][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][28]             ; N/A     ;
; fetch:iFetch|MEM[5][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][28]             ; N/A     ;
; fetch:iFetch|MEM[5][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][29]             ; N/A     ;
; fetch:iFetch|MEM[5][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][29]             ; N/A     ;
; fetch:iFetch|MEM[5][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][2]              ; N/A     ;
; fetch:iFetch|MEM[5][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][2]              ; N/A     ;
; fetch:iFetch|MEM[5][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][30]             ; N/A     ;
; fetch:iFetch|MEM[5][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][30]             ; N/A     ;
; fetch:iFetch|MEM[5][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][31]             ; N/A     ;
; fetch:iFetch|MEM[5][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][31]             ; N/A     ;
; fetch:iFetch|MEM[5][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][32]             ; N/A     ;
; fetch:iFetch|MEM[5][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][32]             ; N/A     ;
; fetch:iFetch|MEM[5][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][33]             ; N/A     ;
; fetch:iFetch|MEM[5][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][33]             ; N/A     ;
; fetch:iFetch|MEM[5][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][34]             ; N/A     ;
; fetch:iFetch|MEM[5][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][34]             ; N/A     ;
; fetch:iFetch|MEM[5][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][35]             ; N/A     ;
; fetch:iFetch|MEM[5][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][35]             ; N/A     ;
; fetch:iFetch|MEM[5][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][36]             ; N/A     ;
; fetch:iFetch|MEM[5][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][36]             ; N/A     ;
; fetch:iFetch|MEM[5][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][37]             ; N/A     ;
; fetch:iFetch|MEM[5][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][37]             ; N/A     ;
; fetch:iFetch|MEM[5][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][38]             ; N/A     ;
; fetch:iFetch|MEM[5][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][38]             ; N/A     ;
; fetch:iFetch|MEM[5][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][39]             ; N/A     ;
; fetch:iFetch|MEM[5][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][39]             ; N/A     ;
; fetch:iFetch|MEM[5][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][3]              ; N/A     ;
; fetch:iFetch|MEM[5][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][3]              ; N/A     ;
; fetch:iFetch|MEM[5][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][40]             ; N/A     ;
; fetch:iFetch|MEM[5][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][40]             ; N/A     ;
; fetch:iFetch|MEM[5][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][41]             ; N/A     ;
; fetch:iFetch|MEM[5][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][41]             ; N/A     ;
; fetch:iFetch|MEM[5][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][42]             ; N/A     ;
; fetch:iFetch|MEM[5][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][42]             ; N/A     ;
; fetch:iFetch|MEM[5][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][43]             ; N/A     ;
; fetch:iFetch|MEM[5][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][43]             ; N/A     ;
; fetch:iFetch|MEM[5][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][44]             ; N/A     ;
; fetch:iFetch|MEM[5][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][44]             ; N/A     ;
; fetch:iFetch|MEM[5][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][45]             ; N/A     ;
; fetch:iFetch|MEM[5][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][45]             ; N/A     ;
; fetch:iFetch|MEM[5][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][46]             ; N/A     ;
; fetch:iFetch|MEM[5][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][46]             ; N/A     ;
; fetch:iFetch|MEM[5][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][47]             ; N/A     ;
; fetch:iFetch|MEM[5][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][47]             ; N/A     ;
; fetch:iFetch|MEM[5][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][48]             ; N/A     ;
; fetch:iFetch|MEM[5][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][48]             ; N/A     ;
; fetch:iFetch|MEM[5][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][49]             ; N/A     ;
; fetch:iFetch|MEM[5][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][49]             ; N/A     ;
; fetch:iFetch|MEM[5][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][4]              ; N/A     ;
; fetch:iFetch|MEM[5][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][4]              ; N/A     ;
; fetch:iFetch|MEM[5][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][50]             ; N/A     ;
; fetch:iFetch|MEM[5][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][50]             ; N/A     ;
; fetch:iFetch|MEM[5][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][51]             ; N/A     ;
; fetch:iFetch|MEM[5][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][51]             ; N/A     ;
; fetch:iFetch|MEM[5][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][52]             ; N/A     ;
; fetch:iFetch|MEM[5][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][52]             ; N/A     ;
; fetch:iFetch|MEM[5][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][53]             ; N/A     ;
; fetch:iFetch|MEM[5][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][53]             ; N/A     ;
; fetch:iFetch|MEM[5][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][54]             ; N/A     ;
; fetch:iFetch|MEM[5][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][54]             ; N/A     ;
; fetch:iFetch|MEM[5][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][55]             ; N/A     ;
; fetch:iFetch|MEM[5][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][55]             ; N/A     ;
; fetch:iFetch|MEM[5][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][56]             ; N/A     ;
; fetch:iFetch|MEM[5][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][56]             ; N/A     ;
; fetch:iFetch|MEM[5][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][57]             ; N/A     ;
; fetch:iFetch|MEM[5][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][57]             ; N/A     ;
; fetch:iFetch|MEM[5][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][58]             ; N/A     ;
; fetch:iFetch|MEM[5][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][58]             ; N/A     ;
; fetch:iFetch|MEM[5][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][59]             ; N/A     ;
; fetch:iFetch|MEM[5][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][59]             ; N/A     ;
; fetch:iFetch|MEM[5][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][5]              ; N/A     ;
; fetch:iFetch|MEM[5][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][5]              ; N/A     ;
; fetch:iFetch|MEM[5][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][60]             ; N/A     ;
; fetch:iFetch|MEM[5][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][60]             ; N/A     ;
; fetch:iFetch|MEM[5][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][61]             ; N/A     ;
; fetch:iFetch|MEM[5][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][61]             ; N/A     ;
; fetch:iFetch|MEM[5][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][62]             ; N/A     ;
; fetch:iFetch|MEM[5][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][62]             ; N/A     ;
; fetch:iFetch|MEM[5][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][63]             ; N/A     ;
; fetch:iFetch|MEM[5][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][63]             ; N/A     ;
; fetch:iFetch|MEM[5][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][6]              ; N/A     ;
; fetch:iFetch|MEM[5][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][6]              ; N/A     ;
; fetch:iFetch|MEM[5][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][7]              ; N/A     ;
; fetch:iFetch|MEM[5][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][7]              ; N/A     ;
; fetch:iFetch|MEM[5][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][8]              ; N/A     ;
; fetch:iFetch|MEM[5][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][8]              ; N/A     ;
; fetch:iFetch|MEM[5][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][9]              ; N/A     ;
; fetch:iFetch|MEM[5][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[5][9]              ; N/A     ;
; fetch:iFetch|MEM[6][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][0]              ; N/A     ;
; fetch:iFetch|MEM[6][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][0]              ; N/A     ;
; fetch:iFetch|MEM[6][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][10]             ; N/A     ;
; fetch:iFetch|MEM[6][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][10]             ; N/A     ;
; fetch:iFetch|MEM[6][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][11]             ; N/A     ;
; fetch:iFetch|MEM[6][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][11]             ; N/A     ;
; fetch:iFetch|MEM[6][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][12]             ; N/A     ;
; fetch:iFetch|MEM[6][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][12]             ; N/A     ;
; fetch:iFetch|MEM[6][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][13]             ; N/A     ;
; fetch:iFetch|MEM[6][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][13]             ; N/A     ;
; fetch:iFetch|MEM[6][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][14]             ; N/A     ;
; fetch:iFetch|MEM[6][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][14]             ; N/A     ;
; fetch:iFetch|MEM[6][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][15]             ; N/A     ;
; fetch:iFetch|MEM[6][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][15]             ; N/A     ;
; fetch:iFetch|MEM[6][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][16]             ; N/A     ;
; fetch:iFetch|MEM[6][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][16]             ; N/A     ;
; fetch:iFetch|MEM[6][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][17]             ; N/A     ;
; fetch:iFetch|MEM[6][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][17]             ; N/A     ;
; fetch:iFetch|MEM[6][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][18]             ; N/A     ;
; fetch:iFetch|MEM[6][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][18]             ; N/A     ;
; fetch:iFetch|MEM[6][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][19]             ; N/A     ;
; fetch:iFetch|MEM[6][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][19]             ; N/A     ;
; fetch:iFetch|MEM[6][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][1]              ; N/A     ;
; fetch:iFetch|MEM[6][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][1]              ; N/A     ;
; fetch:iFetch|MEM[6][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][20]             ; N/A     ;
; fetch:iFetch|MEM[6][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][20]             ; N/A     ;
; fetch:iFetch|MEM[6][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][21]             ; N/A     ;
; fetch:iFetch|MEM[6][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][21]             ; N/A     ;
; fetch:iFetch|MEM[6][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][22]             ; N/A     ;
; fetch:iFetch|MEM[6][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][22]             ; N/A     ;
; fetch:iFetch|MEM[6][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][23]             ; N/A     ;
; fetch:iFetch|MEM[6][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][23]             ; N/A     ;
; fetch:iFetch|MEM[6][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][24]             ; N/A     ;
; fetch:iFetch|MEM[6][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][24]             ; N/A     ;
; fetch:iFetch|MEM[6][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][25]             ; N/A     ;
; fetch:iFetch|MEM[6][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][25]             ; N/A     ;
; fetch:iFetch|MEM[6][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][26]             ; N/A     ;
; fetch:iFetch|MEM[6][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][26]             ; N/A     ;
; fetch:iFetch|MEM[6][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][27]             ; N/A     ;
; fetch:iFetch|MEM[6][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][27]             ; N/A     ;
; fetch:iFetch|MEM[6][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][28]             ; N/A     ;
; fetch:iFetch|MEM[6][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][28]             ; N/A     ;
; fetch:iFetch|MEM[6][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][29]             ; N/A     ;
; fetch:iFetch|MEM[6][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][29]             ; N/A     ;
; fetch:iFetch|MEM[6][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][2]              ; N/A     ;
; fetch:iFetch|MEM[6][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][2]              ; N/A     ;
; fetch:iFetch|MEM[6][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][30]             ; N/A     ;
; fetch:iFetch|MEM[6][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][30]             ; N/A     ;
; fetch:iFetch|MEM[6][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][31]             ; N/A     ;
; fetch:iFetch|MEM[6][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][31]             ; N/A     ;
; fetch:iFetch|MEM[6][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][32]             ; N/A     ;
; fetch:iFetch|MEM[6][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][32]             ; N/A     ;
; fetch:iFetch|MEM[6][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][33]             ; N/A     ;
; fetch:iFetch|MEM[6][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][33]             ; N/A     ;
; fetch:iFetch|MEM[6][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][34]             ; N/A     ;
; fetch:iFetch|MEM[6][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][34]             ; N/A     ;
; fetch:iFetch|MEM[6][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][35]             ; N/A     ;
; fetch:iFetch|MEM[6][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][35]             ; N/A     ;
; fetch:iFetch|MEM[6][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][36]             ; N/A     ;
; fetch:iFetch|MEM[6][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][36]             ; N/A     ;
; fetch:iFetch|MEM[6][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][37]             ; N/A     ;
; fetch:iFetch|MEM[6][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][37]             ; N/A     ;
; fetch:iFetch|MEM[6][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][38]             ; N/A     ;
; fetch:iFetch|MEM[6][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][38]             ; N/A     ;
; fetch:iFetch|MEM[6][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][39]             ; N/A     ;
; fetch:iFetch|MEM[6][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][39]             ; N/A     ;
; fetch:iFetch|MEM[6][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][3]              ; N/A     ;
; fetch:iFetch|MEM[6][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][3]              ; N/A     ;
; fetch:iFetch|MEM[6][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][40]             ; N/A     ;
; fetch:iFetch|MEM[6][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][40]             ; N/A     ;
; fetch:iFetch|MEM[6][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][41]             ; N/A     ;
; fetch:iFetch|MEM[6][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][41]             ; N/A     ;
; fetch:iFetch|MEM[6][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][42]             ; N/A     ;
; fetch:iFetch|MEM[6][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][42]             ; N/A     ;
; fetch:iFetch|MEM[6][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][43]             ; N/A     ;
; fetch:iFetch|MEM[6][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][43]             ; N/A     ;
; fetch:iFetch|MEM[6][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][44]             ; N/A     ;
; fetch:iFetch|MEM[6][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][44]             ; N/A     ;
; fetch:iFetch|MEM[6][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][45]             ; N/A     ;
; fetch:iFetch|MEM[6][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][45]             ; N/A     ;
; fetch:iFetch|MEM[6][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][46]             ; N/A     ;
; fetch:iFetch|MEM[6][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][46]             ; N/A     ;
; fetch:iFetch|MEM[6][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][47]             ; N/A     ;
; fetch:iFetch|MEM[6][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][47]             ; N/A     ;
; fetch:iFetch|MEM[6][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][48]             ; N/A     ;
; fetch:iFetch|MEM[6][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][48]             ; N/A     ;
; fetch:iFetch|MEM[6][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][49]             ; N/A     ;
; fetch:iFetch|MEM[6][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][49]             ; N/A     ;
; fetch:iFetch|MEM[6][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][4]              ; N/A     ;
; fetch:iFetch|MEM[6][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][4]              ; N/A     ;
; fetch:iFetch|MEM[6][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][50]             ; N/A     ;
; fetch:iFetch|MEM[6][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][50]             ; N/A     ;
; fetch:iFetch|MEM[6][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][51]             ; N/A     ;
; fetch:iFetch|MEM[6][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][51]             ; N/A     ;
; fetch:iFetch|MEM[6][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][52]             ; N/A     ;
; fetch:iFetch|MEM[6][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][52]             ; N/A     ;
; fetch:iFetch|MEM[6][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][53]             ; N/A     ;
; fetch:iFetch|MEM[6][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][53]             ; N/A     ;
; fetch:iFetch|MEM[6][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][54]             ; N/A     ;
; fetch:iFetch|MEM[6][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][54]             ; N/A     ;
; fetch:iFetch|MEM[6][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][55]             ; N/A     ;
; fetch:iFetch|MEM[6][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][55]             ; N/A     ;
; fetch:iFetch|MEM[6][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][56]             ; N/A     ;
; fetch:iFetch|MEM[6][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][56]             ; N/A     ;
; fetch:iFetch|MEM[6][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][57]             ; N/A     ;
; fetch:iFetch|MEM[6][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][57]             ; N/A     ;
; fetch:iFetch|MEM[6][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][58]             ; N/A     ;
; fetch:iFetch|MEM[6][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][58]             ; N/A     ;
; fetch:iFetch|MEM[6][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][59]             ; N/A     ;
; fetch:iFetch|MEM[6][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][59]             ; N/A     ;
; fetch:iFetch|MEM[6][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][5]              ; N/A     ;
; fetch:iFetch|MEM[6][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][5]              ; N/A     ;
; fetch:iFetch|MEM[6][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][60]             ; N/A     ;
; fetch:iFetch|MEM[6][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][60]             ; N/A     ;
; fetch:iFetch|MEM[6][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][61]             ; N/A     ;
; fetch:iFetch|MEM[6][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][61]             ; N/A     ;
; fetch:iFetch|MEM[6][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][62]             ; N/A     ;
; fetch:iFetch|MEM[6][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][62]             ; N/A     ;
; fetch:iFetch|MEM[6][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][63]             ; N/A     ;
; fetch:iFetch|MEM[6][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][63]             ; N/A     ;
; fetch:iFetch|MEM[6][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][6]              ; N/A     ;
; fetch:iFetch|MEM[6][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][6]              ; N/A     ;
; fetch:iFetch|MEM[6][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][7]              ; N/A     ;
; fetch:iFetch|MEM[6][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][7]              ; N/A     ;
; fetch:iFetch|MEM[6][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][8]              ; N/A     ;
; fetch:iFetch|MEM[6][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][8]              ; N/A     ;
; fetch:iFetch|MEM[6][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][9]              ; N/A     ;
; fetch:iFetch|MEM[6][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[6][9]              ; N/A     ;
; fetch:iFetch|MEM[7][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][0]              ; N/A     ;
; fetch:iFetch|MEM[7][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][0]              ; N/A     ;
; fetch:iFetch|MEM[7][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][10]             ; N/A     ;
; fetch:iFetch|MEM[7][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][10]             ; N/A     ;
; fetch:iFetch|MEM[7][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][11]             ; N/A     ;
; fetch:iFetch|MEM[7][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][11]             ; N/A     ;
; fetch:iFetch|MEM[7][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][12]             ; N/A     ;
; fetch:iFetch|MEM[7][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][12]             ; N/A     ;
; fetch:iFetch|MEM[7][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][13]             ; N/A     ;
; fetch:iFetch|MEM[7][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][13]             ; N/A     ;
; fetch:iFetch|MEM[7][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][14]             ; N/A     ;
; fetch:iFetch|MEM[7][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][14]             ; N/A     ;
; fetch:iFetch|MEM[7][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][15]             ; N/A     ;
; fetch:iFetch|MEM[7][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][15]             ; N/A     ;
; fetch:iFetch|MEM[7][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][16]             ; N/A     ;
; fetch:iFetch|MEM[7][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][16]             ; N/A     ;
; fetch:iFetch|MEM[7][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][17]             ; N/A     ;
; fetch:iFetch|MEM[7][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][17]             ; N/A     ;
; fetch:iFetch|MEM[7][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][18]             ; N/A     ;
; fetch:iFetch|MEM[7][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][18]             ; N/A     ;
; fetch:iFetch|MEM[7][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][19]             ; N/A     ;
; fetch:iFetch|MEM[7][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][19]             ; N/A     ;
; fetch:iFetch|MEM[7][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][1]              ; N/A     ;
; fetch:iFetch|MEM[7][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][1]              ; N/A     ;
; fetch:iFetch|MEM[7][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][20]             ; N/A     ;
; fetch:iFetch|MEM[7][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][20]             ; N/A     ;
; fetch:iFetch|MEM[7][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][21]             ; N/A     ;
; fetch:iFetch|MEM[7][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][21]             ; N/A     ;
; fetch:iFetch|MEM[7][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][22]             ; N/A     ;
; fetch:iFetch|MEM[7][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][22]             ; N/A     ;
; fetch:iFetch|MEM[7][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][23]             ; N/A     ;
; fetch:iFetch|MEM[7][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][23]             ; N/A     ;
; fetch:iFetch|MEM[7][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][24]             ; N/A     ;
; fetch:iFetch|MEM[7][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][24]             ; N/A     ;
; fetch:iFetch|MEM[7][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][25]             ; N/A     ;
; fetch:iFetch|MEM[7][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][25]             ; N/A     ;
; fetch:iFetch|MEM[7][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][26]             ; N/A     ;
; fetch:iFetch|MEM[7][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][26]             ; N/A     ;
; fetch:iFetch|MEM[7][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][27]             ; N/A     ;
; fetch:iFetch|MEM[7][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][27]             ; N/A     ;
; fetch:iFetch|MEM[7][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][28]             ; N/A     ;
; fetch:iFetch|MEM[7][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][28]             ; N/A     ;
; fetch:iFetch|MEM[7][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][29]             ; N/A     ;
; fetch:iFetch|MEM[7][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][29]             ; N/A     ;
; fetch:iFetch|MEM[7][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][2]              ; N/A     ;
; fetch:iFetch|MEM[7][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][2]              ; N/A     ;
; fetch:iFetch|MEM[7][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][30]             ; N/A     ;
; fetch:iFetch|MEM[7][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][30]             ; N/A     ;
; fetch:iFetch|MEM[7][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][31]             ; N/A     ;
; fetch:iFetch|MEM[7][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][31]             ; N/A     ;
; fetch:iFetch|MEM[7][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][32]             ; N/A     ;
; fetch:iFetch|MEM[7][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][32]             ; N/A     ;
; fetch:iFetch|MEM[7][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][33]             ; N/A     ;
; fetch:iFetch|MEM[7][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][33]             ; N/A     ;
; fetch:iFetch|MEM[7][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][34]             ; N/A     ;
; fetch:iFetch|MEM[7][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][34]             ; N/A     ;
; fetch:iFetch|MEM[7][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][35]             ; N/A     ;
; fetch:iFetch|MEM[7][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][35]             ; N/A     ;
; fetch:iFetch|MEM[7][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][36]             ; N/A     ;
; fetch:iFetch|MEM[7][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][36]             ; N/A     ;
; fetch:iFetch|MEM[7][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][37]             ; N/A     ;
; fetch:iFetch|MEM[7][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][37]             ; N/A     ;
; fetch:iFetch|MEM[7][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][38]             ; N/A     ;
; fetch:iFetch|MEM[7][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][38]             ; N/A     ;
; fetch:iFetch|MEM[7][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][39]             ; N/A     ;
; fetch:iFetch|MEM[7][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][39]             ; N/A     ;
; fetch:iFetch|MEM[7][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][3]              ; N/A     ;
; fetch:iFetch|MEM[7][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][3]              ; N/A     ;
; fetch:iFetch|MEM[7][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][40]             ; N/A     ;
; fetch:iFetch|MEM[7][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][40]             ; N/A     ;
; fetch:iFetch|MEM[7][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][41]             ; N/A     ;
; fetch:iFetch|MEM[7][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][41]             ; N/A     ;
; fetch:iFetch|MEM[7][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][42]             ; N/A     ;
; fetch:iFetch|MEM[7][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][42]             ; N/A     ;
; fetch:iFetch|MEM[7][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][43]             ; N/A     ;
; fetch:iFetch|MEM[7][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][43]             ; N/A     ;
; fetch:iFetch|MEM[7][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][44]             ; N/A     ;
; fetch:iFetch|MEM[7][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][44]             ; N/A     ;
; fetch:iFetch|MEM[7][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][45]             ; N/A     ;
; fetch:iFetch|MEM[7][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][45]             ; N/A     ;
; fetch:iFetch|MEM[7][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][46]             ; N/A     ;
; fetch:iFetch|MEM[7][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][46]             ; N/A     ;
; fetch:iFetch|MEM[7][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][47]             ; N/A     ;
; fetch:iFetch|MEM[7][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][47]             ; N/A     ;
; fetch:iFetch|MEM[7][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][48]             ; N/A     ;
; fetch:iFetch|MEM[7][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][48]             ; N/A     ;
; fetch:iFetch|MEM[7][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][49]             ; N/A     ;
; fetch:iFetch|MEM[7][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][49]             ; N/A     ;
; fetch:iFetch|MEM[7][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][4]              ; N/A     ;
; fetch:iFetch|MEM[7][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][4]              ; N/A     ;
; fetch:iFetch|MEM[7][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][50]             ; N/A     ;
; fetch:iFetch|MEM[7][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][50]             ; N/A     ;
; fetch:iFetch|MEM[7][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][51]             ; N/A     ;
; fetch:iFetch|MEM[7][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][51]             ; N/A     ;
; fetch:iFetch|MEM[7][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][52]             ; N/A     ;
; fetch:iFetch|MEM[7][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][52]             ; N/A     ;
; fetch:iFetch|MEM[7][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][53]             ; N/A     ;
; fetch:iFetch|MEM[7][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][53]             ; N/A     ;
; fetch:iFetch|MEM[7][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][54]             ; N/A     ;
; fetch:iFetch|MEM[7][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][54]             ; N/A     ;
; fetch:iFetch|MEM[7][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][55]             ; N/A     ;
; fetch:iFetch|MEM[7][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][55]             ; N/A     ;
; fetch:iFetch|MEM[7][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][56]             ; N/A     ;
; fetch:iFetch|MEM[7][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][56]             ; N/A     ;
; fetch:iFetch|MEM[7][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][57]             ; N/A     ;
; fetch:iFetch|MEM[7][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][57]             ; N/A     ;
; fetch:iFetch|MEM[7][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][58]             ; N/A     ;
; fetch:iFetch|MEM[7][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][58]             ; N/A     ;
; fetch:iFetch|MEM[7][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][59]             ; N/A     ;
; fetch:iFetch|MEM[7][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][59]             ; N/A     ;
; fetch:iFetch|MEM[7][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][5]              ; N/A     ;
; fetch:iFetch|MEM[7][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][5]              ; N/A     ;
; fetch:iFetch|MEM[7][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][60]             ; N/A     ;
; fetch:iFetch|MEM[7][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][60]             ; N/A     ;
; fetch:iFetch|MEM[7][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][61]             ; N/A     ;
; fetch:iFetch|MEM[7][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][61]             ; N/A     ;
; fetch:iFetch|MEM[7][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][62]             ; N/A     ;
; fetch:iFetch|MEM[7][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][62]             ; N/A     ;
; fetch:iFetch|MEM[7][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][63]             ; N/A     ;
; fetch:iFetch|MEM[7][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][63]             ; N/A     ;
; fetch:iFetch|MEM[7][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][6]              ; N/A     ;
; fetch:iFetch|MEM[7][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][6]              ; N/A     ;
; fetch:iFetch|MEM[7][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][7]              ; N/A     ;
; fetch:iFetch|MEM[7][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][7]              ; N/A     ;
; fetch:iFetch|MEM[7][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][8]              ; N/A     ;
; fetch:iFetch|MEM[7][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][8]              ; N/A     ;
; fetch:iFetch|MEM[7][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][9]              ; N/A     ;
; fetch:iFetch|MEM[7][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[7][9]              ; N/A     ;
; fetch:iFetch|MEM[8][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][0]              ; N/A     ;
; fetch:iFetch|MEM[8][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][0]              ; N/A     ;
; fetch:iFetch|MEM[8][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][10]             ; N/A     ;
; fetch:iFetch|MEM[8][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][10]             ; N/A     ;
; fetch:iFetch|MEM[8][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][11]             ; N/A     ;
; fetch:iFetch|MEM[8][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][11]             ; N/A     ;
; fetch:iFetch|MEM[8][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][12]             ; N/A     ;
; fetch:iFetch|MEM[8][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][12]             ; N/A     ;
; fetch:iFetch|MEM[8][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][13]             ; N/A     ;
; fetch:iFetch|MEM[8][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][13]             ; N/A     ;
; fetch:iFetch|MEM[8][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][14]             ; N/A     ;
; fetch:iFetch|MEM[8][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][14]             ; N/A     ;
; fetch:iFetch|MEM[8][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][15]             ; N/A     ;
; fetch:iFetch|MEM[8][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][15]             ; N/A     ;
; fetch:iFetch|MEM[8][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][16]             ; N/A     ;
; fetch:iFetch|MEM[8][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][16]             ; N/A     ;
; fetch:iFetch|MEM[8][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][17]             ; N/A     ;
; fetch:iFetch|MEM[8][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][17]             ; N/A     ;
; fetch:iFetch|MEM[8][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][18]             ; N/A     ;
; fetch:iFetch|MEM[8][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][18]             ; N/A     ;
; fetch:iFetch|MEM[8][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][19]             ; N/A     ;
; fetch:iFetch|MEM[8][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][19]             ; N/A     ;
; fetch:iFetch|MEM[8][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][1]              ; N/A     ;
; fetch:iFetch|MEM[8][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][1]              ; N/A     ;
; fetch:iFetch|MEM[8][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][20]             ; N/A     ;
; fetch:iFetch|MEM[8][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][20]             ; N/A     ;
; fetch:iFetch|MEM[8][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][21]             ; N/A     ;
; fetch:iFetch|MEM[8][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][21]             ; N/A     ;
; fetch:iFetch|MEM[8][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][22]             ; N/A     ;
; fetch:iFetch|MEM[8][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][22]             ; N/A     ;
; fetch:iFetch|MEM[8][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][23]             ; N/A     ;
; fetch:iFetch|MEM[8][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][23]             ; N/A     ;
; fetch:iFetch|MEM[8][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][24]             ; N/A     ;
; fetch:iFetch|MEM[8][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][24]             ; N/A     ;
; fetch:iFetch|MEM[8][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][25]             ; N/A     ;
; fetch:iFetch|MEM[8][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][25]             ; N/A     ;
; fetch:iFetch|MEM[8][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][26]             ; N/A     ;
; fetch:iFetch|MEM[8][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][26]             ; N/A     ;
; fetch:iFetch|MEM[8][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][27]             ; N/A     ;
; fetch:iFetch|MEM[8][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][27]             ; N/A     ;
; fetch:iFetch|MEM[8][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][28]             ; N/A     ;
; fetch:iFetch|MEM[8][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][28]             ; N/A     ;
; fetch:iFetch|MEM[8][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][29]             ; N/A     ;
; fetch:iFetch|MEM[8][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][29]             ; N/A     ;
; fetch:iFetch|MEM[8][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][2]              ; N/A     ;
; fetch:iFetch|MEM[8][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][2]              ; N/A     ;
; fetch:iFetch|MEM[8][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][30]             ; N/A     ;
; fetch:iFetch|MEM[8][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][30]             ; N/A     ;
; fetch:iFetch|MEM[8][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][31]             ; N/A     ;
; fetch:iFetch|MEM[8][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][31]             ; N/A     ;
; fetch:iFetch|MEM[8][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][32]             ; N/A     ;
; fetch:iFetch|MEM[8][32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][32]             ; N/A     ;
; fetch:iFetch|MEM[8][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][33]             ; N/A     ;
; fetch:iFetch|MEM[8][33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][33]             ; N/A     ;
; fetch:iFetch|MEM[8][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][34]             ; N/A     ;
; fetch:iFetch|MEM[8][34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][34]             ; N/A     ;
; fetch:iFetch|MEM[8][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][35]             ; N/A     ;
; fetch:iFetch|MEM[8][35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][35]             ; N/A     ;
; fetch:iFetch|MEM[8][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][36]             ; N/A     ;
; fetch:iFetch|MEM[8][36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][36]             ; N/A     ;
; fetch:iFetch|MEM[8][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][37]             ; N/A     ;
; fetch:iFetch|MEM[8][37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][37]             ; N/A     ;
; fetch:iFetch|MEM[8][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][38]             ; N/A     ;
; fetch:iFetch|MEM[8][38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][38]             ; N/A     ;
; fetch:iFetch|MEM[8][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][39]             ; N/A     ;
; fetch:iFetch|MEM[8][39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][39]             ; N/A     ;
; fetch:iFetch|MEM[8][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][3]              ; N/A     ;
; fetch:iFetch|MEM[8][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][3]              ; N/A     ;
; fetch:iFetch|MEM[8][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][40]             ; N/A     ;
; fetch:iFetch|MEM[8][40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][40]             ; N/A     ;
; fetch:iFetch|MEM[8][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][41]             ; N/A     ;
; fetch:iFetch|MEM[8][41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][41]             ; N/A     ;
; fetch:iFetch|MEM[8][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][42]             ; N/A     ;
; fetch:iFetch|MEM[8][42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][42]             ; N/A     ;
; fetch:iFetch|MEM[8][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][43]             ; N/A     ;
; fetch:iFetch|MEM[8][43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][43]             ; N/A     ;
; fetch:iFetch|MEM[8][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][44]             ; N/A     ;
; fetch:iFetch|MEM[8][44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][44]             ; N/A     ;
; fetch:iFetch|MEM[8][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][45]             ; N/A     ;
; fetch:iFetch|MEM[8][45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][45]             ; N/A     ;
; fetch:iFetch|MEM[8][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][46]             ; N/A     ;
; fetch:iFetch|MEM[8][46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][46]             ; N/A     ;
; fetch:iFetch|MEM[8][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][47]             ; N/A     ;
; fetch:iFetch|MEM[8][47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][47]             ; N/A     ;
; fetch:iFetch|MEM[8][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][48]             ; N/A     ;
; fetch:iFetch|MEM[8][48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][48]             ; N/A     ;
; fetch:iFetch|MEM[8][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][49]             ; N/A     ;
; fetch:iFetch|MEM[8][49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][49]             ; N/A     ;
; fetch:iFetch|MEM[8][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][4]              ; N/A     ;
; fetch:iFetch|MEM[8][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][4]              ; N/A     ;
; fetch:iFetch|MEM[8][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][50]             ; N/A     ;
; fetch:iFetch|MEM[8][50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][50]             ; N/A     ;
; fetch:iFetch|MEM[8][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][51]             ; N/A     ;
; fetch:iFetch|MEM[8][51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][51]             ; N/A     ;
; fetch:iFetch|MEM[8][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][52]             ; N/A     ;
; fetch:iFetch|MEM[8][52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][52]             ; N/A     ;
; fetch:iFetch|MEM[8][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][53]             ; N/A     ;
; fetch:iFetch|MEM[8][53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][53]             ; N/A     ;
; fetch:iFetch|MEM[8][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][54]             ; N/A     ;
; fetch:iFetch|MEM[8][54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][54]             ; N/A     ;
; fetch:iFetch|MEM[8][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][55]             ; N/A     ;
; fetch:iFetch|MEM[8][55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][55]             ; N/A     ;
; fetch:iFetch|MEM[8][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][56]             ; N/A     ;
; fetch:iFetch|MEM[8][56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][56]             ; N/A     ;
; fetch:iFetch|MEM[8][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][57]             ; N/A     ;
; fetch:iFetch|MEM[8][57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][57]             ; N/A     ;
; fetch:iFetch|MEM[8][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][58]             ; N/A     ;
; fetch:iFetch|MEM[8][58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][58]             ; N/A     ;
; fetch:iFetch|MEM[8][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][59]             ; N/A     ;
; fetch:iFetch|MEM[8][59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][59]             ; N/A     ;
; fetch:iFetch|MEM[8][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][5]              ; N/A     ;
; fetch:iFetch|MEM[8][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][5]              ; N/A     ;
; fetch:iFetch|MEM[8][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][60]             ; N/A     ;
; fetch:iFetch|MEM[8][60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][60]             ; N/A     ;
; fetch:iFetch|MEM[8][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][61]             ; N/A     ;
; fetch:iFetch|MEM[8][61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][61]             ; N/A     ;
; fetch:iFetch|MEM[8][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][62]             ; N/A     ;
; fetch:iFetch|MEM[8][62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][62]             ; N/A     ;
; fetch:iFetch|MEM[8][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][63]             ; N/A     ;
; fetch:iFetch|MEM[8][63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][63]             ; N/A     ;
; fetch:iFetch|MEM[8][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][6]              ; N/A     ;
; fetch:iFetch|MEM[8][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][6]              ; N/A     ;
; fetch:iFetch|MEM[8][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][7]              ; N/A     ;
; fetch:iFetch|MEM[8][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][7]              ; N/A     ;
; fetch:iFetch|MEM[8][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][8]              ; N/A     ;
; fetch:iFetch|MEM[8][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][8]              ; N/A     ;
; fetch:iFetch|MEM[8][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][9]              ; N/A     ;
; fetch:iFetch|MEM[8][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|MEM[8][9]              ; N/A     ;
; fetch:iFetch|done                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|done                   ; N/A     ;
; fetch:iFetch|done                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|done                   ; N/A     ;
; fetch:iFetch|mem_wrapper:mw|read ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|Selector0~0            ; N/A     ;
; fetch:iFetch|mem_wrapper:mw|read ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fetch:iFetch|Selector0~0            ; N/A     ;
; fetch:iFetch|rst_n               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A     ;
; fetch:iFetch|rst_n               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Tue Feb 10 16:16:49 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file minilab0.sv
    Info (12023): Found entity 1: Minilab0 File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mat_mult_tb.sv
    Info (12023): Found entity 1: mat_mult_tb File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mat_mult_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mat_mult.sv
    Info (12023): Found entity 1: mat_mult File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mat_mult.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_tb.sv
    Info (12023): Found entity 1: fetch_tb File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fetch_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fetch.sv
    Info (12023): Found entity 1: fetch File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: mem_wrapper File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/memory.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_mac.sv
    Info (12023): Found entity 1: tb_mac File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/tb_mac.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file minilab0_tb.sv
    Info (12023): Found entity 1: minilab0_tb File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/minilab0_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mac.sv
    Info (12023): Found entity 1: MAC File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mac.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo_tb.sv
    Info (12023): Found entity 1: fifo_tb File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.sv
    Info (12023): Found entity 1: FIFO File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo.sv Line: 1
Info (12127): Elaborating entity "Minilab0" for the top level hierarchy
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:iFetch" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 93
Warning (10036): Verilog HDL or VHDL warning at fetch.sv(11): object "idle_s" assigned a value but never read File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fetch.sv Line: 11
Warning (10036): Verilog HDL or VHDL warning at fetch.sv(11): object "fetch_s" assigned a value but never read File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fetch.sv Line: 11
Info (10264): Verilog HDL Case Statement information at fetch.sv(65): all case item expressions in this case statement are onehot File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fetch.sv Line: 65
Info (12128): Elaborating entity "mem_wrapper" for hierarchy "fetch:iFetch|mem_wrapper:mw" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fetch.sv Line: 103
Warning (10230): Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (5) File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/memory.v Line: 44
Warning (10230): Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (4) File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/memory.v Line: 52
Info (12128): Elaborating entity "rom" for hierarchy "fetch:iFetch|mem_wrapper:mw|rom:memory" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/memory.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "fetch:iFetch|mem_wrapper:mw|rom:memory|altsyncram:altsyncram_component" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "fetch:iFetch|mem_wrapper:mw|rom:memory|altsyncram:altsyncram_component" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/rom.v Line: 82
Info (12133): Instantiated megafunction "fetch:iFetch|mem_wrapper:mw|rom:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "input_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf
    Info (12023): Found entity 1: altsyncram_tdg1 File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/altsyncram_tdg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tdg1" for hierarchy "fetch:iFetch|mem_wrapper:mw|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated" File: c:/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mat_mult" for hierarchy "mat_mult:iMult" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 104
Info (12128): Elaborating entity "MAC" for hierarchy "mat_mult:iMult|MAC:mac0" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mat_mult.sv Line: 76
Info (12128): Elaborating entity "FIFO" for hierarchy "mat_mult:iMult|FIFO:fifo_gen[0].input_fifo" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mat_mult.sv Line: 108
Warning (10230): Verilog HDL assignment warning at fifo.sv(29): truncated value with size 32 to match size of target (3) File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo.sv Line: 29
Warning (10230): Verilog HDL assignment warning at fifo.sv(39): truncated value with size 32 to match size of target (3) File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo.sv Line: 39
Warning (10230): Verilog HDL assignment warning at fifo.sv(50): truncated value with size 32 to match size of target (4) File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo.sv Line: 50
Warning (10230): Verilog HDL assignment warning at fifo.sv(52): truncated value with size 32 to match size of target (4) File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo.sv Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ef84.tdf
    Info (12023): Found entity 1: altsyncram_ef84 File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/altsyncram_ef84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/mux_ilc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cci.tdf
    Info (12023): Found entity 1: cntr_cci File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cntr_cci.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf
    Info (12023): Found entity 1: cmpr_pac File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cmpr_pac.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf
    Info (12023): Found entity 1: cntr_3vi File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cntr_3vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2026.02.10.16:17:14 Progress: Loading sld93d01841/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 9 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mat_mult:iMult|FIFO:input_fifo|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mat_mult:iMult|FIFO:fifo_gen[7].input_fifo|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mat_mult:iMult|FIFO:fifo_gen[6].input_fifo|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mat_mult:iMult|FIFO:fifo_gen[5].input_fifo|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mat_mult:iMult|FIFO:fifo_gen[4].input_fifo|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mat_mult:iMult|FIFO:fifo_gen[3].input_fifo|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mat_mult:iMult|FIFO:fifo_gen[2].input_fifo|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mat_mult:iMult|FIFO:fifo_gen[1].input_fifo|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mat_mult:iMult|FIFO:fifo_gen[0].input_fifo|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "mat_mult:iMult|FIFO:input_fifo|altsyncram:MEM_rtl_0"
Info (12133): Instantiated megafunction "mat_mult:iMult|FIFO:input_fifo|altsyncram:MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dco1.tdf
    Info (12023): Found entity 1: altsyncram_dco1 File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/altsyncram_dco1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 23
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 23
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 23
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 23
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 23
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 23
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 23
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 23
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 1191 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 26
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 26
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 26
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.sv Line: 30
Info (21057): Implemented 10312 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 9514 logic cells
    Info (21064): Implemented 715 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 5202 megabytes
    Info: Processing ended: Tue Feb 10 16:17:52 2026
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:03:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tyler_hyposvu/UW/ECE554/minilab1/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.map.smsg.


