
AEOLUS_Sensorboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000836  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000002  00800100  00800100  000008aa  2**0
                  ALLOC
  2 .stab         00001ba8  00000000  00000000  000008ac  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000583  00000000  00000000  00002454  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000180  00000000  00000000  000029d8  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000d28  00000000  00000000  00002b58  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000005a5  00000000  00000000  00003880  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000ad3  00000000  00000000  00003e25  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002a4  00000000  00000000  000048f8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000036f  00000000  00000000  00004b9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000005a1  00000000  00000000  00004f0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000060  00000000  00000000  000054ac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	19 c0       	rjmp	.+50     	; 0x34 <__ctors_end>
   2:	33 c0       	rjmp	.+102    	; 0x6a <__bad_interrupt>
   4:	32 c0       	rjmp	.+100    	; 0x6a <__bad_interrupt>
   6:	31 c0       	rjmp	.+98     	; 0x6a <__bad_interrupt>
   8:	30 c0       	rjmp	.+96     	; 0x6a <__bad_interrupt>
   a:	2f c0       	rjmp	.+94     	; 0x6a <__bad_interrupt>
   c:	2e c0       	rjmp	.+92     	; 0x6a <__bad_interrupt>
   e:	2d c0       	rjmp	.+90     	; 0x6a <__bad_interrupt>
  10:	2c c0       	rjmp	.+88     	; 0x6a <__bad_interrupt>
  12:	2b c0       	rjmp	.+86     	; 0x6a <__bad_interrupt>
  14:	2a c0       	rjmp	.+84     	; 0x6a <__bad_interrupt>
  16:	29 c0       	rjmp	.+82     	; 0x6a <__bad_interrupt>
  18:	28 c0       	rjmp	.+80     	; 0x6a <__bad_interrupt>
  1a:	27 c0       	rjmp	.+78     	; 0x6a <__bad_interrupt>
  1c:	26 c0       	rjmp	.+76     	; 0x6a <__bad_interrupt>
  1e:	25 c0       	rjmp	.+74     	; 0x6a <__bad_interrupt>
  20:	24 c0       	rjmp	.+72     	; 0x6a <__bad_interrupt>
  22:	23 c0       	rjmp	.+70     	; 0x6a <__bad_interrupt>
  24:	c7 c1       	rjmp	.+910    	; 0x3b4 <__vector_18>
  26:	21 c0       	rjmp	.+66     	; 0x6a <__bad_interrupt>
  28:	20 c0       	rjmp	.+64     	; 0x6a <__bad_interrupt>
  2a:	1f c0       	rjmp	.+62     	; 0x6a <__bad_interrupt>
  2c:	1e c0       	rjmp	.+60     	; 0x6a <__bad_interrupt>
  2e:	1d c0       	rjmp	.+58     	; 0x6a <__bad_interrupt>
  30:	1c c0       	rjmp	.+56     	; 0x6a <__bad_interrupt>
  32:	1b c0       	rjmp	.+54     	; 0x6a <__bad_interrupt>

00000034 <__ctors_end>:
  34:	11 24       	eor	r1, r1
  36:	1f be       	out	0x3f, r1	; 63
  38:	cf ef       	ldi	r28, 0xFF	; 255
  3a:	d2 e0       	ldi	r29, 0x02	; 2
  3c:	de bf       	out	0x3e, r29	; 62
  3e:	cd bf       	out	0x3d, r28	; 61

00000040 <__do_copy_data>:
  40:	11 e0       	ldi	r17, 0x01	; 1
  42:	a0 e0       	ldi	r26, 0x00	; 0
  44:	b1 e0       	ldi	r27, 0x01	; 1
  46:	e6 e3       	ldi	r30, 0x36	; 54
  48:	f8 e0       	ldi	r31, 0x08	; 8
  4a:	02 c0       	rjmp	.+4      	; 0x50 <__do_copy_data+0x10>
  4c:	05 90       	lpm	r0, Z+
  4e:	0d 92       	st	X+, r0
  50:	a0 30       	cpi	r26, 0x00	; 0
  52:	b1 07       	cpc	r27, r17
  54:	d9 f7       	brne	.-10     	; 0x4c <__do_copy_data+0xc>

00000056 <__do_clear_bss>:
  56:	11 e0       	ldi	r17, 0x01	; 1
  58:	a0 e0       	ldi	r26, 0x00	; 0
  5a:	b1 e0       	ldi	r27, 0x01	; 1
  5c:	01 c0       	rjmp	.+2      	; 0x60 <.do_clear_bss_start>

0000005e <.do_clear_bss_loop>:
  5e:	1d 92       	st	X+, r1

00000060 <.do_clear_bss_start>:
  60:	a2 30       	cpi	r26, 0x02	; 2
  62:	b1 07       	cpc	r27, r17
  64:	e1 f7       	brne	.-8      	; 0x5e <.do_clear_bss_loop>
  66:	23 d1       	rcall	.+582    	; 0x2ae <main>
  68:	e4 c3       	rjmp	.+1992   	; 0x832 <_exit>

0000006a <__bad_interrupt>:
  6a:	ca cf       	rjmp	.-108    	; 0x0 <__vectors>

0000006c <I2C_init>:
 * Init the use of I2C 
 *
 * @param bitrate [Hz]
 * @return false, if Bitrate is too high 
 */ 
bool I2C_init(uint32_t bitrate) {
  6c:	9b 01       	movw	r18, r22
  6e:	ac 01       	movw	r20, r24
	
	TWBR = ((F_CPU/bitrate)-16)/2;
  70:	60 e0       	ldi	r22, 0x00	; 0
  72:	72 e1       	ldi	r23, 0x12	; 18
  74:	8a e7       	ldi	r24, 0x7A	; 122
  76:	90 e0       	ldi	r25, 0x00	; 0
  78:	9f d3       	rcall	.+1854   	; 0x7b8 <__udivmodsi4>
  7a:	da 01       	movw	r26, r20
  7c:	c9 01       	movw	r24, r18
  7e:	40 97       	sbiw	r24, 0x10	; 16
  80:	a1 09       	sbc	r26, r1
  82:	b1 09       	sbc	r27, r1
  84:	b6 95       	lsr	r27
  86:	a7 95       	ror	r26
  88:	97 95       	ror	r25
  8a:	87 95       	ror	r24
  8c:	e8 eb       	ldi	r30, 0xB8	; 184
  8e:	f0 e0       	ldi	r31, 0x00	; 0
  90:	80 83       	st	Z, r24
	if (TWBR < 11) {
  92:	90 81       	ld	r25, Z
 * Init the use of I2C 
 *
 * @param bitrate [Hz]
 * @return false, if Bitrate is too high 
 */ 
bool I2C_init(uint32_t bitrate) {
  94:	81 e0       	ldi	r24, 0x01	; 1
  96:	9b 30       	cpi	r25, 0x0B	; 11
  98:	08 f0       	brcs	.+2      	; 0x9c <I2C_init+0x30>
  9a:	80 e0       	ldi	r24, 0x00	; 0
		return true;
	}
		
	return false;
	
}
  9c:	08 95       	ret

0000009e <I2C_start>:
 */
bool I2C_start(uint8_t address, uint8_t access) {
	uint8_t		twst;
	
	//Send Start-Condition 
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
  9e:	94 ea       	ldi	r25, 0xA4	; 164
  a0:	90 93 bc 00 	sts	0x00BC, r25

	//Wait unit the transmission of the start-condition is completed 
	while (!(TWCR & (1<<TWINT)));
  a4:	ec eb       	ldi	r30, 0xBC	; 188
  a6:	f0 e0       	ldi	r31, 0x00	; 0
  a8:	90 81       	ld	r25, Z
  aa:	99 23       	and	r25, r25
  ac:	ec f7       	brge	.-6      	; 0xa8 <I2C_start+0xa>

	//Check the value of the TWI status register, mask the prescalor bits
	twst = TWSR & 0xF8;
  ae:	90 91 b9 00 	lds	r25, 0x00B9
  b2:	98 7f       	andi	r25, 0xF8	; 248
	if ((twst != TWI_START) && (twst != TWI_REP_START)) return false;
  b4:	98 30       	cpi	r25, 0x08	; 8
  b6:	11 f0       	breq	.+4      	; 0xbc <I2C_start+0x1e>
  b8:	90 31       	cpi	r25, 0x10	; 16
  ba:	b1 f4       	brne	.+44     	; 0xe8 <I2C_start+0x4a>

	//Send the device address and the access-type (read/write) 
	TWDR = (address<<1) + access;
  bc:	88 0f       	add	r24, r24
  be:	68 0f       	add	r22, r24
  c0:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = (1<<TWINT)|(1<<TWEN);
  c4:	84 e8       	ldi	r24, 0x84	; 132
  c6:	80 93 bc 00 	sts	0x00BC, r24
	
	//Wait until transmission is completed and a ACK/NACK is received 
	while (!(TWCR & (1<<TWINT)));
  ca:	ec eb       	ldi	r30, 0xBC	; 188
  cc:	f0 e0       	ldi	r31, 0x00	; 0
  ce:	80 81       	ld	r24, Z
  d0:	88 23       	and	r24, r24
  d2:	ec f7       	brge	.-6      	; 0xce <I2C_start+0x30>
	
	//Check value of TWI Status Register. Mask prescalor bits.
	twst = TWSR & 0xF8;
  d4:	90 91 b9 00 	lds	r25, 0x00B9
  d8:	98 7f       	andi	r25, 0xF8	; 248
	if ((twst != TWI_MTX_ADR_ACK) && (twst != TWI_MRX_ADR_ACK)) {
  da:	98 31       	cpi	r25, 0x18	; 24
  dc:	39 f0       	breq	.+14     	; 0xec <I2C_start+0x4e>
 * Start the I2C Master 
 *
 * @param address: 7bit slave address 
 * @param access: read or write (1 = read, 0 = write) 
 */
bool I2C_start(uint8_t address, uint8_t access) {
  de:	81 e0       	ldi	r24, 0x01	; 1
  e0:	90 34       	cpi	r25, 0x40	; 64
  e2:	29 f0       	breq	.+10     	; 0xee <I2C_start+0x50>
  e4:	80 e0       	ldi	r24, 0x00	; 0
  e6:	08 95       	ret
	//Wait unit the transmission of the start-condition is completed 
	while (!(TWCR & (1<<TWINT)));

	//Check the value of the TWI status register, mask the prescalor bits
	twst = TWSR & 0xF8;
	if ((twst != TWI_START) && (twst != TWI_REP_START)) return false;
  e8:	80 e0       	ldi	r24, 0x00	; 0
  ea:	08 95       	ret
	twst = TWSR & 0xF8;
	if ((twst != TWI_MTX_ADR_ACK) && (twst != TWI_MRX_ADR_ACK)) {
		return false;
	}		

	return true;
  ec:	81 e0       	ldi	r24, 0x01	; 1
}
  ee:	08 95       	ret

000000f0 <I2C_stop>:
 *
 */
void I2C_stop(void) {
	
	//Send stop-condition 
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);
  f0:	84 e9       	ldi	r24, 0x94	; 148
  f2:	80 93 bc 00 	sts	0x00BC, r24

	//Wait until the bus is released 
	while (TWCR & (1<<TWINT));
  f6:	ec eb       	ldi	r30, 0xBC	; 188
  f8:	f0 e0       	ldi	r31, 0x00	; 0
  fa:	80 81       	ld	r24, Z
  fc:	88 23       	and	r24, r24
  fe:	ec f3       	brlt	.-6      	; 0xfa <I2C_stop+0xa>
}	
 100:	08 95       	ret

00000102 <I2C_write_byte>:
 */
bool I2C_write_byte(uint8_t byte) {
	uint8_t   twst;
	
	//Send data to the previously addressed device
	TWDR = byte;
 102:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN);
 106:	84 e8       	ldi	r24, 0x84	; 132
 108:	80 93 bc 00 	sts	0x00BC, r24
	
	//Wait until transmission completed
	while (!(TWCR & (1<<TWINT)));
 10c:	ec eb       	ldi	r30, 0xBC	; 188
 10e:	f0 e0       	ldi	r31, 0x00	; 0
 110:	80 81       	ld	r24, Z
 112:	88 23       	and	r24, r24
 114:	ec f7       	brge	.-6      	; 0x110 <I2C_write_byte+0xe>
	
	//Check value of TWI Status Register. Mask prescalor bits
	twst = TWSR & 0xF8;
 116:	90 91 b9 00 	lds	r25, 0x00B9
 11a:	98 7f       	andi	r25, 0xF8	; 248
/**
 * Write a Byte to the slave 
 *
 * @param bytes 
 */
bool I2C_write_byte(uint8_t byte) {
 11c:	81 e0       	ldi	r24, 0x01	; 1
 11e:	98 32       	cpi	r25, 0x28	; 40
 120:	09 f4       	brne	.+2      	; 0x124 <I2C_write_byte+0x22>
 122:	80 e0       	ldi	r24, 0x00	; 0
	if (twst != TWI_MTX_DATA_ACK) {
		return true;
	}	
		
	return false;
}
 124:	08 95       	ret

00000126 <I2C_read_byte>:
 *
 * @return byte read
 */
uint8_t I2C_read_byte(void) {
	
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);
 126:	84 ec       	ldi	r24, 0xC4	; 196
 128:	80 93 bc 00 	sts	0x00BC, r24
	while (!(TWCR & (1<<TWINT)));
 12c:	ec eb       	ldi	r30, 0xBC	; 188
 12e:	f0 e0       	ldi	r31, 0x00	; 0
 130:	80 81       	ld	r24, Z
 132:	88 23       	and	r24, r24
 134:	ec f7       	brge	.-6      	; 0x130 <I2C_read_byte+0xa>

	return TWDR;
 136:	80 91 bb 00 	lds	r24, 0x00BB
}
 13a:	08 95       	ret

0000013c <I2C_read_last_byte>:
 * 
 * @return last byte read
 */
uint8_t I2C_read_last_byte(void) {
	
	TWCR = (1<<TWINT)|(1<<TWEN);
 13c:	84 e8       	ldi	r24, 0x84	; 132
 13e:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
 142:	ec eb       	ldi	r30, 0xBC	; 188
 144:	f0 e0       	ldi	r31, 0x00	; 0
 146:	80 81       	ld	r24, Z
 148:	88 23       	and	r24, r24
 14a:	ec f7       	brge	.-6      	; 0x146 <I2C_read_last_byte+0xa>
	
	return TWDR;
 14c:	80 91 bb 00 	lds	r24, 0x00BB
}
 150:	08 95       	ret

00000152 <write_register>:
 * Write a value to a register 
 *
 * @param reg: Name of the register 
 * @param data: Data to be written to the register  
 */ 
bool write_register(uint8_t reg, uint8_t data) {
 152:	cf 93       	push	r28
 154:	df 93       	push	r29
 156:	d8 2f       	mov	r29, r24
 158:	c6 2f       	mov	r28, r22
	
	//Start the I2C Master interface. 
	//We want to write a register => access-type is WRITE 
	if(!I2C_start (SLAVE_ADDR, WRITE)) {
 15a:	82 e6       	ldi	r24, 0x62	; 98
 15c:	60 e0       	ldi	r22, 0x00	; 0
 15e:	9f df       	rcall	.-194    	; 0x9e <I2C_start>
 160:	88 23       	and	r24, r24
 162:	19 f4       	brne	.+6      	; 0x16a <write_register+0x18>
		//I2C could not be started => nothing we can do against this, might flag unhappy...
		//Anyway, stop the I2C Master interface
		
		I2C_stop();
 164:	c5 df       	rcall	.-118    	; 0xf0 <I2C_stop>
		
		return false; 
 166:	80 e0       	ldi	r24, 0x00	; 0
 168:	06 c0       	rjmp	.+12     	; 0x176 <write_register+0x24>
	} else {
		//I2C Master Interface is started => we can transfer the bytes to the slave 
		
		//Send Register address 
		I2C_write_byte(reg); 
 16a:	8d 2f       	mov	r24, r29
 16c:	ca df       	rcall	.-108    	; 0x102 <I2C_write_byte>
		
		//Send Value the register should contain 
		I2C_write_byte(data);
 16e:	8c 2f       	mov	r24, r28
 170:	c8 df       	rcall	.-112    	; 0x102 <I2C_write_byte>
		
		//Close the Master-Interface 
		I2C_stop(); 
 172:	be df       	rcall	.-132    	; 0xf0 <I2C_stop>
	}
	
	//Everything is OK => return true
	return true; 
 174:	81 e0       	ldi	r24, 0x01	; 1
}
 176:	df 91       	pop	r29
 178:	cf 91       	pop	r28
 17a:	08 95       	ret

0000017c <lidar_init>:
bool lidar_init(void) {
	
	bool status = true;		//Status of the initialization (we assume that everything is OK at the beginning) 
	
	//Start the I2C Interface 
	if(!I2C_init(BITRATE)) {
 17c:	60 ea       	ldi	r22, 0xA0	; 160
 17e:	76 e8       	ldi	r23, 0x86	; 134
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	73 df       	rcall	.-282    	; 0x6c <I2C_init>
 186:	88 23       	and	r24, r24
 188:	21 f0       	breq	.+8      	; 0x192 <lidar_init+0x16>
		return false; 
	}
	
	
	//Reset the lidar to defaults for Distance Measurements 
	status = status && write_register(I_COMMAND_REG, 0x00); 
 18a:	80 e0       	ldi	r24, 0x00	; 0
 18c:	60 e0       	ldi	r22, 0x00	; 0
 18e:	e1 df       	rcall	.-62     	; 0x152 <write_register>
	
	
	//Return the status after all initialization is done
	return status; 
 190:	08 95       	ret
	//Start the I2C Interface 
	if(!I2C_init(BITRATE)) {
		//An error occurred during initialization of the I2C interface 
		//Nothing we can do about this... might flag unhappy... 
		
		return false; 
 192:	80 e0       	ldi	r24, 0x00	; 0
	status = status && write_register(I_COMMAND_REG, 0x00); 
	
	
	//Return the status after all initialization is done
	return status; 
}
 194:	08 95       	ret

00000196 <read_register>:
 *
 * @param reg: Name of the register 
 * @param numofbytes: number of Bytes to be read (1,2) 
 * @param arraytosafe: Array with two bytes, where the result is stored 
 */
bool read_register(uint8_t reg, uint8_t numofbytes, uint8_t arraytosafe[2]) {
 196:	0f 93       	push	r16
 198:	1f 93       	push	r17
 19a:	cf 93       	push	r28
 19c:	df 93       	push	r29
 19e:	08 2f       	mov	r16, r24
 1a0:	16 2f       	mov	r17, r22
 1a2:	ea 01       	movw	r28, r20
	
	//Start the I2C Master interface
	//We want tor write a register first => access-type is WRITE 
	if(!I2C_start(SLAVE_ADDR, WRITE)) {
 1a4:	82 e6       	ldi	r24, 0x62	; 98
 1a6:	60 e0       	ldi	r22, 0x00	; 0
 1a8:	7a df       	rcall	.-268    	; 0x9e <I2C_start>
 1aa:	88 23       	and	r24, r24
 1ac:	19 f4       	brne	.+6      	; 0x1b4 <read_register+0x1e>
		//I2C could not be started => nothing we can do against this, might flag unhappy...
		//Anyway, stop the I2C Master interface
				
		I2C_stop();
 1ae:	a0 df       	rcall	.-192    	; 0xf0 <I2C_stop>
		
		return false; 
 1b0:	80 e0       	ldi	r24, 0x00	; 0
 1b2:	1e c0       	rjmp	.+60     	; 0x1f0 <read_register+0x5a>
	} else {
		//I2C Master Interface is started => we can transfer the bytes to the slave
		
		//If two consecutive registers should be read, the address must contain a 1 as bit7
		if(numofbytes == 2) {
 1b4:	12 30       	cpi	r17, 0x02	; 2
 1b6:	09 f4       	brne	.+2      	; 0x1ba <read_register+0x24>
			//We want to write two consecutive registers => we must set bit7 of the register address to 1
			reg = 0x80 | reg; 
 1b8:	00 68       	ori	r16, 0x80	; 128
		}
		
		//Send the register address to be read
		I2C_write_byte(reg); 
 1ba:	80 2f       	mov	r24, r16
 1bc:	a2 df       	rcall	.-188    	; 0x102 <I2C_write_byte>
		
		//Start the I2C Master interface
		//This time we want tor read a register => access-type is READ
		if(!I2C_start(SLAVE_ADDR, READ)) {
 1be:	82 e6       	ldi	r24, 0x62	; 98
 1c0:	61 e0       	ldi	r22, 0x01	; 1
 1c2:	6d df       	rcall	.-294    	; 0x9e <I2C_start>
 1c4:	88 23       	and	r24, r24
 1c6:	19 f4       	brne	.+6      	; 0x1ce <read_register+0x38>
			//I2C could not be started => nothing we can do against this, might flag unhappy... 
			//Anyway, stop the I2C Master interface 
			
			I2C_stop(); 
 1c8:	93 df       	rcall	.-218    	; 0xf0 <I2C_stop>
			
			return false; 
 1ca:	80 e0       	ldi	r24, 0x00	; 0
 1cc:	11 c0       	rjmp	.+34     	; 0x1f0 <read_register+0x5a>
		} else {
			//I2C Master Interface is started => we can read the bytes from the slave 
			
			//Read one or two bytes from the Slave 
			if(numofbytes == 1) {
 1ce:	11 30       	cpi	r17, 0x01	; 1
 1d0:	19 f4       	brne	.+6      	; 0x1d8 <read_register+0x42>
				//Only one byte is to be read 
				
				arraytosafe[0] = I2C_read_last_byte(); //The first byte is the last byte
 1d2:	b4 df       	rcall	.-152    	; 0x13c <I2C_read_last_byte>
 1d4:	88 83       	st	Y, r24
 1d6:	0a c0       	rjmp	.+20     	; 0x1ec <read_register+0x56>
			} else if(numofbytes == 2) {
 1d8:	12 30       	cpi	r17, 0x02	; 2
 1da:	29 f4       	brne	.+10     	; 0x1e6 <read_register+0x50>
				//Two bytes are to be read 
				
				arraytosafe[0] = I2C_read_byte();		//Read first byte 
 1dc:	a4 df       	rcall	.-184    	; 0x126 <I2C_read_byte>
 1de:	88 83       	st	Y, r24
				arraytosafe[1] = I2C_read_last_byte();	//Read second byte <=> last byte  
 1e0:	ad df       	rcall	.-166    	; 0x13c <I2C_read_last_byte>
 1e2:	89 83       	std	Y+1, r24	; 0x01
 1e4:	03 c0       	rjmp	.+6      	; 0x1ec <read_register+0x56>
			} else {
				I2C_stop(); 
 1e6:	84 df       	rcall	.-248    	; 0xf0 <I2C_stop>
				
				return false; 
 1e8:	80 e0       	ldi	r24, 0x00	; 0
 1ea:	02 c0       	rjmp	.+4      	; 0x1f0 <read_register+0x5a>
			}
			
			//Stop the Master-interface
			I2C_stop(); 
 1ec:	81 df       	rcall	.-254    	; 0xf0 <I2C_stop>
		}
	}
	
	//Everything is OK => return true
	return true; 
 1ee:	81 e0       	ldi	r24, 0x01	; 1
 1f0:	df 91       	pop	r29
 1f2:	cf 91       	pop	r28
 1f4:	1f 91       	pop	r17
 1f6:	0f 91       	pop	r16
 1f8:	08 95       	ret

000001fa <lidar_get_distance>:
/**
 * Read the distance from the LIDAR Sensor 
 *
 * @return the measured distance [cm] (Note: 16bit value!) 
 */ 
uint16_t lidar_get_distance(void) {
 1fa:	cf 93       	push	r28
 1fc:	df 93       	push	r29
 1fe:	00 d0       	rcall	.+0      	; 0x200 <lidar_get_distance+0x6>
 200:	cd b7       	in	r28, 0x3d	; 61
 202:	de b7       	in	r29, 0x3e	; 62
	uint8_t result[2]; 
	
	//Read the Distance from the Register using I2C
	if(!read_register(0x0f,2,result)) {
 204:	8f e0       	ldi	r24, 0x0F	; 15
 206:	62 e0       	ldi	r22, 0x02	; 2
 208:	ae 01       	movw	r20, r28
 20a:	4f 5f       	subi	r20, 0xFF	; 255
 20c:	5f 4f       	sbci	r21, 0xFF	; 255
 20e:	c3 df       	rcall	.-122    	; 0x196 <read_register>
 210:	88 23       	and	r24, r24
 212:	39 f0       	breq	.+14     	; 0x222 <lidar_get_distance+0x28>
		
		return 0; 
	}
	
	//We read two 8bit values => convert to a 16bit value
	return ((result[0] << 8) | result[1]);  
 214:	39 81       	ldd	r19, Y+1	; 0x01
 216:	20 e0       	ldi	r18, 0x00	; 0
 218:	8a 81       	ldd	r24, Y+2	; 0x02
 21a:	90 e0       	ldi	r25, 0x00	; 0
 21c:	82 2b       	or	r24, r18
 21e:	93 2b       	or	r25, r19
 220:	02 c0       	rjmp	.+4      	; 0x226 <lidar_get_distance+0x2c>
	//Read the Distance from the Register using I2C
	if(!read_register(0x0f,2,result)) {
		//The reading of the registers was NOT successful 
		//Nothing we can do about this... might flag unhappy...
		
		return 0; 
 222:	80 e0       	ldi	r24, 0x00	; 0
 224:	90 e0       	ldi	r25, 0x00	; 0
	}
	
	//We read two 8bit values => convert to a 16bit value
	return ((result[0] << 8) | result[1]);  
	
}
 226:	0f 90       	pop	r0
 228:	0f 90       	pop	r0
 22a:	df 91       	pop	r29
 22c:	cf 91       	pop	r28
 22e:	08 95       	ret

00000230 <pixhawk_init>:
 * @return true, if initialization was successful 
 */
bool pixhawk_init(void) {
	
	//Set the state of the parser
	rx_state = IDLE; 
 230:	10 92 00 01 	sts	0x0100, r1
	
	
	//Init the serial communication 
	serial_init(9600); 
 234:	80 e8       	ldi	r24, 0x80	; 128
 236:	95 e2       	ldi	r25, 0x25	; 37
 238:	8c d0       	rcall	.+280    	; 0x352 <serial_init>
	
	
	return true; 
}
 23a:	81 e0       	ldi	r24, 0x01	; 1
 23c:	08 95       	ret

0000023e <send2pixhawk>:
/**
 * Send data to Pixhawk 
 *
 * @param 
 */
bool send2pixhawk(uint8_t cmd) {
 23e:	cf 93       	push	r28
 240:	c8 2f       	mov	r28, r24
	
	//Send start-sequence 
	serial_send_byte(MSG_START);
 242:	82 e0       	ldi	r24, 0x02	; 2
 244:	a7 d0       	rcall	.+334    	; 0x394 <serial_send_byte>
	
	//Send Command number 
	serial_send_byte(cmd); 
 246:	8c 2f       	mov	r24, r28
 248:	a5 d0       	rcall	.+330    	; 0x394 <serial_send_byte>
	
	//Send individual data 
	switch(cmd) {
 24a:	ce 54       	subi	r28, 0x4E	; 78
 24c:	c2 30       	cpi	r28, 0x02	; 2
 24e:	10 f4       	brcc	.+4      	; 0x254 <send2pixhawk+0x16>
				//serial_send_byte((uint8_t)(state.obstacles[i].distance>>8)); //High byte of distance 
				//serial_send_byte((uint8_t)(state.obstacles[i]&0x00FF));		 //Low byte of distance 
			}
		}
		case CMD_NUMOBSTACLES: {
			serial_send_byte(state.numofobstacles);
 250:	80 e0       	ldi	r24, 0x00	; 0
 252:	a0 d0       	rcall	.+320    	; 0x394 <serial_send_byte>
	}
	
	//Send end of Message 
	serial_send_byte(MSG_END);
	
}
 254:	80 e0       	ldi	r24, 0x00	; 0
 256:	cf 91       	pop	r28
 258:	08 95       	ret

0000025a <pixhawk_parse>:
	
	//Text starts with STX = 0x02 and ends with ETX = 0x03
	//A message from the Pixhawk must have the following form: 
	// 0x02 | 0x02 | 0xXX (Command byte) | 0x03
	
	switch(rx_state) {
 25a:	90 91 00 01 	lds	r25, 0x0100
 25e:	92 30       	cpi	r25, 0x02	; 2
 260:	89 f0       	breq	.+34     	; 0x284 <pixhawk_parse+0x2a>
 262:	93 30       	cpi	r25, 0x03	; 3
 264:	28 f4       	brcc	.+10     	; 0x270 <pixhawk_parse+0x16>
 266:	99 23       	and	r25, r25
 268:	41 f0       	breq	.+16     	; 0x27a <pixhawk_parse+0x20>
 26a:	91 30       	cpi	r25, 0x01	; 1
 26c:	e1 f4       	brne	.+56     	; 0x2a6 <pixhawk_parse+0x4c>
 26e:	08 c0       	rjmp	.+16     	; 0x280 <pixhawk_parse+0x26>
 270:	93 30       	cpi	r25, 0x03	; 3
 272:	71 f0       	breq	.+28     	; 0x290 <pixhawk_parse+0x36>
 274:	94 30       	cpi	r25, 0x04	; 4
 276:	b9 f4       	brne	.+46     	; 0x2a6 <pixhawk_parse+0x4c>
 278:	13 c0       	rjmp	.+38     	; 0x2a0 <pixhawk_parse+0x46>
		case IDLE: {
			//The state machine is idle and waits for chars to be sent 
			
			if(data == MSG_START) {
 27a:	82 30       	cpi	r24, 0x02	; 2
 27c:	19 f4       	brne	.+6      	; 0x284 <pixhawk_parse+0x2a>
 27e:	08 c0       	rjmp	.+16     	; 0x290 <pixhawk_parse+0x36>
			}
		}
		case STARTCHAR: {
			//The first Start-Character was sent and we are waiting for the second one now 
			
			if(data == MSG_START) {
 280:	82 30       	cpi	r24, 0x02	; 2
 282:	31 f0       	breq	.+12     	; 0x290 <pixhawk_parse+0x36>
			
		}
		case COMMAND: {
			//The second Start-Character was sent, now we expect to receive the Command 
			
			if(data == MSG_START || data == MSG_END) {
 284:	98 2f       	mov	r25, r24
 286:	92 50       	subi	r25, 0x02	; 2
 288:	92 30       	cpi	r25, 0x02	; 2
 28a:	10 f0       	brcs	.+4      	; 0x290 <pixhawk_parse+0x36>
				
				rx_state = IDLE; 
			} else {
				//The char is valid => store it 
				
				cmd = data; 
 28c:	80 93 01 01 	sts	0x0101, r24
			}
		}
		case ENDCHAR: {
			//The command byte was read and we wait for the end-byte 
			
			if(data == MSG_END) {
 290:	83 30       	cpi	r24, 0x03	; 3
 292:	21 f4       	brne	.+8      	; 0x29c <pixhawk_parse+0x42>
				//We received the End Character => Data is valid 
				
				rx_state = COMPLETE;
 294:	84 e0       	ldi	r24, 0x04	; 4
 296:	80 93 00 01 	sts	0x0100, r24
 29a:	02 c0       	rjmp	.+4      	; 0x2a0 <pixhawk_parse+0x46>
			} else {
				//Some error occurred => return to IDLE
		 				
				rx_state = IDLE;
 29c:	10 92 00 01 	sts	0x0100, r1
			}
		}
		case COMPLETE: {
			//A complete message was received => send requested data to pixhawk 
			send2pixhawk(cmd); 
 2a0:	80 91 01 01 	lds	r24, 0x0101
 2a4:	cc df       	rcall	.-104    	; 0x23e <send2pixhawk>
		}
		default: {
			//This code should never be reached
			//Nothing we can do about, if we reach it...just go back to IDLE
			
			rx_state = IDLE; 
 2a6:	10 92 00 01 	sts	0x0100, r1
		}
	}
	
	return true; 
}
 2aa:	81 e0       	ldi	r24, 0x01	; 1
 2ac:	08 95       	ret

000002ae <main>:
	/************************************************************************/
	
	bool boot_state = true;		//true, if everything is fine during the boot process 
	
	//Disable any Interrupt 
	cli(); 
 2ae:	f8 94       	cli
	
	//Init the input/output ports 
	boot_state = boot_state && port_init(); 
 2b0:	41 d0       	rcall	.+130    	; 0x334 <port_init>
	
	//Init the use of a Servo
	boot_state = boot_state && servo_init(); 
 2b2:	88 23       	and	r24, r24
 2b4:	01 f1       	breq	.+64     	; 0x2f6 <main+0x48>
 2b6:	e4 d0       	rcall	.+456    	; 0x480 <servo_init>
 2b8:	88 23       	and	r24, r24
 2ba:	e9 f0       	breq	.+58     	; 0x2f6 <main+0x48>
	
	//Init the use of the LIDAR 
	boot_state = boot_state && (lidar_init()||true);     //DEBUG: Remove true, this is only, because no lidar is present by now
 2bc:	5f df       	rcall	.-322    	; 0x17c <lidar_init>
	
	
	//Init the use of the Pixhawk 
	pixhawk_init(); 
 2be:	b8 df       	rcall	.-144    	; 0x230 <pixhawk_init>
		/* Note this main while-loop is only started if all Sensors are initialized successfully 
		 * Otherwise for safety reasons the main loop is not started at all */ 
		
		
		//Toggle LED => show that program is running  
		port_led(true);
 2c0:	81 e0       	ldi	r24, 0x01	; 1
 2c2:	41 d0       	rcall	.+130    	; 0x346 <port_led>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2c4:	8f ef       	ldi	r24, 0xFF	; 255
 2c6:	99 e6       	ldi	r25, 0x69	; 105
 2c8:	a8 e1       	ldi	r26, 0x18	; 24
 2ca:	81 50       	subi	r24, 0x01	; 1
 2cc:	90 40       	sbci	r25, 0x00	; 0
 2ce:	a0 40       	sbci	r26, 0x00	; 0
 2d0:	e1 f7       	brne	.-8      	; 0x2ca <main+0x1c>
 2d2:	00 c0       	rjmp	.+0      	; 0x2d4 <main+0x26>
 2d4:	00 00       	nop
		_delay_ms(1000); 
		
		
		//Send a byte to the pixhawk using the serial interface in every loop 
		serial_send_byte(0x41); //Send a capital A 
 2d6:	81 e4       	ldi	r24, 0x41	; 65
 2d8:	5d d0       	rcall	.+186    	; 0x394 <serial_send_byte>
		serial_send_byte(0x42); //Send a capital B  
 2da:	82 e4       	ldi	r24, 0x42	; 66
 2dc:	5b d0       	rcall	.+182    	; 0x394 <serial_send_byte>
		
		
		port_led(false); 
 2de:	80 e0       	ldi	r24, 0x00	; 0
 2e0:	32 d0       	rcall	.+100    	; 0x346 <port_led>
 2e2:	8f ef       	ldi	r24, 0xFF	; 255
 2e4:	99 e6       	ldi	r25, 0x69	; 105
 2e6:	a8 e1       	ldi	r26, 0x18	; 24
 2e8:	81 50       	subi	r24, 0x01	; 1
 2ea:	90 40       	sbci	r25, 0x00	; 0
 2ec:	a0 40       	sbci	r26, 0x00	; 0
 2ee:	e1 f7       	brne	.-8      	; 0x2e8 <main+0x3a>
 2f0:	00 c0       	rjmp	.+0      	; 0x2f2 <main+0x44>
 2f2:	00 00       	nop
 2f4:	04 c0       	rjmp	.+8      	; 0x2fe <main+0x50>
	//Init the use of the LIDAR 
	boot_state = boot_state && (lidar_init()||true);     //DEBUG: Remove true, this is only, because no lidar is present by now
	
	
	//Init the use of the Pixhawk 
	pixhawk_init(); 
 2f6:	9c df       	rcall	.-200    	; 0x230 <pixhawk_init>
		servo_set(0); 
		_delay_ms(1000);	
		*/
		
    }
 2f8:	80 e0       	ldi	r24, 0x00	; 0
 2fa:	90 e0       	ldi	r25, 0x00	; 0
 2fc:	08 95       	ret
		/* Note this main while-loop is only started if all Sensors are initialized successfully 
		 * Otherwise for safety reasons the main loop is not started at all */ 
		
		
		//Toggle LED => show that program is running  
		port_led(true);
 2fe:	81 e0       	ldi	r24, 0x01	; 1
 300:	22 d0       	rcall	.+68     	; 0x346 <port_led>
 302:	8f ef       	ldi	r24, 0xFF	; 255
 304:	99 e6       	ldi	r25, 0x69	; 105
 306:	a8 e1       	ldi	r26, 0x18	; 24
 308:	81 50       	subi	r24, 0x01	; 1
 30a:	90 40       	sbci	r25, 0x00	; 0
 30c:	a0 40       	sbci	r26, 0x00	; 0
 30e:	e1 f7       	brne	.-8      	; 0x308 <__stack+0x9>
 310:	00 c0       	rjmp	.+0      	; 0x312 <__stack+0x13>
 312:	00 00       	nop
		_delay_ms(1000); 
		
		
		//Send a byte to the pixhawk using the serial interface in every loop 
		serial_send_byte(0x41); //Send a capital A 
 314:	81 e4       	ldi	r24, 0x41	; 65
 316:	3e d0       	rcall	.+124    	; 0x394 <serial_send_byte>
		serial_send_byte(0x42); //Send a capital B  
 318:	82 e4       	ldi	r24, 0x42	; 66
 31a:	3c d0       	rcall	.+120    	; 0x394 <serial_send_byte>
		
		
		port_led(false); 
 31c:	80 e0       	ldi	r24, 0x00	; 0
 31e:	13 d0       	rcall	.+38     	; 0x346 <port_led>
 320:	8f ef       	ldi	r24, 0xFF	; 255
 322:	99 e6       	ldi	r25, 0x69	; 105
 324:	a8 e1       	ldi	r26, 0x18	; 24
 326:	81 50       	subi	r24, 0x01	; 1
 328:	90 40       	sbci	r25, 0x00	; 0
 32a:	a0 40       	sbci	r26, 0x00	; 0
 32c:	e1 f7       	brne	.-8      	; 0x326 <__stack+0x27>
 32e:	00 c0       	rjmp	.+0      	; 0x330 <__stack+0x31>
 330:	00 00       	nop
 332:	e5 cf       	rjmp	.-54     	; 0x2fe <main+0x50>

00000334 <port_init>:
 *
 */
bool port_init(void) {
	
	//Set data direction (Output/Input) 
	DDRB = 0xff;	//All ports are outputs
 334:	8f ef       	ldi	r24, 0xFF	; 255
 336:	84 b9       	out	0x04, r24	; 4
	DDRC = 0xff;    //All ports are outputs
 338:	87 b9       	out	0x07, r24	; 7
	DDRD = 0xff;    //All ports are outputs 
 33a:	8a b9       	out	0x0a, r24	; 10
	
	//Set all Ports to logic zero (<=> OFF) 
	PORTB = 0x00; 
 33c:	15 b8       	out	0x05, r1	; 5
	PORTC = 0x00; 
 33e:	18 b8       	out	0x08, r1	; 8
	PORTD = 0x00; 
 340:	1b b8       	out	0x0b, r1	; 11
	
	return true; 
} 
 342:	81 e0       	ldi	r24, 0x01	; 1
 344:	08 95       	ret

00000346 <port_led>:
 * Control the LED connected to PORT PB0
 *
 * @param state, true, iff the LED must be turned on, false else  
 */
void port_led(bool state) {
	if(state) {
 346:	88 23       	and	r24, r24
 348:	11 f0       	breq	.+4      	; 0x34e <port_led+0x8>
		PORTB |= (1<<PB0); 
 34a:	28 9a       	sbi	0x05, 0	; 5
 34c:	08 95       	ret
	} else {
		PORTB &= ~(1<<PB0); 
 34e:	28 98       	cbi	0x05, 0	; 5
 350:	08 95       	ret

00000352 <serial_init>:
 * @return true, if initialization was successful  
 */
bool serial_init(unsigned int baud) {
	
	//Use "Asynchronous double speed mode U2X0 = 1) 
	UCSR0A |= (1<<U2X0); 
 352:	e0 ec       	ldi	r30, 0xC0	; 192
 354:	f0 e0       	ldi	r31, 0x00	; 0
 356:	20 81       	ld	r18, Z
 358:	22 60       	ori	r18, 0x02	; 2
 35a:	20 83       	st	Z, r18

	//Calculate the baudrate
	uint8_t ubrr = (double)(F_CPU/16/baud-1); 
 35c:	9c 01       	movw	r18, r24
 35e:	40 e0       	ldi	r20, 0x00	; 0
 360:	50 e0       	ldi	r21, 0x00	; 0
 362:	60 e2       	ldi	r22, 0x20	; 32
 364:	71 ea       	ldi	r23, 0xA1	; 161
 366:	87 e0       	ldi	r24, 0x07	; 7
 368:	90 e0       	ldi	r25, 0x00	; 0
 36a:	48 d2       	rcall	.+1168   	; 0x7fc <__divmodsi4>
 36c:	ca 01       	movw	r24, r20
 36e:	b9 01       	movw	r22, r18
 370:	61 50       	subi	r22, 0x01	; 1
 372:	70 40       	sbci	r23, 0x00	; 0
 374:	80 40       	sbci	r24, 0x00	; 0
 376:	90 40       	sbci	r25, 0x00	; 0
 378:	30 d1       	rcall	.+608    	; 0x5da <__floatsisf>
 37a:	01 d1       	rcall	.+514    	; 0x57e <__fixunssfsi>
	
	//Set baudrate 
	UBRR0H = (unsigned char)(ubrr>>8); 
 37c:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr; 
 380:	60 93 c4 00 	sts	0x00C4, r22
	
	//Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0); 
 384:	88 e1       	ldi	r24, 0x18	; 24
 386:	80 93 c1 00 	sts	0x00C1, r24
	
	//Set frame format: 8data, 2stop bit 
	UCSR0C = (1<<USBS0)|(3<<UCSZ00); 
 38a:	8e e0       	ldi	r24, 0x0E	; 14
 38c:	80 93 c2 00 	sts	0x00C2, r24
	
	
	//Everything is OK => return true
	return true; 
}
 390:	81 e0       	ldi	r24, 0x01	; 1
 392:	08 95       	ret

00000394 <serial_send_byte>:
 * @param data: byte to be sent 
 */
void serial_send_byte(uint8_t data) {
	
	//Wait for empty transmit buffer 
	while (!(UCSR0A & (1<<UDRE0))); 
 394:	e0 ec       	ldi	r30, 0xC0	; 192
 396:	f0 e0       	ldi	r31, 0x00	; 0
 398:	90 81       	ld	r25, Z
 39a:	95 ff       	sbrs	r25, 5
 39c:	fd cf       	rjmp	.-6      	; 0x398 <serial_send_byte+0x4>
	
	//Put data into the buffer and send it 
	UDR0 = data; 
 39e:	80 93 c6 00 	sts	0x00C6, r24
}
 3a2:	08 95       	ret

000003a4 <serial_receive_byte>:
 * @return received data byte 
 */
uint8_t serial_receive_byte(void) {
	
	//Wait for data to be reveived 
	while(!(UCSR0A & (1<<RXEN0))); 
 3a4:	e0 ec       	ldi	r30, 0xC0	; 192
 3a6:	f0 e0       	ldi	r31, 0x00	; 0
 3a8:	80 81       	ld	r24, Z
 3aa:	84 ff       	sbrs	r24, 4
 3ac:	fd cf       	rjmp	.-6      	; 0x3a8 <serial_receive_byte+0x4>
	
	//Get and return the received data from the buffer 
	return UDR0; 
 3ae:	80 91 c6 00 	lds	r24, 0x00C6
}
 3b2:	08 95       	ret

000003b4 <__vector_18>:

/** 
 * Interrupt for complete reception. 
 * This interrupt occurs, as soon as a character was successfully read. 
 */
ISR(USART_RX_vect) {
 3b4:	1f 92       	push	r1
 3b6:	0f 92       	push	r0
 3b8:	0f b6       	in	r0, 0x3f	; 63
 3ba:	0f 92       	push	r0
 3bc:	11 24       	eor	r1, r1
 3be:	2f 93       	push	r18
 3c0:	3f 93       	push	r19
 3c2:	4f 93       	push	r20
 3c4:	5f 93       	push	r21
 3c6:	6f 93       	push	r22
 3c8:	7f 93       	push	r23
 3ca:	8f 93       	push	r24
 3cc:	9f 93       	push	r25
 3ce:	af 93       	push	r26
 3d0:	bf 93       	push	r27
 3d2:	ef 93       	push	r30
 3d4:	ff 93       	push	r31
	
	//Store data locally 
	uint8_t data = UDR0; 
 3d6:	80 91 c6 00 	lds	r24, 0x00C6
	
	//Notify the Pixhawk-Module that new data is available 
	pixhawk_parse(data);
 3da:	3f df       	rcall	.-386    	; 0x25a <pixhawk_parse>
	
}
 3dc:	ff 91       	pop	r31
 3de:	ef 91       	pop	r30
 3e0:	bf 91       	pop	r27
 3e2:	af 91       	pop	r26
 3e4:	9f 91       	pop	r25
 3e6:	8f 91       	pop	r24
 3e8:	7f 91       	pop	r23
 3ea:	6f 91       	pop	r22
 3ec:	5f 91       	pop	r21
 3ee:	4f 91       	pop	r20
 3f0:	3f 91       	pop	r19
 3f2:	2f 91       	pop	r18
 3f4:	0f 90       	pop	r0
 3f6:	0f be       	out	0x3f, r0	; 63
 3f8:	0f 90       	pop	r0
 3fa:	1f 90       	pop	r1
 3fc:	18 95       	reti

000003fe <flush>:
 */ 
void flush(void) {
	uint8_t dummy;
	
	//Read the buffer until it is empty  
	while(UCSR0A & (1<<RXEN0)) {
 3fe:	80 91 c0 00 	lds	r24, 0x00C0
 402:	84 ff       	sbrs	r24, 4
 404:	08 c0       	rjmp	.+16     	; 0x416 <flush+0x18>
		dummy = UDR0; 
 406:	a6 ec       	ldi	r26, 0xC6	; 198
 408:	b0 e0       	ldi	r27, 0x00	; 0
 */ 
void flush(void) {
	uint8_t dummy;
	
	//Read the buffer until it is empty  
	while(UCSR0A & (1<<RXEN0)) {
 40a:	e0 ec       	ldi	r30, 0xC0	; 192
 40c:	f0 e0       	ldi	r31, 0x00	; 0
		dummy = UDR0; 
 40e:	8c 91       	ld	r24, X
 */ 
void flush(void) {
	uint8_t dummy;
	
	//Read the buffer until it is empty  
	while(UCSR0A & (1<<RXEN0)) {
 410:	80 81       	ld	r24, Z
 412:	84 fd       	sbrc	r24, 4
 414:	fc cf       	rjmp	.-8      	; 0x40e <flush+0x10>
 416:	08 95       	ret

00000418 <servo_set>:
/**
 * Set the Servo to a given angle
 * 
 * @param deg: angele in degrees the servo should move to 
 */
void servo_set(float deg) {
 418:	8f 92       	push	r8
 41a:	9f 92       	push	r9
 41c:	af 92       	push	r10
 41e:	bf 92       	push	r11
 420:	cf 92       	push	r12
 422:	df 92       	push	r13
 424:	ef 92       	push	r14
 426:	ff 92       	push	r15
 428:	6b 01       	movw	r12, r22
 42a:	7c 01       	movw	r14, r24
	OCR1A = ICR1 - ((maxPWM-minPWM)/180.0f*deg + minPWM); 
 42c:	60 91 86 00 	lds	r22, 0x0086
 430:	70 91 87 00 	lds	r23, 0x0087
 434:	80 e0       	ldi	r24, 0x00	; 0
 436:	90 e0       	ldi	r25, 0x00	; 0
 438:	ce d0       	rcall	.+412    	; 0x5d6 <__floatunsisf>
 43a:	4b 01       	movw	r8, r22
 43c:	5c 01       	movw	r10, r24
 43e:	c7 01       	movw	r24, r14
 440:	b6 01       	movw	r22, r12
 442:	20 e0       	ldi	r18, 0x00	; 0
 444:	30 e0       	ldi	r19, 0x00	; 0
 446:	40 e2       	ldi	r20, 0x20	; 32
 448:	51 e4       	ldi	r21, 0x41	; 65
 44a:	53 d1       	rcall	.+678    	; 0x6f2 <__mulsf3>
 44c:	20 e0       	ldi	r18, 0x00	; 0
 44e:	30 e8       	ldi	r19, 0x80	; 128
 450:	49 e0       	ldi	r20, 0x09	; 9
 452:	54 e4       	ldi	r21, 0x44	; 68
 454:	30 d0       	rcall	.+96     	; 0x4b6 <__addsf3>
 456:	9b 01       	movw	r18, r22
 458:	ac 01       	movw	r20, r24
 45a:	c5 01       	movw	r24, r10
 45c:	b4 01       	movw	r22, r8
 45e:	2a d0       	rcall	.+84     	; 0x4b4 <__subsf3>
 460:	8e d0       	rcall	.+284    	; 0x57e <__fixunssfsi>
 462:	dc 01       	movw	r26, r24
 464:	cb 01       	movw	r24, r22
 466:	90 93 89 00 	sts	0x0089, r25
 46a:	80 93 88 00 	sts	0x0088, r24
 46e:	ff 90       	pop	r15
 470:	ef 90       	pop	r14
 472:	df 90       	pop	r13
 474:	cf 90       	pop	r12
 476:	bf 90       	pop	r11
 478:	af 90       	pop	r10
 47a:	9f 90       	pop	r9
 47c:	8f 90       	pop	r8
 47e:	08 95       	ret

00000480 <servo_init>:
/** 
 * Initialize the use of a Servo 	
 */
bool servo_init(void) {
	
	DDRD |= 0xFF;		//Set DDRD as output 
 480:	8a b1       	in	r24, 0x0a	; 10
 482:	8f ef       	ldi	r24, 0xFF	; 255
 484:	8a b9       	out	0x0a, r24	; 10
	TCCR1A |= (1<<WGM11) | (1<<COM1A1);		
 486:	e0 e8       	ldi	r30, 0x80	; 128
 488:	f0 e0       	ldi	r31, 0x00	; 0
 48a:	80 81       	ld	r24, Z
 48c:	82 68       	ori	r24, 0x82	; 130
 48e:	80 83       	st	Z, r24
	TCCR1B |= 1<<WGM13 | 1<<WGM12 | 1<<CS10;
 490:	e1 e8       	ldi	r30, 0x81	; 129
 492:	f0 e0       	ldi	r31, 0x00	; 0
 494:	80 81       	ld	r24, Z
 496:	89 61       	ori	r24, 0x19	; 25
 498:	80 83       	st	Z, r24
	
	//Set maximum Timer-Count 
	// ICR1 = F_CPU/(Servo acceptable Value in Hz); 
	ICR1 = 15999; 
 49a:	8f e7       	ldi	r24, 0x7F	; 127
 49c:	9e e3       	ldi	r25, 0x3E	; 62
 49e:	90 93 87 00 	sts	0x0087, r25
 4a2:	80 93 86 00 	sts	0x0086, r24

	//Init the Servo and make sure it starts in 90° Position. 
	servo_set(90); 
 4a6:	60 e0       	ldi	r22, 0x00	; 0
 4a8:	70 e0       	ldi	r23, 0x00	; 0
 4aa:	84 eb       	ldi	r24, 0xB4	; 180
 4ac:	92 e4       	ldi	r25, 0x42	; 66
 4ae:	b4 df       	rcall	.-152    	; 0x418 <servo_set>
	
	return true; 
}
 4b0:	81 e0       	ldi	r24, 0x01	; 1
 4b2:	08 95       	ret

000004b4 <__subsf3>:
 4b4:	50 58       	subi	r21, 0x80	; 128

000004b6 <__addsf3>:
 4b6:	bb 27       	eor	r27, r27
 4b8:	aa 27       	eor	r26, r26
 4ba:	0e d0       	rcall	.+28     	; 0x4d8 <__addsf3x>
 4bc:	e0 c0       	rjmp	.+448    	; 0x67e <__fp_round>
 4be:	d1 d0       	rcall	.+418    	; 0x662 <__fp_pscA>
 4c0:	30 f0       	brcs	.+12     	; 0x4ce <__addsf3+0x18>
 4c2:	d6 d0       	rcall	.+428    	; 0x670 <__fp_pscB>
 4c4:	20 f0       	brcs	.+8      	; 0x4ce <__addsf3+0x18>
 4c6:	31 f4       	brne	.+12     	; 0x4d4 <__addsf3+0x1e>
 4c8:	9f 3f       	cpi	r25, 0xFF	; 255
 4ca:	11 f4       	brne	.+4      	; 0x4d0 <__addsf3+0x1a>
 4cc:	1e f4       	brtc	.+6      	; 0x4d4 <__addsf3+0x1e>
 4ce:	c6 c0       	rjmp	.+396    	; 0x65c <__fp_nan>
 4d0:	0e f4       	brtc	.+2      	; 0x4d4 <__addsf3+0x1e>
 4d2:	e0 95       	com	r30
 4d4:	e7 fb       	bst	r30, 7
 4d6:	bc c0       	rjmp	.+376    	; 0x650 <__fp_inf>

000004d8 <__addsf3x>:
 4d8:	e9 2f       	mov	r30, r25
 4da:	e2 d0       	rcall	.+452    	; 0x6a0 <__fp_split3>
 4dc:	80 f3       	brcs	.-32     	; 0x4be <__addsf3+0x8>
 4de:	ba 17       	cp	r27, r26
 4e0:	62 07       	cpc	r22, r18
 4e2:	73 07       	cpc	r23, r19
 4e4:	84 07       	cpc	r24, r20
 4e6:	95 07       	cpc	r25, r21
 4e8:	18 f0       	brcs	.+6      	; 0x4f0 <__addsf3x+0x18>
 4ea:	71 f4       	brne	.+28     	; 0x508 <__addsf3x+0x30>
 4ec:	9e f5       	brtc	.+102    	; 0x554 <__addsf3x+0x7c>
 4ee:	fa c0       	rjmp	.+500    	; 0x6e4 <__fp_zero>
 4f0:	0e f4       	brtc	.+2      	; 0x4f4 <__addsf3x+0x1c>
 4f2:	e0 95       	com	r30
 4f4:	0b 2e       	mov	r0, r27
 4f6:	ba 2f       	mov	r27, r26
 4f8:	a0 2d       	mov	r26, r0
 4fa:	0b 01       	movw	r0, r22
 4fc:	b9 01       	movw	r22, r18
 4fe:	90 01       	movw	r18, r0
 500:	0c 01       	movw	r0, r24
 502:	ca 01       	movw	r24, r20
 504:	a0 01       	movw	r20, r0
 506:	11 24       	eor	r1, r1
 508:	ff 27       	eor	r31, r31
 50a:	59 1b       	sub	r21, r25
 50c:	99 f0       	breq	.+38     	; 0x534 <__addsf3x+0x5c>
 50e:	59 3f       	cpi	r21, 0xF9	; 249
 510:	50 f4       	brcc	.+20     	; 0x526 <__addsf3x+0x4e>
 512:	50 3e       	cpi	r21, 0xE0	; 224
 514:	68 f1       	brcs	.+90     	; 0x570 <__addsf3x+0x98>
 516:	1a 16       	cp	r1, r26
 518:	f0 40       	sbci	r31, 0x00	; 0
 51a:	a2 2f       	mov	r26, r18
 51c:	23 2f       	mov	r18, r19
 51e:	34 2f       	mov	r19, r20
 520:	44 27       	eor	r20, r20
 522:	58 5f       	subi	r21, 0xF8	; 248
 524:	f3 cf       	rjmp	.-26     	; 0x50c <__addsf3x+0x34>
 526:	46 95       	lsr	r20
 528:	37 95       	ror	r19
 52a:	27 95       	ror	r18
 52c:	a7 95       	ror	r26
 52e:	f0 40       	sbci	r31, 0x00	; 0
 530:	53 95       	inc	r21
 532:	c9 f7       	brne	.-14     	; 0x526 <__addsf3x+0x4e>
 534:	7e f4       	brtc	.+30     	; 0x554 <__addsf3x+0x7c>
 536:	1f 16       	cp	r1, r31
 538:	ba 0b       	sbc	r27, r26
 53a:	62 0b       	sbc	r22, r18
 53c:	73 0b       	sbc	r23, r19
 53e:	84 0b       	sbc	r24, r20
 540:	ba f0       	brmi	.+46     	; 0x570 <__addsf3x+0x98>
 542:	91 50       	subi	r25, 0x01	; 1
 544:	a1 f0       	breq	.+40     	; 0x56e <__addsf3x+0x96>
 546:	ff 0f       	add	r31, r31
 548:	bb 1f       	adc	r27, r27
 54a:	66 1f       	adc	r22, r22
 54c:	77 1f       	adc	r23, r23
 54e:	88 1f       	adc	r24, r24
 550:	c2 f7       	brpl	.-16     	; 0x542 <__addsf3x+0x6a>
 552:	0e c0       	rjmp	.+28     	; 0x570 <__addsf3x+0x98>
 554:	ba 0f       	add	r27, r26
 556:	62 1f       	adc	r22, r18
 558:	73 1f       	adc	r23, r19
 55a:	84 1f       	adc	r24, r20
 55c:	48 f4       	brcc	.+18     	; 0x570 <__addsf3x+0x98>
 55e:	87 95       	ror	r24
 560:	77 95       	ror	r23
 562:	67 95       	ror	r22
 564:	b7 95       	ror	r27
 566:	f7 95       	ror	r31
 568:	9e 3f       	cpi	r25, 0xFE	; 254
 56a:	08 f0       	brcs	.+2      	; 0x56e <__addsf3x+0x96>
 56c:	b3 cf       	rjmp	.-154    	; 0x4d4 <__addsf3+0x1e>
 56e:	93 95       	inc	r25
 570:	88 0f       	add	r24, r24
 572:	08 f0       	brcs	.+2      	; 0x576 <__addsf3x+0x9e>
 574:	99 27       	eor	r25, r25
 576:	ee 0f       	add	r30, r30
 578:	97 95       	ror	r25
 57a:	87 95       	ror	r24
 57c:	08 95       	ret

0000057e <__fixunssfsi>:
 57e:	98 d0       	rcall	.+304    	; 0x6b0 <__fp_splitA>
 580:	88 f0       	brcs	.+34     	; 0x5a4 <__fixunssfsi+0x26>
 582:	9f 57       	subi	r25, 0x7F	; 127
 584:	90 f0       	brcs	.+36     	; 0x5aa <__fixunssfsi+0x2c>
 586:	b9 2f       	mov	r27, r25
 588:	99 27       	eor	r25, r25
 58a:	b7 51       	subi	r27, 0x17	; 23
 58c:	a0 f0       	brcs	.+40     	; 0x5b6 <__fixunssfsi+0x38>
 58e:	d1 f0       	breq	.+52     	; 0x5c4 <__fixunssfsi+0x46>
 590:	66 0f       	add	r22, r22
 592:	77 1f       	adc	r23, r23
 594:	88 1f       	adc	r24, r24
 596:	99 1f       	adc	r25, r25
 598:	1a f0       	brmi	.+6      	; 0x5a0 <__fixunssfsi+0x22>
 59a:	ba 95       	dec	r27
 59c:	c9 f7       	brne	.-14     	; 0x590 <__fixunssfsi+0x12>
 59e:	12 c0       	rjmp	.+36     	; 0x5c4 <__fixunssfsi+0x46>
 5a0:	b1 30       	cpi	r27, 0x01	; 1
 5a2:	81 f0       	breq	.+32     	; 0x5c4 <__fixunssfsi+0x46>
 5a4:	9f d0       	rcall	.+318    	; 0x6e4 <__fp_zero>
 5a6:	b1 e0       	ldi	r27, 0x01	; 1
 5a8:	08 95       	ret
 5aa:	9c c0       	rjmp	.+312    	; 0x6e4 <__fp_zero>
 5ac:	67 2f       	mov	r22, r23
 5ae:	78 2f       	mov	r23, r24
 5b0:	88 27       	eor	r24, r24
 5b2:	b8 5f       	subi	r27, 0xF8	; 248
 5b4:	39 f0       	breq	.+14     	; 0x5c4 <__fixunssfsi+0x46>
 5b6:	b9 3f       	cpi	r27, 0xF9	; 249
 5b8:	cc f3       	brlt	.-14     	; 0x5ac <__fixunssfsi+0x2e>
 5ba:	86 95       	lsr	r24
 5bc:	77 95       	ror	r23
 5be:	67 95       	ror	r22
 5c0:	b3 95       	inc	r27
 5c2:	d9 f7       	brne	.-10     	; 0x5ba <__fixunssfsi+0x3c>
 5c4:	3e f4       	brtc	.+14     	; 0x5d4 <__fixunssfsi+0x56>
 5c6:	90 95       	com	r25
 5c8:	80 95       	com	r24
 5ca:	70 95       	com	r23
 5cc:	61 95       	neg	r22
 5ce:	7f 4f       	sbci	r23, 0xFF	; 255
 5d0:	8f 4f       	sbci	r24, 0xFF	; 255
 5d2:	9f 4f       	sbci	r25, 0xFF	; 255
 5d4:	08 95       	ret

000005d6 <__floatunsisf>:
 5d6:	e8 94       	clt
 5d8:	09 c0       	rjmp	.+18     	; 0x5ec <__floatsisf+0x12>

000005da <__floatsisf>:
 5da:	97 fb       	bst	r25, 7
 5dc:	3e f4       	brtc	.+14     	; 0x5ec <__floatsisf+0x12>
 5de:	90 95       	com	r25
 5e0:	80 95       	com	r24
 5e2:	70 95       	com	r23
 5e4:	61 95       	neg	r22
 5e6:	7f 4f       	sbci	r23, 0xFF	; 255
 5e8:	8f 4f       	sbci	r24, 0xFF	; 255
 5ea:	9f 4f       	sbci	r25, 0xFF	; 255
 5ec:	99 23       	and	r25, r25
 5ee:	a9 f0       	breq	.+42     	; 0x61a <__floatsisf+0x40>
 5f0:	f9 2f       	mov	r31, r25
 5f2:	96 e9       	ldi	r25, 0x96	; 150
 5f4:	bb 27       	eor	r27, r27
 5f6:	93 95       	inc	r25
 5f8:	f6 95       	lsr	r31
 5fa:	87 95       	ror	r24
 5fc:	77 95       	ror	r23
 5fe:	67 95       	ror	r22
 600:	b7 95       	ror	r27
 602:	f1 11       	cpse	r31, r1
 604:	f8 cf       	rjmp	.-16     	; 0x5f6 <__floatsisf+0x1c>
 606:	fa f4       	brpl	.+62     	; 0x646 <__floatsisf+0x6c>
 608:	bb 0f       	add	r27, r27
 60a:	11 f4       	brne	.+4      	; 0x610 <__floatsisf+0x36>
 60c:	60 ff       	sbrs	r22, 0
 60e:	1b c0       	rjmp	.+54     	; 0x646 <__floatsisf+0x6c>
 610:	6f 5f       	subi	r22, 0xFF	; 255
 612:	7f 4f       	sbci	r23, 0xFF	; 255
 614:	8f 4f       	sbci	r24, 0xFF	; 255
 616:	9f 4f       	sbci	r25, 0xFF	; 255
 618:	16 c0       	rjmp	.+44     	; 0x646 <__floatsisf+0x6c>
 61a:	88 23       	and	r24, r24
 61c:	11 f0       	breq	.+4      	; 0x622 <__floatsisf+0x48>
 61e:	96 e9       	ldi	r25, 0x96	; 150
 620:	11 c0       	rjmp	.+34     	; 0x644 <__floatsisf+0x6a>
 622:	77 23       	and	r23, r23
 624:	21 f0       	breq	.+8      	; 0x62e <__floatsisf+0x54>
 626:	9e e8       	ldi	r25, 0x8E	; 142
 628:	87 2f       	mov	r24, r23
 62a:	76 2f       	mov	r23, r22
 62c:	05 c0       	rjmp	.+10     	; 0x638 <__floatsisf+0x5e>
 62e:	66 23       	and	r22, r22
 630:	71 f0       	breq	.+28     	; 0x64e <__floatsisf+0x74>
 632:	96 e8       	ldi	r25, 0x86	; 134
 634:	86 2f       	mov	r24, r22
 636:	70 e0       	ldi	r23, 0x00	; 0
 638:	60 e0       	ldi	r22, 0x00	; 0
 63a:	2a f0       	brmi	.+10     	; 0x646 <__floatsisf+0x6c>
 63c:	9a 95       	dec	r25
 63e:	66 0f       	add	r22, r22
 640:	77 1f       	adc	r23, r23
 642:	88 1f       	adc	r24, r24
 644:	da f7       	brpl	.-10     	; 0x63c <__floatsisf+0x62>
 646:	88 0f       	add	r24, r24
 648:	96 95       	lsr	r25
 64a:	87 95       	ror	r24
 64c:	97 f9       	bld	r25, 7
 64e:	08 95       	ret

00000650 <__fp_inf>:
 650:	97 f9       	bld	r25, 7
 652:	9f 67       	ori	r25, 0x7F	; 127
 654:	80 e8       	ldi	r24, 0x80	; 128
 656:	70 e0       	ldi	r23, 0x00	; 0
 658:	60 e0       	ldi	r22, 0x00	; 0
 65a:	08 95       	ret

0000065c <__fp_nan>:
 65c:	9f ef       	ldi	r25, 0xFF	; 255
 65e:	80 ec       	ldi	r24, 0xC0	; 192
 660:	08 95       	ret

00000662 <__fp_pscA>:
 662:	00 24       	eor	r0, r0
 664:	0a 94       	dec	r0
 666:	16 16       	cp	r1, r22
 668:	17 06       	cpc	r1, r23
 66a:	18 06       	cpc	r1, r24
 66c:	09 06       	cpc	r0, r25
 66e:	08 95       	ret

00000670 <__fp_pscB>:
 670:	00 24       	eor	r0, r0
 672:	0a 94       	dec	r0
 674:	12 16       	cp	r1, r18
 676:	13 06       	cpc	r1, r19
 678:	14 06       	cpc	r1, r20
 67a:	05 06       	cpc	r0, r21
 67c:	08 95       	ret

0000067e <__fp_round>:
 67e:	09 2e       	mov	r0, r25
 680:	03 94       	inc	r0
 682:	00 0c       	add	r0, r0
 684:	11 f4       	brne	.+4      	; 0x68a <__fp_round+0xc>
 686:	88 23       	and	r24, r24
 688:	52 f0       	brmi	.+20     	; 0x69e <__fp_round+0x20>
 68a:	bb 0f       	add	r27, r27
 68c:	40 f4       	brcc	.+16     	; 0x69e <__fp_round+0x20>
 68e:	bf 2b       	or	r27, r31
 690:	11 f4       	brne	.+4      	; 0x696 <__fp_round+0x18>
 692:	60 ff       	sbrs	r22, 0
 694:	04 c0       	rjmp	.+8      	; 0x69e <__fp_round+0x20>
 696:	6f 5f       	subi	r22, 0xFF	; 255
 698:	7f 4f       	sbci	r23, 0xFF	; 255
 69a:	8f 4f       	sbci	r24, 0xFF	; 255
 69c:	9f 4f       	sbci	r25, 0xFF	; 255
 69e:	08 95       	ret

000006a0 <__fp_split3>:
 6a0:	57 fd       	sbrc	r21, 7
 6a2:	90 58       	subi	r25, 0x80	; 128
 6a4:	44 0f       	add	r20, r20
 6a6:	55 1f       	adc	r21, r21
 6a8:	59 f0       	breq	.+22     	; 0x6c0 <__fp_splitA+0x10>
 6aa:	5f 3f       	cpi	r21, 0xFF	; 255
 6ac:	71 f0       	breq	.+28     	; 0x6ca <__fp_splitA+0x1a>
 6ae:	47 95       	ror	r20

000006b0 <__fp_splitA>:
 6b0:	88 0f       	add	r24, r24
 6b2:	97 fb       	bst	r25, 7
 6b4:	99 1f       	adc	r25, r25
 6b6:	61 f0       	breq	.+24     	; 0x6d0 <__fp_splitA+0x20>
 6b8:	9f 3f       	cpi	r25, 0xFF	; 255
 6ba:	79 f0       	breq	.+30     	; 0x6da <__fp_splitA+0x2a>
 6bc:	87 95       	ror	r24
 6be:	08 95       	ret
 6c0:	12 16       	cp	r1, r18
 6c2:	13 06       	cpc	r1, r19
 6c4:	14 06       	cpc	r1, r20
 6c6:	55 1f       	adc	r21, r21
 6c8:	f2 cf       	rjmp	.-28     	; 0x6ae <__fp_split3+0xe>
 6ca:	46 95       	lsr	r20
 6cc:	f1 df       	rcall	.-30     	; 0x6b0 <__fp_splitA>
 6ce:	08 c0       	rjmp	.+16     	; 0x6e0 <__fp_splitA+0x30>
 6d0:	16 16       	cp	r1, r22
 6d2:	17 06       	cpc	r1, r23
 6d4:	18 06       	cpc	r1, r24
 6d6:	99 1f       	adc	r25, r25
 6d8:	f1 cf       	rjmp	.-30     	; 0x6bc <__fp_splitA+0xc>
 6da:	86 95       	lsr	r24
 6dc:	71 05       	cpc	r23, r1
 6de:	61 05       	cpc	r22, r1
 6e0:	08 94       	sec
 6e2:	08 95       	ret

000006e4 <__fp_zero>:
 6e4:	e8 94       	clt

000006e6 <__fp_szero>:
 6e6:	bb 27       	eor	r27, r27
 6e8:	66 27       	eor	r22, r22
 6ea:	77 27       	eor	r23, r23
 6ec:	cb 01       	movw	r24, r22
 6ee:	97 f9       	bld	r25, 7
 6f0:	08 95       	ret

000006f2 <__mulsf3>:
 6f2:	0b d0       	rcall	.+22     	; 0x70a <__mulsf3x>
 6f4:	c4 cf       	rjmp	.-120    	; 0x67e <__fp_round>
 6f6:	b5 df       	rcall	.-150    	; 0x662 <__fp_pscA>
 6f8:	28 f0       	brcs	.+10     	; 0x704 <__mulsf3+0x12>
 6fa:	ba df       	rcall	.-140    	; 0x670 <__fp_pscB>
 6fc:	18 f0       	brcs	.+6      	; 0x704 <__mulsf3+0x12>
 6fe:	95 23       	and	r25, r21
 700:	09 f0       	breq	.+2      	; 0x704 <__mulsf3+0x12>
 702:	a6 cf       	rjmp	.-180    	; 0x650 <__fp_inf>
 704:	ab cf       	rjmp	.-170    	; 0x65c <__fp_nan>
 706:	11 24       	eor	r1, r1
 708:	ee cf       	rjmp	.-36     	; 0x6e6 <__fp_szero>

0000070a <__mulsf3x>:
 70a:	ca df       	rcall	.-108    	; 0x6a0 <__fp_split3>
 70c:	a0 f3       	brcs	.-24     	; 0x6f6 <__mulsf3+0x4>

0000070e <__mulsf3_pse>:
 70e:	95 9f       	mul	r25, r21
 710:	d1 f3       	breq	.-12     	; 0x706 <__mulsf3+0x14>
 712:	95 0f       	add	r25, r21
 714:	50 e0       	ldi	r21, 0x00	; 0
 716:	55 1f       	adc	r21, r21
 718:	62 9f       	mul	r22, r18
 71a:	f0 01       	movw	r30, r0
 71c:	72 9f       	mul	r23, r18
 71e:	bb 27       	eor	r27, r27
 720:	f0 0d       	add	r31, r0
 722:	b1 1d       	adc	r27, r1
 724:	63 9f       	mul	r22, r19
 726:	aa 27       	eor	r26, r26
 728:	f0 0d       	add	r31, r0
 72a:	b1 1d       	adc	r27, r1
 72c:	aa 1f       	adc	r26, r26
 72e:	64 9f       	mul	r22, r20
 730:	66 27       	eor	r22, r22
 732:	b0 0d       	add	r27, r0
 734:	a1 1d       	adc	r26, r1
 736:	66 1f       	adc	r22, r22
 738:	82 9f       	mul	r24, r18
 73a:	22 27       	eor	r18, r18
 73c:	b0 0d       	add	r27, r0
 73e:	a1 1d       	adc	r26, r1
 740:	62 1f       	adc	r22, r18
 742:	73 9f       	mul	r23, r19
 744:	b0 0d       	add	r27, r0
 746:	a1 1d       	adc	r26, r1
 748:	62 1f       	adc	r22, r18
 74a:	83 9f       	mul	r24, r19
 74c:	a0 0d       	add	r26, r0
 74e:	61 1d       	adc	r22, r1
 750:	22 1f       	adc	r18, r18
 752:	74 9f       	mul	r23, r20
 754:	33 27       	eor	r19, r19
 756:	a0 0d       	add	r26, r0
 758:	61 1d       	adc	r22, r1
 75a:	23 1f       	adc	r18, r19
 75c:	84 9f       	mul	r24, r20
 75e:	60 0d       	add	r22, r0
 760:	21 1d       	adc	r18, r1
 762:	82 2f       	mov	r24, r18
 764:	76 2f       	mov	r23, r22
 766:	6a 2f       	mov	r22, r26
 768:	11 24       	eor	r1, r1
 76a:	9f 57       	subi	r25, 0x7F	; 127
 76c:	50 40       	sbci	r21, 0x00	; 0
 76e:	8a f0       	brmi	.+34     	; 0x792 <__mulsf3_pse+0x84>
 770:	e1 f0       	breq	.+56     	; 0x7aa <__mulsf3_pse+0x9c>
 772:	88 23       	and	r24, r24
 774:	4a f0       	brmi	.+18     	; 0x788 <__mulsf3_pse+0x7a>
 776:	ee 0f       	add	r30, r30
 778:	ff 1f       	adc	r31, r31
 77a:	bb 1f       	adc	r27, r27
 77c:	66 1f       	adc	r22, r22
 77e:	77 1f       	adc	r23, r23
 780:	88 1f       	adc	r24, r24
 782:	91 50       	subi	r25, 0x01	; 1
 784:	50 40       	sbci	r21, 0x00	; 0
 786:	a9 f7       	brne	.-22     	; 0x772 <__mulsf3_pse+0x64>
 788:	9e 3f       	cpi	r25, 0xFE	; 254
 78a:	51 05       	cpc	r21, r1
 78c:	70 f0       	brcs	.+28     	; 0x7aa <__mulsf3_pse+0x9c>
 78e:	60 cf       	rjmp	.-320    	; 0x650 <__fp_inf>
 790:	aa cf       	rjmp	.-172    	; 0x6e6 <__fp_szero>
 792:	5f 3f       	cpi	r21, 0xFF	; 255
 794:	ec f3       	brlt	.-6      	; 0x790 <__mulsf3_pse+0x82>
 796:	98 3e       	cpi	r25, 0xE8	; 232
 798:	dc f3       	brlt	.-10     	; 0x790 <__mulsf3_pse+0x82>
 79a:	86 95       	lsr	r24
 79c:	77 95       	ror	r23
 79e:	67 95       	ror	r22
 7a0:	b7 95       	ror	r27
 7a2:	f7 95       	ror	r31
 7a4:	e7 95       	ror	r30
 7a6:	9f 5f       	subi	r25, 0xFF	; 255
 7a8:	c1 f7       	brne	.-16     	; 0x79a <__mulsf3_pse+0x8c>
 7aa:	fe 2b       	or	r31, r30
 7ac:	88 0f       	add	r24, r24
 7ae:	91 1d       	adc	r25, r1
 7b0:	96 95       	lsr	r25
 7b2:	87 95       	ror	r24
 7b4:	97 f9       	bld	r25, 7
 7b6:	08 95       	ret

000007b8 <__udivmodsi4>:
 7b8:	a1 e2       	ldi	r26, 0x21	; 33
 7ba:	1a 2e       	mov	r1, r26
 7bc:	aa 1b       	sub	r26, r26
 7be:	bb 1b       	sub	r27, r27
 7c0:	fd 01       	movw	r30, r26
 7c2:	0d c0       	rjmp	.+26     	; 0x7de <__udivmodsi4_ep>

000007c4 <__udivmodsi4_loop>:
 7c4:	aa 1f       	adc	r26, r26
 7c6:	bb 1f       	adc	r27, r27
 7c8:	ee 1f       	adc	r30, r30
 7ca:	ff 1f       	adc	r31, r31
 7cc:	a2 17       	cp	r26, r18
 7ce:	b3 07       	cpc	r27, r19
 7d0:	e4 07       	cpc	r30, r20
 7d2:	f5 07       	cpc	r31, r21
 7d4:	20 f0       	brcs	.+8      	; 0x7de <__udivmodsi4_ep>
 7d6:	a2 1b       	sub	r26, r18
 7d8:	b3 0b       	sbc	r27, r19
 7da:	e4 0b       	sbc	r30, r20
 7dc:	f5 0b       	sbc	r31, r21

000007de <__udivmodsi4_ep>:
 7de:	66 1f       	adc	r22, r22
 7e0:	77 1f       	adc	r23, r23
 7e2:	88 1f       	adc	r24, r24
 7e4:	99 1f       	adc	r25, r25
 7e6:	1a 94       	dec	r1
 7e8:	69 f7       	brne	.-38     	; 0x7c4 <__udivmodsi4_loop>
 7ea:	60 95       	com	r22
 7ec:	70 95       	com	r23
 7ee:	80 95       	com	r24
 7f0:	90 95       	com	r25
 7f2:	9b 01       	movw	r18, r22
 7f4:	ac 01       	movw	r20, r24
 7f6:	bd 01       	movw	r22, r26
 7f8:	cf 01       	movw	r24, r30
 7fa:	08 95       	ret

000007fc <__divmodsi4>:
 7fc:	97 fb       	bst	r25, 7
 7fe:	09 2e       	mov	r0, r25
 800:	05 26       	eor	r0, r21
 802:	0e d0       	rcall	.+28     	; 0x820 <__divmodsi4_neg1>
 804:	57 fd       	sbrc	r21, 7
 806:	04 d0       	rcall	.+8      	; 0x810 <__divmodsi4_neg2>
 808:	d7 df       	rcall	.-82     	; 0x7b8 <__udivmodsi4>
 80a:	0a d0       	rcall	.+20     	; 0x820 <__divmodsi4_neg1>
 80c:	00 1c       	adc	r0, r0
 80e:	38 f4       	brcc	.+14     	; 0x81e <__divmodsi4_exit>

00000810 <__divmodsi4_neg2>:
 810:	50 95       	com	r21
 812:	40 95       	com	r20
 814:	30 95       	com	r19
 816:	21 95       	neg	r18
 818:	3f 4f       	sbci	r19, 0xFF	; 255
 81a:	4f 4f       	sbci	r20, 0xFF	; 255
 81c:	5f 4f       	sbci	r21, 0xFF	; 255

0000081e <__divmodsi4_exit>:
 81e:	08 95       	ret

00000820 <__divmodsi4_neg1>:
 820:	f6 f7       	brtc	.-4      	; 0x81e <__divmodsi4_exit>
 822:	90 95       	com	r25
 824:	80 95       	com	r24
 826:	70 95       	com	r23
 828:	61 95       	neg	r22
 82a:	7f 4f       	sbci	r23, 0xFF	; 255
 82c:	8f 4f       	sbci	r24, 0xFF	; 255
 82e:	9f 4f       	sbci	r25, 0xFF	; 255
 830:	08 95       	ret

00000832 <_exit>:
 832:	f8 94       	cli

00000834 <__stop_program>:
 834:	ff cf       	rjmp	.-2      	; 0x834 <__stop_program>
