URL: http://www.cse.psu.edu/~vijay/spie.ps
Refering-URL: http://www.cse.psu.edu/~vijay/publication.html
Root-URL: http://www.cse.psu.edu
Title: SPRT for Weibull distributed integrated circuit failures  
Author: R. Chandramouli a N. Vijaykrishnan a and N. Ranganathan b 
Keyword: SPRT, Weibull, bathtub model, failure rate, burn-in  
Affiliation: a Center for Microelectronics Research, Dept. of CSE, University of South Florida, Tampa b Dept. of Electrical and Computer Engineering, The University of Texas at El Paso  
Abstract: In this paper, we propose a sequential probability ratio test (SPRT) based on a two parameter Weibull distribution for IC failures. The shape parameter of the Weibull distribution characterizes the decreasing, constant and the increasing failure rate regions in the bath tub model for ICs. The algorithm detects the operating region of the IC based on the observed failure times. Unlike the fixed-length tests, the proposed algorithm due to its sequential nature uses the minimum average number of devices for the test for fixed error tolerances in the detection procedure. We find that the proposed test is on an average 96% more efficient than the fixed-length test. Our algorithm is shown to be highly robust to the variations in the model parameters unlike other existing sequential tests. Further, extensive simulations are used to validate the analytic results of the sequential test. 
Abstract-found: 1
Intro-found: 1
Reference: 1. <author> S. Jain and R.K. Jain, </author> <title> "An Application of SPRT for Detecting Change Point in a Reliability Growth Model", </title> <journal> Microelectronics and Reliability, </journal> <volume> Vol. 34, No. 5, </volume> <year> 1994, </year> <pages> pp. 811-814. </pages>
Reference: 2. <author> G.S. Mudholkar and D.K. Srivastava, </author> <title> "Exponentiated Weibull family for analyzing bathtub failure-rate data", </title> <journal> IEEE Transactions on Reliability, </journal> <volume> Vol. 42, No. 2, </volume> <month> June </month> <year> 1993, </year> <pages> pp. 299-302. </pages>
Reference: 3. <author> K.K. Sharma and R.S. Rana, </author> <title> "Robustness of Sequential Life-Test Plans", </title> <journal> Microelectronics and Reliability, </journal> <volume> Vol. 33, No. 4 , 1993, </volume> <pages> pp. 467-470. </pages>
Reference: 4. <author> H.E. Hamilton, </author> <title> "An Overview - VLSI Burn-in Considerations", </title> <booktitle> EE Evaluation Engineering, </booktitle> <month> Feb </month> <year> 1992, </year> <month> pp.16-20. </month>
Reference: 5. <author> K.K. Sharma and R.S. Rana, </author> <title> "Robustness of Sequential Gamma Life Testing Procedures", </title> <journal> Microelectronics and Reliability, </journal> <volume> Vol. 30, No. 6 , 1990, </volume> <pages> pp. 1145-1153. </pages>
Reference: 6. <author> S.K. </author> <title> Tewksbury, Wafer-level integrated systems : implementation issues, </title> <publisher> Kluwer Academic Publishers, Boston,1989. </publisher>
Reference: 7. <author> M.V. Aarset, </author> <title> "How to identify a bathtub hazard rate", </title> <journal> IEEE Transactions on Reliability, </journal> <volume> Vol. R-36, No. 1, </volume> <month> April </month> <year> 1987, </year> <pages> pp. 106-108. </pages>
Reference: 8. <author> M.H. Woods, </author> <title> "MOS VLSI Reliability and Yield Trends", </title> <journal> Proceedings IEEE, </journal> <volume> Vol. 74, No. 12, </volume> <month> Dec </month> <year> 1986, </year> <pages> pp. 1715-1729. </pages>
Reference: 9. <author> E.R. Montagne and N.D. Singpurwalla, </author> <title> "Robustness of sequential exponential life testing procedures", </title> <journal> JASA, </journal> <volume> Vol. 80, </volume> <year> 1985, </year> <pages> pp. 715-719. </pages>
Reference: 10. <author> W. Kuo, </author> <title> "Reliability enhancement through optimal burn-in", </title> <journal> IEEE Transactions on Reliability, </journal> <volume> Vol. R-33, No. 2, </volume> <month> June </month> <year> 1984, </year> <pages> pp. 145-156. </pages>
Reference: 11. <author> L. Harter and A.H. Moore, </author> <title> "An evaluation of exponential and Weibull test plans", </title> <journal> IEEE Transactions on Reliability, </journal> <volume> 25, </volume> <year> 1976, </year> <pages> pp. 100-104. </pages>
Reference: 12. <author> R.M. Phatarfod, </author> <title> "A Sequential Test for Gamma Distribution", </title> <journal> JASA, </journal> <volume> Vol. 66, </volume> <year> 1971, </year> <pages> pp. 876-878. </pages>
Reference: 13. <author> D.J. Bartholomew, </author> <title> "A Sequential test for randomness of intervals", </title> <journal> Journal of Royal Statistical Society, B, </journal> <volume> 18, </volume> <year> 1956, </year> <month> pp.95-103. </month>
Reference: 14. <author> A. Wald, </author> <title> Sequential Analysis, </title> <publisher> John Wiley, </publisher> <address> NY, </address> <year> 1947. </year>
Reference: 15. <author> F. Fantini and M. Vanzi, </author> <title> "VLSI Failure Mechanisms", </title> <booktitle> Proc. IEEE CompEuro, </booktitle> <year> 1987, </year> <pages> pp. 937-943. </pages>
Reference: 16. <author> S. Wolf, </author> <title> Silicon Processing for the VLSI Era, Vol I, </title> <publisher> Lattice Press, </publisher> <year> 1989. </year>
References-found: 16

