

================================================================
== Vitis HLS Report for 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare'
================================================================
* Date:           Sat Oct  4 21:50:14 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.680 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      240|      240|  1.200 us|  1.200 us|  240|  240|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |      238|      238|         2|          1|          1|   238|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_in = alloca i32 1" [firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 5 'alloca' 'i_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer5_out, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln33 = store i8 0, i8 %i_in" [firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 7 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_in_1 = load i8 %i_in" [firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 9 'load' 'i_in_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.76ns)   --->   "%icmp_ln33 = icmp_eq  i8 %i_in_1, i8 238" [firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 10 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.76ns)   --->   "%add_ln33 = add i8 %i_in_1, i8 1" [firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 11 'add' 'add_ln33' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body.i.split, void %for.body7.i.i.i.split.preheader.exitStub" [firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 12 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln33 = store i8 %add_ln33, i8 %i_in" [firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 13 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [firmware/nnet_utils/nnet_dense_stream.h:34->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 14 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln87 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 238, i64 238, i64 238" [firmware/nnet_utils/nnet_dense_stream.h:87]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 16 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.68ns)   --->   "%p_0 = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %layer5_out" [firmware/nnet_utils/nnet_dense_stream.h:35->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 17 'read' 'p_0' <Predicate = true> <Delay = 1.68> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 238> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body.i" [firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 18 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.619ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln33', firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93) of constant 0 on local variable 'i_in', firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93 [4]  (0.427 ns)
	'load' operation 8 bit ('i_in', firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93) on local variable 'i_in', firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93 [7]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln33', firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93) [8]  (0.765 ns)
	'store' operation 0 bit ('store_ln33', firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93) of variable 'add_ln33', firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93 on local variable 'i_in', firmware/nnet_utils/nnet_dense_stream.h:33->firmware/nnet_utils/nnet_dense_stream.h:93 [16]  (0.427 ns)

 <State 2>: 1.680ns
The critical path consists of the following:
	fifo read operation ('p_0', firmware/nnet_utils/nnet_dense_stream.h:35->firmware/nnet_utils/nnet_dense_stream.h:93) on port 'layer5_out' (firmware/nnet_utils/nnet_dense_stream.h:35->firmware/nnet_utils/nnet_dense_stream.h:93) [15]  (1.680 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
