// Seed: 482678791
module module_0;
  logic id_1 = -1;
  wire  id_2;
  wire  id_3;
  ;
  assign id_3 = id_2;
  localparam id_4 = -1;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output tri1 id_2,
    output tri1 id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    output wand id_7,
    input tri0 id_8,
    output wor id_9,
    input wor id_10,
    input supply1 id_11,
    output tri0 id_12,
    input uwire id_13
    , id_26,
    input wire id_14,
    input tri1 id_15,
    output wire id_16,
    input wire id_17,
    input supply1 id_18
    , id_27,
    output tri1 id_19,
    input uwire id_20,
    input supply1 id_21,
    input wand id_22,
    input tri id_23,
    output wor id_24
);
  always @(1 - id_22 or posedge 1);
  module_0 modCall_1 ();
  wire id_28;
  wire id_29;
endmodule
