
../repos/coreutils/src/[:     file format elf32-littlearm


Disassembly of section .init:

00010d6c <.init>:
   10d6c:	push	{r3, lr}
   10d70:	bl	1102c <__lxstat64@plt+0x48>
   10d74:	pop	{r3, pc}

Disassembly of section .plt:

00010d78 <calloc@plt-0x14>:
   10d78:	push	{lr}		; (str lr, [sp, #-4]!)
   10d7c:	ldr	lr, [pc, #4]	; 10d88 <calloc@plt-0x4>
   10d80:	add	lr, pc, lr
   10d84:	ldr	pc, [lr, #8]!
   10d88:	andeq	r7, r1, r8, ror r2

00010d8c <calloc@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #94208	; 0x17000
   10d94:	ldr	pc, [ip, #632]!	; 0x278

00010d98 <fputs_unlocked@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #94208	; 0x17000
   10da0:	ldr	pc, [ip, #624]!	; 0x270

00010da4 <raise@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #94208	; 0x17000
   10dac:	ldr	pc, [ip, #616]!	; 0x268

00010db0 <strcmp@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #94208	; 0x17000
   10db8:	ldr	pc, [ip, #608]!	; 0x260

00010dbc <strtol@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #94208	; 0x17000
   10dc4:	ldr	pc, [ip, #600]!	; 0x258

00010dc8 <fflush@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #94208	; 0x17000
   10dd0:	ldr	pc, [ip, #592]!	; 0x250

00010dd4 <free@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #94208	; 0x17000
   10ddc:	ldr	pc, [ip, #584]!	; 0x248

00010de0 <_exit@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #94208	; 0x17000
   10de8:	ldr	pc, [ip, #576]!	; 0x240

00010dec <memcpy@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #94208	; 0x17000
   10df4:	ldr	pc, [ip, #568]!	; 0x238

00010df8 <mbsinit@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #94208	; 0x17000
   10e00:	ldr	pc, [ip, #560]!	; 0x230

00010e04 <memcmp@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #94208	; 0x17000
   10e0c:	ldr	pc, [ip, #552]!	; 0x228

00010e10 <dcgettext@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #94208	; 0x17000
   10e18:	ldr	pc, [ip, #544]!	; 0x220

00010e1c <realloc@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #94208	; 0x17000
   10e24:	ldr	pc, [ip, #536]!	; 0x218

00010e28 <textdomain@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #94208	; 0x17000
   10e30:	ldr	pc, [ip, #528]!	; 0x210

00010e34 <geteuid@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #94208	; 0x17000
   10e3c:	ldr	pc, [ip, #520]!	; 0x208

00010e40 <iswprint@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #94208	; 0x17000
   10e48:	ldr	pc, [ip, #512]!	; 0x200

00010e4c <getegid@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #94208	; 0x17000
   10e54:	ldr	pc, [ip, #504]!	; 0x1f8

00010e58 <fwrite@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #94208	; 0x17000
   10e60:	ldr	pc, [ip, #496]!	; 0x1f0

00010e64 <lseek64@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #94208	; 0x17000
   10e6c:	ldr	pc, [ip, #488]!	; 0x1e8

00010e70 <__ctype_get_mb_cur_max@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #94208	; 0x17000
   10e78:	ldr	pc, [ip, #480]!	; 0x1e0

00010e7c <__fpending@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #94208	; 0x17000
   10e84:	ldr	pc, [ip, #472]!	; 0x1d8

00010e88 <ferror_unlocked@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #94208	; 0x17000
   10e90:	ldr	pc, [ip, #464]!	; 0x1d0

00010e94 <mbrtowc@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #94208	; 0x17000
   10e9c:	ldr	pc, [ip, #456]!	; 0x1c8

00010ea0 <error@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #94208	; 0x17000
   10ea8:	ldr	pc, [ip, #448]!	; 0x1c0

00010eac <malloc@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #94208	; 0x17000
   10eb4:	ldr	pc, [ip, #440]!	; 0x1b8

00010eb8 <error_at_line@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #94208	; 0x17000
   10ec0:	ldr	pc, [ip, #432]!	; 0x1b0

00010ec4 <__libc_start_main@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #94208	; 0x17000
   10ecc:	ldr	pc, [ip, #424]!	; 0x1a8

00010ed0 <__freading@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #94208	; 0x17000
   10ed8:	ldr	pc, [ip, #416]!	; 0x1a0

00010edc <__gmon_start__@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #94208	; 0x17000
   10ee4:	ldr	pc, [ip, #408]!	; 0x198

00010ee8 <__ctype_b_loc@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #94208	; 0x17000
   10ef0:	ldr	pc, [ip, #400]!	; 0x190

00010ef4 <exit@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #94208	; 0x17000
   10efc:	ldr	pc, [ip, #392]!	; 0x188

00010f00 <strlen@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #94208	; 0x17000
   10f08:	ldr	pc, [ip, #384]!	; 0x180

00010f0c <__errno_location@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #94208	; 0x17000
   10f14:	ldr	pc, [ip, #376]!	; 0x178

00010f18 <__cxa_atexit@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #94208	; 0x17000
   10f20:	ldr	pc, [ip, #368]!	; 0x170

00010f24 <__vasprintf_chk@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #94208	; 0x17000
   10f2c:	ldr	pc, [ip, #360]!	; 0x168

00010f30 <memset@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #94208	; 0x17000
   10f38:	ldr	pc, [ip, #352]!	; 0x160

00010f3c <__printf_chk@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #94208	; 0x17000
   10f44:	ldr	pc, [ip, #344]!	; 0x158

00010f48 <fileno@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #94208	; 0x17000
   10f50:	ldr	pc, [ip, #336]!	; 0x150

00010f54 <__fprintf_chk@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #94208	; 0x17000
   10f5c:	ldr	pc, [ip, #328]!	; 0x148

00010f60 <fclose@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #94208	; 0x17000
   10f68:	ldr	pc, [ip, #320]!	; 0x140

00010f6c <fseeko64@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #94208	; 0x17000
   10f74:	ldr	pc, [ip, #312]!	; 0x138

00010f78 <setlocale@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #94208	; 0x17000
   10f80:	ldr	pc, [ip, #304]!	; 0x130

00010f84 <strrchr@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #94208	; 0x17000
   10f8c:	ldr	pc, [ip, #296]!	; 0x128

00010f90 <nl_langinfo@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #94208	; 0x17000
   10f98:	ldr	pc, [ip, #288]!	; 0x120

00010f9c <euidaccess@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #94208	; 0x17000
   10fa4:	ldr	pc, [ip, #280]!	; 0x118

00010fa8 <bindtextdomain@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #94208	; 0x17000
   10fb0:	ldr	pc, [ip, #272]!	; 0x110

00010fb4 <__xstat64@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #94208	; 0x17000
   10fbc:	ldr	pc, [ip, #264]!	; 0x108

00010fc0 <isatty@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #94208	; 0x17000
   10fc8:	ldr	pc, [ip, #256]!	; 0x100

00010fcc <strncmp@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #94208	; 0x17000
   10fd4:	ldr	pc, [ip, #248]!	; 0xf8

00010fd8 <abort@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #94208	; 0x17000
   10fe0:	ldr	pc, [ip, #240]!	; 0xf0

00010fe4 <__lxstat64@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #94208	; 0x17000
   10fec:	ldr	pc, [ip, #232]!	; 0xe8

Disassembly of section .text:

00010ff0 <.text>:
   10ff0:	mov	fp, #0
   10ff4:	mov	lr, #0
   10ff8:	pop	{r1}		; (ldr r1, [sp], #4)
   10ffc:	mov	r2, sp
   11000:	push	{r2}		; (str r2, [sp, #-4]!)
   11004:	push	{r0}		; (str r0, [sp, #-4]!)
   11008:	ldr	ip, [pc, #16]	; 11020 <__lxstat64@plt+0x3c>
   1100c:	push	{ip}		; (str ip, [sp, #-4]!)
   11010:	ldr	r0, [pc, #12]	; 11024 <__lxstat64@plt+0x40>
   11014:	ldr	r3, [pc, #12]	; 11028 <__lxstat64@plt+0x44>
   11018:	bl	10ec4 <__libc_start_main@plt>
   1101c:	bl	10fd8 <abort@plt>
   11020:	ldrdeq	r6, [r1], -r8
   11024:	andeq	r1, r1, ip, asr #9
   11028:	andeq	r6, r1, r8, ror r1
   1102c:	ldr	r3, [pc, #20]	; 11048 <__lxstat64@plt+0x64>
   11030:	ldr	r2, [pc, #20]	; 1104c <__lxstat64@plt+0x68>
   11034:	add	r3, pc, r3
   11038:	ldr	r2, [r3, r2]
   1103c:	cmp	r2, #0
   11040:	bxeq	lr
   11044:	b	10edc <__gmon_start__@plt>
   11048:	andeq	r6, r1, r4, asr #31
   1104c:	ldrdeq	r0, [r0], -r8
   11050:	ldr	r0, [pc, #24]	; 11070 <__lxstat64@plt+0x8c>
   11054:	ldr	r3, [pc, #24]	; 11074 <__lxstat64@plt+0x90>
   11058:	cmp	r3, r0
   1105c:	bxeq	lr
   11060:	ldr	r3, [pc, #16]	; 11078 <__lxstat64@plt+0x94>
   11064:	cmp	r3, #0
   11068:	bxeq	lr
   1106c:	bx	r3
   11070:	andeq	r8, r2, r0, lsr r1
   11074:	andeq	r8, r2, r0, lsr r1
   11078:	andeq	r0, r0, r0
   1107c:	ldr	r0, [pc, #36]	; 110a8 <__lxstat64@plt+0xc4>
   11080:	ldr	r1, [pc, #36]	; 110ac <__lxstat64@plt+0xc8>
   11084:	sub	r1, r1, r0
   11088:	asr	r1, r1, #2
   1108c:	add	r1, r1, r1, lsr #31
   11090:	asrs	r1, r1, #1
   11094:	bxeq	lr
   11098:	ldr	r3, [pc, #16]	; 110b0 <__lxstat64@plt+0xcc>
   1109c:	cmp	r3, #0
   110a0:	bxeq	lr
   110a4:	bx	r3
   110a8:	andeq	r8, r2, r0, lsr r1
   110ac:	andeq	r8, r2, r0, lsr r1
   110b0:	andeq	r0, r0, r0
   110b4:	push	{r4, lr}
   110b8:	ldr	r4, [pc, #24]	; 110d8 <__lxstat64@plt+0xf4>
   110bc:	ldrb	r3, [r4]
   110c0:	cmp	r3, #0
   110c4:	popne	{r4, pc}
   110c8:	bl	11050 <__lxstat64@plt+0x6c>
   110cc:	mov	r3, #1
   110d0:	strb	r3, [r4]
   110d4:	pop	{r4, pc}
   110d8:	andeq	r8, r2, r0, asr #2
   110dc:	b	1107c <__lxstat64@plt+0x98>
   110e0:	push	{fp, lr}
   110e4:	mov	fp, sp
   110e8:	mov	r4, r0
   110ec:	cmp	r0, #0
   110f0:	bne	11304 <__lxstat64@plt+0x320>
   110f4:	movw	r1, #25163	; 0x624b
   110f8:	movt	r1, #1
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	bl	10e10 <dcgettext@plt>
   11108:	movw	r5, #33084	; 0x813c
   1110c:	movt	r5, #2
   11110:	ldr	r1, [r5]
   11114:	bl	10d98 <fputs_unlocked@plt>
   11118:	movw	r1, #25248	; 0x62a0
   1111c:	movt	r1, #1
   11120:	mov	r0, #0
   11124:	mov	r2, #5
   11128:	bl	10e10 <dcgettext@plt>
   1112c:	ldr	r1, [r5]
   11130:	bl	10d98 <fputs_unlocked@plt>
   11134:	movw	r1, #25297	; 0x62d1
   11138:	movt	r1, #1
   1113c:	mov	r0, #0
   11140:	mov	r2, #5
   11144:	bl	10e10 <dcgettext@plt>
   11148:	ldr	r1, [r5]
   1114c:	bl	10d98 <fputs_unlocked@plt>
   11150:	movw	r1, #25342	; 0x62fe
   11154:	movt	r1, #1
   11158:	mov	r0, #0
   1115c:	mov	r2, #5
   11160:	bl	10e10 <dcgettext@plt>
   11164:	ldr	r1, [r5]
   11168:	bl	10d98 <fputs_unlocked@plt>
   1116c:	movw	r1, #25396	; 0x6334
   11170:	movt	r1, #1
   11174:	mov	r0, #0
   11178:	mov	r2, #5
   1117c:	bl	10e10 <dcgettext@plt>
   11180:	ldr	r1, [r5]
   11184:	bl	10d98 <fputs_unlocked@plt>
   11188:	movw	r1, #25516	; 0x63ac
   1118c:	movt	r1, #1
   11190:	mov	r0, #0
   11194:	mov	r2, #5
   11198:	bl	10e10 <dcgettext@plt>
   1119c:	ldr	r1, [r5]
   111a0:	bl	10d98 <fputs_unlocked@plt>
   111a4:	movw	r1, #25765	; 0x64a5
   111a8:	movt	r1, #1
   111ac:	mov	r0, #0
   111b0:	mov	r2, #5
   111b4:	bl	10e10 <dcgettext@plt>
   111b8:	ldr	r1, [r5]
   111bc:	bl	10d98 <fputs_unlocked@plt>
   111c0:	movw	r1, #26015	; 0x659f
   111c4:	movt	r1, #1
   111c8:	mov	r0, #0
   111cc:	mov	r2, #5
   111d0:	bl	10e10 <dcgettext@plt>
   111d4:	ldr	r1, [r5]
   111d8:	bl	10d98 <fputs_unlocked@plt>
   111dc:	movw	r1, #26391	; 0x6717
   111e0:	movt	r1, #1
   111e4:	mov	r0, #0
   111e8:	mov	r2, #5
   111ec:	bl	10e10 <dcgettext@plt>
   111f0:	ldr	r1, [r5]
   111f4:	bl	10d98 <fputs_unlocked@plt>
   111f8:	movw	r1, #26580	; 0x67d4
   111fc:	movt	r1, #1
   11200:	mov	r0, #0
   11204:	mov	r2, #5
   11208:	bl	10e10 <dcgettext@plt>
   1120c:	ldr	r1, [r5]
   11210:	bl	10d98 <fputs_unlocked@plt>
   11214:	movw	r1, #26751	; 0x687f
   11218:	movt	r1, #1
   1121c:	mov	r0, #0
   11220:	mov	r2, #5
   11224:	bl	10e10 <dcgettext@plt>
   11228:	ldr	r1, [r5]
   1122c:	bl	10d98 <fputs_unlocked@plt>
   11230:	movw	r1, #27026	; 0x6992
   11234:	movt	r1, #1
   11238:	mov	r0, #0
   1123c:	mov	r2, #5
   11240:	bl	10e10 <dcgettext@plt>
   11244:	ldr	r1, [r5]
   11248:	bl	10d98 <fputs_unlocked@plt>
   1124c:	movw	r1, #27386	; 0x6afa
   11250:	movt	r1, #1
   11254:	mov	r0, #0
   11258:	mov	r2, #5
   1125c:	bl	10e10 <dcgettext@plt>
   11260:	ldr	r1, [r5]
   11264:	bl	10d98 <fputs_unlocked@plt>
   11268:	movw	r1, #27673	; 0x6c19
   1126c:	movt	r1, #1
   11270:	mov	r0, #0
   11274:	mov	r2, #5
   11278:	bl	10e10 <dcgettext@plt>
   1127c:	ldr	r1, [r5]
   11280:	bl	10d98 <fputs_unlocked@plt>
   11284:	movw	r1, #27898	; 0x6cfa
   11288:	movt	r1, #1
   1128c:	mov	r0, #0
   11290:	mov	r2, #5
   11294:	bl	10e10 <dcgettext@plt>
   11298:	ldr	r1, [r5]
   1129c:	bl	10d98 <fputs_unlocked@plt>
   112a0:	movw	r1, #28020	; 0x6d74
   112a4:	movt	r1, #1
   112a8:	mov	r0, #0
   112ac:	mov	r2, #5
   112b0:	bl	10e10 <dcgettext@plt>
   112b4:	ldr	r1, [r5]
   112b8:	bl	10d98 <fputs_unlocked@plt>
   112bc:	movw	r1, #28156	; 0x6dfc
   112c0:	movt	r1, #1
   112c4:	mov	r0, #0
   112c8:	mov	r2, #5
   112cc:	bl	10e10 <dcgettext@plt>
   112d0:	mov	r5, r0
   112d4:	movw	r1, #28347	; 0x6ebb
   112d8:	movt	r1, #1
   112dc:	mov	r0, #0
   112e0:	mov	r2, #5
   112e4:	bl	10e10 <dcgettext@plt>
   112e8:	mov	r2, r0
   112ec:	mov	r0, #1
   112f0:	mov	r1, r5
   112f4:	bl	10f3c <__printf_chk@plt>
   112f8:	bl	11348 <__lxstat64@plt+0x364>
   112fc:	mov	r0, r4
   11300:	bl	10ef4 <exit@plt>
   11304:	movw	r0, #33080	; 0x8138
   11308:	movt	r0, #2
   1130c:	ldr	r5, [r0]
   11310:	movw	r1, #25124	; 0x6224
   11314:	movt	r1, #1
   11318:	mov	r0, #0
   1131c:	mov	r2, #5
   11320:	bl	10e10 <dcgettext@plt>
   11324:	mov	r2, r0
   11328:	movw	r0, #33112	; 0x8158
   1132c:	movt	r0, #2
   11330:	ldr	r3, [r0]
   11334:	mov	r0, r5
   11338:	mov	r1, #1
   1133c:	bl	10f54 <__fprintf_chk@plt>
   11340:	mov	r0, r4
   11344:	bl	10ef4 <exit@plt>
   11348:	push	{r4, r5, fp, lr}
   1134c:	add	fp, sp, #8
   11350:	sub	sp, sp, #56	; 0x38
   11354:	movw	r0, #29080	; 0x7198
   11358:	movt	r0, #1
   1135c:	add	r1, r0, #32
   11360:	mov	r5, sp
   11364:	mov	r2, #48	; 0x30
   11368:	vld1.64	{d16-d17}, [r1]
   1136c:	add	r1, r5, #32
   11370:	add	r3, r0, #16
   11374:	vld1.64	{d18-d19}, [r0], r2
   11378:	vld1.64	{d20-d21}, [r3]
   1137c:	vldr	d22, [r0]
   11380:	vst1.64	{d16-d17}, [r1]
   11384:	add	r0, r5, #16
   11388:	vst1.64	{d20-d21}, [r0]
   1138c:	mov	r0, r5
   11390:	vst1.64	{d18-d19}, [r0], r2
   11394:	vstr	d22, [r0]
   11398:	ldr	r1, [sp]
   1139c:	cmp	r1, #0
   113a0:	beq	113c8 <__lxstat64@plt+0x3e4>
   113a4:	mov	r5, sp
   113a8:	movw	r4, #28359	; 0x6ec7
   113ac:	movt	r4, #1
   113b0:	mov	r0, r4
   113b4:	bl	10db0 <strcmp@plt>
   113b8:	cmp	r0, #0
   113bc:	ldrne	r1, [r5, #8]!
   113c0:	cmpne	r1, #0
   113c4:	bne	113b0 <__lxstat64@plt+0x3cc>
   113c8:	ldr	r4, [r5, #4]
   113cc:	movw	r1, #28574	; 0x6f9e
   113d0:	movt	r1, #1
   113d4:	mov	r0, #0
   113d8:	mov	r2, #5
   113dc:	bl	10e10 <dcgettext@plt>
   113e0:	mov	r1, r0
   113e4:	movw	r2, #28402	; 0x6ef2
   113e8:	movt	r2, #1
   113ec:	movw	r3, #28597	; 0x6fb5
   113f0:	movt	r3, #1
   113f4:	mov	r0, #1
   113f8:	bl	10f3c <__printf_chk@plt>
   113fc:	movw	r5, #28359	; 0x6ec7
   11400:	movt	r5, #1
   11404:	cmp	r4, #0
   11408:	moveq	r4, r5
   1140c:	mov	r0, #5
   11410:	mov	r1, #0
   11414:	bl	10f78 <setlocale@plt>
   11418:	cmp	r0, #0
   1141c:	beq	1145c <__lxstat64@plt+0x478>
   11420:	movw	r1, #28637	; 0x6fdd
   11424:	movt	r1, #1
   11428:	mov	r2, #3
   1142c:	bl	10fcc <strncmp@plt>
   11430:	cmp	r0, #0
   11434:	beq	1145c <__lxstat64@plt+0x478>
   11438:	movw	r1, #28641	; 0x6fe1
   1143c:	movt	r1, #1
   11440:	mov	r0, #0
   11444:	mov	r2, #5
   11448:	bl	10e10 <dcgettext@plt>
   1144c:	movw	r1, #33084	; 0x813c
   11450:	movt	r1, #2
   11454:	ldr	r1, [r1]
   11458:	bl	10d98 <fputs_unlocked@plt>
   1145c:	movw	r1, #28712	; 0x7028
   11460:	movt	r1, #1
   11464:	mov	r0, #0
   11468:	mov	r2, #5
   1146c:	bl	10e10 <dcgettext@plt>
   11470:	mov	r1, r0
   11474:	movw	r2, #28597	; 0x6fb5
   11478:	movt	r2, #1
   1147c:	mov	r0, #1
   11480:	mov	r3, r5
   11484:	bl	10f3c <__printf_chk@plt>
   11488:	movw	r1, #28739	; 0x7043
   1148c:	movt	r1, #1
   11490:	mov	r0, #0
   11494:	mov	r2, #5
   11498:	bl	10e10 <dcgettext@plt>
   1149c:	mov	r1, r0
   114a0:	movw	r0, #28507	; 0x6f5b
   114a4:	movt	r0, #1
   114a8:	movw	r3, #25296	; 0x62d0
   114ac:	movt	r3, #1
   114b0:	cmp	r4, r5
   114b4:	moveq	r3, r0
   114b8:	mov	r0, #1
   114bc:	mov	r2, r4
   114c0:	bl	10f3c <__printf_chk@plt>
   114c4:	sub	sp, fp, #8
   114c8:	pop	{r4, r5, fp, pc}
   114cc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   114d0:	add	fp, sp, #24
   114d4:	sub	sp, sp, #16
   114d8:	mov	r5, r1
   114dc:	mov	r4, r0
   114e0:	ldr	r0, [r1]
   114e4:	bl	12c78 <__lxstat64@plt+0x1c94>
   114e8:	movw	r1, #25296	; 0x62d0
   114ec:	movt	r1, #1
   114f0:	mov	r0, #6
   114f4:	bl	10f78 <setlocale@plt>
   114f8:	movw	r6, #28406	; 0x6ef6
   114fc:	movt	r6, #1
   11500:	movw	r1, #28361	; 0x6ec9
   11504:	movt	r1, #1
   11508:	mov	r0, r6
   1150c:	bl	10fa8 <bindtextdomain@plt>
   11510:	mov	r0, r6
   11514:	bl	10e28 <textdomain@plt>
   11518:	bl	11688 <__lxstat64@plt+0x6a4>
   1151c:	movw	r0, #11060	; 0x2b34
   11520:	movt	r0, #1
   11524:	bl	161dc <__lxstat64@plt+0x51f8>
   11528:	movw	r8, #33092	; 0x8144
   1152c:	movt	r8, #2
   11530:	str	r5, [r8]
   11534:	cmp	r4, #2
   11538:	bne	115bc <__lxstat64@plt+0x5d8>
   1153c:	ldr	r6, [r5, #4]
   11540:	movw	r1, #28385	; 0x6ee1
   11544:	movt	r1, #1
   11548:	mov	r0, r6
   1154c:	bl	10db0 <strcmp@plt>
   11550:	cmp	r0, #0
   11554:	beq	1164c <__lxstat64@plt+0x668>
   11558:	movw	r1, #28392	; 0x6ee8
   1155c:	movt	r1, #1
   11560:	mov	r0, r6
   11564:	bl	10db0 <strcmp@plt>
   11568:	cmp	r0, #0
   1156c:	bne	115c0 <__lxstat64@plt+0x5dc>
   11570:	movw	r0, #33000	; 0x80e8
   11574:	movt	r0, #2
   11578:	ldr	r3, [r0]
   1157c:	movw	r0, #33084	; 0x813c
   11580:	movt	r0, #2
   11584:	ldr	r0, [r0]
   11588:	mov	r5, #0
   1158c:	movw	r1, #28433	; 0x6f11
   11590:	movt	r1, #1
   11594:	movw	r2, #28416	; 0x6f00
   11598:	movt	r2, #1
   1159c:	str	r2, [sp]
   115a0:	stmib	sp, {r1, r5}
   115a4:	movw	r1, #28359	; 0x6ec7
   115a8:	movt	r1, #1
   115ac:	movw	r2, #28402	; 0x6ef2
   115b0:	movt	r2, #1
   115b4:	bl	1509c <__lxstat64@plt+0x40b8>
   115b8:	b	1161c <__lxstat64@plt+0x638>
   115bc:	blt	11628 <__lxstat64@plt+0x644>
   115c0:	sub	r7, r4, #1
   115c4:	ldr	r0, [r5, r7, lsl #2]
   115c8:	movw	r1, #28450	; 0x6f22
   115cc:	movt	r1, #1
   115d0:	bl	10db0 <strcmp@plt>
   115d4:	cmp	r0, #0
   115d8:	bne	11628 <__lxstat64@plt+0x644>
   115dc:	movw	r9, #33100	; 0x814c
   115e0:	movt	r9, #2
   115e4:	mov	r5, #1
   115e8:	str	r5, [r9]
   115ec:	movw	r6, #33096	; 0x8148
   115f0:	movt	r6, #2
   115f4:	str	r7, [r6]
   115f8:	cmp	r4, #3
   115fc:	blt	1161c <__lxstat64@plt+0x638>
   11600:	sub	r0, r4, #2
   11604:	bl	116d8 <__lxstat64@plt+0x6f4>
   11608:	ldr	r1, [r6]
   1160c:	ldr	r2, [r9]
   11610:	cmp	r2, r1
   11614:	bne	11654 <__lxstat64@plt+0x670>
   11618:	eor	r5, r0, #1
   1161c:	mov	r0, r5
   11620:	sub	sp, fp, #24
   11624:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11628:	movw	r1, #28452	; 0x6f24
   1162c:	movt	r1, #1
   11630:	mov	r0, #0
   11634:	mov	r2, #5
   11638:	bl	10e10 <dcgettext@plt>
   1163c:	mov	r4, r0
   11640:	movw	r0, #28450	; 0x6f22
   11644:	movt	r0, #1
   11648:	b	11678 <__lxstat64@plt+0x694>
   1164c:	mov	r0, #0
   11650:	bl	110e0 <__lxstat64@plt+0xfc>
   11654:	movw	r1, #28463	; 0x6f2f
   11658:	movt	r1, #1
   1165c:	mov	r0, #0
   11660:	mov	r2, #5
   11664:	bl	10e10 <dcgettext@plt>
   11668:	mov	r4, r0
   1166c:	ldr	r0, [r9]
   11670:	ldr	r1, [r8]
   11674:	ldr	r0, [r1, r0, lsl #2]
   11678:	bl	144b0 <__lxstat64@plt+0x34cc>
   1167c:	mov	r1, r0
   11680:	mov	r0, r4
   11684:	bl	1169c <__lxstat64@plt+0x6b8>
   11688:	movw	r0, #33004	; 0x80ec
   1168c:	movt	r0, #2
   11690:	mov	r1, #2
   11694:	str	r1, [r0]
   11698:	bx	lr
   1169c:	sub	sp, sp, #12
   116a0:	push	{fp, lr}
   116a4:	mov	fp, sp
   116a8:	sub	sp, sp, #4
   116ac:	mov	ip, r0
   116b0:	add	r0, fp, #8
   116b4:	stm	r0, {r1, r2, r3}
   116b8:	add	r3, fp, #8
   116bc:	str	r3, [sp]
   116c0:	mov	r0, #0
   116c4:	mov	r1, #0
   116c8:	mov	r2, ip
   116cc:	bl	14c08 <__lxstat64@plt+0x3c24>
   116d0:	mov	r0, #2
   116d4:	bl	10ef4 <exit@plt>
   116d8:	push	{r4, r5, r6, sl, fp, lr}
   116dc:	add	fp, sp, #16
   116e0:	sub	r1, r0, #1
   116e4:	cmp	r1, #3
   116e8:	bhi	117a4 <__lxstat64@plt+0x7c0>
   116ec:	add	r0, pc, #0
   116f0:	ldr	pc, [r0, r1, lsl #2]
   116f4:	andeq	r1, r1, r4, lsl #14
   116f8:	muleq	r1, ip, r7
   116fc:	andeq	r1, r1, ip, lsl #14
   11700:	andeq	r1, r1, r4, lsl r7
   11704:	pop	{r4, r5, r6, sl, fp, lr}
   11708:	b	117cc <__lxstat64@plt+0x7e8>
   1170c:	pop	{r4, r5, r6, sl, fp, lr}
   11710:	b	11880 <__lxstat64@plt+0x89c>
   11714:	movw	r0, #33100	; 0x814c
   11718:	movt	r0, #2
   1171c:	ldr	r5, [r0]
   11720:	movw	r0, #33092	; 0x8144
   11724:	movt	r0, #2
   11728:	ldr	r6, [r0]
   1172c:	ldr	r4, [r6, r5, lsl #2]
   11730:	movw	r1, #28790	; 0x7076
   11734:	movt	r1, #1
   11738:	mov	r0, r4
   1173c:	bl	10db0 <strcmp@plt>
   11740:	cmp	r0, #0
   11744:	beq	117b4 <__lxstat64@plt+0x7d0>
   11748:	movw	r1, #28792	; 0x7078
   1174c:	movt	r1, #1
   11750:	mov	r0, r4
   11754:	bl	10db0 <strcmp@plt>
   11758:	cmp	r0, #0
   1175c:	bne	117ac <__lxstat64@plt+0x7c8>
   11760:	add	r0, r6, r5, lsl #2
   11764:	ldr	r0, [r0, #12]
   11768:	movw	r1, #29477	; 0x7325
   1176c:	movt	r1, #1
   11770:	bl	10db0 <strcmp@plt>
   11774:	cmp	r0, #0
   11778:	bne	117ac <__lxstat64@plt+0x7c8>
   1177c:	mov	r0, #0
   11780:	bl	119b4 <__lxstat64@plt+0x9d0>
   11784:	bl	11800 <__lxstat64@plt+0x81c>
   11788:	mov	r4, r0
   1178c:	mov	r0, #0
   11790:	bl	119b4 <__lxstat64@plt+0x9d0>
   11794:	mov	r0, r4
   11798:	pop	{r4, r5, r6, sl, fp, pc}
   1179c:	pop	{r4, r5, r6, sl, fp, lr}
   117a0:	b	11800 <__lxstat64@plt+0x81c>
   117a4:	cmp	r0, #0
   117a8:	ble	117c8 <__lxstat64@plt+0x7e4>
   117ac:	pop	{r4, r5, r6, sl, fp, lr}
   117b0:	b	119f4 <__lxstat64@plt+0xa10>
   117b4:	mov	r0, #1
   117b8:	bl	119b4 <__lxstat64@plt+0x9d0>
   117bc:	bl	11880 <__lxstat64@plt+0x89c>
   117c0:	eor	r0, r0, #1
   117c4:	pop	{r4, r5, r6, sl, fp, pc}
   117c8:	bl	10fd8 <abort@plt>
   117cc:	movw	r0, #33100	; 0x814c
   117d0:	movt	r0, #2
   117d4:	ldr	r1, [r0]
   117d8:	add	r2, r1, #1
   117dc:	str	r2, [r0]
   117e0:	movw	r0, #33092	; 0x8144
   117e4:	movt	r0, #2
   117e8:	ldr	r0, [r0]
   117ec:	ldr	r0, [r0, r1, lsl #2]
   117f0:	ldrb	r0, [r0]
   117f4:	cmp	r0, #0
   117f8:	movwne	r0, #1
   117fc:	bx	lr
   11800:	push	{r4, sl, fp, lr}
   11804:	add	fp, sp, #8
   11808:	movw	r0, #33100	; 0x814c
   1180c:	movt	r0, #2
   11810:	ldr	r0, [r0]
   11814:	movw	r1, #33092	; 0x8144
   11818:	movt	r1, #2
   1181c:	ldr	r1, [r1]
   11820:	ldr	r4, [r1, r0, lsl #2]
   11824:	movw	r1, #28790	; 0x7076
   11828:	movt	r1, #1
   1182c:	mov	r0, r4
   11830:	bl	10db0 <strcmp@plt>
   11834:	cmp	r0, #0
   11838:	beq	11868 <__lxstat64@plt+0x884>
   1183c:	ldrb	r0, [r4]
   11840:	cmp	r0, #45	; 0x2d
   11844:	bne	1187c <__lxstat64@plt+0x898>
   11848:	ldrb	r0, [r4, #1]
   1184c:	cmp	r0, #0
   11850:	beq	1187c <__lxstat64@plt+0x898>
   11854:	ldrb	r0, [r4, #2]
   11858:	cmp	r0, #0
   1185c:	bne	1187c <__lxstat64@plt+0x898>
   11860:	pop	{r4, sl, fp, lr}
   11864:	b	11a24 <__lxstat64@plt+0xa40>
   11868:	mov	r0, #0
   1186c:	bl	119b4 <__lxstat64@plt+0x9d0>
   11870:	bl	117cc <__lxstat64@plt+0x7e8>
   11874:	eor	r0, r0, #1
   11878:	pop	{r4, sl, fp, pc}
   1187c:	bl	1200c <__lxstat64@plt+0x1028>
   11880:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11884:	add	fp, sp, #24
   11888:	movw	r8, #33100	; 0x814c
   1188c:	movt	r8, #2
   11890:	ldr	r5, [r8]
   11894:	movw	r9, #33092	; 0x8144
   11898:	movt	r9, #2
   1189c:	ldr	r7, [r9]
   118a0:	add	r6, r7, r5, lsl #2
   118a4:	ldr	r4, [r6, #4]
   118a8:	mov	r0, r4
   118ac:	bl	12158 <__lxstat64@plt+0x1174>
   118b0:	cmp	r0, #0
   118b4:	beq	118c4 <__lxstat64@plt+0x8e0>
   118b8:	mov	r0, #0
   118bc:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   118c0:	b	1228c <__lxstat64@plt+0x12a8>
   118c4:	ldr	r5, [r7, r5, lsl #2]
   118c8:	movw	r1, #28790	; 0x7076
   118cc:	movt	r1, #1
   118d0:	mov	r0, r5
   118d4:	bl	10db0 <strcmp@plt>
   118d8:	cmp	r0, #0
   118dc:	beq	11948 <__lxstat64@plt+0x964>
   118e0:	movw	r1, #28792	; 0x7078
   118e4:	movt	r1, #1
   118e8:	mov	r0, r5
   118ec:	bl	10db0 <strcmp@plt>
   118f0:	cmp	r0, #0
   118f4:	bne	11910 <__lxstat64@plt+0x92c>
   118f8:	ldr	r0, [r6, #8]
   118fc:	movw	r1, #29477	; 0x7325
   11900:	movt	r1, #1
   11904:	bl	10db0 <strcmp@plt>
   11908:	cmp	r0, #0
   1190c:	beq	1195c <__lxstat64@plt+0x978>
   11910:	movw	r1, #28867	; 0x70c3
   11914:	movt	r1, #1
   11918:	mov	r0, r4
   1191c:	bl	10db0 <strcmp@plt>
   11920:	cmp	r0, #0
   11924:	beq	11940 <__lxstat64@plt+0x95c>
   11928:	movw	r1, #28870	; 0x70c6
   1192c:	movt	r1, #1
   11930:	mov	r0, r4
   11934:	bl	10db0 <strcmp@plt>
   11938:	cmp	r0, #0
   1193c:	bne	1197c <__lxstat64@plt+0x998>
   11940:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   11944:	b	119f4 <__lxstat64@plt+0xa10>
   11948:	mov	r0, #1
   1194c:	bl	119b4 <__lxstat64@plt+0x9d0>
   11950:	bl	11800 <__lxstat64@plt+0x81c>
   11954:	eor	r0, r0, #1
   11958:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1195c:	mov	r0, #0
   11960:	bl	119b4 <__lxstat64@plt+0x9d0>
   11964:	bl	117cc <__lxstat64@plt+0x7e8>
   11968:	mov	r4, r0
   1196c:	mov	r0, #0
   11970:	bl	119b4 <__lxstat64@plt+0x9d0>
   11974:	mov	r0, r4
   11978:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1197c:	movw	r1, #28873	; 0x70c9
   11980:	movt	r1, #1
   11984:	mov	r0, #0
   11988:	mov	r2, #5
   1198c:	bl	10e10 <dcgettext@plt>
   11990:	mov	r4, r0
   11994:	ldr	r0, [r8]
   11998:	ldr	r1, [r9]
   1199c:	add	r0, r1, r0, lsl #2
   119a0:	ldr	r0, [r0, #4]
   119a4:	bl	144b0 <__lxstat64@plt+0x34cc>
   119a8:	mov	r1, r0
   119ac:	mov	r0, r4
   119b0:	bl	1169c <__lxstat64@plt+0x6b8>
   119b4:	movw	r1, #33100	; 0x814c
   119b8:	movt	r1, #2
   119bc:	ldr	r2, [r1]
   119c0:	add	r2, r2, #1
   119c4:	str	r2, [r1]
   119c8:	movw	r1, #33096	; 0x8148
   119cc:	movt	r1, #2
   119d0:	ldr	r1, [r1]
   119d4:	cmp	r2, r1
   119d8:	bxlt	lr
   119dc:	cmp	r0, #0
   119e0:	bne	119e8 <__lxstat64@plt+0xa04>
   119e4:	bx	lr
   119e8:	push	{fp, lr}
   119ec:	mov	fp, sp
   119f0:	bl	1200c <__lxstat64@plt+0x1028>
   119f4:	movw	r0, #33096	; 0x8148
   119f8:	movt	r0, #2
   119fc:	ldr	r0, [r0]
   11a00:	movw	r1, #33100	; 0x814c
   11a04:	movt	r1, #2
   11a08:	ldr	r1, [r1]
   11a0c:	cmp	r1, r0
   11a10:	bge	11a18 <__lxstat64@plt+0xa34>
   11a14:	b	1275c <__lxstat64@plt+0x1778>
   11a18:	push	{fp, lr}
   11a1c:	mov	fp, sp
   11a20:	bl	1200c <__lxstat64@plt+0x1028>
   11a24:	push	{r4, r5, r6, sl, fp, lr}
   11a28:	add	fp, sp, #16
   11a2c:	sub	sp, sp, #120	; 0x78
   11a30:	movw	r6, #33100	; 0x814c
   11a34:	movt	r6, #2
   11a38:	ldr	r0, [r6]
   11a3c:	movw	r5, #33092	; 0x8144
   11a40:	movt	r5, #2
   11a44:	ldr	r1, [r5]
   11a48:	ldr	r0, [r1, r0, lsl #2]
   11a4c:	ldrb	r0, [r0, #1]
   11a50:	sub	r0, r0, #71	; 0x47
   11a54:	cmp	r0, #51	; 0x33
   11a58:	bhi	11fd8 <__lxstat64@plt+0xff4>
   11a5c:	add	r1, pc, #0
   11a60:	ldr	pc, [r1, r0, lsl #2]
   11a64:	andeq	r1, r1, ip, ror #23
   11a68:	ldrdeq	r1, [r1], -r8
   11a6c:	ldrdeq	r1, [r1], -r8
   11a70:	ldrdeq	r1, [r1], -r8
   11a74:	ldrdeq	r1, [r1], -r8
   11a78:	andeq	r1, r1, r4, lsr fp
   11a7c:	ldrdeq	r1, [r1], -r8
   11a80:	andeq	r1, r1, ip, lsr ip
   11a84:	muleq	r1, r8, ip
   11a88:	ldrdeq	r1, [r1], -r8
   11a8c:	ldrdeq	r1, [r1], -r8
   11a90:	ldrdeq	r1, [r1], -r8
   11a94:	andeq	r1, r1, r8, ror #25
   11a98:	ldrdeq	r1, [r1], -r8
   11a9c:	ldrdeq	r1, [r1], -r8
   11aa0:	ldrdeq	r1, [r1], -r8
   11aa4:	ldrdeq	r1, [r1], -r8
   11aa8:	ldrdeq	r1, [r1], -r8
   11aac:	ldrdeq	r1, [r1], -r8
   11ab0:	ldrdeq	r1, [r1], -r8
   11ab4:	ldrdeq	r1, [r1], -r8
   11ab8:	ldrdeq	r1, [r1], -r8
   11abc:	ldrdeq	r1, [r1], -r8
   11ac0:	ldrdeq	r1, [r1], -r8
   11ac4:	ldrdeq	r1, [r1], -r8
   11ac8:	ldrdeq	r1, [r1], -r8
   11acc:	ldrdeq	r1, [r1], -r8
   11ad0:	andeq	r1, r1, r0, lsr #26
   11ad4:	andeq	r1, r1, r8, asr sp
   11ad8:	muleq	r1, r0, sp
   11adc:	andeq	r1, r1, ip, ror #22
   11ae0:	andeq	r1, r1, r8, asr #27
   11ae4:	andeq	r1, r1, ip, lsl #23
   11ae8:	andeq	r1, r1, r4, lsr fp
   11aec:	ldrdeq	r1, [r1], -r8
   11af0:	ldrdeq	r1, [r1], -r8
   11af4:			; <UNDEFINED> instruction: 0x00011bbc
   11af8:	ldrdeq	r1, [r1], -r8
   11afc:	ldrdeq	r1, [r1], -r8
   11b00:	andeq	r1, r1, r0, lsl #28
   11b04:	ldrdeq	r1, [r1], -r8
   11b08:	ldrdeq	r1, [r1], -ip
   11b0c:	ldrdeq	r1, [r1], -r8
   11b10:	andeq	r1, r1, r4, lsr #28
   11b14:	andeq	r1, r1, r4, asr #30
   11b18:	andeq	r1, r1, r0, asr #28
   11b1c:	andeq	r1, r1, r4, lsl pc
   11b20:	ldrdeq	r1, [r1], -r8
   11b24:	andeq	r1, r1, r8, lsl #31
   11b28:	andeq	r1, r1, r4, lsr #29
   11b2c:	ldrdeq	r1, [r1], -r8
   11b30:	andeq	r1, r1, r0, asr #29
   11b34:	bl	1205c <__lxstat64@plt+0x1078>
   11b38:	ldr	r0, [r6]
   11b3c:	ldr	r1, [r5]
   11b40:	add	r0, r1, r0, lsl #2
   11b44:	ldr	r0, [r0, #-4]
   11b48:	add	r1, sp, #16
   11b4c:	bl	16204 <__lxstat64@plt+0x5220>
   11b50:	mov	r4, #0
   11b54:	cmp	r0, #0
   11b58:	bne	11fac <__lxstat64@plt+0xfc8>
   11b5c:	ldr	r0, [sp, #32]
   11b60:	and	r0, r0, #61440	; 0xf000
   11b64:	sub	r0, r0, #40960	; 0xa000
   11b68:	b	11fa4 <__lxstat64@plt+0xfc0>
   11b6c:	bl	1205c <__lxstat64@plt+0x1078>
   11b70:	ldr	r0, [r6]
   11b74:	ldr	r1, [r5]
   11b78:	add	r0, r1, r0, lsl #2
   11b7c:	ldr	r0, [r0, #-4]
   11b80:	add	r1, sp, #16
   11b84:	bl	161f4 <__lxstat64@plt+0x5210>
   11b88:	b	11fa4 <__lxstat64@plt+0xfc0>
   11b8c:	bl	1205c <__lxstat64@plt+0x1078>
   11b90:	ldr	r0, [r6]
   11b94:	ldr	r1, [r5]
   11b98:	add	r0, r1, r0, lsl #2
   11b9c:	ldr	r0, [r0, #-4]
   11ba0:	add	r1, sp, #16
   11ba4:	bl	161f4 <__lxstat64@plt+0x5210>
   11ba8:	mov	r4, #0
   11bac:	cmp	r0, #0
   11bb0:	ldrbeq	r0, [sp, #33]	; 0x21
   11bb4:	ubfxeq	r4, r0, #2, #1
   11bb8:	b	11fac <__lxstat64@plt+0xfc8>
   11bbc:	bl	1205c <__lxstat64@plt+0x1078>
   11bc0:	ldr	r0, [r6]
   11bc4:	ldr	r1, [r5]
   11bc8:	add	r0, r1, r0, lsl #2
   11bcc:	ldr	r0, [r0, #-4]
   11bd0:	add	r1, sp, #16
   11bd4:	bl	161f4 <__lxstat64@plt+0x5210>
   11bd8:	mov	r4, #0
   11bdc:	cmp	r0, #0
   11be0:	ldrbeq	r0, [sp, #33]	; 0x21
   11be4:	ubfxeq	r4, r0, #1, #1
   11be8:	b	11fac <__lxstat64@plt+0xfc8>
   11bec:	bl	1205c <__lxstat64@plt+0x1078>
   11bf0:	ldr	r0, [r6]
   11bf4:	ldr	r1, [r5]
   11bf8:	add	r0, r1, r0, lsl #2
   11bfc:	ldr	r0, [r0, #-4]
   11c00:	add	r1, sp, #16
   11c04:	bl	161f4 <__lxstat64@plt+0x5210>
   11c08:	mov	r4, #0
   11c0c:	cmp	r0, #0
   11c10:	bne	11fac <__lxstat64@plt+0xfc8>
   11c14:	bl	10f0c <__errno_location@plt>
   11c18:	mov	r5, r0
   11c1c:	mov	r4, #0
   11c20:	str	r4, [r0]
   11c24:	bl	10e4c <getegid@plt>
   11c28:	cmn	r0, #1
   11c2c:	beq	11fb8 <__lxstat64@plt+0xfd4>
   11c30:	ldr	r1, [sp, #44]	; 0x2c
   11c34:	sub	r0, r0, r1
   11c38:	b	11fa4 <__lxstat64@plt+0xfc0>
   11c3c:	bl	1205c <__lxstat64@plt+0x1078>
   11c40:	ldr	r0, [r6]
   11c44:	ldr	r1, [r5]
   11c48:	add	r0, r1, r0, lsl #2
   11c4c:	ldr	r0, [r0, #-4]
   11c50:	add	r1, sp, #16
   11c54:	bl	161f4 <__lxstat64@plt+0x5210>
   11c58:	mov	r4, #0
   11c5c:	cmp	r0, #0
   11c60:	bne	11fac <__lxstat64@plt+0xfc8>
   11c64:	add	r0, sp, #8
   11c68:	add	r4, sp, #16
   11c6c:	mov	r1, r4
   11c70:	bl	148e4 <__lxstat64@plt+0x3900>
   11c74:	mov	r0, sp
   11c78:	mov	r1, r4
   11c7c:	bl	148fc <__lxstat64@plt+0x3918>
   11c80:	ldm	sp, {r0, r1, r2, r3}
   11c84:	bl	14b88 <__lxstat64@plt+0x3ba4>
   11c88:	mov	r4, #0
   11c8c:	cmp	r0, #0
   11c90:	movwgt	r4, #1
   11c94:	b	11fac <__lxstat64@plt+0xfc8>
   11c98:	bl	1205c <__lxstat64@plt+0x1078>
   11c9c:	ldr	r0, [r6]
   11ca0:	ldr	r1, [r5]
   11ca4:	add	r0, r1, r0, lsl #2
   11ca8:	ldr	r0, [r0, #-4]
   11cac:	add	r1, sp, #16
   11cb0:	bl	161f4 <__lxstat64@plt+0x5210>
   11cb4:	mov	r4, #0
   11cb8:	cmp	r0, #0
   11cbc:	bne	11fac <__lxstat64@plt+0xfc8>
   11cc0:	bl	10f0c <__errno_location@plt>
   11cc4:	mov	r5, r0
   11cc8:	mov	r4, #0
   11ccc:	str	r4, [r0]
   11cd0:	bl	10e34 <geteuid@plt>
   11cd4:	cmn	r0, #1
   11cd8:	beq	11fc8 <__lxstat64@plt+0xfe4>
   11cdc:	ldr	r1, [sp, #40]	; 0x28
   11ce0:	sub	r0, r0, r1
   11ce4:	b	11fa4 <__lxstat64@plt+0xfc0>
   11ce8:	bl	1205c <__lxstat64@plt+0x1078>
   11cec:	ldr	r0, [r6]
   11cf0:	ldr	r1, [r5]
   11cf4:	add	r0, r1, r0, lsl #2
   11cf8:	ldr	r0, [r0, #-4]
   11cfc:	add	r1, sp, #16
   11d00:	bl	161f4 <__lxstat64@plt+0x5210>
   11d04:	mov	r4, #0
   11d08:	cmp	r0, #0
   11d0c:	bne	11fac <__lxstat64@plt+0xfc8>
   11d10:	ldr	r0, [sp, #32]
   11d14:	and	r0, r0, #61440	; 0xf000
   11d18:	sub	r0, r0, #49152	; 0xc000
   11d1c:	b	11fa4 <__lxstat64@plt+0xfc0>
   11d20:	bl	1205c <__lxstat64@plt+0x1078>
   11d24:	ldr	r0, [r6]
   11d28:	ldr	r1, [r5]
   11d2c:	add	r0, r1, r0, lsl #2
   11d30:	ldr	r0, [r0, #-4]
   11d34:	add	r1, sp, #16
   11d38:	bl	161f4 <__lxstat64@plt+0x5210>
   11d3c:	mov	r4, #0
   11d40:	cmp	r0, #0
   11d44:	bne	11fac <__lxstat64@plt+0xfc8>
   11d48:	ldr	r0, [sp, #32]
   11d4c:	and	r0, r0, #61440	; 0xf000
   11d50:	sub	r0, r0, #24576	; 0x6000
   11d54:	b	11fa4 <__lxstat64@plt+0xfc0>
   11d58:	bl	1205c <__lxstat64@plt+0x1078>
   11d5c:	ldr	r0, [r6]
   11d60:	ldr	r1, [r5]
   11d64:	add	r0, r1, r0, lsl #2
   11d68:	ldr	r0, [r0, #-4]
   11d6c:	add	r1, sp, #16
   11d70:	bl	161f4 <__lxstat64@plt+0x5210>
   11d74:	mov	r4, #0
   11d78:	cmp	r0, #0
   11d7c:	bne	11fac <__lxstat64@plt+0xfc8>
   11d80:	ldr	r0, [sp, #32]
   11d84:	and	r0, r0, #61440	; 0xf000
   11d88:	sub	r0, r0, #8192	; 0x2000
   11d8c:	b	11fa4 <__lxstat64@plt+0xfc0>
   11d90:	bl	1205c <__lxstat64@plt+0x1078>
   11d94:	ldr	r0, [r6]
   11d98:	ldr	r1, [r5]
   11d9c:	add	r0, r1, r0, lsl #2
   11da0:	ldr	r0, [r0, #-4]
   11da4:	add	r1, sp, #16
   11da8:	bl	161f4 <__lxstat64@plt+0x5210>
   11dac:	mov	r4, #0
   11db0:	cmp	r0, #0
   11db4:	bne	11fac <__lxstat64@plt+0xfc8>
   11db8:	ldr	r0, [sp, #32]
   11dbc:	and	r0, r0, #61440	; 0xf000
   11dc0:	sub	r0, r0, #16384	; 0x4000
   11dc4:	b	11fa4 <__lxstat64@plt+0xfc0>
   11dc8:	bl	1205c <__lxstat64@plt+0x1078>
   11dcc:	ldr	r0, [r6]
   11dd0:	ldr	r1, [r5]
   11dd4:	add	r0, r1, r0, lsl #2
   11dd8:	ldr	r0, [r0, #-4]
   11ddc:	add	r1, sp, #16
   11de0:	bl	161f4 <__lxstat64@plt+0x5210>
   11de4:	mov	r4, #0
   11de8:	cmp	r0, #0
   11dec:	bne	11fac <__lxstat64@plt+0xfc8>
   11df0:	ldr	r0, [sp, #32]
   11df4:	and	r0, r0, #61440	; 0xf000
   11df8:	sub	r0, r0, #32768	; 0x8000
   11dfc:	b	11fa4 <__lxstat64@plt+0xfc0>
   11e00:	bl	1205c <__lxstat64@plt+0x1078>
   11e04:	ldr	r0, [r6]
   11e08:	ldr	r1, [r5]
   11e0c:	add	r0, r1, r0, lsl #2
   11e10:	ldr	r0, [r0, #-4]
   11e14:	ldrb	r4, [r0]
   11e18:	cmp	r4, #0
   11e1c:	movwne	r4, #1
   11e20:	b	11fac <__lxstat64@plt+0xfc8>
   11e24:	bl	1205c <__lxstat64@plt+0x1078>
   11e28:	ldr	r0, [r6]
   11e2c:	ldr	r1, [r5]
   11e30:	add	r0, r1, r0, lsl #2
   11e34:	ldr	r0, [r0, #-4]
   11e38:	mov	r1, #4
   11e3c:	b	11fa0 <__lxstat64@plt+0xfbc>
   11e40:	bl	1205c <__lxstat64@plt+0x1078>
   11e44:	ldr	r0, [r6]
   11e48:	ldr	r1, [r5]
   11e4c:	add	r0, r1, r0, lsl #2
   11e50:	ldr	r0, [r0, #-4]
   11e54:	bl	12084 <__lxstat64@plt+0x10a0>
   11e58:	mov	r6, r0
   11e5c:	bl	10f0c <__errno_location@plt>
   11e60:	mov	r5, r0
   11e64:	mov	r4, #0
   11e68:	str	r4, [r0]
   11e6c:	mov	r0, r6
   11e70:	mov	r1, #0
   11e74:	mov	r2, #10
   11e78:	bl	10dbc <strtol@plt>
   11e7c:	cmp	r0, #0
   11e80:	blt	11fac <__lxstat64@plt+0xfc8>
   11e84:	ldr	r1, [r5]
   11e88:	cmp	r1, #34	; 0x22
   11e8c:	beq	11fac <__lxstat64@plt+0xfc8>
   11e90:	bl	10fc0 <isatty@plt>
   11e94:	mov	r4, r0
   11e98:	cmp	r0, #0
   11e9c:	movwne	r4, #1
   11ea0:	b	11fac <__lxstat64@plt+0xfc8>
   11ea4:	bl	1205c <__lxstat64@plt+0x1078>
   11ea8:	ldr	r0, [r6]
   11eac:	ldr	r1, [r5]
   11eb0:	add	r0, r1, r0, lsl #2
   11eb4:	ldr	r0, [r0, #-4]
   11eb8:	mov	r1, #1
   11ebc:	b	11fa0 <__lxstat64@plt+0xfbc>
   11ec0:	bl	1205c <__lxstat64@plt+0x1078>
   11ec4:	ldr	r0, [r6]
   11ec8:	ldr	r1, [r5]
   11ecc:	add	r0, r1, r0, lsl #2
   11ed0:	ldr	r0, [r0, #-4]
   11ed4:	ldrb	r0, [r0]
   11ed8:	b	11fa4 <__lxstat64@plt+0xfc0>
   11edc:	bl	1205c <__lxstat64@plt+0x1078>
   11ee0:	ldr	r0, [r6]
   11ee4:	ldr	r1, [r5]
   11ee8:	add	r0, r1, r0, lsl #2
   11eec:	ldr	r0, [r0, #-4]
   11ef0:	add	r1, sp, #16
   11ef4:	bl	161f4 <__lxstat64@plt+0x5210>
   11ef8:	mov	r4, #0
   11efc:	cmp	r0, #0
   11f00:	bne	11fac <__lxstat64@plt+0xfc8>
   11f04:	ldr	r0, [sp, #32]
   11f08:	and	r0, r0, #61440	; 0xf000
   11f0c:	sub	r0, r0, #4096	; 0x1000
   11f10:	b	11fa4 <__lxstat64@plt+0xfc0>
   11f14:	bl	1205c <__lxstat64@plt+0x1078>
   11f18:	ldr	r0, [r6]
   11f1c:	ldr	r1, [r5]
   11f20:	add	r0, r1, r0, lsl #2
   11f24:	ldr	r0, [r0, #-4]
   11f28:	add	r1, sp, #16
   11f2c:	bl	161f4 <__lxstat64@plt+0x5210>
   11f30:	mov	r4, #0
   11f34:	cmp	r0, #0
   11f38:	ldrbeq	r0, [sp, #33]	; 0x21
   11f3c:	ubfxeq	r4, r0, #3, #1
   11f40:	b	11fac <__lxstat64@plt+0xfc8>
   11f44:	bl	1205c <__lxstat64@plt+0x1078>
   11f48:	ldr	r0, [r6]
   11f4c:	ldr	r1, [r5]
   11f50:	add	r0, r1, r0, lsl #2
   11f54:	ldr	r0, [r0, #-4]
   11f58:	add	r1, sp, #16
   11f5c:	bl	161f4 <__lxstat64@plt+0x5210>
   11f60:	mov	r4, #0
   11f64:	cmp	r0, #0
   11f68:	bne	11fac <__lxstat64@plt+0xfc8>
   11f6c:	mov	r4, #0
   11f70:	ldr	r0, [sp, #64]	; 0x40
   11f74:	ldr	r1, [sp, #68]	; 0x44
   11f78:	rsbs	r0, r0, #0
   11f7c:	rscs	r0, r1, #0
   11f80:	movwlt	r4, #1
   11f84:	b	11fac <__lxstat64@plt+0xfc8>
   11f88:	bl	1205c <__lxstat64@plt+0x1078>
   11f8c:	ldr	r0, [r6]
   11f90:	ldr	r1, [r5]
   11f94:	add	r0, r1, r0, lsl #2
   11f98:	ldr	r0, [r0, #-4]
   11f9c:	mov	r1, #2
   11fa0:	bl	10f9c <euidaccess@plt>
   11fa4:	clz	r0, r0
   11fa8:	lsr	r4, r0, #5
   11fac:	mov	r0, r4
   11fb0:	sub	sp, fp, #16
   11fb4:	pop	{r4, r5, r6, sl, fp, pc}
   11fb8:	ldr	r1, [r5]
   11fbc:	cmp	r1, #0
   11fc0:	bne	11fac <__lxstat64@plt+0xfc8>
   11fc4:	b	11c30 <__lxstat64@plt+0xc4c>
   11fc8:	ldr	r1, [r5]
   11fcc:	cmp	r1, #0
   11fd0:	bne	11fac <__lxstat64@plt+0xfc8>
   11fd4:	b	11cdc <__lxstat64@plt+0xcf8>
   11fd8:	movw	r1, #28794	; 0x707a
   11fdc:	movt	r1, #1
   11fe0:	mov	r0, #0
   11fe4:	mov	r2, #5
   11fe8:	bl	10e10 <dcgettext@plt>
   11fec:	mov	r4, r0
   11ff0:	ldr	r0, [r6]
   11ff4:	ldr	r1, [r5]
   11ff8:	ldr	r0, [r1, r0, lsl #2]
   11ffc:	bl	144b0 <__lxstat64@plt+0x34cc>
   12000:	mov	r1, r0
   12004:	mov	r0, r4
   12008:	bl	1169c <__lxstat64@plt+0x6b8>
   1200c:	push	{fp, lr}
   12010:	mov	fp, sp
   12014:	movw	r1, #28841	; 0x70a9
   12018:	movt	r1, #1
   1201c:	mov	r0, #0
   12020:	mov	r2, #5
   12024:	bl	10e10 <dcgettext@plt>
   12028:	mov	r4, r0
   1202c:	movw	r0, #33096	; 0x8148
   12030:	movt	r0, #2
   12034:	ldr	r0, [r0]
   12038:	movw	r1, #33092	; 0x8144
   1203c:	movt	r1, #2
   12040:	ldr	r1, [r1]
   12044:	add	r0, r1, r0, lsl #2
   12048:	ldr	r0, [r0, #-4]
   1204c:	bl	144b0 <__lxstat64@plt+0x34cc>
   12050:	mov	r1, r0
   12054:	mov	r0, r4
   12058:	bl	1169c <__lxstat64@plt+0x6b8>
   1205c:	push	{fp, lr}
   12060:	mov	fp, sp
   12064:	mov	r0, #1
   12068:	bl	119b4 <__lxstat64@plt+0x9d0>
   1206c:	movw	r0, #33100	; 0x814c
   12070:	movt	r0, #2
   12074:	ldr	r1, [r0]
   12078:	add	r1, r1, #1
   1207c:	str	r1, [r0]
   12080:	pop	{fp, pc}
   12084:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12088:	add	fp, sp, #24
   1208c:	mov	r8, r0
   12090:	sub	r6, r0, #1
   12094:	bl	10ee8 <__ctype_b_loc@plt>
   12098:	ldr	r7, [r0]
   1209c:	ldrb	r0, [r6, #1]!
   120a0:	bl	12154 <__lxstat64@plt+0x1170>
   120a4:	ldrb	r1, [r7, r0, lsl #1]
   120a8:	tst	r1, #1
   120ac:	bne	1209c <__lxstat64@plt+0x10b8>
   120b0:	add	r1, r6, #1
   120b4:	cmp	r0, #43	; 0x2b
   120b8:	mov	r5, r6
   120bc:	moveq	r5, r1
   120c0:	cmp	r0, #45	; 0x2d
   120c4:	moveq	r6, r1
   120c8:	cmp	r0, #43	; 0x2b
   120cc:	moveq	r6, r1
   120d0:	ldrb	r0, [r6]
   120d4:	sub	r0, r0, #48	; 0x30
   120d8:	cmp	r0, #9
   120dc:	bhi	12128 <__lxstat64@plt+0x1144>
   120e0:	ldrb	r0, [r6, #1]!
   120e4:	sub	r1, r0, #48	; 0x30
   120e8:	cmp	r1, #10
   120ec:	bcc	120e0 <__lxstat64@plt+0x10fc>
   120f0:	bl	12154 <__lxstat64@plt+0x1170>
   120f4:	ldrb	r1, [r7, r0, lsl #1]
   120f8:	tst	r1, #1
   120fc:	beq	1211c <__lxstat64@plt+0x1138>
   12100:	mov	r4, #1
   12104:	ldrb	r0, [r6, r4]
   12108:	bl	12154 <__lxstat64@plt+0x1170>
   1210c:	ldrb	r1, [r7, r0, lsl #1]
   12110:	add	r4, r4, #1
   12114:	tst	r1, #1
   12118:	bne	12104 <__lxstat64@plt+0x1120>
   1211c:	cmp	r0, #0
   12120:	moveq	r0, r5
   12124:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   12128:	movw	r1, #28822	; 0x7096
   1212c:	movt	r1, #1
   12130:	mov	r0, #0
   12134:	mov	r2, #5
   12138:	bl	10e10 <dcgettext@plt>
   1213c:	mov	r5, r0
   12140:	mov	r0, r8
   12144:	bl	144b0 <__lxstat64@plt+0x34cc>
   12148:	mov	r1, r0
   1214c:	mov	r0, r5
   12150:	bl	1169c <__lxstat64@plt+0x6b8>
   12154:	bx	lr
   12158:	push	{r4, r5, fp, lr}
   1215c:	add	fp, sp, #8
   12160:	mov	r5, r0
   12164:	movw	r1, #28903	; 0x70e7
   12168:	movt	r1, #1
   1216c:	bl	10db0 <strcmp@plt>
   12170:	mov	r4, #1
   12174:	cmp	r0, #0
   12178:	beq	12284 <__lxstat64@plt+0x12a0>
   1217c:	movw	r1, #28902	; 0x70e6
   12180:	movt	r1, #1
   12184:	mov	r0, r5
   12188:	bl	10db0 <strcmp@plt>
   1218c:	cmp	r0, #0
   12190:	beq	12284 <__lxstat64@plt+0x12a0>
   12194:	movw	r1, #28905	; 0x70e9
   12198:	movt	r1, #1
   1219c:	mov	r0, r5
   121a0:	bl	10db0 <strcmp@plt>
   121a4:	cmp	r0, #0
   121a8:	beq	12284 <__lxstat64@plt+0x12a0>
   121ac:	movw	r1, #28908	; 0x70ec
   121b0:	movt	r1, #1
   121b4:	mov	r0, r5
   121b8:	bl	10db0 <strcmp@plt>
   121bc:	cmp	r0, #0
   121c0:	beq	12284 <__lxstat64@plt+0x12a0>
   121c4:	movw	r1, #28912	; 0x70f0
   121c8:	movt	r1, #1
   121cc:	mov	r0, r5
   121d0:	bl	10db0 <strcmp@plt>
   121d4:	cmp	r0, #0
   121d8:	beq	12284 <__lxstat64@plt+0x12a0>
   121dc:	movw	r1, #28916	; 0x70f4
   121e0:	movt	r1, #1
   121e4:	mov	r0, r5
   121e8:	bl	10db0 <strcmp@plt>
   121ec:	cmp	r0, #0
   121f0:	beq	12284 <__lxstat64@plt+0x12a0>
   121f4:	movw	r1, #28920	; 0x70f8
   121f8:	movt	r1, #1
   121fc:	mov	r0, r5
   12200:	bl	10db0 <strcmp@plt>
   12204:	cmp	r0, #0
   12208:	beq	12284 <__lxstat64@plt+0x12a0>
   1220c:	movw	r1, #28924	; 0x70fc
   12210:	movt	r1, #1
   12214:	mov	r0, r5
   12218:	bl	10db0 <strcmp@plt>
   1221c:	cmp	r0, #0
   12220:	beq	12284 <__lxstat64@plt+0x12a0>
   12224:	movw	r1, #28928	; 0x7100
   12228:	movt	r1, #1
   1222c:	mov	r0, r5
   12230:	bl	10db0 <strcmp@plt>
   12234:	cmp	r0, #0
   12238:	beq	12284 <__lxstat64@plt+0x12a0>
   1223c:	movw	r1, #28932	; 0x7104
   12240:	movt	r1, #1
   12244:	mov	r0, r5
   12248:	bl	10db0 <strcmp@plt>
   1224c:	cmp	r0, #0
   12250:	beq	12284 <__lxstat64@plt+0x12a0>
   12254:	movw	r1, #28936	; 0x7108
   12258:	movt	r1, #1
   1225c:	mov	r0, r5
   12260:	bl	10db0 <strcmp@plt>
   12264:	cmp	r0, #0
   12268:	beq	12284 <__lxstat64@plt+0x12a0>
   1226c:	movw	r1, #28940	; 0x710c
   12270:	movt	r1, #1
   12274:	mov	r0, r5
   12278:	bl	10db0 <strcmp@plt>
   1227c:	clz	r0, r0
   12280:	lsr	r4, r0, #5
   12284:	mov	r0, r4
   12288:	pop	{r4, r5, fp, pc}
   1228c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12290:	add	fp, sp, #28
   12294:	sub	sp, sp, #212	; 0xd4
   12298:	mov	r4, r0
   1229c:	cmp	r0, #0
   122a0:	movne	r0, #0
   122a4:	blne	119b4 <__lxstat64@plt+0x9d0>
   122a8:	movw	r9, #33100	; 0x814c
   122ac:	movt	r9, #2
   122b0:	ldr	r7, [r9]
   122b4:	add	r6, r7, #1
   122b8:	movw	r0, #33096	; 0x8148
   122bc:	movt	r0, #2
   122c0:	ldr	r0, [r0]
   122c4:	sub	r0, r0, #2
   122c8:	mov	sl, #0
   122cc:	cmp	r6, r0
   122d0:	bge	12308 <__lxstat64@plt+0x1324>
   122d4:	movw	r0, #33092	; 0x8144
   122d8:	movt	r0, #2
   122dc:	ldr	r0, [r0]
   122e0:	add	r0, r0, r7, lsl #2
   122e4:	ldr	r0, [r0, #8]
   122e8:	movw	r1, #28987	; 0x713b
   122ec:	movt	r1, #1
   122f0:	bl	10db0 <strcmp@plt>
   122f4:	cmp	r0, #0
   122f8:	bne	12308 <__lxstat64@plt+0x1324>
   122fc:	mov	r0, #0
   12300:	bl	119b4 <__lxstat64@plt+0x9d0>
   12304:	mov	sl, #1
   12308:	movw	r8, #33092	; 0x8144
   1230c:	movt	r8, #2
   12310:	ldr	r5, [r8]
   12314:	ldr	r0, [r5, r6, lsl #2]
   12318:	ldrb	r1, [r0]
   1231c:	cmp	r1, #61	; 0x3d
   12320:	beq	123a0 <__lxstat64@plt+0x13bc>
   12324:	cmp	r1, #45	; 0x2d
   12328:	bne	123bc <__lxstat64@plt+0x13d8>
   1232c:	ldrb	r1, [r0, #1]
   12330:	sub	r2, r1, #101	; 0x65
   12334:	cmp	r2, #10
   12338:	bhi	124d8 <__lxstat64@plt+0x14f4>
   1233c:	add	r3, pc, #0
   12340:	ldr	pc, [r3, r2, lsl #2]
   12344:	andeq	r2, r1, ip, lsl r4
   12348:	ldrdeq	r2, [r1], -r8
   1234c:	andeq	r2, r1, r0, ror r3
   12350:	ldrdeq	r2, [r1], -r8
   12354:	ldrdeq	r2, [r1], -r8
   12358:	ldrdeq	r2, [r1], -r8
   1235c:	ldrdeq	r2, [r1], -r8
   12360:	andeq	r2, r1, r0, ror r3
   12364:	ldrdeq	r2, [r1], -r8
   12368:	andeq	r2, r1, r8, lsl #10
   1236c:	andeq	r2, r1, r4, asr #9
   12370:	ldrb	r2, [r0, #2]
   12374:	cmp	r2, #101	; 0x65
   12378:	cmpne	r2, #116	; 0x74
   1237c:	bne	1238c <__lxstat64@plt+0x13a8>
   12380:	ldrb	r2, [r0, #3]
   12384:	cmp	r2, #0
   12388:	beq	1258c <__lxstat64@plt+0x15a8>
   1238c:	cmp	r1, #101	; 0x65
   12390:	beq	12428 <__lxstat64@plt+0x1444>
   12394:	cmp	r1, #110	; 0x6e
   12398:	beq	12514 <__lxstat64@plt+0x1530>
   1239c:	b	124d8 <__lxstat64@plt+0x14f4>
   123a0:	ldrb	r1, [r0, #1]
   123a4:	cmp	r1, #0
   123a8:	beq	123f8 <__lxstat64@plt+0x1414>
   123ac:	cmp	r1, #61	; 0x3d
   123b0:	ldrbeq	r1, [r0, #2]
   123b4:	cmpeq	r1, #0
   123b8:	beq	123f8 <__lxstat64@plt+0x1414>
   123bc:	movw	r1, #28902	; 0x70e6
   123c0:	movt	r1, #1
   123c4:	bl	10db0 <strcmp@plt>
   123c8:	cmp	r0, #0
   123cc:	bne	126e0 <__lxstat64@plt+0x16fc>
   123d0:	ldr	r6, [r9]
   123d4:	ldr	r0, [r5, r6, lsl #2]!
   123d8:	ldr	r1, [r5, #8]
   123dc:	bl	10db0 <strcmp@plt>
   123e0:	mov	r4, r0
   123e4:	add	r0, r6, #3
   123e8:	str	r0, [r9]
   123ec:	cmp	r4, #0
   123f0:	movwne	r4, #1
   123f4:	b	126d4 <__lxstat64@plt+0x16f0>
   123f8:	ldr	r4, [r9]
   123fc:	ldr	r0, [r5, r4, lsl #2]!
   12400:	ldr	r1, [r5, #8]
   12404:	bl	10db0 <strcmp@plt>
   12408:	add	r1, r4, #3
   1240c:	str	r1, [r9]
   12410:	clz	r0, r0
   12414:	lsr	r4, r0, #5
   12418:	b	126d4 <__lxstat64@plt+0x16f0>
   1241c:	ldrb	r2, [r0, #2]
   12420:	cmp	r2, #113	; 0x71
   12424:	beq	12380 <__lxstat64@plt+0x139c>
   12428:	ldrb	r1, [r0, #2]
   1242c:	cmp	r1, #102	; 0x66
   12430:	ldrbeq	r0, [r0, #3]
   12434:	cmpeq	r0, #0
   12438:	bne	124d8 <__lxstat64@plt+0x14f4>
   1243c:	ldr	r0, [r9]
   12440:	add	r0, r0, #3
   12444:	str	r0, [r9]
   12448:	orr	r0, sl, r4
   1244c:	cmp	r0, #1
   12450:	beq	126f0 <__lxstat64@plt+0x170c>
   12454:	ldr	r0, [r5, r7, lsl #2]
   12458:	add	r1, sp, #104	; 0x68
   1245c:	bl	161f4 <__lxstat64@plt+0x5210>
   12460:	mov	r4, #0
   12464:	cmp	r0, #0
   12468:	bne	126d4 <__lxstat64@plt+0x16f0>
   1246c:	ldr	r0, [r8]
   12470:	add	r0, r0, r7, lsl #2
   12474:	ldr	r0, [r0, #8]
   12478:	mov	r1, sp
   1247c:	bl	161f4 <__lxstat64@plt+0x5210>
   12480:	cmp	r0, #0
   12484:	bne	126d4 <__lxstat64@plt+0x16f0>
   12488:	ldm	sp, {r0, r1}
   1248c:	ldr	r2, [sp, #104]	; 0x68
   12490:	ldr	r3, [sp, #108]	; 0x6c
   12494:	eor	r1, r3, r1
   12498:	eor	r0, r2, r0
   1249c:	orrs	r0, r0, r1
   124a0:	bne	126d4 <__lxstat64@plt+0x16f0>
   124a4:	ldr	r0, [sp, #96]	; 0x60
   124a8:	ldr	r1, [sp, #100]	; 0x64
   124ac:	ldr	r2, [sp, #200]	; 0xc8
   124b0:	ldr	r3, [sp, #204]	; 0xcc
   124b4:	eor	r1, r3, r1
   124b8:	eor	r0, r2, r0
   124bc:	orr	r0, r0, r1
   124c0:	b	12410 <__lxstat64@plt+0x142c>
   124c4:	ldrb	r1, [r0, #2]
   124c8:	cmp	r1, #116	; 0x74
   124cc:	ldrbeq	r0, [r0, #3]
   124d0:	cmpeq	r0, #0
   124d4:	beq	125ac <__lxstat64@plt+0x15c8>
   124d8:	movw	r1, #29013	; 0x7155
   124dc:	movt	r1, #1
   124e0:	mov	r0, #0
   124e4:	mov	r2, #5
   124e8:	bl	10e10 <dcgettext@plt>
   124ec:	mov	r4, r0
   124f0:	ldr	r0, [r8]
   124f4:	ldr	r0, [r0, r6, lsl #2]
   124f8:	bl	144b0 <__lxstat64@plt+0x34cc>
   124fc:	mov	r1, r0
   12500:	mov	r0, r4
   12504:	bl	1169c <__lxstat64@plt+0x6b8>
   12508:	ldrb	r2, [r0, #2]
   1250c:	cmp	r2, #101	; 0x65
   12510:	beq	12380 <__lxstat64@plt+0x139c>
   12514:	ldrb	r1, [r0, #2]
   12518:	cmp	r1, #116	; 0x74
   1251c:	ldrbeq	r0, [r0, #3]
   12520:	cmpeq	r0, #0
   12524:	bne	124d8 <__lxstat64@plt+0x14f4>
   12528:	ldr	r0, [r9]
   1252c:	add	r0, r0, #3
   12530:	str	r0, [r9]
   12534:	orr	r0, sl, r4
   12538:	cmp	r0, #1
   1253c:	beq	126e4 <__lxstat64@plt+0x1700>
   12540:	ldr	r0, [r5, r7, lsl #2]
   12544:	add	r1, sp, #104	; 0x68
   12548:	bl	12714 <__lxstat64@plt+0x1730>
   1254c:	mov	r4, r0
   12550:	ldr	r0, [r8]
   12554:	add	r0, r0, r7, lsl #2
   12558:	ldr	r0, [r0, #8]
   1255c:	mov	r1, sp
   12560:	bl	12714 <__lxstat64@plt+0x1730>
   12564:	cmp	r4, #0
   12568:	cmpne	r0, #0
   1256c:	beq	126d4 <__lxstat64@plt+0x16f0>
   12570:	ldm	sp, {r2, r3}
   12574:	ldr	r0, [sp, #104]	; 0x68
   12578:	ldr	r1, [sp, #108]	; 0x6c
   1257c:	bl	14b88 <__lxstat64@plt+0x3ba4>
   12580:	mov	r4, #0
   12584:	cmp	r0, #0
   12588:	b	126b0 <__lxstat64@plt+0x16cc>
   1258c:	ldr	r0, [r5, r7, lsl #2]
   12590:	cmp	r4, #0
   12594:	beq	12610 <__lxstat64@plt+0x162c>
   12598:	bl	10f00 <strlen@plt>
   1259c:	add	r2, sp, #104	; 0x68
   125a0:	mov	r1, #0
   125a4:	bl	12c1c <__lxstat64@plt+0x1c38>
   125a8:	b	12614 <__lxstat64@plt+0x1630>
   125ac:	ldr	r0, [r9]
   125b0:	add	r0, r0, #3
   125b4:	str	r0, [r9]
   125b8:	orr	r0, sl, r4
   125bc:	cmp	r0, #1
   125c0:	beq	126fc <__lxstat64@plt+0x1718>
   125c4:	ldr	r0, [r5, r7, lsl #2]
   125c8:	add	r1, sp, #104	; 0x68
   125cc:	bl	12714 <__lxstat64@plt+0x1730>
   125d0:	mov	r5, r0
   125d4:	ldr	r0, [r8]
   125d8:	add	r0, r0, r7, lsl #2
   125dc:	ldr	r0, [r0, #8]
   125e0:	mov	r1, sp
   125e4:	bl	12714 <__lxstat64@plt+0x1730>
   125e8:	mov	r4, r0
   125ec:	cmp	r5, #0
   125f0:	cmpne	r4, #0
   125f4:	beq	126d4 <__lxstat64@plt+0x16f0>
   125f8:	ldm	sp, {r2, r3}
   125fc:	ldr	r0, [sp, #104]	; 0x68
   12600:	ldr	r1, [sp, #108]	; 0x6c
   12604:	bl	14b88 <__lxstat64@plt+0x3ba4>
   12608:	lsr	r4, r0, #31
   1260c:	b	126d4 <__lxstat64@plt+0x16f0>
   12610:	bl	12084 <__lxstat64@plt+0x10a0>
   12614:	mov	r4, r0
   12618:	ldr	r0, [r8]
   1261c:	add	r0, r0, r7, lsl #2
   12620:	cmp	sl, #0
   12624:	beq	12640 <__lxstat64@plt+0x165c>
   12628:	ldr	r0, [r0, #12]
   1262c:	bl	10f00 <strlen@plt>
   12630:	mov	r2, sp
   12634:	mov	r1, #0
   12638:	bl	12c1c <__lxstat64@plt+0x1c38>
   1263c:	b	12648 <__lxstat64@plt+0x1664>
   12640:	ldr	r0, [r0, #8]
   12644:	bl	12084 <__lxstat64@plt+0x10a0>
   12648:	mov	r1, r0
   1264c:	mov	r0, r4
   12650:	bl	1491c <__lxstat64@plt+0x3938>
   12654:	ldr	r1, [r8]
   12658:	ldr	r2, [r1, r6, lsl #2]
   1265c:	ldrb	r1, [r2, #2]
   12660:	ldr	r3, [r9]
   12664:	add	r3, r3, #3
   12668:	str	r3, [r9]
   1266c:	ldrb	r2, [r2, #1]
   12670:	cmp	r2, #103	; 0x67
   12674:	beq	1269c <__lxstat64@plt+0x16b8>
   12678:	cmp	r2, #108	; 0x6c
   1267c:	bne	126b8 <__lxstat64@plt+0x16d4>
   12680:	sub	r1, r1, #101	; 0x65
   12684:	clz	r1, r1
   12688:	lsr	r1, r1, #5
   1268c:	mov	r4, #0
   12690:	cmp	r0, r1
   12694:	movwlt	r4, #1
   12698:	b	126d4 <__lxstat64@plt+0x16f0>
   1269c:	mov	r4, #0
   126a0:	cmp	r1, #101	; 0x65
   126a4:	mov	r1, #0
   126a8:	mvneq	r1, #0
   126ac:	cmp	r0, r1
   126b0:	movwgt	r4, #1
   126b4:	b	126d4 <__lxstat64@plt+0x16f0>
   126b8:	cmp	r0, #0
   126bc:	movwne	r0, #1
   126c0:	sub	r1, r1, #101	; 0x65
   126c4:	clz	r1, r1
   126c8:	lsr	r1, r1, #5
   126cc:	eor	r0, r0, r1
   126d0:	eor	r4, r0, #1
   126d4:	mov	r0, r4
   126d8:	sub	sp, fp, #28
   126dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   126e0:	bl	10fd8 <abort@plt>
   126e4:	movw	r1, #28944	; 0x7110
   126e8:	movt	r1, #1
   126ec:	b	12704 <__lxstat64@plt+0x1720>
   126f0:	movw	r1, #28967	; 0x7127
   126f4:	movt	r1, #1
   126f8:	b	12704 <__lxstat64@plt+0x1720>
   126fc:	movw	r1, #28990	; 0x713e
   12700:	movt	r1, #1
   12704:	mov	r0, #0
   12708:	mov	r2, #5
   1270c:	bl	10e10 <dcgettext@plt>
   12710:	bl	1169c <__lxstat64@plt+0x6b8>
   12714:	push	{r4, r5, fp, lr}
   12718:	add	fp, sp, #8
   1271c:	sub	sp, sp, #112	; 0x70
   12720:	mov	r4, r1
   12724:	add	r1, sp, #8
   12728:	bl	161f4 <__lxstat64@plt+0x5210>
   1272c:	mov	r5, r0
   12730:	cmp	r0, #0
   12734:	bne	1274c <__lxstat64@plt+0x1768>
   12738:	mov	r0, sp
   1273c:	add	r1, sp, #8
   12740:	bl	148fc <__lxstat64@plt+0x3918>
   12744:	ldm	sp, {r0, r1}
   12748:	stm	r4, {r0, r1}
   1274c:	clz	r0, r5
   12750:	lsr	r0, r0, #5
   12754:	sub	sp, fp, #8
   12758:	pop	{r4, r5, fp, pc}
   1275c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12760:	add	fp, sp, #24
   12764:	bl	127dc <__lxstat64@plt+0x17f8>
   12768:	mov	r4, r0
   1276c:	movw	r6, #33100	; 0x814c
   12770:	movt	r6, #2
   12774:	ldr	r0, [r6]
   12778:	movw	r7, #33096	; 0x8148
   1277c:	movt	r7, #2
   12780:	ldr	r1, [r7]
   12784:	cmp	r0, r1
   12788:	bge	127d4 <__lxstat64@plt+0x17f0>
   1278c:	movw	r8, #33092	; 0x8144
   12790:	movt	r8, #2
   12794:	movw	r5, #28870	; 0x70c6
   12798:	movt	r5, #1
   1279c:	ldr	r1, [r8]
   127a0:	ldr	r0, [r1, r0, lsl #2]
   127a4:	mov	r1, r5
   127a8:	bl	10db0 <strcmp@plt>
   127ac:	cmp	r0, #0
   127b0:	bne	127d4 <__lxstat64@plt+0x17f0>
   127b4:	mov	r0, #0
   127b8:	bl	119b4 <__lxstat64@plt+0x9d0>
   127bc:	bl	127dc <__lxstat64@plt+0x17f8>
   127c0:	orr	r4, r4, r0
   127c4:	ldr	r0, [r6]
   127c8:	ldr	r1, [r7]
   127cc:	cmp	r0, r1
   127d0:	blt	1279c <__lxstat64@plt+0x17b8>
   127d4:	and	r0, r4, #1
   127d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   127dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   127e0:	add	fp, sp, #24
   127e4:	bl	1285c <__lxstat64@plt+0x1878>
   127e8:	mov	r4, r0
   127ec:	movw	r6, #33100	; 0x814c
   127f0:	movt	r6, #2
   127f4:	ldr	r0, [r6]
   127f8:	movw	r7, #33096	; 0x8148
   127fc:	movt	r7, #2
   12800:	ldr	r1, [r7]
   12804:	cmp	r0, r1
   12808:	bge	12854 <__lxstat64@plt+0x1870>
   1280c:	movw	r8, #33092	; 0x8144
   12810:	movt	r8, #2
   12814:	movw	r5, #28867	; 0x70c3
   12818:	movt	r5, #1
   1281c:	ldr	r1, [r8]
   12820:	ldr	r0, [r1, r0, lsl #2]
   12824:	mov	r1, r5
   12828:	bl	10db0 <strcmp@plt>
   1282c:	cmp	r0, #0
   12830:	bne	12854 <__lxstat64@plt+0x1870>
   12834:	mov	r0, #0
   12838:	bl	119b4 <__lxstat64@plt+0x9d0>
   1283c:	bl	1285c <__lxstat64@plt+0x1878>
   12840:	and	r4, r4, r0
   12844:	ldr	r0, [r6]
   12848:	ldr	r1, [r7]
   1284c:	cmp	r0, r1
   12850:	blt	1281c <__lxstat64@plt+0x1838>
   12854:	and	r0, r4, #1
   12858:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1285c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12860:	add	fp, sp, #28
   12864:	sub	sp, sp, #4
   12868:	movw	r9, #33096	; 0x8148
   1286c:	movt	r9, #2
   12870:	ldr	r0, [r9]
   12874:	movw	r5, #33100	; 0x814c
   12878:	movt	r5, #2
   1287c:	ldr	r7, [r5]
   12880:	cmp	r0, r7
   12884:	ble	12ae0 <__lxstat64@plt+0x1afc>
   12888:	movw	r4, #33092	; 0x8144
   1288c:	movt	r4, #2
   12890:	ldr	r1, [r4]
   12894:	ldr	r1, [r1, r7, lsl #2]
   12898:	ldrb	r2, [r1]
   1289c:	mov	r6, #0
   128a0:	cmp	r2, #33	; 0x21
   128a4:	bne	128e8 <__lxstat64@plt+0x1904>
   128a8:	mov	r6, #0
   128ac:	ldrb	r1, [r1, #1]
   128b0:	cmp	r1, #0
   128b4:	bne	128e8 <__lxstat64@plt+0x1904>
   128b8:	mov	r0, #1
   128bc:	bl	119b4 <__lxstat64@plt+0x9d0>
   128c0:	ldr	r0, [r9]
   128c4:	ldr	r7, [r5]
   128c8:	cmp	r0, r7
   128cc:	ble	12ae0 <__lxstat64@plt+0x1afc>
   128d0:	eor	r6, r6, #1
   128d4:	ldr	r1, [r4]
   128d8:	ldr	r1, [r1, r7, lsl #2]
   128dc:	ldrb	r2, [r1]
   128e0:	cmp	r2, #33	; 0x21
   128e4:	beq	128ac <__lxstat64@plt+0x18c8>
   128e8:	ldr	r8, [r4]
   128ec:	ldr	sl, [r8, r7, lsl #2]
   128f0:	ldrb	r4, [sl]
   128f4:	cmp	r4, #40	; 0x28
   128f8:	ldrbeq	r1, [sl, #1]
   128fc:	cmpeq	r1, #0
   12900:	beq	129b0 <__lxstat64@plt+0x19cc>
   12904:	sub	r0, r0, r7
   12908:	cmp	r0, #4
   1290c:	blt	12944 <__lxstat64@plt+0x1960>
   12910:	movw	r1, #28987	; 0x713b
   12914:	movt	r1, #1
   12918:	mov	r0, sl
   1291c:	bl	10db0 <strcmp@plt>
   12920:	cmp	r0, #0
   12924:	bne	1294c <__lxstat64@plt+0x1968>
   12928:	add	r0, r8, r7, lsl #2
   1292c:	ldr	r0, [r0, #8]
   12930:	bl	12158 <__lxstat64@plt+0x1174>
   12934:	cmp	r0, #0
   12938:	beq	1294c <__lxstat64@plt+0x1968>
   1293c:	mov	r0, #1
   12940:	b	12964 <__lxstat64@plt+0x1980>
   12944:	cmp	r0, #3
   12948:	bne	12970 <__lxstat64@plt+0x198c>
   1294c:	add	r0, r8, r7, lsl #2
   12950:	ldr	r0, [r0, #4]
   12954:	bl	12158 <__lxstat64@plt+0x1174>
   12958:	cmp	r0, #0
   1295c:	beq	12970 <__lxstat64@plt+0x198c>
   12960:	mov	r0, #0
   12964:	bl	1228c <__lxstat64@plt+0x12a8>
   12968:	mov	r4, r0
   1296c:	b	129a0 <__lxstat64@plt+0x19bc>
   12970:	cmp	r4, #45	; 0x2d
   12974:	bne	12990 <__lxstat64@plt+0x19ac>
   12978:	ldrb	r0, [sl, #1]
   1297c:	cmp	r0, #0
   12980:	beq	12990 <__lxstat64@plt+0x19ac>
   12984:	ldrb	r0, [sl, #2]
   12988:	cmp	r0, #0
   1298c:	beq	12a2c <__lxstat64@plt+0x1a48>
   12990:	mov	r0, #0
   12994:	bl	119b4 <__lxstat64@plt+0x9d0>
   12998:	cmp	r4, #0
   1299c:	movwne	r4, #1
   129a0:	eor	r0, r6, r4
   129a4:	and	r0, r0, #1
   129a8:	sub	sp, fp, #28
   129ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129b0:	mov	r4, #1
   129b4:	mov	r0, #1
   129b8:	bl	119b4 <__lxstat64@plt+0x9d0>
   129bc:	ldr	r7, [r9]
   129c0:	ldr	r5, [r5]
   129c4:	add	r0, r5, #1
   129c8:	cmp	r0, r7
   129cc:	bge	12a3c <__lxstat64@plt+0x1a58>
   129d0:	ldr	r9, [r9]
   129d4:	movw	r1, #33100	; 0x814c
   129d8:	movt	r1, #2
   129dc:	ldr	sl, [r1]
   129e0:	movw	r1, #33092	; 0x8144
   129e4:	movt	r1, #2
   129e8:	ldr	r8, [r1]
   129ec:	mov	r4, #1
   129f0:	ldr	r0, [r8, r0, lsl #2]
   129f4:	movw	r1, #29477	; 0x7325
   129f8:	movt	r1, #1
   129fc:	bl	10db0 <strcmp@plt>
   12a00:	cmp	r0, #0
   12a04:	beq	12a3c <__lxstat64@plt+0x1a58>
   12a08:	cmp	r4, #4
   12a0c:	beq	12a38 <__lxstat64@plt+0x1a54>
   12a10:	add	r4, r4, #1
   12a14:	add	r0, sl, r4
   12a18:	cmp	r0, r9
   12a1c:	mov	r7, r9
   12a20:	mov	r5, sl
   12a24:	blt	129f0 <__lxstat64@plt+0x1a0c>
   12a28:	b	12a3c <__lxstat64@plt+0x1a58>
   12a2c:	bl	11a24 <__lxstat64@plt+0xa40>
   12a30:	mov	r4, r0
   12a34:	b	129a0 <__lxstat64@plt+0x19bc>
   12a38:	sub	r4, r7, r5
   12a3c:	mov	r0, r4
   12a40:	bl	116d8 <__lxstat64@plt+0x6f4>
   12a44:	mov	r4, r0
   12a48:	movw	r5, #33100	; 0x814c
   12a4c:	movt	r5, #2
   12a50:	ldr	r0, [r5]
   12a54:	movw	r7, #33092	; 0x8144
   12a58:	movt	r7, #2
   12a5c:	ldr	r1, [r7]
   12a60:	ldr	r0, [r1, r0, lsl #2]
   12a64:	cmp	r0, #0
   12a68:	beq	12ae4 <__lxstat64@plt+0x1b00>
   12a6c:	ldrb	r1, [r0]
   12a70:	cmp	r1, #41	; 0x29
   12a74:	ldrbeq	r0, [r0, #1]
   12a78:	cmpeq	r0, #0
   12a7c:	beq	12ad4 <__lxstat64@plt+0x1af0>
   12a80:	movw	r1, #29053	; 0x717d
   12a84:	movt	r1, #1
   12a88:	mov	r0, #0
   12a8c:	mov	r2, #5
   12a90:	bl	10e10 <dcgettext@plt>
   12a94:	mov	r4, r0
   12a98:	movw	r1, #29477	; 0x7325
   12a9c:	movt	r1, #1
   12aa0:	mov	r0, #0
   12aa4:	bl	144a8 <__lxstat64@plt+0x34c4>
   12aa8:	mov	r1, r5
   12aac:	mov	r5, r0
   12ab0:	ldr	r0, [r1]
   12ab4:	ldr	r1, [r7]
   12ab8:	ldr	r1, [r1, r0, lsl #2]
   12abc:	mov	r0, #1
   12ac0:	bl	144a8 <__lxstat64@plt+0x34c4>
   12ac4:	mov	r2, r0
   12ac8:	mov	r0, r4
   12acc:	mov	r1, r5
   12ad0:	bl	1169c <__lxstat64@plt+0x6b8>
   12ad4:	mov	r0, #0
   12ad8:	bl	119b4 <__lxstat64@plt+0x9d0>
   12adc:	b	129a0 <__lxstat64@plt+0x19bc>
   12ae0:	bl	1200c <__lxstat64@plt+0x1028>
   12ae4:	movw	r1, #29041	; 0x7171
   12ae8:	movt	r1, #1
   12aec:	mov	r0, #0
   12af0:	mov	r2, #5
   12af4:	bl	10e10 <dcgettext@plt>
   12af8:	mov	r4, r0
   12afc:	movw	r0, #29477	; 0x7325
   12b00:	movt	r0, #1
   12b04:	bl	144b0 <__lxstat64@plt+0x34cc>
   12b08:	mov	r1, r0
   12b0c:	mov	r0, r4
   12b10:	bl	1169c <__lxstat64@plt+0x6b8>
   12b14:	movw	r1, #33104	; 0x8150
   12b18:	movt	r1, #2
   12b1c:	str	r0, [r1]
   12b20:	bx	lr
   12b24:	movw	r1, #33108	; 0x8154
   12b28:	movt	r1, #2
   12b2c:	strb	r0, [r1]
   12b30:	bx	lr
   12b34:	push	{r4, r5, r6, sl, fp, lr}
   12b38:	add	fp, sp, #16
   12b3c:	sub	sp, sp, #8
   12b40:	movw	r0, #33084	; 0x813c
   12b44:	movt	r0, #2
   12b48:	ldr	r0, [r0]
   12b4c:	bl	15b1c <__lxstat64@plt+0x4b38>
   12b50:	cmp	r0, #0
   12b54:	beq	12b7c <__lxstat64@plt+0x1b98>
   12b58:	movw	r0, #33108	; 0x8154
   12b5c:	movt	r0, #2
   12b60:	ldrb	r0, [r0]
   12b64:	cmp	r0, #0
   12b68:	beq	12b9c <__lxstat64@plt+0x1bb8>
   12b6c:	bl	10f0c <__errno_location@plt>
   12b70:	ldr	r0, [r0]
   12b74:	cmp	r0, #32
   12b78:	bne	12b9c <__lxstat64@plt+0x1bb8>
   12b7c:	movw	r0, #33080	; 0x8138
   12b80:	movt	r0, #2
   12b84:	ldr	r0, [r0]
   12b88:	bl	15b1c <__lxstat64@plt+0x4b38>
   12b8c:	cmp	r0, #0
   12b90:	subeq	sp, fp, #16
   12b94:	popeq	{r4, r5, r6, sl, fp, pc}
   12b98:	b	12c0c <__lxstat64@plt+0x1c28>
   12b9c:	movw	r1, #29151	; 0x71df
   12ba0:	movt	r1, #1
   12ba4:	mov	r0, #0
   12ba8:	mov	r2, #5
   12bac:	bl	10e10 <dcgettext@plt>
   12bb0:	mov	r4, r0
   12bb4:	movw	r0, #33104	; 0x8150
   12bb8:	movt	r0, #2
   12bbc:	ldr	r6, [r0]
   12bc0:	bl	10f0c <__errno_location@plt>
   12bc4:	ldr	r5, [r0]
   12bc8:	cmp	r6, #0
   12bcc:	bne	12be8 <__lxstat64@plt+0x1c04>
   12bd0:	movw	r2, #29167	; 0x71ef
   12bd4:	movt	r2, #1
   12bd8:	mov	r0, #0
   12bdc:	mov	r1, r5
   12be0:	mov	r3, r4
   12be4:	b	12c08 <__lxstat64@plt+0x1c24>
   12be8:	mov	r0, r6
   12bec:	bl	14360 <__lxstat64@plt+0x337c>
   12bf0:	mov	r3, r0
   12bf4:	str	r4, [sp]
   12bf8:	movw	r2, #29163	; 0x71eb
   12bfc:	movt	r2, #1
   12c00:	mov	r0, #0
   12c04:	mov	r1, r5
   12c08:	bl	10ea0 <error@plt>
   12c0c:	movw	r0, #33004	; 0x80ec
   12c10:	movt	r0, #2
   12c14:	ldr	r0, [r0]
   12c18:	bl	10de0 <_exit@plt>
   12c1c:	push	{r4, r5, r6, sl, fp, lr}
   12c20:	add	fp, sp, #16
   12c24:	mov	r4, r1
   12c28:	mov	r5, r0
   12c2c:	mov	r0, #0
   12c30:	strb	r0, [r2, #20]
   12c34:	add	r6, r2, #19
   12c38:	mov	r0, r5
   12c3c:	mov	r1, r4
   12c40:	mov	r2, #10
   12c44:	mov	r3, #0
   12c48:	bl	16004 <__lxstat64@plt+0x5020>
   12c4c:	add	r2, r0, r0, lsl #2
   12c50:	sub	r2, r5, r2, lsl #1
   12c54:	orr	r2, r2, #48	; 0x30
   12c58:	strb	r2, [r6], #-1
   12c5c:	rsbs	r2, r5, #9
   12c60:	rscs	r2, r4, #0
   12c64:	mov	r5, r0
   12c68:	mov	r4, r1
   12c6c:	bcc	12c38 <__lxstat64@plt+0x1c54>
   12c70:	add	r0, r6, #1
   12c74:	pop	{r4, r5, r6, sl, fp, pc}
   12c78:	push	{r4, r5, fp, lr}
   12c7c:	add	fp, sp, #8
   12c80:	cmp	r0, #0
   12c84:	beq	12d18 <__lxstat64@plt+0x1d34>
   12c88:	mov	r4, r0
   12c8c:	mov	r1, #47	; 0x2f
   12c90:	bl	10f84 <strrchr@plt>
   12c94:	cmp	r0, #0
   12c98:	mov	r5, r4
   12c9c:	addne	r5, r0, #1
   12ca0:	sub	r0, r5, r4
   12ca4:	cmp	r0, #7
   12ca8:	blt	12cfc <__lxstat64@plt+0x1d18>
   12cac:	sub	r0, r5, #7
   12cb0:	movw	r1, #29226	; 0x722a
   12cb4:	movt	r1, #1
   12cb8:	mov	r2, #7
   12cbc:	bl	10fcc <strncmp@plt>
   12cc0:	cmp	r0, #0
   12cc4:	bne	12cfc <__lxstat64@plt+0x1d18>
   12cc8:	movw	r1, #29234	; 0x7232
   12ccc:	movt	r1, #1
   12cd0:	mov	r0, r5
   12cd4:	mov	r2, #3
   12cd8:	bl	10fcc <strncmp@plt>
   12cdc:	cmp	r0, #0
   12ce0:	beq	12cec <__lxstat64@plt+0x1d08>
   12ce4:	mov	r4, r5
   12ce8:	b	12cfc <__lxstat64@plt+0x1d18>
   12cec:	add	r4, r5, #3
   12cf0:	movw	r0, #33072	; 0x8130
   12cf4:	movt	r0, #2
   12cf8:	str	r4, [r0]
   12cfc:	movw	r0, #33076	; 0x8134
   12d00:	movt	r0, #2
   12d04:	str	r4, [r0]
   12d08:	movw	r0, #33112	; 0x8158
   12d0c:	movt	r0, #2
   12d10:	str	r4, [r0]
   12d14:	pop	{r4, r5, fp, pc}
   12d18:	movw	r0, #33080	; 0x8138
   12d1c:	movt	r0, #2
   12d20:	ldr	r3, [r0]
   12d24:	movw	r0, #29170	; 0x71f2
   12d28:	movt	r0, #1
   12d2c:	mov	r1, #55	; 0x37
   12d30:	mov	r2, #1
   12d34:	bl	10e58 <fwrite@plt>
   12d38:	bl	10fd8 <abort@plt>
   12d3c:	push	{r4, r5, r6, sl, fp, lr}
   12d40:	add	fp, sp, #16
   12d44:	mov	r4, r0
   12d48:	movw	r0, #33120	; 0x8160
   12d4c:	movt	r0, #2
   12d50:	cmp	r4, #0
   12d54:	moveq	r4, r0
   12d58:	bl	10f0c <__errno_location@plt>
   12d5c:	mov	r5, r0
   12d60:	ldr	r6, [r0]
   12d64:	mov	r0, r4
   12d68:	mov	r1, #48	; 0x30
   12d6c:	bl	15498 <__lxstat64@plt+0x44b4>
   12d70:	str	r6, [r5]
   12d74:	pop	{r4, r5, r6, sl, fp, pc}
   12d78:	movw	r1, #33120	; 0x8160
   12d7c:	movt	r1, #2
   12d80:	cmp	r0, #0
   12d84:	movne	r1, r0
   12d88:	ldr	r0, [r1]
   12d8c:	bx	lr
   12d90:	movw	r2, #33120	; 0x8160
   12d94:	movt	r2, #2
   12d98:	cmp	r0, #0
   12d9c:	movne	r2, r0
   12da0:	str	r1, [r2]
   12da4:	bx	lr
   12da8:	movw	r3, #33120	; 0x8160
   12dac:	movt	r3, #2
   12db0:	cmp	r0, #0
   12db4:	movne	r3, r0
   12db8:	ubfx	r0, r1, #5, #3
   12dbc:	add	r0, r3, r0, lsl #2
   12dc0:	ldr	r3, [r0, #8]
   12dc4:	and	r1, r1, #31
   12dc8:	eor	r2, r2, r3, lsr r1
   12dcc:	and	r2, r2, #1
   12dd0:	eor	r2, r3, r2, lsl r1
   12dd4:	str	r2, [r0, #8]
   12dd8:	mov	r0, #1
   12ddc:	and	r0, r0, r3, lsr r1
   12de0:	bx	lr
   12de4:	movw	r2, #33120	; 0x8160
   12de8:	movt	r2, #2
   12dec:	cmp	r0, #0
   12df0:	movne	r2, r0
   12df4:	ldr	r0, [r2, #4]
   12df8:	str	r1, [r2, #4]
   12dfc:	bx	lr
   12e00:	movw	r3, #33120	; 0x8160
   12e04:	movt	r3, #2
   12e08:	cmp	r0, #0
   12e0c:	movne	r3, r0
   12e10:	mov	r0, #10
   12e14:	str	r0, [r3]
   12e18:	cmp	r1, #0
   12e1c:	cmpne	r2, #0
   12e20:	bne	12e30 <__lxstat64@plt+0x1e4c>
   12e24:	push	{fp, lr}
   12e28:	mov	fp, sp
   12e2c:	bl	10fd8 <abort@plt>
   12e30:	str	r1, [r3, #40]	; 0x28
   12e34:	str	r2, [r3, #44]	; 0x2c
   12e38:	bx	lr
   12e3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e40:	add	fp, sp, #28
   12e44:	sub	sp, sp, #20
   12e48:	mov	r8, r3
   12e4c:	mov	r9, r2
   12e50:	mov	sl, r1
   12e54:	mov	r7, r0
   12e58:	ldr	r0, [fp, #8]
   12e5c:	movw	r5, #33120	; 0x8160
   12e60:	movt	r5, #2
   12e64:	cmp	r0, #0
   12e68:	movne	r5, r0
   12e6c:	bl	10f0c <__errno_location@plt>
   12e70:	mov	r4, r0
   12e74:	ldm	r5, {r0, r1}
   12e78:	ldr	r2, [r5, #40]	; 0x28
   12e7c:	ldr	r3, [r5, #44]	; 0x2c
   12e80:	ldr	r6, [r4]
   12e84:	add	r5, r5, #8
   12e88:	stm	sp, {r0, r1, r5}
   12e8c:	str	r2, [sp, #12]
   12e90:	str	r3, [sp, #16]
   12e94:	mov	r0, r7
   12e98:	mov	r1, sl
   12e9c:	mov	r2, r9
   12ea0:	mov	r3, r8
   12ea4:	bl	12eb4 <__lxstat64@plt+0x1ed0>
   12ea8:	str	r6, [r4]
   12eac:	sub	sp, fp, #28
   12eb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12eb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12eb8:	add	fp, sp, #28
   12ebc:	sub	sp, sp, #156	; 0x9c
   12ec0:	mov	r9, r3
   12ec4:	str	r2, [fp, #-84]	; 0xffffffac
   12ec8:	mov	r6, r1
   12ecc:	mov	r7, r0
   12ed0:	ldr	r0, [fp, #12]
   12ed4:	and	r1, r0, #4
   12ed8:	str	r1, [sp, #32]
   12edc:	and	r1, r0, #1
   12ee0:	str	r1, [sp, #36]	; 0x24
   12ee4:	ubfx	sl, r0, #1, #1
   12ee8:	bl	10e70 <__ctype_get_mb_cur_max@plt>
   12eec:	str	r0, [sp, #40]	; 0x28
   12ef0:	ldr	r0, [fp, #24]
   12ef4:	str	r0, [sp, #76]	; 0x4c
   12ef8:	ldr	r0, [fp, #20]
   12efc:	str	r0, [sp, #68]	; 0x44
   12f00:	ldr	r0, [fp, #8]
   12f04:	str	r0, [fp, #-60]	; 0xffffffc4
   12f08:	mov	r0, #0
   12f0c:	str	r0, [sp, #72]	; 0x48
   12f10:	mov	r0, #0
   12f14:	str	r0, [sp, #92]	; 0x5c
   12f18:	mov	r0, #0
   12f1c:	str	r0, [fp, #-72]	; 0xffffffb8
   12f20:	mov	r0, #0
   12f24:	mov	r1, #0
   12f28:	str	r1, [fp, #-56]	; 0xffffffc8
   12f2c:	mov	r1, #0
   12f30:	str	r1, [sp, #56]	; 0x38
   12f34:	mov	r5, #1
   12f38:	str	r7, [sp, #80]	; 0x50
   12f3c:	mov	r4, r6
   12f40:	ldr	r6, [fp, #-60]	; 0xffffffc4
   12f44:	cmp	r6, #10
   12f48:	bhi	13eb0 <__lxstat64@plt+0x2ecc>
   12f4c:	add	r1, pc, #20
   12f50:	mov	r8, #0
   12f54:	mov	r2, #1
   12f58:	mov	r3, #0
   12f5c:	ldr	ip, [fp, #-84]	; 0xffffffac
   12f60:	mov	lr, r9
   12f64:	ldr	pc, [r1, r6, lsl #2]
   12f68:	andeq	r3, r1, r0, asr #32
   12f6c:	andeq	r3, r1, r0, ror r0
   12f70:	andeq	r3, r1, r0, lsr r0
   12f74:	andeq	r3, r1, r8, lsr #32
   12f78:	andeq	r3, r1, r4, rrx
   12f7c:	andeq	r3, r1, r4, asr #1
   12f80:	andeq	r3, r1, r0, asr r0
   12f84:	andeq	r3, r1, r0, lsr #2
   12f88:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   12f8c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   12f90:			; <UNDEFINED> instruction: 0x00012fbc
   12f94:	movw	r0, #29318	; 0x7286
   12f98:	movt	r0, #1
   12f9c:	mov	r1, r6
   12fa0:	bl	144bc <__lxstat64@plt+0x34d8>
   12fa4:	str	r0, [sp, #68]	; 0x44
   12fa8:	movw	r0, #29320	; 0x7288
   12fac:	movt	r0, #1
   12fb0:	mov	r1, r6
   12fb4:	bl	144bc <__lxstat64@plt+0x34d8>
   12fb8:	str	r0, [sp, #76]	; 0x4c
   12fbc:	mov	r8, #0
   12fc0:	tst	sl, #1
   12fc4:	bne	12ffc <__lxstat64@plt+0x2018>
   12fc8:	ldr	r0, [sp, #68]	; 0x44
   12fcc:	ldrb	r0, [r0]
   12fd0:	cmp	r0, #0
   12fd4:	beq	12ffc <__lxstat64@plt+0x2018>
   12fd8:	ldr	r1, [sp, #68]	; 0x44
   12fdc:	add	r1, r1, #1
   12fe0:	mov	r8, #0
   12fe4:	cmp	r8, r4
   12fe8:	strbcc	r0, [r7, r8]
   12fec:	ldrb	r0, [r1, r8]
   12ff0:	add	r8, r8, #1
   12ff4:	cmp	r0, #0
   12ff8:	bne	12fe4 <__lxstat64@plt+0x2000>
   12ffc:	ldr	r6, [sp, #76]	; 0x4c
   13000:	mov	r0, r6
   13004:	bl	10f00 <strlen@plt>
   13008:	str	r0, [fp, #-72]	; 0xffffffb8
   1300c:	str	r6, [sp, #92]	; 0x5c
   13010:	mov	r2, #1
   13014:	mov	r3, sl
   13018:	ldr	ip, [fp, #-84]	; 0xffffffac
   1301c:	mov	lr, r9
   13020:	ldr	r6, [fp, #-60]	; 0xffffffc4
   13024:	b	13120 <__lxstat64@plt+0x213c>
   13028:	mov	r0, #1
   1302c:	b	13070 <__lxstat64@plt+0x208c>
   13030:	tst	sl, #1
   13034:	bne	13070 <__lxstat64@plt+0x208c>
   13038:	mov	r2, r0
   1303c:	b	13098 <__lxstat64@plt+0x20b4>
   13040:	mov	r6, #0
   13044:	mov	r8, #0
   13048:	mov	r2, r0
   1304c:	b	1311c <__lxstat64@plt+0x2138>
   13050:	mov	r0, #1
   13054:	str	r0, [fp, #-72]	; 0xffffffb8
   13058:	mov	r8, #0
   1305c:	mov	r6, #5
   13060:	b	130dc <__lxstat64@plt+0x20f8>
   13064:	mov	r2, #1
   13068:	tst	sl, #1
   1306c:	beq	13098 <__lxstat64@plt+0x20b4>
   13070:	mov	r1, #1
   13074:	str	r1, [fp, #-72]	; 0xffffffb8
   13078:	mov	r8, #0
   1307c:	mov	r6, #2
   13080:	movw	r1, #29320	; 0x7288
   13084:	movt	r1, #1
   13088:	str	r1, [sp, #92]	; 0x5c
   1308c:	mov	r2, r0
   13090:	mov	r3, #1
   13094:	b	13120 <__lxstat64@plt+0x213c>
   13098:	mov	r8, #1
   1309c:	mov	r6, #2
   130a0:	cmp	r4, #0
   130a4:	movne	r0, #39	; 0x27
   130a8:	strbne	r0, [r7]
   130ac:	movw	r0, #29320	; 0x7288
   130b0:	movt	r0, #1
   130b4:	str	r0, [sp, #92]	; 0x5c
   130b8:	mov	r0, #1
   130bc:	str	r0, [fp, #-72]	; 0xffffffb8
   130c0:	b	1311c <__lxstat64@plt+0x2138>
   130c4:	mov	r6, #5
   130c8:	tst	sl, #1
   130cc:	beq	130f4 <__lxstat64@plt+0x2110>
   130d0:	mov	r0, #1
   130d4:	str	r0, [fp, #-72]	; 0xffffffb8
   130d8:	mov	r8, #0
   130dc:	movw	r0, #29316	; 0x7284
   130e0:	movt	r0, #1
   130e4:	str	r0, [sp, #92]	; 0x5c
   130e8:	mov	r2, #1
   130ec:	mov	r3, #1
   130f0:	b	13120 <__lxstat64@plt+0x213c>
   130f4:	cmp	r4, #0
   130f8:	movne	r0, #34	; 0x22
   130fc:	strbne	r0, [r7]
   13100:	mov	r8, #1
   13104:	movw	r0, #29316	; 0x7284
   13108:	movt	r0, #1
   1310c:	str	r0, [sp, #92]	; 0x5c
   13110:	mov	r0, #1
   13114:	str	r0, [fp, #-72]	; 0xffffffb8
   13118:	mov	r2, #1
   1311c:	mov	r3, #0
   13120:	ldr	r0, [fp, #16]
   13124:	cmp	r0, #0
   13128:	movwne	r0, #1
   1312c:	and	r0, r0, r3
   13130:	str	r0, [fp, #-88]	; 0xffffffa8
   13134:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13138:	cmp	r0, #0
   1313c:	movwne	r0, #1
   13140:	and	r1, r0, r3
   13144:	and	r1, r2, r1
   13148:	str	r1, [sp, #48]	; 0x30
   1314c:	str	r6, [fp, #-60]	; 0xffffffc4
   13150:	subs	r6, r6, #2
   13154:	clz	r1, r6
   13158:	lsr	r1, r1, #5
   1315c:	and	r1, r1, r3
   13160:	str	r1, [sp, #60]	; 0x3c
   13164:	str	r6, [fp, #-80]	; 0xffffffb0
   13168:	mov	r1, r6
   1316c:	movwne	r1, #1
   13170:	str	r3, [fp, #-76]	; 0xffffffb4
   13174:	eor	r3, r3, #1
   13178:	str	r3, [sp, #88]	; 0x58
   1317c:	orr	r3, r1, r3
   13180:	str	r3, [sp, #64]	; 0x40
   13184:	and	r1, r1, r2
   13188:	str	r1, [fp, #-68]	; 0xffffffbc
   1318c:	and	r0, r0, r1
   13190:	str	r0, [fp, #-64]	; 0xffffffc0
   13194:	str	r2, [sp, #84]	; 0x54
   13198:	eor	r0, r2, #1
   1319c:	str	r0, [sp, #52]	; 0x34
   131a0:	mov	r6, #0
   131a4:	cmn	lr, #1
   131a8:	beq	131b8 <__lxstat64@plt+0x21d4>
   131ac:	cmp	r6, lr
   131b0:	bne	131c4 <__lxstat64@plt+0x21e0>
   131b4:	b	13d30 <__lxstat64@plt+0x2d4c>
   131b8:	ldrb	r0, [ip, r6]
   131bc:	cmp	r0, #0
   131c0:	beq	13d30 <__lxstat64@plt+0x2d4c>
   131c4:	str	r5, [fp, #-48]	; 0xffffffd0
   131c8:	mov	sl, #0
   131cc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   131d0:	cmp	r0, #0
   131d4:	beq	13208 <__lxstat64@plt+0x2224>
   131d8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   131dc:	add	r5, r6, r0
   131e0:	cmp	r0, #2
   131e4:	bcc	13200 <__lxstat64@plt+0x221c>
   131e8:	cmn	lr, #1
   131ec:	bne	13200 <__lxstat64@plt+0x221c>
   131f0:	mov	r0, ip
   131f4:	bl	10f00 <strlen@plt>
   131f8:	ldr	ip, [fp, #-84]	; 0xffffffac
   131fc:	mov	lr, r0
   13200:	cmp	r5, lr
   13204:	bls	13214 <__lxstat64@plt+0x2230>
   13208:	mov	r0, #0
   1320c:	str	r0, [fp, #-52]	; 0xffffffcc
   13210:	b	13260 <__lxstat64@plt+0x227c>
   13214:	mov	r5, r4
   13218:	mov	r4, lr
   1321c:	add	r0, ip, r6
   13220:	ldr	r1, [sp, #92]	; 0x5c
   13224:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13228:	bl	10e04 <memcmp@plt>
   1322c:	cmp	r0, #0
   13230:	mov	r1, r0
   13234:	movwne	r1, #1
   13238:	ldr	r2, [sp, #88]	; 0x58
   1323c:	orr	r1, r1, r2
   13240:	tst	r1, #1
   13244:	beq	13df4 <__lxstat64@plt+0x2e10>
   13248:	clz	r0, r0
   1324c:	lsr	r0, r0, #5
   13250:	str	r0, [fp, #-52]	; 0xffffffcc
   13254:	ldr	ip, [fp, #-84]	; 0xffffffac
   13258:	mov	lr, r4
   1325c:	mov	r4, r5
   13260:	ldrb	r5, [ip, r6]
   13264:	cmp	r5, #126	; 0x7e
   13268:	bhi	13624 <__lxstat64@plt+0x2640>
   1326c:	mov	r9, #1
   13270:	mov	r2, #110	; 0x6e
   13274:	mov	r0, #97	; 0x61
   13278:	add	r3, pc, #4
   1327c:	mov	r1, #0
   13280:	ldr	pc, [r3, r5, lsl #2]
   13284:	andeq	r3, r1, ip, lsl r5
   13288:	andeq	r3, r1, r4, lsr #12
   1328c:	andeq	r3, r1, r4, lsr #12
   13290:	andeq	r3, r1, r4, lsr #12
   13294:	andeq	r3, r1, r4, lsr #12
   13298:	andeq	r3, r1, r4, lsr #12
   1329c:	andeq	r3, r1, r4, lsr #12
   132a0:	andeq	r3, r1, r8, ror #13
   132a4:	strdeq	r3, [r1], -ip
   132a8:	strdeq	r3, [r1], -r4
   132ac:	andeq	r3, r1, r8, lsl #10
   132b0:	andeq	r3, r1, ip, lsl #11
   132b4:	andeq	r3, r1, ip, ror #9
   132b8:	andeq	r3, r1, r4, lsl #10
   132bc:	andeq	r3, r1, r4, lsr #12
   132c0:	andeq	r3, r1, r4, lsr #12
   132c4:	andeq	r3, r1, r4, lsr #12
   132c8:	andeq	r3, r1, r4, lsr #12
   132cc:	andeq	r3, r1, r4, lsr #12
   132d0:	andeq	r3, r1, r4, lsr #12
   132d4:	andeq	r3, r1, r4, lsr #12
   132d8:	andeq	r3, r1, r4, lsr #12
   132dc:	andeq	r3, r1, r4, lsr #12
   132e0:	andeq	r3, r1, r4, lsr #12
   132e4:	andeq	r3, r1, r4, lsr #12
   132e8:	andeq	r3, r1, r4, lsr #12
   132ec:	andeq	r3, r1, r4, lsr #12
   132f0:	andeq	r3, r1, r4, lsr #12
   132f4:	andeq	r3, r1, r4, lsr #12
   132f8:	andeq	r3, r1, r4, lsr #12
   132fc:	andeq	r3, r1, r4, lsr #12
   13300:	andeq	r3, r1, r4, lsr #12
   13304:	muleq	r1, r8, r6
   13308:	muleq	r1, ip, r6
   1330c:	muleq	r1, ip, r6
   13310:	muleq	r1, r4, r4
   13314:	muleq	r1, ip, r6
   13318:	andeq	r3, r1, r0, lsl #9
   1331c:	muleq	r1, ip, r6
   13320:	muleq	r1, r4, r5
   13324:	muleq	r1, ip, r6
   13328:	muleq	r1, ip, r6
   1332c:	muleq	r1, ip, r6
   13330:	andeq	r3, r1, r0, lsl #9
   13334:	andeq	r3, r1, r0, lsl #9
   13338:	andeq	r3, r1, r0, lsl #9
   1333c:	andeq	r3, r1, r0, lsl #9
   13340:	andeq	r3, r1, r0, lsl #9
   13344:	andeq	r3, r1, r0, lsl #9
   13348:	andeq	r3, r1, r0, lsl #9
   1334c:	andeq	r3, r1, r0, lsl #9
   13350:	andeq	r3, r1, r0, lsl #9
   13354:	andeq	r3, r1, r0, lsl #9
   13358:	andeq	r3, r1, r0, lsl #9
   1335c:	andeq	r3, r1, r0, lsl #9
   13360:	andeq	r3, r1, r0, lsl #9
   13364:	andeq	r3, r1, r0, lsl #9
   13368:	andeq	r3, r1, r0, lsl #9
   1336c:	andeq	r3, r1, r0, lsl #9
   13370:	muleq	r1, ip, r6
   13374:	muleq	r1, ip, r6
   13378:	muleq	r1, ip, r6
   1337c:	muleq	r1, ip, r6
   13380:	andeq	r3, r1, ip, asr r5
   13384:	andeq	r3, r1, r4, lsr #12
   13388:	andeq	r3, r1, r0, lsl #9
   1338c:	andeq	r3, r1, r0, lsl #9
   13390:	andeq	r3, r1, r0, lsl #9
   13394:	andeq	r3, r1, r0, lsl #9
   13398:	andeq	r3, r1, r0, lsl #9
   1339c:	andeq	r3, r1, r0, lsl #9
   133a0:	andeq	r3, r1, r0, lsl #9
   133a4:	andeq	r3, r1, r0, lsl #9
   133a8:	andeq	r3, r1, r0, lsl #9
   133ac:	andeq	r3, r1, r0, lsl #9
   133b0:	andeq	r3, r1, r0, lsl #9
   133b4:	andeq	r3, r1, r0, lsl #9
   133b8:	andeq	r3, r1, r0, lsl #9
   133bc:	andeq	r3, r1, r0, lsl #9
   133c0:	andeq	r3, r1, r0, lsl #9
   133c4:	andeq	r3, r1, r0, lsl #9
   133c8:	andeq	r3, r1, r0, lsl #9
   133cc:	andeq	r3, r1, r0, lsl #9
   133d0:	andeq	r3, r1, r0, lsl #9
   133d4:	andeq	r3, r1, r0, lsl #9
   133d8:	andeq	r3, r1, r0, lsl #9
   133dc:	andeq	r3, r1, r0, lsl #9
   133e0:	andeq	r3, r1, r0, lsl #9
   133e4:	andeq	r3, r1, r0, lsl #9
   133e8:	andeq	r3, r1, r0, lsl #9
   133ec:	andeq	r3, r1, r0, lsl #9
   133f0:	muleq	r1, ip, r6
   133f4:	andeq	r3, r1, r8, asr #9
   133f8:	andeq	r3, r1, r0, lsl #9
   133fc:	muleq	r1, ip, r6
   13400:	andeq	r3, r1, r0, lsl #9
   13404:	muleq	r1, ip, r6
   13408:	andeq	r3, r1, r0, lsl #9
   1340c:	andeq	r3, r1, r0, lsl #9
   13410:	andeq	r3, r1, r0, lsl #9
   13414:	andeq	r3, r1, r0, lsl #9
   13418:	andeq	r3, r1, r0, lsl #9
   1341c:	andeq	r3, r1, r0, lsl #9
   13420:	andeq	r3, r1, r0, lsl #9
   13424:	andeq	r3, r1, r0, lsl #9
   13428:	andeq	r3, r1, r0, lsl #9
   1342c:	andeq	r3, r1, r0, lsl #9
   13430:	andeq	r3, r1, r0, lsl #9
   13434:	andeq	r3, r1, r0, lsl #9
   13438:	andeq	r3, r1, r0, lsl #9
   1343c:	andeq	r3, r1, r0, lsl #9
   13440:	andeq	r3, r1, r0, lsl #9
   13444:	andeq	r3, r1, r0, lsl #9
   13448:	andeq	r3, r1, r0, lsl #9
   1344c:	andeq	r3, r1, r0, lsl #9
   13450:	andeq	r3, r1, r0, lsl #9
   13454:	andeq	r3, r1, r0, lsl #9
   13458:	andeq	r3, r1, r0, lsl #9
   1345c:	andeq	r3, r1, r0, lsl #9
   13460:	andeq	r3, r1, r0, lsl #9
   13464:	andeq	r3, r1, r0, lsl #9
   13468:	andeq	r3, r1, r0, lsl #9
   1346c:	andeq	r3, r1, r0, lsl #9
   13470:	andeq	r3, r1, r8, lsr #9
   13474:	muleq	r1, ip, r6
   13478:	andeq	r3, r1, r8, lsr #9
   1347c:	muleq	r1, r4, r4
   13480:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13484:	cmp	r0, #0
   13488:	beq	136fc <__lxstat64@plt+0x2718>
   1348c:	ldr	r0, [fp, #16]
   13490:	b	13700 <__lxstat64@plt+0x271c>
   13494:	mov	r9, #0
   13498:	cmp	r6, #0
   1349c:	beq	13698 <__lxstat64@plt+0x26b4>
   134a0:	mov	sl, #0
   134a4:	b	13480 <__lxstat64@plt+0x249c>
   134a8:	mov	r9, #0
   134ac:	cmn	lr, #1
   134b0:	beq	1367c <__lxstat64@plt+0x2698>
   134b4:	cmp	r6, #0
   134b8:	bne	134a0 <__lxstat64@plt+0x24bc>
   134bc:	cmp	lr, #1
   134c0:	beq	13698 <__lxstat64@plt+0x26b4>
   134c4:	b	134a0 <__lxstat64@plt+0x24bc>
   134c8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   134cc:	cmp	r0, #2
   134d0:	bne	136c4 <__lxstat64@plt+0x26e0>
   134d4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   134d8:	tst	r0, #1
   134dc:	bne	13e0c <__lxstat64@plt+0x2e28>
   134e0:	mov	sl, #0
   134e4:	mov	r0, #92	; 0x5c
   134e8:	b	136d8 <__lxstat64@plt+0x26f4>
   134ec:	mov	r0, #102	; 0x66
   134f0:	b	136e8 <__lxstat64@plt+0x2704>
   134f4:	mov	r2, #116	; 0x74
   134f8:	b	13508 <__lxstat64@plt+0x2524>
   134fc:	mov	r0, #98	; 0x62
   13500:	b	136e8 <__lxstat64@plt+0x2704>
   13504:	mov	r2, #114	; 0x72
   13508:	ldr	r0, [sp, #64]	; 0x40
   1350c:	tst	r0, #1
   13510:	mov	r0, r2
   13514:	bne	136e8 <__lxstat64@plt+0x2704>
   13518:	b	13e0c <__lxstat64@plt+0x2e28>
   1351c:	ldr	r0, [sp, #84]	; 0x54
   13520:	tst	r0, #1
   13524:	beq	137d8 <__lxstat64@plt+0x27f4>
   13528:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1352c:	tst	r0, #1
   13530:	bne	13e0c <__lxstat64@plt+0x2e28>
   13534:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13538:	cmp	r0, #2
   1353c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13540:	movwne	r0, #1
   13544:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13548:	orr	r0, r0, r2
   1354c:	tst	r0, #1
   13550:	beq	13bcc <__lxstat64@plt+0x2be8>
   13554:	mov	r0, r8
   13558:	b	13c00 <__lxstat64@plt+0x2c1c>
   1355c:	mov	sl, #0
   13560:	mov	r5, #63	; 0x3f
   13564:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13568:	cmp	r0, #5
   1356c:	beq	1398c <__lxstat64@plt+0x29a8>
   13570:	cmp	r0, #2
   13574:	bne	13a2c <__lxstat64@plt+0x2a48>
   13578:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1357c:	tst	r0, #1
   13580:	mov	r9, #0
   13584:	beq	13480 <__lxstat64@plt+0x249c>
   13588:	b	13e0c <__lxstat64@plt+0x2e28>
   1358c:	mov	r0, #118	; 0x76
   13590:	b	136e8 <__lxstat64@plt+0x2704>
   13594:	mov	r5, #39	; 0x27
   13598:	mov	r0, #1
   1359c:	str	r0, [sp, #56]	; 0x38
   135a0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   135a4:	cmp	r0, #2
   135a8:	bne	137f8 <__lxstat64@plt+0x2814>
   135ac:	ldr	r0, [fp, #-76]	; 0xffffffb4
   135b0:	tst	r0, #1
   135b4:	bne	13e0c <__lxstat64@plt+0x2e28>
   135b8:	ldr	r2, [sp, #72]	; 0x48
   135bc:	cmp	r2, #0
   135c0:	mov	r0, r2
   135c4:	movwne	r0, #1
   135c8:	clz	r1, r4
   135cc:	lsr	r1, r1, #5
   135d0:	orrs	r0, r0, r1
   135d4:	moveq	r2, r4
   135d8:	str	r2, [sp, #72]	; 0x48
   135dc:	moveq	r4, r0
   135e0:	cmp	r8, r4
   135e4:	movcc	r0, #39	; 0x27
   135e8:	strbcc	r0, [r7, r8]
   135ec:	add	r0, r8, #1
   135f0:	cmp	r0, r4
   135f4:	movcc	r1, #92	; 0x5c
   135f8:	strbcc	r1, [r7, r0]
   135fc:	add	r0, r8, #2
   13600:	cmp	r0, r4
   13604:	movcc	r1, #39	; 0x27
   13608:	strbcc	r1, [r7, r0]
   1360c:	add	r8, r8, #3
   13610:	mov	r0, #0
   13614:	str	r0, [fp, #-56]	; 0xffffffc8
   13618:	mov	sl, #0
   1361c:	mov	r9, #1
   13620:	b	13480 <__lxstat64@plt+0x249c>
   13624:	str	r4, [sp, #24]
   13628:	ldr	r0, [sp, #40]	; 0x28
   1362c:	cmp	r0, #1
   13630:	bne	13800 <__lxstat64@plt+0x281c>
   13634:	str	lr, [sp, #28]
   13638:	bl	10ee8 <__ctype_b_loc@plt>
   1363c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13640:	ldr	r0, [r0]
   13644:	add	r0, r0, r5, lsl #1
   13648:	ldrb	r0, [r0, #1]
   1364c:	ubfx	r9, r0, #6, #1
   13650:	mov	r1, #1
   13654:	ldr	r4, [sp, #24]
   13658:	ldr	r0, [sp, #52]	; 0x34
   1365c:	orr	r0, r9, r0
   13660:	mov	r2, r1
   13664:	cmp	r1, #1
   13668:	bhi	13a34 <__lxstat64@plt+0x2a50>
   1366c:	tst	r0, #1
   13670:	beq	13a34 <__lxstat64@plt+0x2a50>
   13674:	ldr	lr, [sp, #28]
   13678:	b	13480 <__lxstat64@plt+0x249c>
   1367c:	cmp	r6, #0
   13680:	ldrbeq	r0, [ip, #1]
   13684:	cmpeq	r0, #0
   13688:	beq	13698 <__lxstat64@plt+0x26b4>
   1368c:	mvn	lr, #0
   13690:	mov	sl, #0
   13694:	b	13480 <__lxstat64@plt+0x249c>
   13698:	mov	r1, #1
   1369c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   136a0:	cmp	r0, #2
   136a4:	bne	136bc <__lxstat64@plt+0x26d8>
   136a8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   136ac:	tst	r0, #1
   136b0:	mov	r9, r1
   136b4:	beq	13480 <__lxstat64@plt+0x249c>
   136b8:	b	13e0c <__lxstat64@plt+0x2e28>
   136bc:	mov	r9, r1
   136c0:	b	13480 <__lxstat64@plt+0x249c>
   136c4:	mov	sl, #0
   136c8:	mov	r0, #92	; 0x5c
   136cc:	ldr	r1, [sp, #48]	; 0x30
   136d0:	cmp	r1, #0
   136d4:	beq	136e8 <__lxstat64@plt+0x2704>
   136d8:	mov	r9, #0
   136dc:	cmp	sl, #0
   136e0:	beq	13c98 <__lxstat64@plt+0x2cb4>
   136e4:	b	13cd4 <__lxstat64@plt+0x2cf0>
   136e8:	mov	r9, #0
   136ec:	ldr	r1, [sp, #84]	; 0x54
   136f0:	tst	r1, #1
   136f4:	mov	sl, #0
   136f8:	bne	13738 <__lxstat64@plt+0x2754>
   136fc:	ldr	r0, [fp, #-88]	; 0xffffffa8
   13700:	cmp	r0, #0
   13704:	mov	r0, r5
   13708:	beq	1372c <__lxstat64@plt+0x2748>
   1370c:	ubfx	r0, r5, #5, #3
   13710:	ldr	r1, [fp, #16]
   13714:	ldr	r0, [r1, r0, lsl #2]
   13718:	and	r1, r5, #31
   1371c:	mov	r2, #1
   13720:	tst	r0, r2, lsl r1
   13724:	mov	r0, r5
   13728:	bne	13738 <__lxstat64@plt+0x2754>
   1372c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13730:	cmp	r1, #0
   13734:	beq	13c90 <__lxstat64@plt+0x2cac>
   13738:	ldr	r1, [fp, #-76]	; 0xffffffb4
   1373c:	tst	r1, #1
   13740:	bne	13e0c <__lxstat64@plt+0x2e28>
   13744:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13748:	cmp	r1, #2
   1374c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13750:	movwne	r1, #1
   13754:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13758:	orr	r1, r1, r2
   1375c:	tst	r1, #1
   13760:	beq	1376c <__lxstat64@plt+0x2788>
   13764:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13768:	b	137a8 <__lxstat64@plt+0x27c4>
   1376c:	cmp	r8, r4
   13770:	movcc	r1, #39	; 0x27
   13774:	strbcc	r1, [r7, r8]
   13778:	add	r1, r8, #1
   1377c:	cmp	r1, r4
   13780:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13784:	movcc	r2, #36	; 0x24
   13788:	strbcc	r2, [r7, r1]
   1378c:	add	r1, r8, #2
   13790:	cmp	r1, r4
   13794:	movcc	r2, #39	; 0x27
   13798:	strbcc	r2, [r7, r1]
   1379c:	add	r8, r8, #3
   137a0:	mov	r1, #1
   137a4:	str	r1, [fp, #-56]	; 0xffffffc8
   137a8:	cmp	r8, r4
   137ac:	movcc	r1, #92	; 0x5c
   137b0:	strbcc	r1, [r7, r8]
   137b4:	add	r8, r8, #1
   137b8:	cmp	r8, r4
   137bc:	strbcc	r0, [r7, r8]
   137c0:	and	r5, r5, r9
   137c4:	add	r8, r8, #1
   137c8:	add	r6, r6, #1
   137cc:	cmn	lr, #1
   137d0:	bne	131ac <__lxstat64@plt+0x21c8>
   137d4:	b	131b8 <__lxstat64@plt+0x21d4>
   137d8:	mov	r9, #0
   137dc:	ldr	r0, [sp, #36]	; 0x24
   137e0:	cmp	r0, #0
   137e4:	mov	sl, #0
   137e8:	mov	r5, #0
   137ec:	beq	136fc <__lxstat64@plt+0x2718>
   137f0:	ldr	r5, [fp, #-48]	; 0xffffffd0
   137f4:	b	137c8 <__lxstat64@plt+0x27e4>
   137f8:	mov	r9, #1
   137fc:	b	13480 <__lxstat64@plt+0x249c>
   13800:	mov	r0, #0
   13804:	str	r0, [fp, #-36]	; 0xffffffdc
   13808:	str	r0, [fp, #-40]	; 0xffffffd8
   1380c:	cmn	lr, #1
   13810:	bne	13824 <__lxstat64@plt+0x2840>
   13814:	mov	r0, ip
   13818:	bl	10f00 <strlen@plt>
   1381c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13820:	mov	lr, r0
   13824:	add	r0, ip, r6
   13828:	str	r0, [sp, #20]
   1382c:	mov	r9, #1
   13830:	mov	r7, #0
   13834:	sub	r4, fp, #40	; 0x28
   13838:	str	lr, [sp, #28]
   1383c:	str	r7, [sp, #44]	; 0x2c
   13840:	add	r7, r7, r6
   13844:	add	r1, ip, r7
   13848:	sub	r2, lr, r7
   1384c:	sub	r0, fp, #44	; 0x2c
   13850:	mov	r3, r4
   13854:	bl	15e00 <__lxstat64@plt+0x4e1c>
   13858:	cmp	r0, #0
   1385c:	beq	13d1c <__lxstat64@plt+0x2d38>
   13860:	cmn	r0, #1
   13864:	beq	13cdc <__lxstat64@plt+0x2cf8>
   13868:	cmn	r0, #2
   1386c:	ldr	lr, [sp, #28]
   13870:	beq	13ce4 <__lxstat64@plt+0x2d00>
   13874:	cmp	r0, #2
   13878:	mov	r1, #0
   1387c:	movwcc	r1, #1
   13880:	ldr	r2, [sp, #60]	; 0x3c
   13884:	eor	r2, r2, #1
   13888:	orrs	r1, r2, r1
   1388c:	ldr	r4, [sp, #24]
   13890:	bne	13950 <__lxstat64@plt+0x296c>
   13894:	ldr	r1, [sp, #44]	; 0x2c
   13898:	ldr	r2, [sp, #20]
   1389c:	add	r1, r2, r1
   138a0:	mov	r2, #1
   138a4:	ldrb	r3, [r1, r2]
   138a8:	sub	r3, r3, #91	; 0x5b
   138ac:	cmp	r3, #33	; 0x21
   138b0:	bhi	13944 <__lxstat64@plt+0x2960>
   138b4:	add	r7, pc, #0
   138b8:	ldr	pc, [r7, r3, lsl #2]
   138bc:	andeq	r3, r1, r4, lsl #28
   138c0:	andeq	r3, r1, r4, lsl #28
   138c4:	andeq	r3, r1, r4, asr #18
   138c8:	andeq	r3, r1, r4, lsl #28
   138cc:	andeq	r3, r1, r4, asr #18
   138d0:	andeq	r3, r1, r4, lsl #28
   138d4:	andeq	r3, r1, r4, asr #18
   138d8:	andeq	r3, r1, r4, asr #18
   138dc:	andeq	r3, r1, r4, asr #18
   138e0:	andeq	r3, r1, r4, asr #18
   138e4:	andeq	r3, r1, r4, asr #18
   138e8:	andeq	r3, r1, r4, asr #18
   138ec:	andeq	r3, r1, r4, asr #18
   138f0:	andeq	r3, r1, r4, asr #18
   138f4:	andeq	r3, r1, r4, asr #18
   138f8:	andeq	r3, r1, r4, asr #18
   138fc:	andeq	r3, r1, r4, asr #18
   13900:	andeq	r3, r1, r4, asr #18
   13904:	andeq	r3, r1, r4, asr #18
   13908:	andeq	r3, r1, r4, asr #18
   1390c:	andeq	r3, r1, r4, asr #18
   13910:	andeq	r3, r1, r4, asr #18
   13914:	andeq	r3, r1, r4, asr #18
   13918:	andeq	r3, r1, r4, asr #18
   1391c:	andeq	r3, r1, r4, asr #18
   13920:	andeq	r3, r1, r4, asr #18
   13924:	andeq	r3, r1, r4, asr #18
   13928:	andeq	r3, r1, r4, asr #18
   1392c:	andeq	r3, r1, r4, asr #18
   13930:	andeq	r3, r1, r4, asr #18
   13934:	andeq	r3, r1, r4, asr #18
   13938:	andeq	r3, r1, r4, asr #18
   1393c:	andeq	r3, r1, r4, asr #18
   13940:	andeq	r3, r1, r4, lsl #28
   13944:	add	r2, r2, #1
   13948:	cmp	r2, r0
   1394c:	bcc	138a4 <__lxstat64@plt+0x28c0>
   13950:	ldr	r7, [sp, #44]	; 0x2c
   13954:	add	r7, r0, r7
   13958:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1395c:	bl	10e40 <iswprint@plt>
   13960:	cmp	r0, #0
   13964:	movwne	r0, #1
   13968:	and	r9, r9, r0
   1396c:	sub	r4, fp, #40	; 0x28
   13970:	mov	r0, r4
   13974:	bl	10df8 <mbsinit@plt>
   13978:	ldr	lr, [sp, #28]
   1397c:	cmp	r0, #0
   13980:	ldr	ip, [fp, #-84]	; 0xffffffac
   13984:	beq	1383c <__lxstat64@plt+0x2858>
   13988:	b	13d24 <__lxstat64@plt+0x2d40>
   1398c:	ldr	r0, [sp, #32]
   13990:	cmp	r0, #0
   13994:	beq	13a2c <__lxstat64@plt+0x2a48>
   13998:	add	r0, r6, #2
   1399c:	cmp	r0, lr
   139a0:	bcs	13a2c <__lxstat64@plt+0x2a48>
   139a4:	add	r1, ip, r6
   139a8:	ldrb	r1, [r1, #1]
   139ac:	cmp	r1, #63	; 0x3f
   139b0:	bne	13a2c <__lxstat64@plt+0x2a48>
   139b4:	ldrb	r9, [ip, r0]
   139b8:	sub	r2, r9, #33	; 0x21
   139bc:	cmp	r2, #29
   139c0:	bhi	13a2c <__lxstat64@plt+0x2a48>
   139c4:	mov	r3, #1
   139c8:	movw	r1, #20929	; 0x51c1
   139cc:	movt	r1, #14336	; 0x3800
   139d0:	tst	r1, r3, lsl r2
   139d4:	beq	13a2c <__lxstat64@plt+0x2a48>
   139d8:	ldr	r1, [fp, #-76]	; 0xffffffb4
   139dc:	tst	r1, #1
   139e0:	bne	13e0c <__lxstat64@plt+0x2e28>
   139e4:	cmp	r8, r4
   139e8:	movcc	r1, #63	; 0x3f
   139ec:	strbcc	r1, [r7, r8]
   139f0:	add	r2, r8, #1
   139f4:	cmp	r2, r4
   139f8:	movcc	r1, #34	; 0x22
   139fc:	strbcc	r1, [r7, r2]
   13a00:	add	r2, r8, #2
   13a04:	cmp	r2, r4
   13a08:	movcc	r1, #34	; 0x22
   13a0c:	strbcc	r1, [r7, r2]
   13a10:	add	r2, r8, #3
   13a14:	cmp	r2, r4
   13a18:	movcc	r1, #63	; 0x3f
   13a1c:	strbcc	r1, [r7, r2]
   13a20:	add	r8, r8, #4
   13a24:	mov	r6, r0
   13a28:	mov	r5, r9
   13a2c:	mov	r9, #0
   13a30:	b	13480 <__lxstat64@plt+0x249c>
   13a34:	add	r1, r2, r6
   13a38:	str	r1, [sp, #44]	; 0x2c
   13a3c:	add	r1, r6, #1
   13a40:	mov	r3, #0
   13a44:	ldr	lr, [sp, #28]
   13a48:	ldr	r6, [fp, #-60]	; 0xffffffc4
   13a4c:	tst	r0, #1
   13a50:	bne	13b44 <__lxstat64@plt+0x2b60>
   13a54:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13a58:	tst	r2, #1
   13a5c:	bne	13e0c <__lxstat64@plt+0x2e28>
   13a60:	cmp	r6, #2
   13a64:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13a68:	movwne	r3, #1
   13a6c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13a70:	orr	r3, r3, r2
   13a74:	tst	r3, #1
   13a78:	bne	13ab4 <__lxstat64@plt+0x2ad0>
   13a7c:	cmp	r8, r4
   13a80:	movcc	r2, #39	; 0x27
   13a84:	strbcc	r2, [r7, r8]
   13a88:	add	r3, r8, #1
   13a8c:	cmp	r3, r4
   13a90:	movcc	r2, #36	; 0x24
   13a94:	strbcc	r2, [r7, r3]
   13a98:	add	r3, r8, #2
   13a9c:	cmp	r3, r4
   13aa0:	movcc	r2, #39	; 0x27
   13aa4:	strbcc	r2, [r7, r3]
   13aa8:	add	r8, r8, #3
   13aac:	mov	r2, #1
   13ab0:	str	r2, [fp, #-56]	; 0xffffffc8
   13ab4:	cmp	r8, r4
   13ab8:	movcc	r2, #92	; 0x5c
   13abc:	strbcc	r2, [r7, r8]
   13ac0:	add	r3, r8, #1
   13ac4:	cmp	r3, r4
   13ac8:	bcs	13ae8 <__lxstat64@plt+0x2b04>
   13acc:	and	r7, r5, #192	; 0xc0
   13ad0:	mov	r2, #48	; 0x30
   13ad4:	orr	r7, r2, r7, lsr #6
   13ad8:	ldr	r6, [sp, #80]	; 0x50
   13adc:	strb	r7, [r6, r3]
   13ae0:	ldr	r6, [fp, #-60]	; 0xffffffc4
   13ae4:	ldr	r7, [sp, #80]	; 0x50
   13ae8:	add	r3, r8, #2
   13aec:	cmp	r3, r4
   13af0:	bcs	13b10 <__lxstat64@plt+0x2b2c>
   13af4:	lsr	r7, r5, #3
   13af8:	mov	r2, #6
   13afc:	bfi	r7, r2, #3, #29
   13b00:	ldr	r6, [sp, #80]	; 0x50
   13b04:	strb	r7, [r6, r3]
   13b08:	ldr	r6, [fp, #-60]	; 0xffffffc4
   13b0c:	ldr	r7, [sp, #80]	; 0x50
   13b10:	mov	r2, #6
   13b14:	bfi	r5, r2, #3, #29
   13b18:	add	r8, r8, #3
   13b1c:	mov	r3, #1
   13b20:	b	13b68 <__lxstat64@plt+0x2b84>
   13b24:	ldr	r7, [sp, #80]	; 0x50
   13b28:	cmp	r8, r4
   13b2c:	strbcc	r5, [r7, r8]
   13b30:	ldrb	r5, [ip, r1]
   13b34:	add	r1, r1, #1
   13b38:	add	r8, r8, #1
   13b3c:	tst	r0, #1
   13b40:	beq	13a54 <__lxstat64@plt+0x2a70>
   13b44:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13b48:	tst	r2, #1
   13b4c:	beq	13b60 <__lxstat64@plt+0x2b7c>
   13b50:	cmp	r8, r4
   13b54:	movcc	r2, #92	; 0x5c
   13b58:	strbcc	r2, [r7, r8]
   13b5c:	add	r8, r8, #1
   13b60:	mov	r2, #0
   13b64:	str	r2, [fp, #-52]	; 0xffffffcc
   13b68:	and	sl, r3, #1
   13b6c:	ldr	r2, [sp, #44]	; 0x2c
   13b70:	cmp	r2, r1
   13b74:	bls	13c80 <__lxstat64@plt+0x2c9c>
   13b78:	cmp	sl, #0
   13b7c:	movwne	sl, #1
   13b80:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13b84:	mvn	r7, r2
   13b88:	orr	r7, r7, sl
   13b8c:	tst	r7, #1
   13b90:	bne	13b24 <__lxstat64@plt+0x2b40>
   13b94:	cmp	r8, r4
   13b98:	ldrcc	r7, [sp, #80]	; 0x50
   13b9c:	movcc	r2, #39	; 0x27
   13ba0:	strbcc	r2, [r7, r8]
   13ba4:	add	r7, r8, #1
   13ba8:	cmp	r7, r4
   13bac:	ldrcc	r6, [sp, #80]	; 0x50
   13bb0:	movcc	r2, #39	; 0x27
   13bb4:	strbcc	r2, [r6, r7]
   13bb8:	ldrcc	r6, [fp, #-60]	; 0xffffffc4
   13bbc:	add	r8, r8, #2
   13bc0:	mov	r2, #0
   13bc4:	str	r2, [fp, #-56]	; 0xffffffc8
   13bc8:	b	13b24 <__lxstat64@plt+0x2b40>
   13bcc:	cmp	r8, r4
   13bd0:	movcc	r0, #39	; 0x27
   13bd4:	strbcc	r0, [r7, r8]
   13bd8:	add	r0, r8, #1
   13bdc:	cmp	r0, r4
   13be0:	movcc	r1, #36	; 0x24
   13be4:	strbcc	r1, [r7, r0]
   13be8:	add	r0, r8, #2
   13bec:	cmp	r0, r4
   13bf0:	movcc	r1, #39	; 0x27
   13bf4:	strbcc	r1, [r7, r0]
   13bf8:	add	r0, r8, #3
   13bfc:	mov	r2, #1
   13c00:	cmp	r0, r4
   13c04:	movcc	r1, #92	; 0x5c
   13c08:	strbcc	r1, [r7, r0]
   13c0c:	str	r2, [fp, #-56]	; 0xffffffc8
   13c10:	add	r8, r0, #1
   13c14:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13c18:	cmp	r1, #2
   13c1c:	beq	13c70 <__lxstat64@plt+0x2c8c>
   13c20:	add	r1, r6, #1
   13c24:	mov	r9, #0
   13c28:	mov	sl, #1
   13c2c:	mov	r5, #48	; 0x30
   13c30:	cmp	r1, lr
   13c34:	bcs	13480 <__lxstat64@plt+0x249c>
   13c38:	ldrb	r1, [ip, r1]
   13c3c:	sub	r1, r1, #48	; 0x30
   13c40:	uxtb	r1, r1
   13c44:	cmp	r1, #9
   13c48:	bhi	13480 <__lxstat64@plt+0x249c>
   13c4c:	cmp	r8, r4
   13c50:	movcc	r1, #48	; 0x30
   13c54:	strbcc	r1, [r7, r8]
   13c58:	add	r1, r0, #2
   13c5c:	cmp	r1, r4
   13c60:	movcc	r2, #48	; 0x30
   13c64:	strbcc	r2, [r7, r1]
   13c68:	add	r8, r0, #3
   13c6c:	b	13480 <__lxstat64@plt+0x249c>
   13c70:	mov	r0, #48	; 0x30
   13c74:	mov	sl, #1
   13c78:	mov	r9, #0
   13c7c:	b	1372c <__lxstat64@plt+0x2748>
   13c80:	sub	r6, r1, #1
   13c84:	cmp	sl, #0
   13c88:	movwne	sl, #1
   13c8c:	mov	r0, r5
   13c90:	cmp	sl, #0
   13c94:	bne	13cd4 <__lxstat64@plt+0x2cf0>
   13c98:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13c9c:	tst	r1, #1
   13ca0:	beq	13cd4 <__lxstat64@plt+0x2cf0>
   13ca4:	cmp	r8, r4
   13ca8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13cac:	movcc	r1, #39	; 0x27
   13cb0:	strbcc	r1, [r7, r8]
   13cb4:	add	r1, r8, #1
   13cb8:	cmp	r1, r4
   13cbc:	movcc	r2, #39	; 0x27
   13cc0:	strbcc	r2, [r7, r1]
   13cc4:	add	r8, r8, #2
   13cc8:	mov	r1, #0
   13ccc:	str	r1, [fp, #-56]	; 0xffffffc8
   13cd0:	b	137b8 <__lxstat64@plt+0x27d4>
   13cd4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13cd8:	b	137b8 <__lxstat64@plt+0x27d4>
   13cdc:	mov	r9, #0
   13ce0:	b	13d1c <__lxstat64@plt+0x2d38>
   13ce4:	mov	r9, #0
   13ce8:	cmp	r7, lr
   13cec:	bcs	13d1c <__lxstat64@plt+0x2d38>
   13cf0:	ldr	ip, [fp, #-84]	; 0xffffffac
   13cf4:	ldr	r7, [sp, #44]	; 0x2c
   13cf8:	ldr	r0, [sp, #20]
   13cfc:	ldrb	r0, [r0, r7]
   13d00:	cmp	r0, #0
   13d04:	beq	13d24 <__lxstat64@plt+0x2d40>
   13d08:	add	r7, r7, #1
   13d0c:	add	r0, r6, r7
   13d10:	cmp	r0, lr
   13d14:	bcc	13cf8 <__lxstat64@plt+0x2d14>
   13d18:	b	13d24 <__lxstat64@plt+0x2d40>
   13d1c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13d20:	ldr	r7, [sp, #44]	; 0x2c
   13d24:	mov	r1, r7
   13d28:	ldr	r7, [sp, #80]	; 0x50
   13d2c:	b	13654 <__lxstat64@plt+0x2670>
   13d30:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13d34:	eor	r0, r1, #2
   13d38:	orr	r0, r0, r8
   13d3c:	clz	r0, r0
   13d40:	lsr	r0, r0, #5
   13d44:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13d48:	tst	r2, r0
   13d4c:	bne	13e0c <__lxstat64@plt+0x2e28>
   13d50:	cmp	r1, #2
   13d54:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13d58:	movwne	r0, #1
   13d5c:	orr	r0, r2, r0
   13d60:	tst	r0, #1
   13d64:	ldreq	r0, [sp, #56]	; 0x38
   13d68:	eoreq	r0, r0, #1
   13d6c:	tsteq	r0, #1
   13d70:	bne	13da4 <__lxstat64@plt+0x2dc0>
   13d74:	mov	r9, lr
   13d78:	tst	r5, #1
   13d7c:	bne	13e74 <__lxstat64@plt+0x2e90>
   13d80:	ldr	r0, [sp, #72]	; 0x48
   13d84:	cmp	r0, #0
   13d88:	beq	13da4 <__lxstat64@plt+0x2dc0>
   13d8c:	mov	r5, #0
   13d90:	cmp	r4, #0
   13d94:	ldr	r0, [sp, #84]	; 0x54
   13d98:	mov	sl, r2
   13d9c:	ldr	r6, [sp, #72]	; 0x48
   13da0:	beq	12f3c <__lxstat64@plt+0x1f58>
   13da4:	ldr	r1, [sp, #92]	; 0x5c
   13da8:	clz	r0, r1
   13dac:	lsr	r0, r0, #5
   13db0:	orr	r0, r0, r2
   13db4:	tst	r0, #1
   13db8:	bne	13de4 <__lxstat64@plt+0x2e00>
   13dbc:	ldrb	r0, [r1]
   13dc0:	cmp	r0, #0
   13dc4:	beq	13de4 <__lxstat64@plt+0x2e00>
   13dc8:	add	r1, r1, #1
   13dcc:	cmp	r8, r4
   13dd0:	strbcc	r0, [r7, r8]
   13dd4:	add	r8, r8, #1
   13dd8:	ldrb	r0, [r1], #1
   13ddc:	cmp	r0, #0
   13de0:	bne	13dcc <__lxstat64@plt+0x2de8>
   13de4:	cmp	r8, r4
   13de8:	movcc	r0, #0
   13dec:	strbcc	r0, [r7, r8]
   13df0:	b	13e68 <__lxstat64@plt+0x2e84>
   13df4:	ldr	ip, [fp, #-84]	; 0xffffffac
   13df8:	mov	lr, r4
   13dfc:	mov	r4, r5
   13e00:	b	13e0c <__lxstat64@plt+0x2e28>
   13e04:	ldr	r7, [sp, #80]	; 0x50
   13e08:	ldr	ip, [fp, #-84]	; 0xffffffac
   13e0c:	mov	r0, #0
   13e10:	ldr	r1, [fp, #12]
   13e14:	bic	r1, r1, #2
   13e18:	ldr	r2, [sp, #84]	; 0x54
   13e1c:	tst	r2, #1
   13e20:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13e24:	mov	r2, r3
   13e28:	movwne	r2, #4
   13e2c:	cmp	r3, #2
   13e30:	movne	r2, r3
   13e34:	str	r2, [sp]
   13e38:	str	r1, [sp, #4]
   13e3c:	str	r0, [sp, #8]
   13e40:	ldr	r0, [sp, #68]	; 0x44
   13e44:	str	r0, [sp, #12]
   13e48:	ldr	r0, [sp, #76]	; 0x4c
   13e4c:	str	r0, [sp, #16]
   13e50:	mov	r0, r7
   13e54:	mov	r1, r4
   13e58:	mov	r2, ip
   13e5c:	mov	r3, lr
   13e60:	bl	12eb4 <__lxstat64@plt+0x1ed0>
   13e64:	mov	r8, r0
   13e68:	mov	r0, r8
   13e6c:	sub	sp, fp, #28
   13e70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e74:	mov	r0, #5
   13e78:	str	r0, [sp]
   13e7c:	ldr	r0, [fp, #12]
   13e80:	str	r0, [sp, #4]
   13e84:	ldr	r0, [fp, #16]
   13e88:	str	r0, [sp, #8]
   13e8c:	ldr	r0, [sp, #68]	; 0x44
   13e90:	str	r0, [sp, #12]
   13e94:	ldr	r0, [sp, #76]	; 0x4c
   13e98:	str	r0, [sp, #16]
   13e9c:	mov	r0, r7
   13ea0:	ldr	r1, [sp, #72]	; 0x48
   13ea4:	ldr	r2, [fp, #-84]	; 0xffffffac
   13ea8:	mov	r3, r9
   13eac:	b	13e60 <__lxstat64@plt+0x2e7c>
   13eb0:	bl	10fd8 <abort@plt>
   13eb4:	mov	r3, r2
   13eb8:	mov	r2, #0
   13ebc:	b	13ec0 <__lxstat64@plt+0x2edc>
   13ec0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ec4:	add	fp, sp, #28
   13ec8:	sub	sp, sp, #36	; 0x24
   13ecc:	mov	r4, r2
   13ed0:	str	r2, [sp, #24]
   13ed4:	mov	r5, r1
   13ed8:	mov	r6, r0
   13edc:	str	r0, [sp, #20]
   13ee0:	movw	r8, #33120	; 0x8160
   13ee4:	movt	r8, #2
   13ee8:	cmp	r3, #0
   13eec:	movne	r8, r3
   13ef0:	bl	10f0c <__errno_location@plt>
   13ef4:	str	r0, [sp, #28]
   13ef8:	ldm	r8, {r3, r9}
   13efc:	ldr	r1, [r8, #40]	; 0x28
   13f00:	ldr	r2, [r8, #44]	; 0x2c
   13f04:	ldr	r7, [r0]
   13f08:	str	r7, [sp, #32]
   13f0c:	add	sl, r8, #8
   13f10:	cmp	r4, #0
   13f14:	orreq	r9, r9, #1
   13f18:	stm	sp, {r3, r9, sl}
   13f1c:	str	r1, [sp, #12]
   13f20:	str	r2, [sp, #16]
   13f24:	mov	r0, #0
   13f28:	mov	r1, #0
   13f2c:	mov	r2, r6
   13f30:	mov	r3, r5
   13f34:	mov	r7, r5
   13f38:	bl	12eb4 <__lxstat64@plt+0x1ed0>
   13f3c:	mov	r5, r0
   13f40:	add	r4, r0, #1
   13f44:	mov	r0, r4
   13f48:	bl	151e0 <__lxstat64@plt+0x41fc>
   13f4c:	mov	r6, r0
   13f50:	ldr	r0, [r8]
   13f54:	ldr	r1, [r8, #40]	; 0x28
   13f58:	ldr	r2, [r8, #44]	; 0x2c
   13f5c:	stm	sp, {r0, r9, sl}
   13f60:	str	r1, [sp, #12]
   13f64:	str	r2, [sp, #16]
   13f68:	mov	r0, r6
   13f6c:	mov	r1, r4
   13f70:	ldr	r2, [sp, #20]
   13f74:	mov	r3, r7
   13f78:	bl	12eb4 <__lxstat64@plt+0x1ed0>
   13f7c:	ldr	r0, [sp, #24]
   13f80:	ldr	r1, [sp, #32]
   13f84:	ldr	r2, [sp, #28]
   13f88:	str	r1, [r2]
   13f8c:	cmp	r0, #0
   13f90:	strne	r5, [r0]
   13f94:	mov	r0, r6
   13f98:	sub	sp, fp, #28
   13f9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13fa0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13fa4:	add	fp, sp, #24
   13fa8:	movw	r8, #33008	; 0x80f0
   13fac:	movt	r8, #2
   13fb0:	ldr	r4, [r8]
   13fb4:	movw	r5, #33012	; 0x80f4
   13fb8:	movt	r5, #2
   13fbc:	ldr	r0, [r5]
   13fc0:	cmp	r0, #2
   13fc4:	blt	13ff0 <__lxstat64@plt+0x300c>
   13fc8:	add	r7, r4, #12
   13fcc:	mov	r6, #0
   13fd0:	ldr	r0, [r7, r6, lsl #3]
   13fd4:	bl	15cac <__lxstat64@plt+0x4cc8>
   13fd8:	add	r0, r6, #1
   13fdc:	ldr	r1, [r5]
   13fe0:	add	r2, r6, #2
   13fe4:	cmp	r2, r1
   13fe8:	mov	r6, r0
   13fec:	blt	13fd0 <__lxstat64@plt+0x2fec>
   13ff0:	ldr	r0, [r4, #4]
   13ff4:	movw	r7, #33168	; 0x8190
   13ff8:	movt	r7, #2
   13ffc:	cmp	r0, r7
   14000:	beq	14018 <__lxstat64@plt+0x3034>
   14004:	bl	15cac <__lxstat64@plt+0x4cc8>
   14008:	movw	r0, #33016	; 0x80f8
   1400c:	movt	r0, #2
   14010:	mov	r6, #256	; 0x100
   14014:	strd	r6, [r0]
   14018:	movw	r6, #33016	; 0x80f8
   1401c:	movt	r6, #2
   14020:	cmp	r4, r6
   14024:	beq	14034 <__lxstat64@plt+0x3050>
   14028:	mov	r0, r4
   1402c:	bl	15cac <__lxstat64@plt+0x4cc8>
   14030:	str	r6, [r8]
   14034:	mov	r0, #1
   14038:	str	r0, [r5]
   1403c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14040:	movw	r3, #33120	; 0x8160
   14044:	movt	r3, #2
   14048:	mvn	r2, #0
   1404c:	b	14050 <__lxstat64@plt+0x306c>
   14050:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14054:	add	fp, sp, #28
   14058:	sub	sp, sp, #44	; 0x2c
   1405c:	mov	r7, r3
   14060:	str	r2, [sp, #36]	; 0x24
   14064:	str	r1, [sp, #32]
   14068:	mov	r5, r0
   1406c:	bl	10f0c <__errno_location@plt>
   14070:	cmp	r5, #0
   14074:	blt	141e0 <__lxstat64@plt+0x31fc>
   14078:	cmn	r5, #-2147483647	; 0x80000001
   1407c:	beq	141e0 <__lxstat64@plt+0x31fc>
   14080:	movw	r4, #33008	; 0x80f0
   14084:	movt	r4, #2
   14088:	ldr	r6, [r4]
   1408c:	str	r0, [sp, #28]
   14090:	ldr	r0, [r0]
   14094:	str	r0, [sp, #24]
   14098:	movw	r8, #33012	; 0x80f4
   1409c:	movt	r8, #2
   140a0:	ldr	r1, [r8]
   140a4:	cmp	r1, r5
   140a8:	ble	140b4 <__lxstat64@plt+0x30d0>
   140ac:	mov	sl, r6
   140b0:	b	1411c <__lxstat64@plt+0x3138>
   140b4:	str	r1, [fp, #-32]	; 0xffffffe0
   140b8:	mov	r0, #8
   140bc:	str	r0, [sp]
   140c0:	movw	r9, #33016	; 0x80f8
   140c4:	movt	r9, #2
   140c8:	subs	r0, r6, r9
   140cc:	movne	r0, r6
   140d0:	add	r2, r5, #1
   140d4:	sub	r2, r2, r1
   140d8:	sub	r1, fp, #32
   140dc:	mvn	r3, #-2147483648	; 0x80000000
   140e0:	bl	152c8 <__lxstat64@plt+0x42e4>
   140e4:	mov	sl, r0
   140e8:	str	r0, [r4]
   140ec:	cmp	r6, r9
   140f0:	ldrdeq	r0, [r9]
   140f4:	stmeq	sl, {r0, r1}
   140f8:	ldr	r1, [r8]
   140fc:	add	r0, sl, r1, lsl #3
   14100:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14104:	sub	r1, r2, r1
   14108:	lsl	r2, r1, #3
   1410c:	mov	r1, #0
   14110:	bl	10f30 <memset@plt>
   14114:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14118:	str	r0, [r8]
   1411c:	mov	r9, sl
   14120:	ldr	r6, [r9, r5, lsl #3]!
   14124:	ldr	r4, [r9, #4]!
   14128:	ldm	r7, {r0, r1}
   1412c:	ldr	r2, [r7, #40]	; 0x28
   14130:	ldr	r3, [r7, #44]	; 0x2c
   14134:	orr	r8, r1, #1
   14138:	add	r1, r7, #8
   1413c:	stm	sp, {r0, r8}
   14140:	str	r1, [sp, #20]
   14144:	add	r0, sp, #8
   14148:	stm	r0, {r1, r2, r3}
   1414c:	mov	r0, r4
   14150:	mov	r1, r6
   14154:	ldr	r2, [sp, #32]
   14158:	ldr	r3, [sp, #36]	; 0x24
   1415c:	bl	12eb4 <__lxstat64@plt+0x1ed0>
   14160:	cmp	r6, r0
   14164:	bhi	141c8 <__lxstat64@plt+0x31e4>
   14168:	add	r6, r0, #1
   1416c:	str	r6, [sl, r5, lsl #3]
   14170:	movw	r0, #33168	; 0x8190
   14174:	movt	r0, #2
   14178:	cmp	r4, r0
   1417c:	beq	14188 <__lxstat64@plt+0x31a4>
   14180:	mov	r0, r4
   14184:	bl	15cac <__lxstat64@plt+0x4cc8>
   14188:	mov	r0, r6
   1418c:	bl	151e0 <__lxstat64@plt+0x41fc>
   14190:	mov	r4, r0
   14194:	str	r0, [r9]
   14198:	ldr	r0, [r7]
   1419c:	ldr	r1, [r7, #40]	; 0x28
   141a0:	ldr	r2, [r7, #44]	; 0x2c
   141a4:	stm	sp, {r0, r8}
   141a8:	ldr	r0, [sp, #20]
   141ac:	add	r3, sp, #8
   141b0:	stm	r3, {r0, r1, r2}
   141b4:	mov	r0, r4
   141b8:	mov	r1, r6
   141bc:	ldr	r2, [sp, #32]
   141c0:	ldr	r3, [sp, #36]	; 0x24
   141c4:	bl	12eb4 <__lxstat64@plt+0x1ed0>
   141c8:	ldr	r0, [sp, #28]
   141cc:	ldr	r1, [sp, #24]
   141d0:	str	r1, [r0]
   141d4:	mov	r0, r4
   141d8:	sub	sp, fp, #28
   141dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141e0:	bl	10fd8 <abort@plt>
   141e4:	movw	r3, #33120	; 0x8160
   141e8:	movt	r3, #2
   141ec:	b	14050 <__lxstat64@plt+0x306c>
   141f0:	mov	r1, r0
   141f4:	mov	r0, #0
   141f8:	b	14040 <__lxstat64@plt+0x305c>
   141fc:	mov	r2, r1
   14200:	mov	r1, r0
   14204:	mov	r0, #0
   14208:	b	141e4 <__lxstat64@plt+0x3200>
   1420c:	push	{r4, r5, r6, sl, fp, lr}
   14210:	add	fp, sp, #16
   14214:	sub	sp, sp, #48	; 0x30
   14218:	mov	r4, r2
   1421c:	mov	r5, r0
   14220:	mov	r6, sp
   14224:	mov	r0, r6
   14228:	bl	14248 <__lxstat64@plt+0x3264>
   1422c:	mov	r0, r5
   14230:	mov	r1, r4
   14234:	mvn	r2, #0
   14238:	mov	r3, r6
   1423c:	bl	14050 <__lxstat64@plt+0x306c>
   14240:	sub	sp, fp, #16
   14244:	pop	{r4, r5, r6, sl, fp, pc}
   14248:	vmov.i32	q8, #0	; 0x00000000
   1424c:	mov	r2, #32
   14250:	mov	r3, r0
   14254:	vst1.32	{d16-d17}, [r3], r2
   14258:	vst1.32	{d16-d17}, [r3]
   1425c:	add	r2, r0, #16
   14260:	vst1.32	{d16-d17}, [r2]
   14264:	cmp	r1, #10
   14268:	strne	r1, [r0]
   1426c:	bxne	lr
   14270:	push	{fp, lr}
   14274:	mov	fp, sp
   14278:	bl	10fd8 <abort@plt>
   1427c:	push	{r4, r5, r6, r7, fp, lr}
   14280:	add	fp, sp, #16
   14284:	sub	sp, sp, #48	; 0x30
   14288:	mov	r4, r3
   1428c:	mov	r5, r2
   14290:	mov	r6, r0
   14294:	mov	r7, sp
   14298:	mov	r0, r7
   1429c:	bl	14248 <__lxstat64@plt+0x3264>
   142a0:	mov	r0, r6
   142a4:	mov	r1, r5
   142a8:	mov	r2, r4
   142ac:	mov	r3, r7
   142b0:	bl	14050 <__lxstat64@plt+0x306c>
   142b4:	sub	sp, fp, #16
   142b8:	pop	{r4, r5, r6, r7, fp, pc}
   142bc:	mov	r2, r1
   142c0:	mov	r1, r0
   142c4:	mov	r0, #0
   142c8:	b	1420c <__lxstat64@plt+0x3228>
   142cc:	mov	r3, r2
   142d0:	mov	r2, r1
   142d4:	mov	r1, r0
   142d8:	mov	r0, #0
   142dc:	b	1427c <__lxstat64@plt+0x3298>
   142e0:	push	{r4, r5, r6, sl, fp, lr}
   142e4:	add	fp, sp, #16
   142e8:	sub	sp, sp, #48	; 0x30
   142ec:	mov	r4, r1
   142f0:	mov	r5, r0
   142f4:	mov	r0, #32
   142f8:	movw	r1, #33120	; 0x8160
   142fc:	movt	r1, #2
   14300:	add	r3, r1, #16
   14304:	vld1.64	{d16-d17}, [r1], r0
   14308:	mov	r6, sp
   1430c:	vld1.64	{d18-d19}, [r3]
   14310:	add	r3, r6, #16
   14314:	vld1.64	{d20-d21}, [r1]
   14318:	vst1.64	{d18-d19}, [r3]
   1431c:	mov	r1, r6
   14320:	vst1.64	{d16-d17}, [r1], r0
   14324:	vst1.64	{d20-d21}, [r1]
   14328:	mov	r0, r6
   1432c:	mov	r1, r2
   14330:	mov	r2, #1
   14334:	bl	12da8 <__lxstat64@plt+0x1dc4>
   14338:	mov	r0, #0
   1433c:	mov	r1, r5
   14340:	mov	r2, r4
   14344:	mov	r3, r6
   14348:	bl	14050 <__lxstat64@plt+0x306c>
   1434c:	sub	sp, fp, #16
   14350:	pop	{r4, r5, r6, sl, fp, pc}
   14354:	mov	r2, r1
   14358:	mvn	r1, #0
   1435c:	b	142e0 <__lxstat64@plt+0x32fc>
   14360:	mov	r1, #58	; 0x3a
   14364:	b	14354 <__lxstat64@plt+0x3370>
   14368:	mov	r2, #58	; 0x3a
   1436c:	b	142e0 <__lxstat64@plt+0x32fc>
   14370:	push	{r4, r5, r6, sl, fp, lr}
   14374:	add	fp, sp, #16
   14378:	sub	sp, sp, #48	; 0x30
   1437c:	mov	r4, r2
   14380:	mov	r5, r0
   14384:	mov	r6, sp
   14388:	mov	r0, r6
   1438c:	bl	14248 <__lxstat64@plt+0x3264>
   14390:	mov	r0, r6
   14394:	mov	r1, #58	; 0x3a
   14398:	mov	r2, #1
   1439c:	bl	12da8 <__lxstat64@plt+0x1dc4>
   143a0:	mov	r0, r5
   143a4:	mov	r1, r4
   143a8:	mvn	r2, #0
   143ac:	mov	r3, r6
   143b0:	bl	14050 <__lxstat64@plt+0x306c>
   143b4:	sub	sp, fp, #16
   143b8:	pop	{r4, r5, r6, sl, fp, pc}
   143bc:	push	{fp, lr}
   143c0:	mov	fp, sp
   143c4:	sub	sp, sp, #8
   143c8:	mvn	ip, #0
   143cc:	str	ip, [sp]
   143d0:	bl	143dc <__lxstat64@plt+0x33f8>
   143d4:	mov	sp, fp
   143d8:	pop	{fp, pc}
   143dc:	push	{r4, r5, r6, r7, fp, lr}
   143e0:	add	fp, sp, #16
   143e4:	sub	sp, sp, #48	; 0x30
   143e8:	mov	r7, r3
   143ec:	mov	r5, r0
   143f0:	mov	r0, #32
   143f4:	movw	r3, #33120	; 0x8160
   143f8:	movt	r3, #2
   143fc:	add	r4, r3, #16
   14400:	vld1.64	{d16-d17}, [r3], r0
   14404:	mov	r6, sp
   14408:	vld1.64	{d18-d19}, [r4]
   1440c:	add	r4, r6, #16
   14410:	vld1.64	{d20-d21}, [r3]
   14414:	vst1.64	{d18-d19}, [r4]
   14418:	mov	r3, r6
   1441c:	vst1.64	{d16-d17}, [r3], r0
   14420:	vst1.64	{d20-d21}, [r3]
   14424:	mov	r0, r6
   14428:	bl	12e00 <__lxstat64@plt+0x1e1c>
   1442c:	ldr	r2, [fp, #8]
   14430:	mov	r0, r5
   14434:	mov	r1, r7
   14438:	mov	r3, r6
   1443c:	bl	14050 <__lxstat64@plt+0x306c>
   14440:	sub	sp, fp, #16
   14444:	pop	{r4, r5, r6, r7, fp, pc}
   14448:	mov	r3, r2
   1444c:	mov	r2, r1
   14450:	mov	r1, r0
   14454:	mov	r0, #0
   14458:	b	143bc <__lxstat64@plt+0x33d8>
   1445c:	push	{fp, lr}
   14460:	mov	fp, sp
   14464:	sub	sp, sp, #8
   14468:	mov	ip, r2
   1446c:	mov	r2, r1
   14470:	mov	r1, r0
   14474:	str	r3, [sp]
   14478:	mov	r0, #0
   1447c:	mov	r3, ip
   14480:	bl	143dc <__lxstat64@plt+0x33f8>
   14484:	mov	sp, fp
   14488:	pop	{fp, pc}
   1448c:	movw	r3, #33024	; 0x8100
   14490:	movt	r3, #2
   14494:	b	14050 <__lxstat64@plt+0x306c>
   14498:	mov	r2, r1
   1449c:	mov	r1, r0
   144a0:	mov	r0, #0
   144a4:	b	1448c <__lxstat64@plt+0x34a8>
   144a8:	mvn	r2, #0
   144ac:	b	1448c <__lxstat64@plt+0x34a8>
   144b0:	mov	r1, r0
   144b4:	mov	r0, #0
   144b8:	b	144a8 <__lxstat64@plt+0x34c4>
   144bc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   144c0:	add	fp, sp, #24
   144c4:	sub	sp, sp, #16
   144c8:	mov	r4, r1
   144cc:	mov	r5, r0
   144d0:	mov	r7, #0
   144d4:	mov	r0, #0
   144d8:	mov	r1, r5
   144dc:	mov	r2, #5
   144e0:	bl	10e10 <dcgettext@plt>
   144e4:	cmp	r0, r5
   144e8:	beq	144f4 <__lxstat64@plt+0x3510>
   144ec:	sub	sp, fp, #24
   144f0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   144f4:	bl	15dc8 <__lxstat64@plt+0x4de4>
   144f8:	mov	r6, r0
   144fc:	mov	r8, #56	; 0x38
   14500:	mov	r0, #45	; 0x2d
   14504:	stm	sp, {r0, r8}
   14508:	str	r7, [sp, #8]
   1450c:	str	r7, [sp, #12]
   14510:	mov	r0, r6
   14514:	mov	r1, #85	; 0x55
   14518:	mov	r2, #84	; 0x54
   1451c:	mov	r3, #70	; 0x46
   14520:	bl	145b8 <__lxstat64@plt+0x35d4>
   14524:	cmp	r0, #0
   14528:	beq	14544 <__lxstat64@plt+0x3560>
   1452c:	ldrb	r1, [r5]
   14530:	movw	r2, #29322	; 0x728a
   14534:	movt	r2, #1
   14538:	movw	r0, #29326	; 0x728e
   1453c:	movt	r0, #1
   14540:	b	14588 <__lxstat64@plt+0x35a4>
   14544:	mov	r0, #48	; 0x30
   14548:	mov	r1, #51	; 0x33
   1454c:	str	r8, [sp]
   14550:	stmib	sp, {r0, r1}
   14554:	str	r0, [sp, #12]
   14558:	mov	r0, r6
   1455c:	mov	r1, #71	; 0x47
   14560:	mov	r2, #66	; 0x42
   14564:	mov	r3, #49	; 0x31
   14568:	bl	145b8 <__lxstat64@plt+0x35d4>
   1456c:	cmp	r0, #0
   14570:	beq	14598 <__lxstat64@plt+0x35b4>
   14574:	ldrb	r1, [r5]
   14578:	movw	r2, #29330	; 0x7292
   1457c:	movt	r2, #1
   14580:	movw	r0, #29334	; 0x7296
   14584:	movt	r0, #1
   14588:	cmp	r1, #96	; 0x60
   1458c:	moveq	r0, r2
   14590:	sub	sp, fp, #24
   14594:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14598:	movw	r1, #29316	; 0x7284
   1459c:	movt	r1, #1
   145a0:	movw	r0, #29320	; 0x7288
   145a4:	movt	r0, #1
   145a8:	cmp	r4, #9
   145ac:	moveq	r0, r1
   145b0:	sub	sp, fp, #24
   145b4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   145b8:	push	{r4, r5, r6, r7, fp, lr}
   145bc:	add	fp, sp, #16
   145c0:	sub	sp, sp, #16
   145c4:	mov	r4, r3
   145c8:	mov	r5, r2
   145cc:	mov	r7, r1
   145d0:	mov	r6, r0
   145d4:	mov	r0, r1
   145d8:	bl	15aac <__lxstat64@plt+0x4ac8>
   145dc:	ldrb	r1, [r6]
   145e0:	cmp	r0, #0
   145e4:	andne	r1, r1, #223	; 0xdf
   145e8:	mov	r0, #0
   145ec:	cmp	r1, r7
   145f0:	bne	14630 <__lxstat64@plt+0x364c>
   145f4:	cmp	r7, #0
   145f8:	moveq	r0, #1
   145fc:	subeq	sp, fp, #16
   14600:	popeq	{r4, r5, r6, r7, fp, pc}
   14604:	ldr	r0, [fp, #20]
   14608:	ldr	r1, [fp, #16]
   1460c:	ldr	r2, [fp, #12]
   14610:	ldr	r3, [fp, #8]
   14614:	str	r2, [sp]
   14618:	str	r1, [sp, #4]
   1461c:	str	r0, [sp, #8]
   14620:	mov	r0, r6
   14624:	mov	r1, r5
   14628:	mov	r2, r4
   1462c:	bl	14638 <__lxstat64@plt+0x3654>
   14630:	sub	sp, fp, #16
   14634:	pop	{r4, r5, r6, r7, fp, pc}
   14638:	push	{r4, r5, r6, r7, fp, lr}
   1463c:	add	fp, sp, #16
   14640:	sub	sp, sp, #8
   14644:	mov	r4, r3
   14648:	mov	r5, r2
   1464c:	mov	r7, r1
   14650:	mov	r6, r0
   14654:	mov	r0, r1
   14658:	bl	15aac <__lxstat64@plt+0x4ac8>
   1465c:	ldrb	r1, [r6, #1]
   14660:	cmp	r0, #0
   14664:	andne	r1, r1, #223	; 0xdf
   14668:	mov	r0, #0
   1466c:	cmp	r1, r7
   14670:	bne	146a8 <__lxstat64@plt+0x36c4>
   14674:	cmp	r7, #0
   14678:	moveq	r0, #1
   1467c:	subeq	sp, fp, #16
   14680:	popeq	{r4, r5, r6, r7, fp, pc}
   14684:	ldr	r0, [fp, #16]
   14688:	ldr	r1, [fp, #12]
   1468c:	ldr	r3, [fp, #8]
   14690:	str	r1, [sp]
   14694:	str	r0, [sp, #4]
   14698:	mov	r0, r6
   1469c:	mov	r1, r5
   146a0:	mov	r2, r4
   146a4:	bl	146b0 <__lxstat64@plt+0x36cc>
   146a8:	sub	sp, fp, #16
   146ac:	pop	{r4, r5, r6, r7, fp, pc}
   146b0:	push	{r4, r5, r6, r7, fp, lr}
   146b4:	add	fp, sp, #16
   146b8:	sub	sp, sp, #8
   146bc:	mov	r4, r3
   146c0:	mov	r5, r2
   146c4:	mov	r7, r1
   146c8:	mov	r6, r0
   146cc:	mov	r0, r1
   146d0:	bl	15aac <__lxstat64@plt+0x4ac8>
   146d4:	ldrb	r1, [r6, #2]
   146d8:	cmp	r0, #0
   146dc:	andne	r1, r1, #223	; 0xdf
   146e0:	mov	r0, #0
   146e4:	cmp	r1, r7
   146e8:	bne	14718 <__lxstat64@plt+0x3734>
   146ec:	cmp	r7, #0
   146f0:	moveq	r0, #1
   146f4:	subeq	sp, fp, #16
   146f8:	popeq	{r4, r5, r6, r7, fp, pc}
   146fc:	ldr	r0, [fp, #12]
   14700:	ldr	r3, [fp, #8]
   14704:	str	r0, [sp]
   14708:	mov	r0, r6
   1470c:	mov	r1, r5
   14710:	mov	r2, r4
   14714:	bl	14720 <__lxstat64@plt+0x373c>
   14718:	sub	sp, fp, #16
   1471c:	pop	{r4, r5, r6, r7, fp, pc}
   14720:	push	{r4, r5, r6, r7, fp, lr}
   14724:	add	fp, sp, #16
   14728:	mov	r4, r3
   1472c:	mov	r5, r2
   14730:	mov	r7, r1
   14734:	mov	r6, r0
   14738:	mov	r0, r1
   1473c:	bl	15aac <__lxstat64@plt+0x4ac8>
   14740:	ldrb	r1, [r6, #3]
   14744:	ldr	r3, [fp, #8]
   14748:	cmp	r0, #0
   1474c:	andne	r1, r1, #223	; 0xdf
   14750:	mov	r0, #0
   14754:	cmp	r1, r7
   14758:	popne	{r4, r5, r6, r7, fp, pc}
   1475c:	cmp	r7, #0
   14760:	beq	14778 <__lxstat64@plt+0x3794>
   14764:	mov	r0, r6
   14768:	mov	r1, r5
   1476c:	mov	r2, r4
   14770:	pop	{r4, r5, r6, r7, fp, lr}
   14774:	b	14780 <__lxstat64@plt+0x379c>
   14778:	mov	r0, #1
   1477c:	pop	{r4, r5, r6, r7, fp, pc}
   14780:	push	{r4, r5, r6, r7, fp, lr}
   14784:	add	fp, sp, #16
   14788:	mov	r4, r3
   1478c:	mov	r5, r2
   14790:	mov	r7, r1
   14794:	mov	r6, r0
   14798:	mov	r0, r1
   1479c:	bl	15aac <__lxstat64@plt+0x4ac8>
   147a0:	ldrb	r1, [r6, #4]
   147a4:	cmp	r0, #0
   147a8:	andne	r1, r1, #223	; 0xdf
   147ac:	mov	r0, #0
   147b0:	cmp	r1, r7
   147b4:	popne	{r4, r5, r6, r7, fp, pc}
   147b8:	cmp	r7, #0
   147bc:	beq	147d4 <__lxstat64@plt+0x37f0>
   147c0:	mov	r0, r6
   147c4:	mov	r1, r5
   147c8:	mov	r2, r4
   147cc:	pop	{r4, r5, r6, r7, fp, lr}
   147d0:	b	147dc <__lxstat64@plt+0x37f8>
   147d4:	mov	r0, #1
   147d8:	pop	{r4, r5, r6, r7, fp, pc}
   147dc:	push	{r4, r5, r6, sl, fp, lr}
   147e0:	add	fp, sp, #16
   147e4:	mov	r4, r2
   147e8:	mov	r6, r1
   147ec:	mov	r5, r0
   147f0:	mov	r0, r1
   147f4:	bl	15aac <__lxstat64@plt+0x4ac8>
   147f8:	ldrb	r1, [r5, #5]
   147fc:	cmp	r0, #0
   14800:	andne	r1, r1, #223	; 0xdf
   14804:	mov	r0, #0
   14808:	cmp	r1, r6
   1480c:	popne	{r4, r5, r6, sl, fp, pc}
   14810:	cmp	r6, #0
   14814:	beq	14828 <__lxstat64@plt+0x3844>
   14818:	mov	r0, r5
   1481c:	mov	r1, r4
   14820:	pop	{r4, r5, r6, sl, fp, lr}
   14824:	b	14830 <__lxstat64@plt+0x384c>
   14828:	mov	r0, #1
   1482c:	pop	{r4, r5, r6, sl, fp, pc}
   14830:	push	{r4, r5, fp, lr}
   14834:	add	fp, sp, #8
   14838:	mov	r5, r1
   1483c:	mov	r4, r0
   14840:	mov	r0, r1
   14844:	bl	15aac <__lxstat64@plt+0x4ac8>
   14848:	ldrb	r1, [r4, #6]
   1484c:	cmp	r0, #0
   14850:	andne	r1, r1, #223	; 0xdf
   14854:	mov	r0, #0
   14858:	cmp	r1, r5
   1485c:	popne	{r4, r5, fp, pc}
   14860:	cmp	r5, #0
   14864:	beq	14874 <__lxstat64@plt+0x3890>
   14868:	mov	r0, r4
   1486c:	pop	{r4, r5, fp, lr}
   14870:	b	1487c <__lxstat64@plt+0x3898>
   14874:	mov	r0, #1
   14878:	pop	{r4, r5, fp, pc}
   1487c:	push	{r4, sl, fp, lr}
   14880:	add	fp, sp, #8
   14884:	mov	r4, r0
   14888:	mov	r0, #0
   1488c:	bl	15aac <__lxstat64@plt+0x4ac8>
   14890:	ldrb	r1, [r4, #7]
   14894:	cmp	r0, #0
   14898:	beq	148b0 <__lxstat64@plt+0x38cc>
   1489c:	tst	r1, #223	; 0xdf
   148a0:	moveq	r0, #1
   148a4:	popeq	{r4, sl, fp, pc}
   148a8:	mov	r0, #0
   148ac:	pop	{r4, sl, fp, pc}
   148b0:	cmp	r1, #0
   148b4:	moveq	r0, #1
   148b8:	popeq	{r4, sl, fp, pc}
   148bc:	mov	r0, #0
   148c0:	pop	{r4, sl, fp, pc}
   148c4:	ldr	r0, [r0, #76]	; 0x4c
   148c8:	bx	lr
   148cc:	ldr	r0, [r0, #92]	; 0x5c
   148d0:	bx	lr
   148d4:	ldr	r0, [r0, #84]	; 0x54
   148d8:	bx	lr
   148dc:	mov	r0, #0
   148e0:	bx	lr
   148e4:	ldrd	r2, [r1, #72]	; 0x48
   148e8:	stm	r0, {r2, r3}
   148ec:	bx	lr
   148f0:	ldrd	r2, [r1, #88]	; 0x58
   148f4:	stm	r0, {r2, r3}
   148f8:	bx	lr
   148fc:	ldrd	r2, [r1, #80]	; 0x50
   14900:	stm	r0, {r2, r3}
   14904:	bx	lr
   14908:	mvn	r1, #0
   1490c:	str	r1, [r0]
   14910:	str	r1, [r0, #4]
   14914:	bx	lr
   14918:	bx	lr
   1491c:	b	14920 <__lxstat64@plt+0x393c>
   14920:	push	{r4, sl, fp, lr}
   14924:	add	fp, sp, #8
   14928:	ldrb	ip, [r1]
   1492c:	ldrb	r3, [r0]
   14930:	cmp	r3, #45	; 0x2d
   14934:	bne	14a10 <__lxstat64@plt+0x3a2c>
   14938:	ldrb	r4, [r0, #1]!
   1493c:	cmp	r4, #48	; 0x30
   14940:	beq	14938 <__lxstat64@plt+0x3954>
   14944:	cmp	ip, #45	; 0x2d
   14948:	bne	14b1c <__lxstat64@plt+0x3b38>
   1494c:	ldrb	ip, [r1, #1]!
   14950:	cmp	ip, #48	; 0x30
   14954:	beq	1494c <__lxstat64@plt+0x3968>
   14958:	cmp	ip, r4
   1495c:	bne	149a0 <__lxstat64@plt+0x39bc>
   14960:	sub	r2, r4, #48	; 0x30
   14964:	cmp	r2, #9
   14968:	bhi	149a0 <__lxstat64@plt+0x39bc>
   1496c:	mov	r2, #0
   14970:	add	r3, r1, r2
   14974:	ldrb	ip, [r3, #1]
   14978:	add	r3, r0, r2
   1497c:	ldrb	r4, [r3, #1]
   14980:	add	r2, r2, #1
   14984:	cmp	ip, r4
   14988:	bne	14998 <__lxstat64@plt+0x39b4>
   1498c:	sub	r3, r4, #48	; 0x30
   14990:	cmp	r3, #10
   14994:	bcc	14970 <__lxstat64@plt+0x398c>
   14998:	add	r1, r1, r2
   1499c:	add	r0, r0, r2
   149a0:	sub	r3, r4, #48	; 0x30
   149a4:	mov	r2, #0
   149a8:	cmp	r3, #9
   149ac:	mov	lr, #0
   149b0:	bhi	149d0 <__lxstat64@plt+0x39ec>
   149b4:	add	r0, r0, #1
   149b8:	mov	lr, #0
   149bc:	ldrb	r3, [r0, lr]
   149c0:	sub	r3, r3, #48	; 0x30
   149c4:	add	lr, lr, #1
   149c8:	cmp	r3, #10
   149cc:	bcc	149bc <__lxstat64@plt+0x39d8>
   149d0:	sub	r0, ip, #48	; 0x30
   149d4:	cmp	r0, #9
   149d8:	bhi	149f8 <__lxstat64@plt+0x3a14>
   149dc:	add	r0, r1, #1
   149e0:	mov	r2, #0
   149e4:	ldrb	r1, [r0, r2]
   149e8:	sub	r1, r1, #48	; 0x30
   149ec:	add	r2, r2, #1
   149f0:	cmp	r1, #10
   149f4:	bcc	149e4 <__lxstat64@plt+0x3a00>
   149f8:	cmp	lr, r2
   149fc:	bne	14b34 <__lxstat64@plt+0x3b50>
   14a00:	cmp	lr, #0
   14a04:	subne	lr, ip, r4
   14a08:	mov	r0, lr
   14a0c:	pop	{r4, sl, fp, pc}
   14a10:	cmp	ip, #45	; 0x2d
   14a14:	bne	14a64 <__lxstat64@plt+0x3a80>
   14a18:	add	r1, r1, #1
   14a1c:	ldrb	r2, [r1], #1
   14a20:	cmp	r2, #48	; 0x30
   14a24:	beq	14a1c <__lxstat64@plt+0x3a38>
   14a28:	sub	r1, r2, #48	; 0x30
   14a2c:	mov	lr, #1
   14a30:	cmp	r1, #10
   14a34:	bcc	14b2c <__lxstat64@plt+0x3b48>
   14a38:	cmp	r3, #48	; 0x30
   14a3c:	bne	14a50 <__lxstat64@plt+0x3a6c>
   14a40:	add	r0, r0, #1
   14a44:	ldrb	r3, [r0], #1
   14a48:	cmp	r3, #48	; 0x30
   14a4c:	beq	14a44 <__lxstat64@plt+0x3a60>
   14a50:	sub	r0, r3, #48	; 0x30
   14a54:	mov	lr, #0
   14a58:	cmp	r0, #10
   14a5c:	b	14b38 <__lxstat64@plt+0x3b54>
   14a60:	ldrb	r3, [r0, #1]!
   14a64:	cmp	r3, #48	; 0x30
   14a68:	beq	14a60 <__lxstat64@plt+0x3a7c>
   14a6c:	b	14a74 <__lxstat64@plt+0x3a90>
   14a70:	ldrb	ip, [r1, #1]!
   14a74:	cmp	ip, #48	; 0x30
   14a78:	beq	14a70 <__lxstat64@plt+0x3a8c>
   14a7c:	cmp	r3, ip
   14a80:	bne	14aac <__lxstat64@plt+0x3ac8>
   14a84:	sub	r2, r3, #48	; 0x30
   14a88:	cmp	r2, #9
   14a8c:	bhi	14aac <__lxstat64@plt+0x3ac8>
   14a90:	ldrb	ip, [r1, #1]!
   14a94:	ldrb	r3, [r0, #1]!
   14a98:	cmp	r3, ip
   14a9c:	bne	14aac <__lxstat64@plt+0x3ac8>
   14aa0:	sub	r2, r3, #48	; 0x30
   14aa4:	cmp	r2, #10
   14aa8:	bcc	14a90 <__lxstat64@plt+0x3aac>
   14aac:	sub	r4, r3, #48	; 0x30
   14ab0:	mov	r2, #0
   14ab4:	cmp	r4, #9
   14ab8:	mov	lr, #0
   14abc:	bhi	14adc <__lxstat64@plt+0x3af8>
   14ac0:	add	r0, r0, #1
   14ac4:	mov	lr, #0
   14ac8:	ldrb	r4, [r0, lr]
   14acc:	sub	r4, r4, #48	; 0x30
   14ad0:	add	lr, lr, #1
   14ad4:	cmp	r4, #10
   14ad8:	bcc	14ac8 <__lxstat64@plt+0x3ae4>
   14adc:	sub	r0, ip, #48	; 0x30
   14ae0:	cmp	r0, #9
   14ae4:	bhi	14b04 <__lxstat64@plt+0x3b20>
   14ae8:	add	r0, r1, #1
   14aec:	mov	r2, #0
   14af0:	ldrb	r1, [r0, r2]
   14af4:	sub	r1, r1, #48	; 0x30
   14af8:	add	r2, r2, #1
   14afc:	cmp	r1, #10
   14b00:	bcc	14af0 <__lxstat64@plt+0x3b0c>
   14b04:	cmp	lr, r2
   14b08:	bne	14b44 <__lxstat64@plt+0x3b60>
   14b0c:	cmp	lr, #0
   14b10:	subne	lr, r3, ip
   14b14:	mov	r0, lr
   14b18:	pop	{r4, sl, fp, pc}
   14b1c:	sub	r0, r4, #48	; 0x30
   14b20:	mvn	lr, #0
   14b24:	cmp	r0, #10
   14b28:	bcs	14b4c <__lxstat64@plt+0x3b68>
   14b2c:	mov	r0, lr
   14b30:	pop	{r4, sl, fp, pc}
   14b34:	mvn	lr, #0
   14b38:	movwcc	lr, #1
   14b3c:	mov	r0, lr
   14b40:	pop	{r4, sl, fp, pc}
   14b44:	mov	lr, #1
   14b48:	b	14b70 <__lxstat64@plt+0x3b8c>
   14b4c:	cmp	ip, #48	; 0x30
   14b50:	bne	14b64 <__lxstat64@plt+0x3b80>
   14b54:	add	r0, r1, #1
   14b58:	ldrb	ip, [r0], #1
   14b5c:	cmp	ip, #48	; 0x30
   14b60:	beq	14b58 <__lxstat64@plt+0x3b74>
   14b64:	sub	r0, ip, #48	; 0x30
   14b68:	mov	lr, #0
   14b6c:	cmp	r0, #10
   14b70:	mvncc	lr, #0
   14b74:	mov	r0, lr
   14b78:	pop	{r4, sl, fp, pc}
   14b7c:	andeq	r0, r0, r0
   14b80:	stm	r0, {r1, r2}
   14b84:	bx	lr
   14b88:	mov	ip, #0
   14b8c:	cmp	r0, r2
   14b90:	mov	r0, #0
   14b94:	movwgt	r0, #1
   14b98:	sublt	r0, r0, #1
   14b9c:	cmp	r1, r3
   14ba0:	movwgt	ip, #1
   14ba4:	sublt	ip, ip, #1
   14ba8:	add	r0, ip, r0, lsl #1
   14bac:	bx	lr
   14bb0:	mov	r2, #1
   14bb4:	asr	r3, r0, #31
   14bb8:	cmp	r0, #0
   14bbc:	addgt	r3, r2, r0, asr #31
   14bc0:	cmp	r1, #0
   14bc4:	movwne	r1, #1
   14bc8:	clz	r0, r0
   14bcc:	lsr	r0, r0, #5
   14bd0:	and	r0, r0, r1
   14bd4:	add	r0, r3, r0
   14bd8:	bx	lr
   14bdc:	nop	{0}
   14be0:	vldr	d16, [pc, #24]	; 14c00 <__lxstat64@plt+0x3c1c>
   14be4:	vmov	s0, r1
   14be8:	vcvt.f64.s32	d17, s0
   14bec:	vmov	s0, r0
   14bf0:	vcvt.f64.s32	d18, s0
   14bf4:	vdiv.f64	d16, d17, d16
   14bf8:	vadd.f64	d0, d16, d18
   14bfc:	bx	lr
   14c00:	andeq	r0, r0, r0
   14c04:	bicmi	ip, sp, r5, ror #26
   14c08:	push	{fp, lr}
   14c0c:	mov	fp, sp
   14c10:	push	{r2, r3}
   14c14:	mov	r2, #0
   14c18:	mov	r3, #0
   14c1c:	bl	14c28 <__lxstat64@plt+0x3c44>
   14c20:	mov	sp, fp
   14c24:	pop	{fp, pc}
   14c28:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14c2c:	add	fp, sp, #24
   14c30:	sub	sp, sp, #8
   14c34:	mov	r8, r3
   14c38:	mov	r7, r2
   14c3c:	mov	r5, r1
   14c40:	mov	r6, r0
   14c44:	ldr	r0, [fp, #8]
   14c48:	ldr	r1, [fp, #12]
   14c4c:	bl	15598 <__lxstat64@plt+0x45b4>
   14c50:	cmp	r0, #0
   14c54:	beq	14cb0 <__lxstat64@plt+0x3ccc>
   14c58:	mov	r4, r0
   14c5c:	cmp	r7, #0
   14c60:	beq	14c88 <__lxstat64@plt+0x3ca4>
   14c64:	movw	r0, #29167	; 0x71ef
   14c68:	movt	r0, #1
   14c6c:	stm	sp, {r0, r4}
   14c70:	mov	r0, r6
   14c74:	mov	r1, r5
   14c78:	mov	r2, r7
   14c7c:	mov	r3, r8
   14c80:	bl	10eb8 <error_at_line@plt>
   14c84:	b	14ca0 <__lxstat64@plt+0x3cbc>
   14c88:	movw	r2, #29167	; 0x71ef
   14c8c:	movt	r2, #1
   14c90:	mov	r0, r6
   14c94:	mov	r1, r5
   14c98:	mov	r3, r4
   14c9c:	bl	10ea0 <error@plt>
   14ca0:	mov	r0, r4
   14ca4:	sub	sp, fp, #24
   14ca8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14cac:	b	15cac <__lxstat64@plt+0x4cc8>
   14cb0:	bl	10f0c <__errno_location@plt>
   14cb4:	ldr	r4, [r0]
   14cb8:	movw	r1, #29424	; 0x72f0
   14cbc:	movt	r1, #1
   14cc0:	mov	r0, #0
   14cc4:	mov	r2, #5
   14cc8:	bl	10e10 <dcgettext@plt>
   14ccc:	mov	r2, r0
   14cd0:	mov	r0, #0
   14cd4:	mov	r1, r4
   14cd8:	bl	10ea0 <error@plt>
   14cdc:	bl	10fd8 <abort@plt>
   14ce0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14ce4:	add	fp, sp, #24
   14ce8:	sub	sp, sp, #32
   14cec:	mov	r4, r2
   14cf0:	mov	r8, r0
   14cf4:	ldr	r6, [fp, #12]
   14cf8:	ldr	r7, [fp, #8]
   14cfc:	cmp	r1, #0
   14d00:	beq	14d28 <__lxstat64@plt+0x3d44>
   14d04:	mov	r5, r1
   14d08:	str	r4, [sp]
   14d0c:	str	r3, [sp, #4]
   14d10:	movw	r2, #29456	; 0x7310
   14d14:	movt	r2, #1
   14d18:	mov	r0, r8
   14d1c:	mov	r1, #1
   14d20:	mov	r3, r5
   14d24:	b	14d40 <__lxstat64@plt+0x3d5c>
   14d28:	str	r3, [sp]
   14d2c:	movw	r2, #29468	; 0x731c
   14d30:	movt	r2, #1
   14d34:	mov	r0, r8
   14d38:	mov	r1, #1
   14d3c:	mov	r3, r4
   14d40:	bl	10f54 <__fprintf_chk@plt>
   14d44:	movw	r1, #29475	; 0x7323
   14d48:	movt	r1, #1
   14d4c:	mov	r0, #0
   14d50:	mov	r2, #5
   14d54:	bl	10e10 <dcgettext@plt>
   14d58:	mov	r3, r0
   14d5c:	movw	r0, #2022	; 0x7e6
   14d60:	str	r0, [sp]
   14d64:	movw	r2, #30193	; 0x75f1
   14d68:	movt	r2, #1
   14d6c:	mov	r0, r8
   14d70:	mov	r1, #1
   14d74:	bl	10f54 <__fprintf_chk@plt>
   14d78:	movw	r4, #25295	; 0x62cf
   14d7c:	movt	r4, #1
   14d80:	mov	r0, r4
   14d84:	mov	r1, r8
   14d88:	bl	10d98 <fputs_unlocked@plt>
   14d8c:	movw	r1, #29479	; 0x7327
   14d90:	movt	r1, #1
   14d94:	mov	r0, #0
   14d98:	mov	r2, #5
   14d9c:	bl	10e10 <dcgettext@plt>
   14da0:	mov	r2, r0
   14da4:	movw	r3, #29650	; 0x73d2
   14da8:	movt	r3, #1
   14dac:	mov	r0, r8
   14db0:	mov	r1, #1
   14db4:	bl	10f54 <__fprintf_chk@plt>
   14db8:	mov	r0, r4
   14dbc:	mov	r1, r8
   14dc0:	bl	10d98 <fputs_unlocked@plt>
   14dc4:	cmp	r6, #9
   14dc8:	bhi	14e04 <__lxstat64@plt+0x3e20>
   14dcc:	add	r0, pc, #0
   14dd0:	ldr	pc, [r0, r6, lsl #2]
   14dd4:	strdeq	r4, [r1], -ip
   14dd8:	andeq	r4, r1, r0, lsl lr
   14ddc:	andeq	r4, r1, r0, asr #28
   14de0:	andeq	r4, r1, r8, ror #28
   14de4:	muleq	r1, r0, lr
   14de8:			; <UNDEFINED> instruction: 0x00014eb8
   14dec:	andeq	r4, r1, r0, ror #29
   14df0:	andeq	r4, r1, r8, lsl pc
   14df4:			; <UNDEFINED> instruction: 0x00014fb8
   14df8:	andeq	r4, r1, r0, ror #30
   14dfc:	sub	sp, fp, #24
   14e00:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14e04:	movw	r1, #30003	; 0x7533
   14e08:	movt	r1, #1
   14e0c:	b	14f68 <__lxstat64@plt+0x3f84>
   14e10:	movw	r1, #29684	; 0x73f4
   14e14:	movt	r1, #1
   14e18:	mov	r0, #0
   14e1c:	mov	r2, #5
   14e20:	bl	10e10 <dcgettext@plt>
   14e24:	mov	r2, r0
   14e28:	ldr	r3, [r7]
   14e2c:	mov	r0, r8
   14e30:	mov	r1, #1
   14e34:	sub	sp, fp, #24
   14e38:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14e3c:	b	10f54 <__fprintf_chk@plt>
   14e40:	movw	r1, #29700	; 0x7404
   14e44:	movt	r1, #1
   14e48:	mov	r0, #0
   14e4c:	mov	r2, #5
   14e50:	bl	10e10 <dcgettext@plt>
   14e54:	mov	r2, r0
   14e58:	ldr	r3, [r7]
   14e5c:	ldr	r0, [r7, #4]
   14e60:	str	r0, [sp]
   14e64:	b	14f54 <__lxstat64@plt+0x3f70>
   14e68:	movw	r1, #29723	; 0x741b
   14e6c:	movt	r1, #1
   14e70:	mov	r0, #0
   14e74:	mov	r2, #5
   14e78:	bl	10e10 <dcgettext@plt>
   14e7c:	mov	r2, r0
   14e80:	ldr	r3, [r7]
   14e84:	ldmib	r7, {r0, r1}
   14e88:	stm	sp, {r0, r1}
   14e8c:	b	14f54 <__lxstat64@plt+0x3f70>
   14e90:	movw	r1, #29751	; 0x7437
   14e94:	movt	r1, #1
   14e98:	mov	r0, #0
   14e9c:	mov	r2, #5
   14ea0:	bl	10e10 <dcgettext@plt>
   14ea4:	mov	r2, r0
   14ea8:	ldr	r3, [r7]
   14eac:	ldmib	r7, {r0, r1, r7}
   14eb0:	stm	sp, {r0, r1, r7}
   14eb4:	b	14f54 <__lxstat64@plt+0x3f70>
   14eb8:	movw	r1, #29783	; 0x7457
   14ebc:	movt	r1, #1
   14ec0:	mov	r0, #0
   14ec4:	mov	r2, #5
   14ec8:	bl	10e10 <dcgettext@plt>
   14ecc:	mov	r2, r0
   14ed0:	ldr	r3, [r7]
   14ed4:	ldmib	r7, {r0, r1, r6, r7}
   14ed8:	stm	sp, {r0, r1, r6, r7}
   14edc:	b	14f54 <__lxstat64@plt+0x3f70>
   14ee0:	movw	r1, #29819	; 0x747b
   14ee4:	movt	r1, #1
   14ee8:	mov	r0, #0
   14eec:	mov	r2, #5
   14ef0:	bl	10e10 <dcgettext@plt>
   14ef4:	mov	r2, r0
   14ef8:	ldr	r3, [r7]
   14efc:	ldmib	r7, {r0, r1, r6}
   14f00:	ldr	r5, [r7, #16]
   14f04:	ldr	r7, [r7, #20]
   14f08:	stm	sp, {r0, r1, r6}
   14f0c:	str	r5, [sp, #12]
   14f10:	str	r7, [sp, #16]
   14f14:	b	14f54 <__lxstat64@plt+0x3f70>
   14f18:	movw	r1, #29859	; 0x74a3
   14f1c:	movt	r1, #1
   14f20:	mov	r0, #0
   14f24:	mov	r2, #5
   14f28:	bl	10e10 <dcgettext@plt>
   14f2c:	mov	r2, r0
   14f30:	ldr	r3, [r7]
   14f34:	ldmib	r7, {r0, r1, r6}
   14f38:	ldr	r5, [r7, #16]
   14f3c:	ldr	r4, [r7, #20]
   14f40:	ldr	r7, [r7, #24]
   14f44:	stm	sp, {r0, r1, r6}
   14f48:	str	r5, [sp, #12]
   14f4c:	str	r4, [sp, #16]
   14f50:	str	r7, [sp, #20]
   14f54:	mov	r0, r8
   14f58:	mov	r1, #1
   14f5c:	b	15008 <__lxstat64@plt+0x4024>
   14f60:	movw	r1, #29951	; 0x74ff
   14f64:	movt	r1, #1
   14f68:	mov	r0, #0
   14f6c:	mov	r2, #5
   14f70:	bl	10e10 <dcgettext@plt>
   14f74:	mov	ip, r0
   14f78:	ldr	r3, [r7]
   14f7c:	ldr	r0, [r7, #4]
   14f80:	ldr	r1, [r7, #8]
   14f84:	ldr	r6, [r7, #12]
   14f88:	ldr	r5, [r7, #16]
   14f8c:	ldr	r4, [r7, #20]
   14f90:	ldr	r2, [r7, #24]
   14f94:	ldr	lr, [r7, #28]
   14f98:	ldr	r7, [r7, #32]
   14f9c:	stm	sp, {r0, r1, r6}
   14fa0:	str	r5, [sp, #12]
   14fa4:	str	r4, [sp, #16]
   14fa8:	str	r2, [sp, #20]
   14fac:	str	lr, [sp, #24]
   14fb0:	str	r7, [sp, #28]
   14fb4:	b	14ffc <__lxstat64@plt+0x4018>
   14fb8:	movw	r1, #29903	; 0x74cf
   14fbc:	movt	r1, #1
   14fc0:	mov	r0, #0
   14fc4:	mov	r2, #5
   14fc8:	bl	10e10 <dcgettext@plt>
   14fcc:	mov	ip, r0
   14fd0:	ldr	r3, [r7]
   14fd4:	ldmib	r7, {r0, r1, r6}
   14fd8:	ldr	r5, [r7, #16]
   14fdc:	ldr	r4, [r7, #20]
   14fe0:	ldr	r2, [r7, #24]
   14fe4:	ldr	r7, [r7, #28]
   14fe8:	stm	sp, {r0, r1, r6}
   14fec:	str	r5, [sp, #12]
   14ff0:	str	r4, [sp, #16]
   14ff4:	str	r2, [sp, #20]
   14ff8:	str	r7, [sp, #24]
   14ffc:	mov	r0, r8
   15000:	mov	r1, #1
   15004:	mov	r2, ip
   15008:	bl	10f54 <__fprintf_chk@plt>
   1500c:	sub	sp, fp, #24
   15010:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15014:	push	{r4, sl, fp, lr}
   15018:	add	fp, sp, #8
   1501c:	sub	sp, sp, #8
   15020:	mov	lr, #0
   15024:	ldr	ip, [fp, #8]
   15028:	ldr	r4, [ip, lr, lsl #2]
   1502c:	add	lr, lr, #1
   15030:	cmp	r4, #0
   15034:	bne	15028 <__lxstat64@plt+0x4044>
   15038:	sub	r4, lr, #1
   1503c:	str	ip, [sp]
   15040:	str	r4, [sp, #4]
   15044:	bl	14ce0 <__lxstat64@plt+0x3cfc>
   15048:	sub	sp, fp, #8
   1504c:	pop	{r4, sl, fp, pc}
   15050:	push	{r4, r5, fp, lr}
   15054:	add	fp, sp, #8
   15058:	sub	sp, sp, #48	; 0x30
   1505c:	mov	ip, #0
   15060:	ldr	r4, [fp, #8]
   15064:	add	lr, sp, #8
   15068:	ldr	r5, [r4]
   1506c:	str	r5, [lr, ip, lsl #2]
   15070:	cmp	r5, #0
   15074:	beq	15088 <__lxstat64@plt+0x40a4>
   15078:	add	ip, ip, #1
   1507c:	add	r4, r4, #4
   15080:	cmp	ip, #10
   15084:	bcc	15068 <__lxstat64@plt+0x4084>
   15088:	str	lr, [sp]
   1508c:	str	ip, [sp, #4]
   15090:	bl	14ce0 <__lxstat64@plt+0x3cfc>
   15094:	sub	sp, fp, #8
   15098:	pop	{r4, r5, fp, pc}
   1509c:	push	{fp, lr}
   150a0:	mov	fp, sp
   150a4:	sub	sp, sp, #8
   150a8:	add	ip, fp, #8
   150ac:	str	ip, [sp, #4]
   150b0:	str	ip, [sp]
   150b4:	bl	15050 <__lxstat64@plt+0x406c>
   150b8:	mov	sp, fp
   150bc:	pop	{fp, pc}
   150c0:	push	{fp, lr}
   150c4:	mov	fp, sp
   150c8:	movw	r0, #33084	; 0x813c
   150cc:	movt	r0, #2
   150d0:	ldr	r1, [r0]
   150d4:	movw	r0, #25295	; 0x62cf
   150d8:	movt	r0, #1
   150dc:	bl	10d98 <fputs_unlocked@plt>
   150e0:	movw	r1, #30063	; 0x756f
   150e4:	movt	r1, #1
   150e8:	mov	r0, #0
   150ec:	mov	r2, #5
   150f0:	bl	10e10 <dcgettext@plt>
   150f4:	mov	r1, r0
   150f8:	movw	r2, #30083	; 0x7583
   150fc:	movt	r2, #1
   15100:	mov	r0, #1
   15104:	bl	10f3c <__printf_chk@plt>
   15108:	movw	r1, #30105	; 0x7599
   1510c:	movt	r1, #1
   15110:	mov	r0, #0
   15114:	mov	r2, #5
   15118:	bl	10e10 <dcgettext@plt>
   1511c:	mov	r1, r0
   15120:	movw	r2, #28402	; 0x6ef2
   15124:	movt	r2, #1
   15128:	movw	r3, #28597	; 0x6fb5
   1512c:	movt	r3, #1
   15130:	mov	r0, #1
   15134:	bl	10f3c <__printf_chk@plt>
   15138:	movw	r1, #30125	; 0x75ad
   1513c:	movt	r1, #1
   15140:	mov	r0, #0
   15144:	mov	r2, #5
   15148:	bl	10e10 <dcgettext@plt>
   1514c:	mov	r1, r0
   15150:	movw	r2, #30164	; 0x75d4
   15154:	movt	r2, #1
   15158:	mov	r0, #1
   1515c:	pop	{fp, lr}
   15160:	b	10f3c <__printf_chk@plt>
   15164:	b	15168 <__lxstat64@plt+0x4184>
   15168:	push	{r4, r5, r6, sl, fp, lr}
   1516c:	add	fp, sp, #16
   15170:	mov	r4, r2
   15174:	mov	r5, r1
   15178:	mov	r6, r0
   1517c:	bl	15e60 <__lxstat64@plt+0x4e7c>
   15180:	cmp	r0, #0
   15184:	popne	{r4, r5, r6, sl, fp, pc}
   15188:	cmp	r6, #0
   1518c:	beq	151a0 <__lxstat64@plt+0x41bc>
   15190:	cmp	r5, #0
   15194:	cmpne	r4, #0
   15198:	bne	151a0 <__lxstat64@plt+0x41bc>
   1519c:	pop	{r4, r5, r6, sl, fp, pc}
   151a0:	bl	15554 <__lxstat64@plt+0x4570>
   151a4:	push	{fp, lr}
   151a8:	mov	fp, sp
   151ac:	bl	15774 <__lxstat64@plt+0x4790>
   151b0:	bl	151b8 <__lxstat64@plt+0x41d4>
   151b4:	pop	{fp, pc}
   151b8:	cmp	r0, #0
   151bc:	bxne	lr
   151c0:	push	{fp, lr}
   151c4:	mov	fp, sp
   151c8:	bl	15554 <__lxstat64@plt+0x4570>
   151cc:	push	{fp, lr}
   151d0:	mov	fp, sp
   151d4:	bl	15d94 <__lxstat64@plt+0x4db0>
   151d8:	bl	151b8 <__lxstat64@plt+0x41d4>
   151dc:	pop	{fp, pc}
   151e0:	b	151a4 <__lxstat64@plt+0x41c0>
   151e4:	push	{r4, r5, fp, lr}
   151e8:	add	fp, sp, #8
   151ec:	mov	r4, r1
   151f0:	mov	r5, r0
   151f4:	bl	157a4 <__lxstat64@plt+0x47c0>
   151f8:	cmp	r0, #0
   151fc:	popne	{r4, r5, fp, pc}
   15200:	cmp	r5, #0
   15204:	beq	15214 <__lxstat64@plt+0x4230>
   15208:	cmp	r4, #0
   1520c:	bne	15214 <__lxstat64@plt+0x4230>
   15210:	pop	{r4, r5, fp, pc}
   15214:	bl	15554 <__lxstat64@plt+0x4570>
   15218:	push	{fp, lr}
   1521c:	mov	fp, sp
   15220:	bl	15d98 <__lxstat64@plt+0x4db4>
   15224:	bl	151b8 <__lxstat64@plt+0x41d4>
   15228:	pop	{fp, pc}
   1522c:	push	{fp, lr}
   15230:	mov	fp, sp
   15234:	bl	15da8 <__lxstat64@plt+0x4dc4>
   15238:	bl	151b8 <__lxstat64@plt+0x41d4>
   1523c:	pop	{fp, pc}
   15240:	push	{fp, lr}
   15244:	mov	fp, sp
   15248:	mov	r2, r1
   1524c:	mov	r1, r0
   15250:	mov	r0, #0
   15254:	bl	15168 <__lxstat64@plt+0x4184>
   15258:	pop	{fp, pc}
   1525c:	mov	r2, r1
   15260:	mov	r1, r0
   15264:	mov	r0, #0
   15268:	b	1522c <__lxstat64@plt+0x4248>
   1526c:	mov	r2, #1
   15270:	b	15274 <__lxstat64@plt+0x4290>
   15274:	push	{r4, r5, fp, lr}
   15278:	add	fp, sp, #8
   1527c:	mov	r4, r1
   15280:	ldr	r5, [r1]
   15284:	cmp	r0, #0
   15288:	beq	152a0 <__lxstat64@plt+0x42bc>
   1528c:	mov	r1, #1
   15290:	add	r1, r1, r5, lsr #1
   15294:	adds	r5, r5, r1
   15298:	bcc	152b8 <__lxstat64@plt+0x42d4>
   1529c:	bl	15554 <__lxstat64@plt+0x4570>
   152a0:	cmp	r5, #0
   152a4:	bne	152b8 <__lxstat64@plt+0x42d4>
   152a8:	mov	r1, #64	; 0x40
   152ac:	udiv	r5, r1, r2
   152b0:	cmp	r2, #64	; 0x40
   152b4:	addhi	r5, r5, #1
   152b8:	mov	r1, r5
   152bc:	bl	15168 <__lxstat64@plt+0x4184>
   152c0:	str	r5, [r4]
   152c4:	pop	{r4, r5, fp, pc}
   152c8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   152cc:	add	fp, sp, #24
   152d0:	mov	r8, r1
   152d4:	ldr	r6, [r1]
   152d8:	add	r1, r6, r6, asr #1
   152dc:	cmp	r1, r6
   152e0:	mvnvs	r1, #-2147483648	; 0x80000000
   152e4:	cmp	r1, r3
   152e8:	mov	r5, r1
   152ec:	movgt	r5, r3
   152f0:	cmn	r3, #1
   152f4:	movle	r5, r1
   152f8:	ldr	r4, [fp, #8]
   152fc:	cmn	r4, #1
   15300:	ble	15328 <__lxstat64@plt+0x4344>
   15304:	cmp	r4, #0
   15308:	beq	1537c <__lxstat64@plt+0x4398>
   1530c:	cmn	r5, #1
   15310:	ble	15350 <__lxstat64@plt+0x436c>
   15314:	mvn	r7, #-2147483648	; 0x80000000
   15318:	udiv	r1, r7, r4
   1531c:	cmp	r1, r5
   15320:	bge	1537c <__lxstat64@plt+0x4398>
   15324:	b	1538c <__lxstat64@plt+0x43a8>
   15328:	cmn	r5, #1
   1532c:	ble	1536c <__lxstat64@plt+0x4388>
   15330:	cmn	r4, #1
   15334:	beq	1537c <__lxstat64@plt+0x4398>
   15338:	mov	r1, #-2147483648	; 0x80000000
   1533c:	sdiv	r1, r1, r4
   15340:	mvn	r7, #-2147483648	; 0x80000000
   15344:	cmp	r1, r5
   15348:	bge	1537c <__lxstat64@plt+0x4398>
   1534c:	b	1538c <__lxstat64@plt+0x43a8>
   15350:	beq	1537c <__lxstat64@plt+0x4398>
   15354:	mov	r1, #-2147483648	; 0x80000000
   15358:	sdiv	r1, r1, r5
   1535c:	mvn	r7, #-2147483648	; 0x80000000
   15360:	cmp	r1, r4
   15364:	bge	1537c <__lxstat64@plt+0x4398>
   15368:	b	1538c <__lxstat64@plt+0x43a8>
   1536c:	mvn	r7, #-2147483648	; 0x80000000
   15370:	sdiv	r1, r7, r4
   15374:	cmp	r5, r1
   15378:	blt	1538c <__lxstat64@plt+0x43a8>
   1537c:	mul	r1, r5, r4
   15380:	mov	r7, #64	; 0x40
   15384:	cmp	r1, #63	; 0x3f
   15388:	bgt	15394 <__lxstat64@plt+0x43b0>
   1538c:	sdiv	r5, r7, r4
   15390:	mul	r1, r5, r4
   15394:	cmp	r0, #0
   15398:	moveq	r7, #0
   1539c:	streq	r7, [r8]
   153a0:	sub	r7, r5, r6
   153a4:	cmp	r7, r2
   153a8:	bge	15454 <__lxstat64@plt+0x4470>
   153ac:	add	r5, r6, r2
   153b0:	mov	r1, #0
   153b4:	cmp	r5, r3
   153b8:	mov	r2, #0
   153bc:	movwgt	r2, #1
   153c0:	cmn	r3, #1
   153c4:	movwgt	r1, #1
   153c8:	cmp	r5, r6
   153cc:	bvs	1543c <__lxstat64@plt+0x4458>
   153d0:	ands	r1, r1, r2
   153d4:	bne	1543c <__lxstat64@plt+0x4458>
   153d8:	cmn	r4, #1
   153dc:	ble	15404 <__lxstat64@plt+0x4420>
   153e0:	cmp	r4, #0
   153e4:	beq	15450 <__lxstat64@plt+0x446c>
   153e8:	cmn	r5, #1
   153ec:	ble	15428 <__lxstat64@plt+0x4444>
   153f0:	mvn	r1, #-2147483648	; 0x80000000
   153f4:	udiv	r1, r1, r4
   153f8:	cmp	r1, r5
   153fc:	bge	15450 <__lxstat64@plt+0x446c>
   15400:	b	1543c <__lxstat64@plt+0x4458>
   15404:	cmn	r5, #1
   15408:	ble	15440 <__lxstat64@plt+0x445c>
   1540c:	cmn	r4, #1
   15410:	beq	15450 <__lxstat64@plt+0x446c>
   15414:	mov	r1, #-2147483648	; 0x80000000
   15418:	sdiv	r1, r1, r4
   1541c:	cmp	r1, r5
   15420:	bge	15450 <__lxstat64@plt+0x446c>
   15424:	b	1543c <__lxstat64@plt+0x4458>
   15428:	beq	15450 <__lxstat64@plt+0x446c>
   1542c:	mov	r1, #-2147483648	; 0x80000000
   15430:	sdiv	r1, r1, r5
   15434:	cmp	r1, r4
   15438:	bge	15450 <__lxstat64@plt+0x446c>
   1543c:	bl	15554 <__lxstat64@plt+0x4570>
   15440:	mvn	r1, #-2147483648	; 0x80000000
   15444:	sdiv	r1, r1, r4
   15448:	cmp	r5, r1
   1544c:	blt	1543c <__lxstat64@plt+0x4458>
   15450:	mul	r1, r5, r4
   15454:	bl	151e4 <__lxstat64@plt+0x4200>
   15458:	str	r5, [r8]
   1545c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15460:	mov	r1, #1
   15464:	b	15468 <__lxstat64@plt+0x4484>
   15468:	push	{fp, lr}
   1546c:	mov	fp, sp
   15470:	bl	15720 <__lxstat64@plt+0x473c>
   15474:	bl	151b8 <__lxstat64@plt+0x41d4>
   15478:	pop	{fp, pc}
   1547c:	mov	r1, #1
   15480:	b	15484 <__lxstat64@plt+0x44a0>
   15484:	push	{fp, lr}
   15488:	mov	fp, sp
   1548c:	bl	15da4 <__lxstat64@plt+0x4dc0>
   15490:	bl	151b8 <__lxstat64@plt+0x41d4>
   15494:	pop	{fp, pc}
   15498:	push	{r4, r5, r6, sl, fp, lr}
   1549c:	add	fp, sp, #16
   154a0:	mov	r4, r1
   154a4:	mov	r5, r0
   154a8:	mov	r0, r1
   154ac:	bl	151a4 <__lxstat64@plt+0x41c0>
   154b0:	mov	r6, r0
   154b4:	mov	r1, r5
   154b8:	mov	r2, r4
   154bc:	bl	10dec <memcpy@plt>
   154c0:	mov	r0, r6
   154c4:	pop	{r4, r5, r6, sl, fp, pc}
   154c8:	push	{r4, r5, r6, sl, fp, lr}
   154cc:	add	fp, sp, #16
   154d0:	mov	r4, r1
   154d4:	mov	r5, r0
   154d8:	mov	r0, r1
   154dc:	bl	151cc <__lxstat64@plt+0x41e8>
   154e0:	mov	r6, r0
   154e4:	mov	r1, r5
   154e8:	mov	r2, r4
   154ec:	bl	10dec <memcpy@plt>
   154f0:	mov	r0, r6
   154f4:	pop	{r4, r5, r6, sl, fp, pc}
   154f8:	push	{r4, r5, r6, sl, fp, lr}
   154fc:	add	fp, sp, #16
   15500:	mov	r4, r1
   15504:	mov	r5, r0
   15508:	add	r0, r1, #1
   1550c:	bl	151cc <__lxstat64@plt+0x41e8>
   15510:	mov	r6, r0
   15514:	mov	r0, #0
   15518:	strb	r0, [r6, r4]
   1551c:	mov	r0, r6
   15520:	mov	r1, r5
   15524:	mov	r2, r4
   15528:	bl	10dec <memcpy@plt>
   1552c:	mov	r0, r6
   15530:	pop	{r4, r5, r6, sl, fp, pc}
   15534:	push	{r4, sl, fp, lr}
   15538:	add	fp, sp, #8
   1553c:	mov	r4, r0
   15540:	bl	10f00 <strlen@plt>
   15544:	add	r1, r0, #1
   15548:	mov	r0, r4
   1554c:	pop	{r4, sl, fp, lr}
   15550:	b	15498 <__lxstat64@plt+0x44b4>
   15554:	push	{fp, lr}
   15558:	mov	fp, sp
   1555c:	movw	r0, #33004	; 0x80ec
   15560:	movt	r0, #2
   15564:	ldr	r4, [r0]
   15568:	movw	r1, #30240	; 0x7620
   1556c:	movt	r1, #1
   15570:	mov	r0, #0
   15574:	mov	r2, #5
   15578:	bl	10e10 <dcgettext@plt>
   1557c:	mov	r3, r0
   15580:	movw	r2, #29167	; 0x71ef
   15584:	movt	r2, #1
   15588:	mov	r0, r4
   1558c:	mov	r1, #0
   15590:	bl	10ea0 <error@plt>
   15594:	bl	10fd8 <abort@plt>
   15598:	push	{fp, lr}
   1559c:	mov	fp, sp
   155a0:	sub	sp, sp, #8
   155a4:	mov	ip, r1
   155a8:	mov	r2, r0
   155ac:	mov	r0, #0
   155b0:	b	155b8 <__lxstat64@plt+0x45d4>
   155b4:	add	r0, r0, #1
   155b8:	mov	r1, r2
   155bc:	ldrb	r3, [r1, r0, lsl #1]!
   155c0:	cmp	r3, #37	; 0x25
   155c4:	bne	155d8 <__lxstat64@plt+0x45f4>
   155c8:	ldrb	r1, [r1, #1]
   155cc:	cmp	r1, #115	; 0x73
   155d0:	beq	155b4 <__lxstat64@plt+0x45d0>
   155d4:	b	155f0 <__lxstat64@plt+0x460c>
   155d8:	cmp	r3, #0
   155dc:	bne	155f0 <__lxstat64@plt+0x460c>
   155e0:	mov	r1, ip
   155e4:	bl	15634 <__lxstat64@plt+0x4650>
   155e8:	mov	sp, fp
   155ec:	pop	{fp, pc}
   155f0:	add	r0, sp, #4
   155f4:	mov	r1, #1
   155f8:	mov	r3, ip
   155fc:	bl	10f24 <__vasprintf_chk@plt>
   15600:	cmn	r0, #1
   15604:	ble	15614 <__lxstat64@plt+0x4630>
   15608:	ldr	r0, [sp, #4]
   1560c:	mov	sp, fp
   15610:	pop	{fp, pc}
   15614:	bl	10f0c <__errno_location@plt>
   15618:	ldr	r1, [r0]
   1561c:	mov	r0, #0
   15620:	cmp	r1, #12
   15624:	beq	15630 <__lxstat64@plt+0x464c>
   15628:	mov	sp, fp
   1562c:	pop	{fp, pc}
   15630:	bl	15554 <__lxstat64@plt+0x4570>
   15634:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15638:	add	fp, sp, #24
   1563c:	sub	sp, sp, #8
   15640:	mov	r4, r0
   15644:	str	r1, [sp, #4]
   15648:	ldr	r0, [sp, #4]
   1564c:	str	r0, [sp]
   15650:	cmp	r4, #0
   15654:	beq	156e8 <__lxstat64@plt+0x4704>
   15658:	mov	r5, #0
   1565c:	mov	r6, r4
   15660:	ldr	r0, [sp]
   15664:	add	r1, r0, #4
   15668:	str	r1, [sp]
   1566c:	ldr	r0, [r0]
   15670:	bl	10f00 <strlen@plt>
   15674:	mov	r1, r0
   15678:	mov	r0, r5
   1567c:	bl	15e9c <__lxstat64@plt+0x4eb8>
   15680:	mov	r5, r0
   15684:	subs	r6, r6, #1
   15688:	bne	15660 <__lxstat64@plt+0x467c>
   1568c:	cmn	r5, #1
   15690:	ble	15704 <__lxstat64@plt+0x4720>
   15694:	add	r0, r5, #1
   15698:	bl	151a4 <__lxstat64@plt+0x41c0>
   1569c:	mov	r8, r0
   156a0:	mov	r6, r0
   156a4:	cmp	r4, #0
   156a8:	beq	156f8 <__lxstat64@plt+0x4714>
   156ac:	ldr	r0, [sp, #4]
   156b0:	add	r1, r0, #4
   156b4:	str	r1, [sp, #4]
   156b8:	ldr	r7, [r0]
   156bc:	mov	r0, r7
   156c0:	bl	10f00 <strlen@plt>
   156c4:	mov	r5, r0
   156c8:	mov	r0, r6
   156cc:	mov	r1, r7
   156d0:	mov	r2, r5
   156d4:	bl	10dec <memcpy@plt>
   156d8:	add	r6, r6, r5
   156dc:	subs	r4, r4, #1
   156e0:	bne	156ac <__lxstat64@plt+0x46c8>
   156e4:	b	156f8 <__lxstat64@plt+0x4714>
   156e8:	mov	r0, #1
   156ec:	bl	151a4 <__lxstat64@plt+0x41c0>
   156f0:	mov	r8, r0
   156f4:	mov	r6, r0
   156f8:	mov	r0, #0
   156fc:	strb	r0, [r6]
   15700:	b	15714 <__lxstat64@plt+0x4730>
   15704:	bl	10f0c <__errno_location@plt>
   15708:	mov	r1, #75	; 0x4b
   1570c:	str	r1, [r0]
   15710:	mov	r8, #0
   15714:	mov	r0, r8
   15718:	sub	sp, fp, #24
   1571c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15720:	clz	r2, r1
   15724:	lsr	r2, r2, #5
   15728:	clz	r3, r0
   1572c:	lsr	r3, r3, #5
   15730:	orrs	r2, r3, r2
   15734:	movwne	r1, #1
   15738:	movwne	r0, #1
   1573c:	cmp	r1, #0
   15740:	beq	15770 <__lxstat64@plt+0x478c>
   15744:	mvn	r2, #-2147483648	; 0x80000000
   15748:	udiv	r2, r2, r1
   1574c:	cmp	r2, r0
   15750:	bcs	15770 <__lxstat64@plt+0x478c>
   15754:	push	{fp, lr}
   15758:	mov	fp, sp
   1575c:	bl	10f0c <__errno_location@plt>
   15760:	mov	r1, #12
   15764:	str	r1, [r0]
   15768:	mov	r0, #0
   1576c:	pop	{fp, pc}
   15770:	b	10d8c <calloc@plt>
   15774:	cmp	r0, #0
   15778:	movweq	r0, #1
   1577c:	cmn	r0, #1
   15780:	ble	15788 <__lxstat64@plt+0x47a4>
   15784:	b	10eac <malloc@plt>
   15788:	push	{fp, lr}
   1578c:	mov	fp, sp
   15790:	bl	10f0c <__errno_location@plt>
   15794:	mov	r1, #12
   15798:	str	r1, [r0]
   1579c:	mov	r0, #0
   157a0:	pop	{fp, pc}
   157a4:	push	{fp, lr}
   157a8:	mov	fp, sp
   157ac:	cmp	r0, #0
   157b0:	beq	157cc <__lxstat64@plt+0x47e8>
   157b4:	cmp	r1, #0
   157b8:	beq	157d8 <__lxstat64@plt+0x47f4>
   157bc:	cmn	r1, #1
   157c0:	ble	157e4 <__lxstat64@plt+0x4800>
   157c4:	pop	{fp, lr}
   157c8:	b	10e1c <realloc@plt>
   157cc:	mov	r0, r1
   157d0:	pop	{fp, lr}
   157d4:	b	15774 <__lxstat64@plt+0x4790>
   157d8:	bl	15cac <__lxstat64@plt+0x4cc8>
   157dc:	mov	r0, #0
   157e0:	pop	{fp, pc}
   157e4:	bl	10f0c <__errno_location@plt>
   157e8:	mov	r1, #12
   157ec:	str	r1, [r0]
   157f0:	mov	r0, #0
   157f4:	pop	{fp, pc}
   157f8:	mov	r1, r0
   157fc:	sub	r2, r0, #65	; 0x41
   15800:	mov	r0, #1
   15804:	cmp	r2, #26
   15808:	subcs	r2, r1, #97	; 0x61
   1580c:	cmpcs	r2, #26
   15810:	bcs	15818 <__lxstat64@plt+0x4834>
   15814:	bx	lr
   15818:	sub	r1, r1, #48	; 0x30
   1581c:	cmp	r1, #10
   15820:	movcs	r0, #0
   15824:	bx	lr
   15828:	mov	r1, r0
   1582c:	sub	r2, r0, #65	; 0x41
   15830:	mov	r0, #1
   15834:	cmp	r2, #26
   15838:	subcs	r1, r1, #97	; 0x61
   1583c:	cmpcs	r1, #26
   15840:	movcs	r0, #0
   15844:	bx	lr
   15848:	mov	r1, #0
   1584c:	cmp	r0, #128	; 0x80
   15850:	movwcc	r1, #1
   15854:	mov	r0, r1
   15858:	bx	lr
   1585c:	sub	r1, r0, #9
   15860:	clz	r1, r1
   15864:	lsr	r1, r1, #5
   15868:	sub	r0, r0, #32
   1586c:	clz	r0, r0
   15870:	lsr	r0, r0, #5
   15874:	orr	r0, r0, r1
   15878:	bx	lr
   1587c:	mov	r1, r0
   15880:	mov	r0, #1
   15884:	cmp	r1, #32
   15888:	bxcc	lr
   1588c:	cmp	r1, #127	; 0x7f
   15890:	movne	r0, #0
   15894:	bx	lr
   15898:	sub	r1, r0, #48	; 0x30
   1589c:	mov	r0, #0
   158a0:	cmp	r1, #10
   158a4:	movwcc	r0, #1
   158a8:	bx	lr
   158ac:	sub	r1, r0, #33	; 0x21
   158b0:	mov	r0, #0
   158b4:	cmp	r1, #94	; 0x5e
   158b8:	movwcc	r0, #1
   158bc:	bx	lr
   158c0:	sub	r1, r0, #97	; 0x61
   158c4:	mov	r0, #0
   158c8:	cmp	r1, #26
   158cc:	movwcc	r0, #1
   158d0:	bx	lr
   158d4:	sub	r1, r0, #32
   158d8:	mov	r0, #0
   158dc:	cmp	r1, #95	; 0x5f
   158e0:	movwcc	r0, #1
   158e4:	bx	lr
   158e8:	sub	r1, r0, #33	; 0x21
   158ec:	cmp	r1, #93	; 0x5d
   158f0:	bhi	15a7c <__lxstat64@plt+0x4a98>
   158f4:	mov	r0, #1
   158f8:	add	r2, pc, #0
   158fc:	ldr	pc, [r2, r1, lsl #2]
   15900:	andeq	r5, r1, r8, ror sl
   15904:	andeq	r5, r1, r8, ror sl
   15908:	andeq	r5, r1, r8, ror sl
   1590c:	andeq	r5, r1, r8, ror sl
   15910:	andeq	r5, r1, r8, ror sl
   15914:	andeq	r5, r1, r8, ror sl
   15918:	andeq	r5, r1, r8, ror sl
   1591c:	andeq	r5, r1, r8, ror sl
   15920:	andeq	r5, r1, r8, ror sl
   15924:	andeq	r5, r1, r8, ror sl
   15928:	andeq	r5, r1, r8, ror sl
   1592c:	andeq	r5, r1, r8, ror sl
   15930:	andeq	r5, r1, r8, ror sl
   15934:	andeq	r5, r1, r8, ror sl
   15938:	andeq	r5, r1, r8, ror sl
   1593c:	andeq	r5, r1, ip, ror sl
   15940:	andeq	r5, r1, ip, ror sl
   15944:	andeq	r5, r1, ip, ror sl
   15948:	andeq	r5, r1, ip, ror sl
   1594c:	andeq	r5, r1, ip, ror sl
   15950:	andeq	r5, r1, ip, ror sl
   15954:	andeq	r5, r1, ip, ror sl
   15958:	andeq	r5, r1, ip, ror sl
   1595c:	andeq	r5, r1, ip, ror sl
   15960:	andeq	r5, r1, ip, ror sl
   15964:	andeq	r5, r1, r8, ror sl
   15968:	andeq	r5, r1, r8, ror sl
   1596c:	andeq	r5, r1, r8, ror sl
   15970:	andeq	r5, r1, r8, ror sl
   15974:	andeq	r5, r1, r8, ror sl
   15978:	andeq	r5, r1, r8, ror sl
   1597c:	andeq	r5, r1, r8, ror sl
   15980:	andeq	r5, r1, ip, ror sl
   15984:	andeq	r5, r1, ip, ror sl
   15988:	andeq	r5, r1, ip, ror sl
   1598c:	andeq	r5, r1, ip, ror sl
   15990:	andeq	r5, r1, ip, ror sl
   15994:	andeq	r5, r1, ip, ror sl
   15998:	andeq	r5, r1, ip, ror sl
   1599c:	andeq	r5, r1, ip, ror sl
   159a0:	andeq	r5, r1, ip, ror sl
   159a4:	andeq	r5, r1, ip, ror sl
   159a8:	andeq	r5, r1, ip, ror sl
   159ac:	andeq	r5, r1, ip, ror sl
   159b0:	andeq	r5, r1, ip, ror sl
   159b4:	andeq	r5, r1, ip, ror sl
   159b8:	andeq	r5, r1, ip, ror sl
   159bc:	andeq	r5, r1, ip, ror sl
   159c0:	andeq	r5, r1, ip, ror sl
   159c4:	andeq	r5, r1, ip, ror sl
   159c8:	andeq	r5, r1, ip, ror sl
   159cc:	andeq	r5, r1, ip, ror sl
   159d0:	andeq	r5, r1, ip, ror sl
   159d4:	andeq	r5, r1, ip, ror sl
   159d8:	andeq	r5, r1, ip, ror sl
   159dc:	andeq	r5, r1, ip, ror sl
   159e0:	andeq	r5, r1, ip, ror sl
   159e4:	andeq	r5, r1, ip, ror sl
   159e8:	andeq	r5, r1, r8, ror sl
   159ec:	andeq	r5, r1, r8, ror sl
   159f0:	andeq	r5, r1, r8, ror sl
   159f4:	andeq	r5, r1, r8, ror sl
   159f8:	andeq	r5, r1, r8, ror sl
   159fc:	andeq	r5, r1, r8, ror sl
   15a00:	andeq	r5, r1, ip, ror sl
   15a04:	andeq	r5, r1, ip, ror sl
   15a08:	andeq	r5, r1, ip, ror sl
   15a0c:	andeq	r5, r1, ip, ror sl
   15a10:	andeq	r5, r1, ip, ror sl
   15a14:	andeq	r5, r1, ip, ror sl
   15a18:	andeq	r5, r1, ip, ror sl
   15a1c:	andeq	r5, r1, ip, ror sl
   15a20:	andeq	r5, r1, ip, ror sl
   15a24:	andeq	r5, r1, ip, ror sl
   15a28:	andeq	r5, r1, ip, ror sl
   15a2c:	andeq	r5, r1, ip, ror sl
   15a30:	andeq	r5, r1, ip, ror sl
   15a34:	andeq	r5, r1, ip, ror sl
   15a38:	andeq	r5, r1, ip, ror sl
   15a3c:	andeq	r5, r1, ip, ror sl
   15a40:	andeq	r5, r1, ip, ror sl
   15a44:	andeq	r5, r1, ip, ror sl
   15a48:	andeq	r5, r1, ip, ror sl
   15a4c:	andeq	r5, r1, ip, ror sl
   15a50:	andeq	r5, r1, ip, ror sl
   15a54:	andeq	r5, r1, ip, ror sl
   15a58:	andeq	r5, r1, ip, ror sl
   15a5c:	andeq	r5, r1, ip, ror sl
   15a60:	andeq	r5, r1, ip, ror sl
   15a64:	andeq	r5, r1, ip, ror sl
   15a68:	andeq	r5, r1, r8, ror sl
   15a6c:	andeq	r5, r1, r8, ror sl
   15a70:	andeq	r5, r1, r8, ror sl
   15a74:	andeq	r5, r1, r8, ror sl
   15a78:	bx	lr
   15a7c:	mov	r0, #0
   15a80:	bx	lr
   15a84:	sub	r0, r0, #9
   15a88:	cmp	r0, #23
   15a8c:	movhi	r0, #0
   15a90:	bxhi	lr
   15a94:	bic	r0, r0, #-16777216	; 0xff000000
   15a98:	movw	r1, #31
   15a9c:	movt	r1, #128	; 0x80
   15aa0:	mov	r2, #1
   15aa4:	and	r0, r2, r1, lsr r0
   15aa8:	bx	lr
   15aac:	sub	r1, r0, #65	; 0x41
   15ab0:	mov	r0, #0
   15ab4:	cmp	r1, #26
   15ab8:	movwcc	r0, #1
   15abc:	bx	lr
   15ac0:	mov	r1, r0
   15ac4:	sub	r2, r0, #48	; 0x30
   15ac8:	mov	r0, #1
   15acc:	cmp	r2, #22
   15ad0:	bhi	15ae8 <__lxstat64@plt+0x4b04>
   15ad4:	mov	ip, #1
   15ad8:	movw	r3, #1023	; 0x3ff
   15adc:	movt	r3, #126	; 0x7e
   15ae0:	tst	r3, ip, lsl r2
   15ae4:	bxne	lr
   15ae8:	sub	r1, r1, #97	; 0x61
   15aec:	cmp	r1, #6
   15af0:	movcs	r0, #0
   15af4:	bxcs	lr
   15af8:	bx	lr
   15afc:	sub	r1, r0, #65	; 0x41
   15b00:	cmp	r1, #26
   15b04:	addcc	r0, r0, #32
   15b08:	bx	lr
   15b0c:	sub	r1, r0, #97	; 0x61
   15b10:	cmp	r1, #26
   15b14:	subcc	r0, r0, #32
   15b18:	bx	lr
   15b1c:	push	{r4, r5, r6, sl, fp, lr}
   15b20:	add	fp, sp, #16
   15b24:	mov	r4, r0
   15b28:	bl	10e7c <__fpending@plt>
   15b2c:	mov	r5, r0
   15b30:	mov	r0, r4
   15b34:	bl	10e88 <ferror_unlocked@plt>
   15b38:	mov	r6, r0
   15b3c:	mov	r0, r4
   15b40:	bl	15ba4 <__lxstat64@plt+0x4bc0>
   15b44:	cmp	r6, #0
   15b48:	beq	15b68 <__lxstat64@plt+0x4b84>
   15b4c:	mvn	r4, #0
   15b50:	cmp	r0, #0
   15b54:	bne	15b9c <__lxstat64@plt+0x4bb8>
   15b58:	bl	10f0c <__errno_location@plt>
   15b5c:	mov	r1, #0
   15b60:	str	r1, [r0]
   15b64:	b	15b9c <__lxstat64@plt+0x4bb8>
   15b68:	cmp	r0, #0
   15b6c:	mov	r4, r0
   15b70:	mvnne	r4, #0
   15b74:	cmp	r5, #0
   15b78:	bne	15b9c <__lxstat64@plt+0x4bb8>
   15b7c:	cmp	r0, #0
   15b80:	beq	15b9c <__lxstat64@plt+0x4bb8>
   15b84:	bl	10f0c <__errno_location@plt>
   15b88:	ldr	r0, [r0]
   15b8c:	subs	r4, r0, #9
   15b90:	mvnne	r4, #0
   15b94:	mov	r0, r4
   15b98:	pop	{r4, r5, r6, sl, fp, pc}
   15b9c:	mov	r0, r4
   15ba0:	pop	{r4, r5, r6, sl, fp, pc}
   15ba4:	push	{r4, r5, fp, lr}
   15ba8:	add	fp, sp, #8
   15bac:	sub	sp, sp, #8
   15bb0:	mov	r4, r0
   15bb4:	bl	10f48 <fileno@plt>
   15bb8:	cmn	r0, #1
   15bbc:	ble	15c34 <__lxstat64@plt+0x4c50>
   15bc0:	mov	r0, r4
   15bc4:	bl	10ed0 <__freading@plt>
   15bc8:	cmp	r0, #0
   15bcc:	beq	15bf8 <__lxstat64@plt+0x4c14>
   15bd0:	mov	r0, r4
   15bd4:	bl	10f48 <fileno@plt>
   15bd8:	mov	r1, #1
   15bdc:	str	r1, [sp]
   15be0:	mov	r2, #0
   15be4:	mov	r3, #0
   15be8:	bl	10e64 <lseek64@plt>
   15bec:	and	r0, r0, r1
   15bf0:	cmn	r0, #1
   15bf4:	beq	15c34 <__lxstat64@plt+0x4c50>
   15bf8:	mov	r0, r4
   15bfc:	bl	15c44 <__lxstat64@plt+0x4c60>
   15c00:	cmp	r0, #0
   15c04:	beq	15c34 <__lxstat64@plt+0x4c50>
   15c08:	bl	10f0c <__errno_location@plt>
   15c0c:	ldr	r5, [r0]
   15c10:	mov	r0, r4
   15c14:	bl	10f60 <fclose@plt>
   15c18:	cmp	r5, #0
   15c1c:	beq	15c2c <__lxstat64@plt+0x4c48>
   15c20:	bl	10f0c <__errno_location@plt>
   15c24:	str	r5, [r0]
   15c28:	mvn	r0, #0
   15c2c:	sub	sp, fp, #8
   15c30:	pop	{r4, r5, fp, pc}
   15c34:	mov	r0, r4
   15c38:	sub	sp, fp, #8
   15c3c:	pop	{r4, r5, fp, lr}
   15c40:	b	10f60 <fclose@plt>
   15c44:	push	{r4, sl, fp, lr}
   15c48:	add	fp, sp, #8
   15c4c:	mov	r4, r0
   15c50:	cmp	r0, #0
   15c54:	beq	15c6c <__lxstat64@plt+0x4c88>
   15c58:	mov	r0, r4
   15c5c:	bl	10ed0 <__freading@plt>
   15c60:	cmp	r0, #0
   15c64:	movne	r0, r4
   15c68:	blne	15c78 <__lxstat64@plt+0x4c94>
   15c6c:	mov	r0, r4
   15c70:	pop	{r4, sl, fp, lr}
   15c74:	b	10dc8 <fflush@plt>
   15c78:	ldrb	r1, [r0, #1]
   15c7c:	tst	r1, #1
   15c80:	bxeq	lr
   15c84:	push	{fp, lr}
   15c88:	mov	fp, sp
   15c8c:	sub	sp, sp, #8
   15c90:	mov	r1, #1
   15c94:	str	r1, [sp]
   15c98:	mov	r2, #0
   15c9c:	mov	r3, #0
   15ca0:	bl	15cd4 <__lxstat64@plt+0x4cf0>
   15ca4:	mov	sp, fp
   15ca8:	pop	{fp, pc}
   15cac:	push	{r4, r5, r6, sl, fp, lr}
   15cb0:	add	fp, sp, #16
   15cb4:	mov	r4, r0
   15cb8:	bl	10f0c <__errno_location@plt>
   15cbc:	mov	r5, r0
   15cc0:	ldr	r6, [r0]
   15cc4:	mov	r0, r4
   15cc8:	bl	10dd4 <free@plt>
   15ccc:	str	r6, [r5]
   15cd0:	pop	{r4, r5, r6, sl, fp, pc}
   15cd4:	push	{r4, r5, r6, r7, fp, lr}
   15cd8:	add	fp, sp, #16
   15cdc:	sub	sp, sp, #8
   15ce0:	mov	r5, r3
   15ce4:	mov	r6, r2
   15ce8:	mov	r4, r0
   15cec:	ldr	r0, [r0, #4]
   15cf0:	ldr	r1, [r4, #8]
   15cf4:	cmp	r1, r0
   15cf8:	bne	15d14 <__lxstat64@plt+0x4d30>
   15cfc:	ldrd	r0, [r4, #16]
   15d00:	cmp	r1, r0
   15d04:	bne	15d14 <__lxstat64@plt+0x4d30>
   15d08:	ldr	r0, [r4, #36]	; 0x24
   15d0c:	cmp	r0, #0
   15d10:	beq	15d2c <__lxstat64@plt+0x4d48>
   15d14:	mov	r0, r4
   15d18:	mov	r2, r6
   15d1c:	mov	r3, r5
   15d20:	sub	sp, fp, #16
   15d24:	pop	{r4, r5, r6, r7, fp, lr}
   15d28:	b	10f6c <fseeko64@plt>
   15d2c:	ldr	r7, [fp, #8]
   15d30:	mov	r0, r4
   15d34:	bl	10f48 <fileno@plt>
   15d38:	str	r7, [sp]
   15d3c:	mov	r2, r6
   15d40:	mov	r3, r5
   15d44:	bl	10e64 <lseek64@plt>
   15d48:	and	r2, r0, r1
   15d4c:	cmn	r2, #1
   15d50:	mvneq	r0, #0
   15d54:	subeq	sp, fp, #16
   15d58:	popeq	{r4, r5, r6, r7, fp, pc}
   15d5c:	strd	r0, [r4, #80]	; 0x50
   15d60:	ldr	r0, [r4]
   15d64:	bic	r0, r0, #16
   15d68:	str	r0, [r4]
   15d6c:	mov	r0, #0
   15d70:	sub	sp, fp, #16
   15d74:	pop	{r4, r5, r6, r7, fp, pc}
   15d78:	push	{fp, lr}
   15d7c:	mov	fp, sp
   15d80:	bl	10f0c <__errno_location@plt>
   15d84:	mov	r1, #12
   15d88:	str	r1, [r0]
   15d8c:	mov	r0, #0
   15d90:	pop	{fp, pc}
   15d94:	b	15774 <__lxstat64@plt+0x4790>
   15d98:	cmp	r1, #0
   15d9c:	orreq	r1, r1, #1
   15da0:	b	157a4 <__lxstat64@plt+0x47c0>
   15da4:	b	15720 <__lxstat64@plt+0x473c>
   15da8:	clz	r3, r2
   15dac:	lsr	ip, r3, #5
   15db0:	clz	r3, r1
   15db4:	lsr	r3, r3, #5
   15db8:	orrs	r3, r3, ip
   15dbc:	movwne	r1, #1
   15dc0:	movwne	r2, #1
   15dc4:	b	15e60 <__lxstat64@plt+0x4e7c>
   15dc8:	push	{fp, lr}
   15dcc:	mov	fp, sp
   15dd0:	mov	r0, #14
   15dd4:	bl	10f90 <nl_langinfo@plt>
   15dd8:	movw	r1, #25296	; 0x62d0
   15ddc:	movt	r1, #1
   15de0:	cmp	r0, #0
   15de4:	movne	r1, r0
   15de8:	ldrb	r2, [r1]
   15dec:	movw	r0, #30257	; 0x7631
   15df0:	movt	r0, #1
   15df4:	cmp	r2, #0
   15df8:	movne	r0, r1
   15dfc:	pop	{fp, pc}
   15e00:	push	{r4, r5, r6, r7, fp, lr}
   15e04:	add	fp, sp, #16
   15e08:	sub	sp, sp, #8
   15e0c:	mov	r7, r2
   15e10:	mov	r4, r1
   15e14:	add	r5, sp, #4
   15e18:	cmp	r0, #0
   15e1c:	movne	r5, r0
   15e20:	mov	r0, r5
   15e24:	bl	10e94 <mbrtowc@plt>
   15e28:	mov	r6, r0
   15e2c:	cmp	r7, #0
   15e30:	beq	15e54 <__lxstat64@plt+0x4e70>
   15e34:	cmn	r6, #2
   15e38:	bcc	15e54 <__lxstat64@plt+0x4e70>
   15e3c:	mov	r0, #0
   15e40:	bl	15ef8 <__lxstat64@plt+0x4f14>
   15e44:	cmp	r0, #0
   15e48:	ldrbeq	r0, [r4]
   15e4c:	streq	r0, [r5]
   15e50:	moveq	r6, #1
   15e54:	mov	r0, r6
   15e58:	sub	sp, fp, #16
   15e5c:	pop	{r4, r5, r6, r7, fp, pc}
   15e60:	cmp	r2, #0
   15e64:	beq	15e94 <__lxstat64@plt+0x4eb0>
   15e68:	mvn	r3, #0
   15e6c:	udiv	r3, r3, r2
   15e70:	cmp	r3, r1
   15e74:	bcs	15e94 <__lxstat64@plt+0x4eb0>
   15e78:	push	{fp, lr}
   15e7c:	mov	fp, sp
   15e80:	bl	10f0c <__errno_location@plt>
   15e84:	mov	r1, #12
   15e88:	str	r1, [r0]
   15e8c:	mov	r0, #0
   15e90:	pop	{fp, pc}
   15e94:	mul	r1, r2, r1
   15e98:	b	157a4 <__lxstat64@plt+0x47c0>
   15e9c:	adds	r0, r1, r0
   15ea0:	mvncs	r0, #0
   15ea4:	bx	lr
   15ea8:	push	{r4, sl, fp, lr}
   15eac:	add	fp, sp, #8
   15eb0:	mov	r4, r2
   15eb4:	bl	15e9c <__lxstat64@plt+0x4eb8>
   15eb8:	mov	r1, r4
   15ebc:	pop	{r4, sl, fp, lr}
   15ec0:	b	15e9c <__lxstat64@plt+0x4eb8>
   15ec4:	push	{r4, r5, fp, lr}
   15ec8:	add	fp, sp, #8
   15ecc:	mov	r4, r3
   15ed0:	mov	r5, r2
   15ed4:	bl	15e9c <__lxstat64@plt+0x4eb8>
   15ed8:	mov	r1, r5
   15edc:	bl	15e9c <__lxstat64@plt+0x4eb8>
   15ee0:	mov	r1, r4
   15ee4:	pop	{r4, r5, fp, lr}
   15ee8:	b	15e9c <__lxstat64@plt+0x4eb8>
   15eec:	cmp	r0, r1
   15ef0:	movcc	r0, r1
   15ef4:	bx	lr
   15ef8:	push	{r4, sl, fp, lr}
   15efc:	add	fp, sp, #8
   15f00:	sub	sp, sp, #264	; 0x108
   15f04:	add	r1, sp, #7
   15f08:	movw	r2, #257	; 0x101
   15f0c:	bl	15f5c <__lxstat64@plt+0x4f78>
   15f10:	mov	r4, #0
   15f14:	cmp	r0, #0
   15f18:	bne	15f50 <__lxstat64@plt+0x4f6c>
   15f1c:	add	r0, sp, #7
   15f20:	movw	r1, #30263	; 0x7637
   15f24:	movt	r1, #1
   15f28:	bl	10db0 <strcmp@plt>
   15f2c:	cmp	r0, #0
   15f30:	beq	15f50 <__lxstat64@plt+0x4f6c>
   15f34:	add	r0, sp, #7
   15f38:	movw	r1, #30265	; 0x7639
   15f3c:	movt	r1, #1
   15f40:	bl	10db0 <strcmp@plt>
   15f44:	mov	r4, r0
   15f48:	cmp	r0, #0
   15f4c:	movwne	r4, #1
   15f50:	mov	r0, r4
   15f54:	sub	sp, fp, #8
   15f58:	pop	{r4, sl, fp, pc}
   15f5c:	b	15f60 <__lxstat64@plt+0x4f7c>
   15f60:	push	{r4, r5, r6, r7, fp, lr}
   15f64:	add	fp, sp, #16
   15f68:	mov	r6, r2
   15f6c:	mov	r4, r1
   15f70:	bl	15ffc <__lxstat64@plt+0x5018>
   15f74:	cmp	r0, #0
   15f78:	beq	15fa8 <__lxstat64@plt+0x4fc4>
   15f7c:	mov	r7, r0
   15f80:	bl	10f00 <strlen@plt>
   15f84:	cmp	r0, r6
   15f88:	bcs	15fc8 <__lxstat64@plt+0x4fe4>
   15f8c:	add	r2, r0, #1
   15f90:	mov	r0, r4
   15f94:	mov	r1, r7
   15f98:	bl	10dec <memcpy@plt>
   15f9c:	mov	r5, #0
   15fa0:	mov	r0, r5
   15fa4:	pop	{r4, r5, r6, r7, fp, pc}
   15fa8:	mov	r5, #22
   15fac:	cmp	r6, #0
   15fb0:	movne	r0, #0
   15fb4:	strbne	r0, [r4]
   15fb8:	movne	r0, r5
   15fbc:	popne	{r4, r5, r6, r7, fp, pc}
   15fc0:	mov	r0, r5
   15fc4:	pop	{r4, r5, r6, r7, fp, pc}
   15fc8:	mov	r5, #34	; 0x22
   15fcc:	cmp	r6, #0
   15fd0:	beq	15ff0 <__lxstat64@plt+0x500c>
   15fd4:	sub	r6, r6, #1
   15fd8:	mov	r0, r4
   15fdc:	mov	r1, r7
   15fe0:	mov	r2, r6
   15fe4:	bl	10dec <memcpy@plt>
   15fe8:	mov	r0, #0
   15fec:	strb	r0, [r4, r6]
   15ff0:	mov	r0, r5
   15ff4:	pop	{r4, r5, r6, r7, fp, pc}
   15ff8:	b	15ffc <__lxstat64@plt+0x5018>
   15ffc:	mov	r1, #0
   16000:	b	10f78 <setlocale@plt>
   16004:	cmp	r3, #0
   16008:	cmpeq	r2, #0
   1600c:	bne	16024 <__lxstat64@plt+0x5040>
   16010:	cmp	r1, #0
   16014:	cmpeq	r0, #0
   16018:	mvnne	r1, #0
   1601c:	mvnne	r0, #0
   16020:	b	16040 <__lxstat64@plt+0x505c>
   16024:	sub	sp, sp, #8
   16028:	push	{sp, lr}
   1602c:	bl	16050 <__lxstat64@plt+0x506c>
   16030:	ldr	lr, [sp, #4]
   16034:	add	sp, sp, #8
   16038:	pop	{r2, r3}
   1603c:	bx	lr
   16040:	push	{r1, lr}
   16044:	mov	r0, #8
   16048:	bl	10da4 <raise@plt>
   1604c:	pop	{r1, pc}
   16050:	cmp	r1, r3
   16054:	cmpeq	r0, r2
   16058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1605c:	mov	r4, r0
   16060:	movcc	r0, #0
   16064:	mov	r5, r1
   16068:	ldr	lr, [sp, #36]	; 0x24
   1606c:	movcc	r1, r0
   16070:	bcc	1616c <__lxstat64@plt+0x5188>
   16074:	cmp	r3, #0
   16078:	clzeq	ip, r2
   1607c:	clzne	ip, r3
   16080:	addeq	ip, ip, #32
   16084:	cmp	r5, #0
   16088:	clzeq	r1, r4
   1608c:	addeq	r1, r1, #32
   16090:	clzne	r1, r5
   16094:	sub	ip, ip, r1
   16098:	sub	sl, ip, #32
   1609c:	lsl	r9, r3, ip
   160a0:	rsb	fp, ip, #32
   160a4:	orr	r9, r9, r2, lsl sl
   160a8:	orr	r9, r9, r2, lsr fp
   160ac:	lsl	r8, r2, ip
   160b0:	cmp	r5, r9
   160b4:	cmpeq	r4, r8
   160b8:	movcc	r0, #0
   160bc:	movcc	r1, r0
   160c0:	bcc	160dc <__lxstat64@plt+0x50f8>
   160c4:	mov	r0, #1
   160c8:	subs	r4, r4, r8
   160cc:	lsl	r1, r0, sl
   160d0:	orr	r1, r1, r0, lsr fp
   160d4:	lsl	r0, r0, ip
   160d8:	sbc	r5, r5, r9
   160dc:	cmp	ip, #0
   160e0:	beq	1616c <__lxstat64@plt+0x5188>
   160e4:	lsr	r6, r8, #1
   160e8:	orr	r6, r6, r9, lsl #31
   160ec:	lsr	r7, r9, #1
   160f0:	mov	r2, ip
   160f4:	b	16118 <__lxstat64@plt+0x5134>
   160f8:	subs	r3, r4, r6
   160fc:	sbc	r8, r5, r7
   16100:	adds	r3, r3, r3
   16104:	adc	r8, r8, r8
   16108:	adds	r4, r3, #1
   1610c:	adc	r5, r8, #0
   16110:	subs	r2, r2, #1
   16114:	beq	16134 <__lxstat64@plt+0x5150>
   16118:	cmp	r5, r7
   1611c:	cmpeq	r4, r6
   16120:	bcs	160f8 <__lxstat64@plt+0x5114>
   16124:	adds	r4, r4, r4
   16128:	adc	r5, r5, r5
   1612c:	subs	r2, r2, #1
   16130:	bne	16118 <__lxstat64@plt+0x5134>
   16134:	lsr	r3, r4, ip
   16138:	orr	r3, r3, r5, lsl fp
   1613c:	lsr	r2, r5, ip
   16140:	orr	r3, r3, r5, lsr sl
   16144:	adds	r0, r0, r4
   16148:	mov	r4, r3
   1614c:	lsl	r3, r2, ip
   16150:	orr	r3, r3, r4, lsl sl
   16154:	lsl	ip, r4, ip
   16158:	orr	r3, r3, r4, lsr fp
   1615c:	adc	r1, r1, r5
   16160:	subs	r0, r0, ip
   16164:	mov	r5, r2
   16168:	sbc	r1, r1, r3
   1616c:	cmp	lr, #0
   16170:	strdne	r4, [lr]
   16174:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16178:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1617c:	mov	r7, r0
   16180:	ldr	r6, [pc, #72]	; 161d0 <__lxstat64@plt+0x51ec>
   16184:	ldr	r5, [pc, #72]	; 161d4 <__lxstat64@plt+0x51f0>
   16188:	add	r6, pc, r6
   1618c:	add	r5, pc, r5
   16190:	sub	r6, r6, r5
   16194:	mov	r8, r1
   16198:	mov	r9, r2
   1619c:	bl	10d6c <calloc@plt-0x20>
   161a0:	asrs	r6, r6, #2
   161a4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   161a8:	mov	r4, #0
   161ac:	add	r4, r4, #1
   161b0:	ldr	r3, [r5], #4
   161b4:	mov	r2, r9
   161b8:	mov	r1, r8
   161bc:	mov	r0, r7
   161c0:	blx	r3
   161c4:	cmp	r6, r4
   161c8:	bne	161ac <__lxstat64@plt+0x51c8>
   161cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   161d0:	andeq	r1, r1, ip, ror sp
   161d4:	andeq	r1, r1, r4, ror sp
   161d8:	bx	lr
   161dc:	ldr	r3, [pc, #12]	; 161f0 <__lxstat64@plt+0x520c>
   161e0:	mov	r1, #0
   161e4:	add	r3, pc, r3
   161e8:	ldr	r2, [r3]
   161ec:	b	10f18 <__cxa_atexit@plt>
   161f0:	strdeq	r1, [r1], -r8
   161f4:	mov	r2, r1
   161f8:	mov	r1, r0
   161fc:	mov	r0, #3
   16200:	b	10fb4 <__xstat64@plt>
   16204:	mov	r2, r1
   16208:	mov	r1, r0
   1620c:	mov	r0, #3
   16210:	b	10fe4 <__lxstat64@plt>

Disassembly of section .fini:

00016214 <.fini>:
   16214:	push	{r3, lr}
   16218:	pop	{r3, pc}
