# ECEA_HDLTP


# WEEK 1
I'm choosing verilog for this training program....



# WEEK 2
Used structural design for the 2 bit adder.
will update the report soon :(



