0.6
2016.4
Dec 14 2016
22:45:39
/home/siqingxu/Desktop/Comp541/Comp541/Lab3/Lab3.sim/sim_2/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab3/Lab3.srcs/sim_2/new/Lab3_test.sv,1485737657,systemVerilog,,,,Lab3_test,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab3/Lab3.srcs/sources_1/imports/new/fulladder.sv,1484496073,systemVerilog,,,,fulladder,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab3/Lab3.srcs/sources_1/new/ALU.sv,1485739384,systemVerilog,,,,ALU,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab3/Lab3.srcs/sources_1/new/adder.sv,1485733781,systemVerilog,,,,adder,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab3/Lab3.srcs/sources_1/new/addsub.sv,1485734737,systemVerilog,,,,addsub,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab3/Lab3.srcs/sources_1/new/comparator.sv,1485739184,systemVerilog,,,,comparator,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab3/Lab3.srcs/sources_1/new/logical.sv,1485735685,systemVerilog,,,,logical,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab3/Lab3.srcs/sources_1/new/shifter.sv,1485736813,systemVerilog,,,,shifter,,,,,,,,
