Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b195aa44af494d82a9803956b2de6129 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_2 -L lib_fifo_v1_0_11 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_19 -L axi_sg_v4_1_10 -L axi_dma_v7_1_18 -L proc_sys_reset_v5_0_12 -L xlconstant_v1_1_5 -L util_vector_logic_v2_0_1 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v1_1_18 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_19 -L axi_infrastructure_v1_1_0 -L axi_clock_converter_v2_1_16 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_17 -L axi_data_fifo_v2_1_16 -L axi_crossbar_v2_1_18 -L gigantic_mux -L axi_protocol_converter_v2_1_17 -L blk_mem_gen_v8_4_1 -L axi_dwidth_converter_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_a7_ddr3_behav xil_defaultlib.sim_a7_ddr3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_phase_locked_lanes [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v:1340]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_0_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2158]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_0_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port slot_0_axis_tid [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2193]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port slot_0_axis_tdest [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2194]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port slot_0_axis_tuser [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2195]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_1_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2202]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_1_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2220]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_2_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2246]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_2_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_3_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2290]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_3_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2308]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_4_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2334]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_4_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_5_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2378]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_5_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2396]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_6_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2422]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_6_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2440]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_7_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2466]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_7_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2484]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_8_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2510]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_8_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2528]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_9_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2554]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port slot_9_axi_wstrb [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2559]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_9_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2572]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port slot_9_axis_tstrb [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2586]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port slot_9_axis_tkeep [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2587]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_10_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2598]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_10_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2616]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_11_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2642]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_11_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2660]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_12_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2686]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_12_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2704]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_13_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2730]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_13_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2748]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_14_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2774]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_14_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2792]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_15_axi_awcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2818]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port slot_15_axi_arcache [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2836]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port sel [D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:3736]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sladdr_const
Compiling package ieee.math_real
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_18.axi_dma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package axi_sg_v4_1_10.axi_sg_pkg
Compiling package xpm.vcomponents
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package xil_defaultlib.design_1_clk_wiz_0_0_ipif_pkg
Compiling package xil_defaultlib.design_1_clk_wiz_0_0_proc_common...
Compiling package xil_defaultlib.design_1_clk_wiz_0_0_family_supp...
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behav of entity xil_defaultlib.cyslff_io [cyslff_io_default]
Compiling architecture behav of entity xil_defaultlib.cyslff_syncio [cyslff_syncio_default]
Compiling architecture behav of entity xil_defaultlib.cyslff_ifctr [cyslff_ifctr_default]
Compiling architecture behav of entity xil_defaultlib.aximrt [\aximrt(axis_dma_buf_len=24)\]
Compiling architecture behav of entity xil_defaultlib.aximif [aximif_default]
Compiling architecture behav of entity xil_defaultlib.cy2axi [cy2axi_default]
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_axi_...
Compiling module xil_defaultlib.design_1_axi_clock_converter_0_0
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_updt_sm [\axi_sg_updt_sm(c_include_ch2=0,...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_updt_cmdsts_if [axi_sg_updt_cmdsts_if_default]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_updt_mngr [\axi_sg_updt_mngr(c_include_ch2=...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_updt_queue [\axi_sg_updt_queue(c_sg_updt_des...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_updt_q_mngr [\axi_sg_updt_q_mngr(c_sg_updt_de...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_intrpt [\axi_sg_intrpt(c_include_ch2=0)\]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_ftch_sm [\axi_sg_ftch_sm(c_include_ch2=0,...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_ftch_pntr [\axi_sg_ftch_pntr(c_include_ch2=...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_ftch_cmdsts_if [axi_sg_ftch_cmdsts_if_default]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_ftch_mngr [\axi_sg_ftch_mngr(c_include_ch2=...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_ftch_queue [\axi_sg_ftch_queue(c_sg_ftch_des...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_ftch_q_mngr [\axi_sg_ftch_q_mngr(c_sg_ftch_de...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_reset [axi_sg_reset_default]
Compiling architecture imp of entity axi_sg_v4_1_10.axi_sg_fifo [\axi_sg_fifo(c_dwidth=68,c_depth...]
Compiling architecture imp of entity axi_sg_v4_1_10.axi_sg_fifo [\axi_sg_fifo(c_dwidth=8,c_depth=...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_cmd_status [\axi_sg_cmd_status(c_stscmd_fifo...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_rd_status_cntl [axi_sg_rd_status_cntl_default]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_scc [\axi_sg_scc(c_sel_addr_width=2,c...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_addr_cntl [\axi_sg_addr_cntl(c_addr_fifo_de...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_rddata_cntl [\axi_sg_rddata_cntl(c_align_widt...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_mm2s_basic_wrap [\axi_sg_mm2s_basic_wrap(c_mm2s_a...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=3,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=3...]
Compiling architecture imp of entity axi_sg_v4_1_10.axi_sg_fifo [\axi_sg_fifo(c_dwidth=7,c_depth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=3,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=3...]
Compiling architecture imp of entity axi_sg_v4_1_10.axi_sg_fifo [\axi_sg_fifo(c_dwidth=2,c_depth=...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_wr_status_cntl [\axi_sg_wr_status_cntl(c_sts_fif...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_scc_wr [\axi_sg_scc_wr(c_sel_addr_width=...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_addr_cntl [\axi_sg_addr_cntl(c_addr_fifo_de...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_wrdata_cntl [\axi_sg_wrdata_cntl(c_sel_addr_w...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_s2mm_basic_wrap [\axi_sg_s2mm_basic_wrap(c_s2mm_a...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg_datamover [\axi_sg_datamover(c_include_mm2s...]
Compiling architecture implementation of entity axi_sg_v4_1_10.axi_sg [\axi_sg(c_sg_ftch_desc2queue=4,c...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_mm2s_sm [\axi_dma_mm2s_sm(c_sg_length_wid...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=26,c_fa...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=26,c_family...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_mm2s_sg_if [\axi_dma_mm2s_sg_if(c_sg_include...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_reset [\axi_dma_reset(c_sg_include_stsc...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_rst_module [\axi_dma_rst_module(c_include_s2...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=10,c_mt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_a...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_reg_module [\axi_dma_reg_module(c_include_s2...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=9...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_11.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_skid_buf [axi_datamover_skid_buf_default]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=55,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=55,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=55,...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma [\axi_dma(c_sg_include_stscntrl_s...]
Compiling architecture design_1_axi_dma_1_0_arch of entity xil_defaultlib.design_1_axi_dma_1_0 [design_1_axi_dma_1_0_default]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_smple_sm [\axi_dma_smple_sm(c_sg_length_wi...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_reset [\axi_dma_reset(c_include_sg=0,c_...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_rst_module [\axi_dma_rst_module(c_include_sg...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_s...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma_reg_module [\axi_dma_reg_module(c_include_sg...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_11.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_19.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=35,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=35,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_11.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_11.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=31,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=31,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=31,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_19.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_19.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_18.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture design_1_axi_dma_0_0_arch of entity xil_defaultlib.design_1_axi_dma_0_0 [design_1_axi_dma_0_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_19.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_19.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture design_1_axi_gpio_0_0_arch of entity xil_defaultlib.design_1_axi_gpio_0_0 [design_1_axi_gpio_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1L8DRQL
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_lite...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_0
Compiling module xil_defaultlib.m01_couplers_imp_96K7YK
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_lite...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_1
Compiling module xil_defaultlib.m02_couplers_imp_1KHDIY6
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_lite...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_2
Compiling module xil_defaultlib.m03_couplers_imp_A780R3
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_b...
Compiling module axi_protocol_converter_v2_1_17.axi_protocol_converter_v2_1_17_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_FE7GMN
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_decode...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_splitter(C_...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_decerr_slav...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_crossbar_sa...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module xil_defaultlib.m00_couplers_imp_1XNJ015
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_a_u...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_COMMON_...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_COMMON_...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_r_u...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_axi...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_top...
Compiling module xil_defaultlib.design_1_auto_us_cc_df_0
Compiling module xil_defaultlib.s00_couplers_imp_M5LEZ
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_a_u...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_w_u...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_axi...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_top...
Compiling module xil_defaultlib.design_1_auto_us_cc_df_1
Compiling module xil_defaultlib.s01_couplers_imp_1TVA7GQ
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_3
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_axic_reg_...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_COMMON_...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axi_data_f...
Compiling module xil_defaultlib.design_1_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_26T1D4
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_axi...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_top...
Compiling module xil_defaultlib.design_1_auto_us_cc_df_2
Compiling module xil_defaultlib.s03_couplers_imp_1SKAHU1
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_srl_f...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_si_transact...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_reg_s...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_wdata_route...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_si_transact...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_srl_f...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_si_transact...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_si_transact...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_reg_s...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_wdata_route...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_decode...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_decode...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_decode...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_reg_s...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_arbite...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_decerr_slav...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_crossbar(C_...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_1_0
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_data_fifo_v1_1_18.axis_data_fifo_v1_1_18_axis_data...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_2
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_pselect_f [\design_1_clk_wiz_0_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_pselect_f [\design_1_clk_wiz_0_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_pselect_f [\design_1_clk_wiz_0_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_pselect_f [\design_1_clk_wiz_0_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_pselect_f [\design_1_clk_wiz_0_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_pselect_f [\design_1_clk_wiz_0_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_pselect_f [\design_1_clk_wiz_0_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_pselect_f [\design_1_clk_wiz_0_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_pselect_f [\design_1_clk_wiz_0_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_pselect_f [\design_1_clk_wiz_0_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_address_decoder [\design_1_clk_wiz_0_0_address_de...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_slave_attachment [\design_1_clk_wiz_0_0_slave_atta...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_axi_lite_ipif [\design_1_clk_wiz_0_0_axi_lite_i...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=37.12...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_mmcm_drp(S1...
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz_drp [\design_1_clk_wiz_0_0_clk_wiz_dr...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity xil_defaultlib.design_1_clk_wiz_0_0_soft_reset [\design_1_clk_wiz_0_0_soft_reset...]
Compiling architecture imp of entity xil_defaultlib.design_1_clk_wiz_0_0_axi_clk_config [design_1_clk_wiz_0_0_axi_clk_con...]
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_1_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_1_clk_ibuf(SYSCLK...
Compiling module xil_defaultlib.mig_7series_v4_1_tempmon(TEMP_MO...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=2,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_1_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_1_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_1_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_1_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_1_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_1_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_1_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_1_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_1_memc_ui_top_axi...
Compiling module xil_defaultlib.design_1_mig_7series_0_0_mig_def...
Compiling module xil_defaultlib.design_1_mig_7series_0_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_proc_sys_reset_0_2_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_2 [design_1_proc_sys_reset_0_2_defa...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling architecture design_1_proc_sys_reset_0_1_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_1 [design_1_proc_sys_reset_0_1_defa...]
Compiling architecture design_1_proc_sys_reset_1_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_1_0 [design_1_proc_sys_reset_1_0_defa...]
Compiling architecture design_1_rst_aclk_48m_0_arch of entity xil_defaultlib.design_1_rst_ACLK_48M_0 [design_1_rst_aclk_48m_0_default]
Compiling module gigantic_mux.gigantic_mux_v1_0_1_cntr(PROTOCO...
Compiling module xil_defaultlib.bd_f60c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f60c_g_inst_0
Compiling module xil_defaultlib.bd_f60c_ila_lib_0
Compiling module xil_defaultlib.bd_f60c
Compiling module xil_defaultlib.design_1_system_ila_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.crc_8b155
Compiling module xil_defaultlib.crc_8b151
Compiling module xil_defaultlib.crc_8b145
Compiling module xil_defaultlib.crc_8b115
Compiling module xil_defaultlib.crc_8bx4
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling module xil_defaultlib.axis2dvi
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.a7_cyslff_test_top
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.sim_a7_ddr3
WARNING: [XSIM 43-3373] "D:/Projects/FPGA/a7_cyslff_test/src/sim/sim_a7_ddr3.v" Line 1155. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/Projects/FPGA/a7_cyslff_test/src/sim/sim_a7_ddr3.v" Line 1156. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "D:/Projects/FPGA/a7_cyslff_test/src/sim/sim_a7_ddr3.v" Line 1171. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_a7_ddr3_behav
