<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `syscon` mod in crate `lp55s69_pac`."><meta name="keywords" content="rust, rustlang, rust-lang, syscon"><title>lp55s69_pac::syscon - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css"><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="shortcut icon" href="../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../lp55s69_pac/index.html'><div class='logo-container'><img src='../../rust-logo.png' alt='logo'></div></a><p class='location'>Module syscon</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li></ul></div><p class='location'><a href='../index.html'>lp55s69_pac</a></p><script>window.sidebarCurrent = {name: 'syscon', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form js-only"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span><a class='srclink' href='../../src/lp55s69_pac/syscon.rs.html#1-1216' title='goto source code'>[src]</a></span><span class='in-band'>Module <a href='../index.html'>lp55s69_pac</a>::<wbr><a class="mod" href=''>syscon</a></span></h1><div class='docblock'><p>SYSCON</p>
</div><h2 id='modules' class='section-header'><a href="#modules">Modules</a></h2>
<table><tr class='module-item'><td><a class="mod" href="adcclkdiv/index.html" title='lp55s69_pac::syscon::adcclkdiv mod'>adcclkdiv</a></td><td class='docblock-short'><p>ADC clock divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="adcclksel/index.html" title='lp55s69_pac::syscon::adcclksel mod'>adcclksel</a></td><td class='docblock-short'><p>ADC clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahbclkctrl0/index.html" title='lp55s69_pac::syscon::ahbclkctrl0 mod'>ahbclkctrl0</a></td><td class='docblock-short'><p>AHB Clock control 0</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahbclkctrl1/index.html" title='lp55s69_pac::syscon::ahbclkctrl1 mod'>ahbclkctrl1</a></td><td class='docblock-short'><p>AHB Clock control 1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahbclkctrl2/index.html" title='lp55s69_pac::syscon::ahbclkctrl2 mod'>ahbclkctrl2</a></td><td class='docblock-short'><p>AHB Clock control 2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahbclkctrlclr/index.html" title='lp55s69_pac::syscon::ahbclkctrlclr mod'>ahbclkctrlclr</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahbclkctrlset/index.html" title='lp55s69_pac::syscon::ahbclkctrlset mod'>ahbclkctrlset</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahbclkctrlx0/index.html" title='lp55s69_pac::syscon::ahbclkctrlx0 mod'>ahbclkctrlx0</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahbclkctrlx1/index.html" title='lp55s69_pac::syscon::ahbclkctrlx1 mod'>ahbclkctrlx1</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahbclkctrlx2/index.html" title='lp55s69_pac::syscon::ahbclkctrlx2 mod'>ahbclkctrlx2</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahbclkdiv/index.html" title='lp55s69_pac::syscon::ahbclkdiv mod'>ahbclkdiv</a></td><td class='docblock-short'><p>System clock divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ahbmatprio/index.html" title='lp55s69_pac::syscon::ahbmatprio mod'>ahbmatprio</a></td><td class='docblock-short'><p>AHB Matrix priority control register Priority values are 3 = highest, 0 = lowest</p>
</td></tr><tr class='module-item'><td><a class="mod" href="autoclkgateoverride/index.html" title='lp55s69_pac::syscon::autoclkgateoverride mod'>autoclkgateoverride</a></td><td class='docblock-short'><p>Control automatic clock gating</p>
</td></tr><tr class='module-item'><td><a class="mod" href="clkoutdiv/index.html" title='lp55s69_pac::syscon::clkoutdiv mod'>clkoutdiv</a></td><td class='docblock-short'><p>CLKOUT clock divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="clkoutsel/index.html" title='lp55s69_pac::syscon::clkoutsel mod'>clkoutsel</a></td><td class='docblock-short'><p>CLKOUT clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="clock_ctrl/index.html" title='lp55s69_pac::syscon::clock_ctrl mod'>clock_ctrl</a></td><td class='docblock-short'><p>Various system clock controls : Flash clock (48 MHz) control, clocks to Frequency Measures</p>
</td></tr><tr class='module-item'><td><a class="mod" href="clockgenupdatelockout/index.html" title='lp55s69_pac::syscon::clockgenupdatelockout mod'>clockgenupdatelockout</a></td><td class='docblock-short'><p>Control clock configuration registers access (like xxxDIV, xxxSEL)</p>
</td></tr><tr class='module-item'><td><a class="mod" href="codesecurityprotcpu0/index.html" title='lp55s69_pac::syscon::codesecurityprotcpu0 mod'>codesecurityprotcpu0</a></td><td class='docblock-short'><p>Security code to allow CPU0 (CM33) Debug Access Port (DAP) -- FOR INTERNAl USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="mod" href="codesecurityprotcpu1/index.html" title='lp55s69_pac::syscon::codesecurityprotcpu1 mod'>codesecurityprotcpu1</a></td><td class='docblock-short'><p>Security code to allow CPU1 (Micro CM33) Debug Access Port (DAP) -- FOR INTERNAl USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="mod" href="codesecurityprottest/index.html" title='lp55s69_pac::syscon::codesecurityprottest mod'>codesecurityprottest</a></td><td class='docblock-short'><p>Security code to allow test (Design for Testability) access -- FOR INTERNAl USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="mod" href="comp_int_ctrl/index.html" title='lp55s69_pac::syscon::comp_int_ctrl mod'>comp_int_ctrl</a></td><td class='docblock-short'><p>Comparator Interrupt control</p>
</td></tr><tr class='module-item'><td><a class="mod" href="comp_int_status/index.html" title='lp55s69_pac::syscon::comp_int_status mod'>comp_int_status</a></td><td class='docblock-short'><p>Comparator Interrupt status</p>
</td></tr><tr class='module-item'><td><a class="mod" href="cpboot/index.html" title='lp55s69_pac::syscon::cpboot mod'>cpboot</a></td><td class='docblock-short'><p>Coprocessor Boot Address</p>
</td></tr><tr class='module-item'><td><a class="mod" href="cpstack/index.html" title='lp55s69_pac::syscon::cpstack mod'>cpstack</a></td><td class='docblock-short'><p>Coprocessor Stack Address</p>
</td></tr><tr class='module-item'><td><a class="mod" href="cpstat/index.html" title='lp55s69_pac::syscon::cpstat mod'>cpstat</a></td><td class='docblock-short'><p>CPU Status</p>
</td></tr><tr class='module-item'><td><a class="mod" href="cpu0stckcal/index.html" title='lp55s69_pac::syscon::cpu0stckcal mod'>cpu0stckcal</a></td><td class='docblock-short'><p>System tick calibration for secure part of CPU0</p>
</td></tr><tr class='module-item'><td><a class="mod" href="cpu0nstckcal/index.html" title='lp55s69_pac::syscon::cpu0nstckcal mod'>cpu0nstckcal</a></td><td class='docblock-short'><p>System tick calibration for non-secure part of CPU0</p>
</td></tr><tr class='module-item'><td><a class="mod" href="cpu1tckcal/index.html" title='lp55s69_pac::syscon::cpu1tckcal mod'>cpu1tckcal</a></td><td class='docblock-short'><p>System tick calibration for CPU1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="cpucfg/index.html" title='lp55s69_pac::syscon::cpucfg mod'>cpucfg</a></td><td class='docblock-short'><p>CPUs configuration register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="cpuctrl/index.html" title='lp55s69_pac::syscon::cpuctrl mod'>cpuctrl</a></td><td class='docblock-short'><p>CPU Control for multiple processors</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ctimerclksel0/index.html" title='lp55s69_pac::syscon::ctimerclksel0 mod'>ctimerclksel0</a></td><td class='docblock-short'><p>CTimer 0 clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ctimerclksel1/index.html" title='lp55s69_pac::syscon::ctimerclksel1 mod'>ctimerclksel1</a></td><td class='docblock-short'><p>CTimer 1 clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ctimerclksel2/index.html" title='lp55s69_pac::syscon::ctimerclksel2 mod'>ctimerclksel2</a></td><td class='docblock-short'><p>CTimer 2 clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ctimerclksel3/index.html" title='lp55s69_pac::syscon::ctimerclksel3 mod'>ctimerclksel3</a></td><td class='docblock-short'><p>CTimer 3 clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ctimerclksel4/index.html" title='lp55s69_pac::syscon::ctimerclksel4 mod'>ctimerclksel4</a></td><td class='docblock-short'><p>CTimer 4 clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ctimerclkselx0/index.html" title='lp55s69_pac::syscon::ctimerclkselx0 mod'>ctimerclkselx0</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ctimerclkselx1/index.html" title='lp55s69_pac::syscon::ctimerclkselx1 mod'>ctimerclkselx1</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ctimerclkselx2/index.html" title='lp55s69_pac::syscon::ctimerclkselx2 mod'>ctimerclkselx2</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ctimerclkselx3/index.html" title='lp55s69_pac::syscon::ctimerclkselx3 mod'>ctimerclkselx3</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ctimerclkselx4/index.html" title='lp55s69_pac::syscon::ctimerclkselx4 mod'>ctimerclkselx4</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="debug_auth_scratch/index.html" title='lp55s69_pac::syscon::debug_auth_scratch mod'>debug_auth_scratch</a></td><td class='docblock-short'><p>Debug authentication scratch registers -- FOR INTERNAL USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="mod" href="debug_features/index.html" title='lp55s69_pac::syscon::debug_features mod'>debug_features</a></td><td class='docblock-short'><p>Cortex M33 (CPU0) and micro Cortex M33 (CPU1) debug features control -- FOR INTERNAl USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="mod" href="debug_features_dp/index.html" title='lp55s69_pac::syscon::debug_features_dp mod'>debug_features_dp</a></td><td class='docblock-short'><p>Cortex M33 (CPU0) and micro Cortex M33 (CPU1) debug features control DUPLICATE register -- FOR INTERNAl USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="mod" href="debug_lock_en/index.html" title='lp55s69_pac::syscon::debug_lock_en mod'>debug_lock_en</a></td><td class='docblock-short'><p>Control write access to security registers -- FOR INTERNAl USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="mod" href="device_id0/index.html" title='lp55s69_pac::syscon::device_id0 mod'>device_id0</a></td><td class='docblock-short'><p>Device ID</p>
</td></tr><tr class='module-item'><td><a class="mod" href="dice_reg0/index.html" title='lp55s69_pac::syscon::dice_reg0 mod'>dice_reg0</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="mod" href="dice_reg1/index.html" title='lp55s69_pac::syscon::dice_reg1 mod'>dice_reg1</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="mod" href="dice_reg2/index.html" title='lp55s69_pac::syscon::dice_reg2 mod'>dice_reg2</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="mod" href="dice_reg3/index.html" title='lp55s69_pac::syscon::dice_reg3 mod'>dice_reg3</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="mod" href="dice_reg4/index.html" title='lp55s69_pac::syscon::dice_reg4 mod'>dice_reg4</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="mod" href="dice_reg5/index.html" title='lp55s69_pac::syscon::dice_reg5 mod'>dice_reg5</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="mod" href="dice_reg6/index.html" title='lp55s69_pac::syscon::dice_reg6 mod'>dice_reg6</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="mod" href="dice_reg7/index.html" title='lp55s69_pac::syscon::dice_reg7 mod'>dice_reg7</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="mod" href="dieid/index.html" title='lp55s69_pac::syscon::dieid mod'>dieid</a></td><td class='docblock-short'><p>Chip revision ID and Number</p>
</td></tr><tr class='module-item'><td><a class="mod" href="efuseclkctrl/index.html" title='lp55s69_pac::syscon::efuseclkctrl mod'>efuseclkctrl</a></td><td class='docblock-short'><p>eFUSE controller clock enable</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclksel0/index.html" title='lp55s69_pac::syscon::fcclksel0 mod'>fcclksel0</a></td><td class='docblock-short'><p>Flexcomm Interface 0 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclksel1/index.html" title='lp55s69_pac::syscon::fcclksel1 mod'>fcclksel1</a></td><td class='docblock-short'><p>Flexcomm Interface 1 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclksel2/index.html" title='lp55s69_pac::syscon::fcclksel2 mod'>fcclksel2</a></td><td class='docblock-short'><p>Flexcomm Interface 2 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclksel3/index.html" title='lp55s69_pac::syscon::fcclksel3 mod'>fcclksel3</a></td><td class='docblock-short'><p>Flexcomm Interface 3 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclksel4/index.html" title='lp55s69_pac::syscon::fcclksel4 mod'>fcclksel4</a></td><td class='docblock-short'><p>Flexcomm Interface 4 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclksel5/index.html" title='lp55s69_pac::syscon::fcclksel5 mod'>fcclksel5</a></td><td class='docblock-short'><p>Flexcomm Interface 5 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclksel6/index.html" title='lp55s69_pac::syscon::fcclksel6 mod'>fcclksel6</a></td><td class='docblock-short'><p>Flexcomm Interface 6 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclksel7/index.html" title='lp55s69_pac::syscon::fcclksel7 mod'>fcclksel7</a></td><td class='docblock-short'><p>Flexcomm Interface 7 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclkselx0/index.html" title='lp55s69_pac::syscon::fcclkselx0 mod'>fcclkselx0</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclkselx1/index.html" title='lp55s69_pac::syscon::fcclkselx1 mod'>fcclkselx1</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclkselx2/index.html" title='lp55s69_pac::syscon::fcclkselx2 mod'>fcclkselx2</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclkselx3/index.html" title='lp55s69_pac::syscon::fcclkselx3 mod'>fcclkselx3</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclkselx4/index.html" title='lp55s69_pac::syscon::fcclkselx4 mod'>fcclkselx4</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclkselx5/index.html" title='lp55s69_pac::syscon::fcclkselx5 mod'>fcclkselx5</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclkselx6/index.html" title='lp55s69_pac::syscon::fcclkselx6 mod'>fcclkselx6</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fcclkselx7/index.html" title='lp55s69_pac::syscon::fcclkselx7 mod'>fcclkselx7</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flashbankenable/index.html" title='lp55s69_pac::syscon::flashbankenable mod'>flashbankenable</a></td><td class='docblock-short'><p>Flash Banks control</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrg0ctrl/index.html" title='lp55s69_pac::syscon::flexfrg0ctrl mod'>flexfrg0ctrl</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 0</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrg1ctrl/index.html" title='lp55s69_pac::syscon::flexfrg1ctrl mod'>flexfrg1ctrl</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrg2ctrl/index.html" title='lp55s69_pac::syscon::flexfrg2ctrl mod'>flexfrg2ctrl</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrg3ctrl/index.html" title='lp55s69_pac::syscon::flexfrg3ctrl mod'>flexfrg3ctrl</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 3</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrg4ctrl/index.html" title='lp55s69_pac::syscon::flexfrg4ctrl mod'>flexfrg4ctrl</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 4</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrg5ctrl/index.html" title='lp55s69_pac::syscon::flexfrg5ctrl mod'>flexfrg5ctrl</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 5</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrg6ctrl/index.html" title='lp55s69_pac::syscon::flexfrg6ctrl mod'>flexfrg6ctrl</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 6</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrg7ctrl/index.html" title='lp55s69_pac::syscon::flexfrg7ctrl mod'>flexfrg7ctrl</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 7</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrgxctrl0/index.html" title='lp55s69_pac::syscon::flexfrgxctrl0 mod'>flexfrgxctrl0</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrgxctrl1/index.html" title='lp55s69_pac::syscon::flexfrgxctrl1 mod'>flexfrgxctrl1</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrgxctrl2/index.html" title='lp55s69_pac::syscon::flexfrgxctrl2 mod'>flexfrgxctrl2</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrgxctrl3/index.html" title='lp55s69_pac::syscon::flexfrgxctrl3 mod'>flexfrgxctrl3</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrgxctrl4/index.html" title='lp55s69_pac::syscon::flexfrgxctrl4 mod'>flexfrgxctrl4</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrgxctrl5/index.html" title='lp55s69_pac::syscon::flexfrgxctrl5 mod'>flexfrgxctrl5</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrgxctrl6/index.html" title='lp55s69_pac::syscon::flexfrgxctrl6 mod'>flexfrgxctrl6</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flexfrgxctrl7/index.html" title='lp55s69_pac::syscon::flexfrgxctrl7 mod'>flexfrgxctrl7</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fmccr/index.html" title='lp55s69_pac::syscon::fmccr mod'>fmccr</a></td><td class='docblock-short'><p>FMC configuration register - INTERNAL USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="mod" href="fmcflush/index.html" title='lp55s69_pac::syscon::fmcflush mod'>fmcflush</a></td><td class='docblock-short'><p>FMCflush control</p>
</td></tr><tr class='module-item'><td><a class="mod" href="frohfdiv/index.html" title='lp55s69_pac::syscon::frohfdiv mod'>frohfdiv</a></td><td class='docblock-short'><p>FRO_HF (96MHz) clock divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="gpiopsync/index.html" title='lp55s69_pac::syscon::gpiopsync mod'>gpiopsync</a></td><td class='docblock-short'><p>Enable bypass of the first stage of synchonization inside GPIO_INT module</p>
</td></tr><tr class='module-item'><td><a class="mod" href="hardwaresleep/index.html" title='lp55s69_pac::syscon::hardwaresleep mod'>hardwaresleep</a></td><td class='docblock-short'><p>Hardware Sleep control</p>
</td></tr><tr class='module-item'><td><a class="mod" href="hslspiclksel/index.html" title='lp55s69_pac::syscon::hslspiclksel mod'>hslspiclksel</a></td><td class='docblock-short'><p>HS LSPI clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="key_block/index.html" title='lp55s69_pac::syscon::key_block mod'>key_block</a></td><td class='docblock-short'><p>block quiddikey/PUF all index. -- FOR INTERNAL USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="mod" href="mainclksela/index.html" title='lp55s69_pac::syscon::mainclksela mod'>mainclksela</a></td><td class='docblock-short'><p>Main clock A source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="mainclkselb/index.html" title='lp55s69_pac::syscon::mainclkselb mod'>mainclkselb</a></td><td class='docblock-short'><p>Main clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="mclkclksel/index.html" title='lp55s69_pac::syscon::mclkclksel mod'>mclkclksel</a></td><td class='docblock-short'><p>MCLK clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="mclkdiv/index.html" title='lp55s69_pac::syscon::mclkdiv mod'>mclkdiv</a></td><td class='docblock-short'><p>I2S MCLK clock divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="mclkio/index.html" title='lp55s69_pac::syscon::mclkio mod'>mclkio</a></td><td class='docblock-short'><p>MCLK control</p>
</td></tr><tr class='module-item'><td><a class="mod" href="memoryremap/index.html" title='lp55s69_pac::syscon::memoryremap mod'>memoryremap</a></td><td class='docblock-short'><p>Memory Remap control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="nmisrc/index.html" title='lp55s69_pac::syscon::nmisrc mod'>nmisrc</a></td><td class='docblock-short'><p>NMI Source Select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="periphencfg/index.html" title='lp55s69_pac::syscon::periphencfg mod'>periphencfg</a></td><td class='docblock-short'><p>peripheral enable configuration -- FOR INTERNAL USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll0ctrl/index.html" title='lp55s69_pac::syscon::pll0ctrl mod'>pll0ctrl</a></td><td class='docblock-short'><p>PLL0 550m control</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll0stat/index.html" title='lp55s69_pac::syscon::pll0stat mod'>pll0stat</a></td><td class='docblock-short'><p>PLL0 550m status</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll0ndec/index.html" title='lp55s69_pac::syscon::pll0ndec mod'>pll0ndec</a></td><td class='docblock-short'><p>PLL0 550m N divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll0pdec/index.html" title='lp55s69_pac::syscon::pll0pdec mod'>pll0pdec</a></td><td class='docblock-short'><p>PLL0 550m P divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll0clksel/index.html" title='lp55s69_pac::syscon::pll0clksel mod'>pll0clksel</a></td><td class='docblock-short'><p>PLL0 clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll0clkdiv/index.html" title='lp55s69_pac::syscon::pll0clkdiv mod'>pll0clkdiv</a></td><td class='docblock-short'><p>PLL0 clock divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll1clksel/index.html" title='lp55s69_pac::syscon::pll1clksel mod'>pll1clksel</a></td><td class='docblock-short'><p>PLL1 clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll1ctrl/index.html" title='lp55s69_pac::syscon::pll1ctrl mod'>pll1ctrl</a></td><td class='docblock-short'><p>PLL1 550m control</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll1stat/index.html" title='lp55s69_pac::syscon::pll1stat mod'>pll1stat</a></td><td class='docblock-short'><p>PLL1 550m status</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll1ndec/index.html" title='lp55s69_pac::syscon::pll1ndec mod'>pll1ndec</a></td><td class='docblock-short'><p>PLL1 550m N divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll1mdec/index.html" title='lp55s69_pac::syscon::pll1mdec mod'>pll1mdec</a></td><td class='docblock-short'><p>PLL1 550m M divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll1pdec/index.html" title='lp55s69_pac::syscon::pll1pdec mod'>pll1pdec</a></td><td class='docblock-short'><p>PLL1 550m P divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll0sscg0/index.html" title='lp55s69_pac::syscon::pll0sscg0 mod'>pll0sscg0</a></td><td class='docblock-short'><p>PLL0 Spread Spectrum Wrapper control register 0</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pll0sscg1/index.html" title='lp55s69_pac::syscon::pll0sscg1 mod'>pll0sscg1</a></td><td class='docblock-short'><p>PLL0 Spread Spectrum Wrapper control register 1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="presetctrl0/index.html" title='lp55s69_pac::syscon::presetctrl0 mod'>presetctrl0</a></td><td class='docblock-short'><p>Peripheral reset control 0</p>
</td></tr><tr class='module-item'><td><a class="mod" href="presetctrl1/index.html" title='lp55s69_pac::syscon::presetctrl1 mod'>presetctrl1</a></td><td class='docblock-short'><p>Peripheral reset control 1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="presetctrl2/index.html" title='lp55s69_pac::syscon::presetctrl2 mod'>presetctrl2</a></td><td class='docblock-short'><p>Peripheral reset control 2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="presetctrlclr/index.html" title='lp55s69_pac::syscon::presetctrlclr mod'>presetctrlclr</a></td><td class='docblock-short'><p>Peripheral reset contro clearl register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="presetctrlset/index.html" title='lp55s69_pac::syscon::presetctrlset mod'>presetctrlset</a></td><td class='docblock-short'><p>Peripheral reset control set register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="presetctrlx0/index.html" title='lp55s69_pac::syscon::presetctrlx0 mod'>presetctrlx0</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="presetctrlx1/index.html" title='lp55s69_pac::syscon::presetctrlx1 mod'>presetctrlx1</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="presetctrlx2/index.html" title='lp55s69_pac::syscon::presetctrlx2 mod'>presetctrlx2</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sctclkdiv/index.html" title='lp55s69_pac::syscon::sctclkdiv mod'>sctclkdiv</a></td><td class='docblock-short'><p>SCT/PWM clock divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sctclksel/index.html" title='lp55s69_pac::syscon::sctclksel mod'>sctclksel</a></td><td class='docblock-short'><p>SCTimer/PWM clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sdioclkctrl/index.html" title='lp55s69_pac::syscon::sdioclkctrl mod'>sdioclkctrl</a></td><td class='docblock-short'><p>SDIO CCLKIN phase and delay control</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sdioclkdiv/index.html" title='lp55s69_pac::syscon::sdioclkdiv mod'>sdioclkdiv</a></td><td class='docblock-short'><p>SDIO clock divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="sdioclksel/index.html" title='lp55s69_pac::syscon::sdioclksel mod'>sdioclksel</a></td><td class='docblock-short'><p>SDIO clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="starter0/index.html" title='lp55s69_pac::syscon::starter0 mod'>starter0</a></td><td class='docblock-short'><p>Start logic wake-up enable register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="starter1/index.html" title='lp55s69_pac::syscon::starter1 mod'>starter1</a></td><td class='docblock-short'><p>Start logic wake-up enable register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="starterclr0/index.html" title='lp55s69_pac::syscon::starterclr0 mod'>starterclr0</a></td><td class='docblock-short'><p>Clear bits in STARTER</p>
</td></tr><tr class='module-item'><td><a class="mod" href="starterclr1/index.html" title='lp55s69_pac::syscon::starterclr1 mod'>starterclr1</a></td><td class='docblock-short'><p>Clear bits in STARTER</p>
</td></tr><tr class='module-item'><td><a class="mod" href="starterset0/index.html" title='lp55s69_pac::syscon::starterset0 mod'>starterset0</a></td><td class='docblock-short'><p>Set bits in STARTER</p>
</td></tr><tr class='module-item'><td><a class="mod" href="starterset1/index.html" title='lp55s69_pac::syscon::starterset1 mod'>starterset1</a></td><td class='docblock-short'><p>Set bits in STARTER</p>
</td></tr><tr class='module-item'><td><a class="mod" href="swr_reset/index.html" title='lp55s69_pac::syscon::swr_reset mod'>swr_reset</a></td><td class='docblock-short'><p>generate a software_reset</p>
</td></tr><tr class='module-item'><td><a class="mod" href="systickclkdiv0/index.html" title='lp55s69_pac::syscon::systickclkdiv0 mod'>systickclkdiv0</a></td><td class='docblock-short'><p>System Tick Timer divider for CPU0</p>
</td></tr><tr class='module-item'><td><a class="mod" href="systickclkdiv1/index.html" title='lp55s69_pac::syscon::systickclkdiv1 mod'>systickclkdiv1</a></td><td class='docblock-short'><p>System Tick Timer divider for CPU1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="systickclksel0/index.html" title='lp55s69_pac::syscon::systickclksel0 mod'>systickclksel0</a></td><td class='docblock-short'><p>System Tick Timer for CPU0 source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="systickclksel1/index.html" title='lp55s69_pac::syscon::systickclksel1 mod'>systickclksel1</a></td><td class='docblock-short'><p>System Tick Timer for CPU1 source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="systickclkselx0/index.html" title='lp55s69_pac::syscon::systickclkselx0 mod'>systickclkselx0</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="systickclkselx1/index.html" title='lp55s69_pac::syscon::systickclkselx1 mod'>systickclkselx1</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="traceclkdiv/index.html" title='lp55s69_pac::syscon::traceclkdiv mod'>traceclkdiv</a></td><td class='docblock-short'><p>TRACE clock divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="traceclksel/index.html" title='lp55s69_pac::syscon::traceclksel mod'>traceclksel</a></td><td class='docblock-short'><p>Trace clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="usb0clksel/index.html" title='lp55s69_pac::syscon::usb0clksel mod'>usb0clksel</a></td><td class='docblock-short'><p>FS USB clock source select</p>
</td></tr><tr class='module-item'><td><a class="mod" href="usb0clkdiv/index.html" title='lp55s69_pac::syscon::usb0clkdiv mod'>usb0clkdiv</a></td><td class='docblock-short'><p>USB0 Clock divider</p>
</td></tr><tr class='module-item'><td><a class="mod" href="usb0clkctrl/index.html" title='lp55s69_pac::syscon::usb0clkctrl mod'>usb0clkctrl</a></td><td class='docblock-short'><p>USB0 clock control</p>
</td></tr><tr class='module-item'><td><a class="mod" href="usb0clkstat/index.html" title='lp55s69_pac::syscon::usb0clkstat mod'>usb0clkstat</a></td><td class='docblock-short'><p>USB0 clock status</p>
</td></tr><tr class='module-item'><td><a class="mod" href="usb1clksel/index.html" title='lp55s69_pac::syscon::usb1clksel mod'>usb1clksel</a></td><td class='docblock-short'><p>HS USB clock source select - NOT USED</p>
</td></tr><tr class='module-item'><td><a class="mod" href="usb1clkctrl/index.html" title='lp55s69_pac::syscon::usb1clkctrl mod'>usb1clkctrl</a></td><td class='docblock-short'><p>USB1 clock control</p>
</td></tr><tr class='module-item'><td><a class="mod" href="usb1clkstat/index.html" title='lp55s69_pac::syscon::usb1clkstat mod'>usb1clkstat</a></td><td class='docblock-short'><p>USB1 clock status</p>
</td></tr><tr class='module-item'><td><a class="mod" href="wdtclkdiv/index.html" title='lp55s69_pac::syscon::wdtclkdiv mod'>wdtclkdiv</a></td><td class='docblock-short'><p>WDT clock divider</p>
</td></tr></table><h2 id='structs' class='section-header'><a href="#structs">Structs</a></h2>
<table><tr class='module-item'><td><a class="struct" href="struct.ADCCLKDIV.html" title='lp55s69_pac::syscon::ADCCLKDIV struct'>ADCCLKDIV</a></td><td class='docblock-short'><p>ADC clock divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.ADCCLKSEL.html" title='lp55s69_pac::syscon::ADCCLKSEL struct'>ADCCLKSEL</a></td><td class='docblock-short'><p>ADC clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHBCLKCTRL0.html" title='lp55s69_pac::syscon::AHBCLKCTRL0 struct'>AHBCLKCTRL0</a></td><td class='docblock-short'><p>AHB Clock control 0</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHBCLKCTRL1.html" title='lp55s69_pac::syscon::AHBCLKCTRL1 struct'>AHBCLKCTRL1</a></td><td class='docblock-short'><p>AHB Clock control 1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHBCLKCTRL2.html" title='lp55s69_pac::syscon::AHBCLKCTRL2 struct'>AHBCLKCTRL2</a></td><td class='docblock-short'><p>AHB Clock control 2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHBCLKCTRLCLR.html" title='lp55s69_pac::syscon::AHBCLKCTRLCLR struct'>AHBCLKCTRLCLR</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHBCLKCTRLSET.html" title='lp55s69_pac::syscon::AHBCLKCTRLSET struct'>AHBCLKCTRLSET</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHBCLKCTRLX0.html" title='lp55s69_pac::syscon::AHBCLKCTRLX0 struct'>AHBCLKCTRLX0</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHBCLKCTRLX1.html" title='lp55s69_pac::syscon::AHBCLKCTRLX1 struct'>AHBCLKCTRLX1</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHBCLKCTRLX2.html" title='lp55s69_pac::syscon::AHBCLKCTRLX2 struct'>AHBCLKCTRLX2</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHBCLKDIV.html" title='lp55s69_pac::syscon::AHBCLKDIV struct'>AHBCLKDIV</a></td><td class='docblock-short'><p>System clock divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AHBMATPRIO.html" title='lp55s69_pac::syscon::AHBMATPRIO struct'>AHBMATPRIO</a></td><td class='docblock-short'><p>AHB Matrix priority control register Priority values are 3 = highest, 0 = lowest</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.AUTOCLKGATEOVERRIDE.html" title='lp55s69_pac::syscon::AUTOCLKGATEOVERRIDE struct'>AUTOCLKGATEOVERRIDE</a></td><td class='docblock-short'><p>Control automatic clock gating</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CLKOUTDIV.html" title='lp55s69_pac::syscon::CLKOUTDIV struct'>CLKOUTDIV</a></td><td class='docblock-short'><p>CLKOUT clock divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CLKOUTSEL.html" title='lp55s69_pac::syscon::CLKOUTSEL struct'>CLKOUTSEL</a></td><td class='docblock-short'><p>CLKOUT clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CLOCKGENUPDATELOCKOUT.html" title='lp55s69_pac::syscon::CLOCKGENUPDATELOCKOUT struct'>CLOCKGENUPDATELOCKOUT</a></td><td class='docblock-short'><p>Control clock configuration registers access (like xxxDIV, xxxSEL)</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CLOCK_CTRL.html" title='lp55s69_pac::syscon::CLOCK_CTRL struct'>CLOCK_CTRL</a></td><td class='docblock-short'><p>Various system clock controls : Flash clock (48 MHz) control, clocks to Frequency Measures</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CODESECURITYPROTCPU0.html" title='lp55s69_pac::syscon::CODESECURITYPROTCPU0 struct'>CODESECURITYPROTCPU0</a></td><td class='docblock-short'><p>Security code to allow CPU0 (CM33) Debug Access Port (DAP) -- FOR INTERNAl USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CODESECURITYPROTCPU1.html" title='lp55s69_pac::syscon::CODESECURITYPROTCPU1 struct'>CODESECURITYPROTCPU1</a></td><td class='docblock-short'><p>Security code to allow CPU1 (Micro CM33) Debug Access Port (DAP) -- FOR INTERNAl USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CODESECURITYPROTTEST.html" title='lp55s69_pac::syscon::CODESECURITYPROTTEST struct'>CODESECURITYPROTTEST</a></td><td class='docblock-short'><p>Security code to allow test (Design for Testability) access -- FOR INTERNAl USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.COMP_INT_CTRL.html" title='lp55s69_pac::syscon::COMP_INT_CTRL struct'>COMP_INT_CTRL</a></td><td class='docblock-short'><p>Comparator Interrupt control</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.COMP_INT_STATUS.html" title='lp55s69_pac::syscon::COMP_INT_STATUS struct'>COMP_INT_STATUS</a></td><td class='docblock-short'><p>Comparator Interrupt status</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CPBOOT.html" title='lp55s69_pac::syscon::CPBOOT struct'>CPBOOT</a></td><td class='docblock-short'><p>Coprocessor Boot Address</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CPSTACK.html" title='lp55s69_pac::syscon::CPSTACK struct'>CPSTACK</a></td><td class='docblock-short'><p>Coprocessor Stack Address</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CPSTAT.html" title='lp55s69_pac::syscon::CPSTAT struct'>CPSTAT</a></td><td class='docblock-short'><p>CPU Status</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CPU0STCKCAL.html" title='lp55s69_pac::syscon::CPU0STCKCAL struct'>CPU0STCKCAL</a></td><td class='docblock-short'><p>System tick calibration for secure part of CPU0</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CPU0NSTCKCAL.html" title='lp55s69_pac::syscon::CPU0NSTCKCAL struct'>CPU0NSTCKCAL</a></td><td class='docblock-short'><p>System tick calibration for non-secure part of CPU0</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CPU1TCKCAL.html" title='lp55s69_pac::syscon::CPU1TCKCAL struct'>CPU1TCKCAL</a></td><td class='docblock-short'><p>System tick calibration for CPU1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CPUCFG.html" title='lp55s69_pac::syscon::CPUCFG struct'>CPUCFG</a></td><td class='docblock-short'><p>CPUs configuration register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CPUCTRL.html" title='lp55s69_pac::syscon::CPUCTRL struct'>CPUCTRL</a></td><td class='docblock-short'><p>CPU Control for multiple processors</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CTIMERCLKSEL0.html" title='lp55s69_pac::syscon::CTIMERCLKSEL0 struct'>CTIMERCLKSEL0</a></td><td class='docblock-short'><p>CTimer 0 clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CTIMERCLKSEL1.html" title='lp55s69_pac::syscon::CTIMERCLKSEL1 struct'>CTIMERCLKSEL1</a></td><td class='docblock-short'><p>CTimer 1 clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CTIMERCLKSEL2.html" title='lp55s69_pac::syscon::CTIMERCLKSEL2 struct'>CTIMERCLKSEL2</a></td><td class='docblock-short'><p>CTimer 2 clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CTIMERCLKSEL3.html" title='lp55s69_pac::syscon::CTIMERCLKSEL3 struct'>CTIMERCLKSEL3</a></td><td class='docblock-short'><p>CTimer 3 clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CTIMERCLKSEL4.html" title='lp55s69_pac::syscon::CTIMERCLKSEL4 struct'>CTIMERCLKSEL4</a></td><td class='docblock-short'><p>CTimer 4 clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CTIMERCLKSELX0.html" title='lp55s69_pac::syscon::CTIMERCLKSELX0 struct'>CTIMERCLKSELX0</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CTIMERCLKSELX1.html" title='lp55s69_pac::syscon::CTIMERCLKSELX1 struct'>CTIMERCLKSELX1</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CTIMERCLKSELX2.html" title='lp55s69_pac::syscon::CTIMERCLKSELX2 struct'>CTIMERCLKSELX2</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CTIMERCLKSELX3.html" title='lp55s69_pac::syscon::CTIMERCLKSELX3 struct'>CTIMERCLKSELX3</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CTIMERCLKSELX4.html" title='lp55s69_pac::syscon::CTIMERCLKSELX4 struct'>CTIMERCLKSELX4</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DEBUG_AUTH_SCRATCH.html" title='lp55s69_pac::syscon::DEBUG_AUTH_SCRATCH struct'>DEBUG_AUTH_SCRATCH</a></td><td class='docblock-short'><p>Debug authentication scratch registers -- FOR INTERNAL USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DEBUG_FEATURES.html" title='lp55s69_pac::syscon::DEBUG_FEATURES struct'>DEBUG_FEATURES</a></td><td class='docblock-short'><p>Cortex M33 (CPU0) and micro Cortex M33 (CPU1) debug features control -- FOR INTERNAl USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DEBUG_FEATURES_DP.html" title='lp55s69_pac::syscon::DEBUG_FEATURES_DP struct'>DEBUG_FEATURES_DP</a></td><td class='docblock-short'><p>Cortex M33 (CPU0) and micro Cortex M33 (CPU1) debug features control DUPLICATE register -- FOR INTERNAl USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DEBUG_LOCK_EN.html" title='lp55s69_pac::syscon::DEBUG_LOCK_EN struct'>DEBUG_LOCK_EN</a></td><td class='docblock-short'><p>Control write access to security registers -- FOR INTERNAl USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DEVICE_ID0.html" title='lp55s69_pac::syscon::DEVICE_ID0 struct'>DEVICE_ID0</a></td><td class='docblock-short'><p>Device ID</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DICE_REG0.html" title='lp55s69_pac::syscon::DICE_REG0 struct'>DICE_REG0</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DICE_REG1.html" title='lp55s69_pac::syscon::DICE_REG1 struct'>DICE_REG1</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DICE_REG2.html" title='lp55s69_pac::syscon::DICE_REG2 struct'>DICE_REG2</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DICE_REG3.html" title='lp55s69_pac::syscon::DICE_REG3 struct'>DICE_REG3</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DICE_REG4.html" title='lp55s69_pac::syscon::DICE_REG4 struct'>DICE_REG4</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DICE_REG5.html" title='lp55s69_pac::syscon::DICE_REG5 struct'>DICE_REG5</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DICE_REG6.html" title='lp55s69_pac::syscon::DICE_REG6 struct'>DICE_REG6</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DICE_REG7.html" title='lp55s69_pac::syscon::DICE_REG7 struct'>DICE_REG7</a></td><td class='docblock-short'><p>Composite Device Identifier</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.DIEID.html" title='lp55s69_pac::syscon::DIEID struct'>DIEID</a></td><td class='docblock-short'><p>Chip revision ID and Number</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.EFUSECLKCTRL.html" title='lp55s69_pac::syscon::EFUSECLKCTRL struct'>EFUSECLKCTRL</a></td><td class='docblock-short'><p>eFUSE controller clock enable</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSEL0.html" title='lp55s69_pac::syscon::FCCLKSEL0 struct'>FCCLKSEL0</a></td><td class='docblock-short'><p>Flexcomm Interface 0 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSEL1.html" title='lp55s69_pac::syscon::FCCLKSEL1 struct'>FCCLKSEL1</a></td><td class='docblock-short'><p>Flexcomm Interface 1 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSEL2.html" title='lp55s69_pac::syscon::FCCLKSEL2 struct'>FCCLKSEL2</a></td><td class='docblock-short'><p>Flexcomm Interface 2 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSEL3.html" title='lp55s69_pac::syscon::FCCLKSEL3 struct'>FCCLKSEL3</a></td><td class='docblock-short'><p>Flexcomm Interface 3 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSEL4.html" title='lp55s69_pac::syscon::FCCLKSEL4 struct'>FCCLKSEL4</a></td><td class='docblock-short'><p>Flexcomm Interface 4 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSEL5.html" title='lp55s69_pac::syscon::FCCLKSEL5 struct'>FCCLKSEL5</a></td><td class='docblock-short'><p>Flexcomm Interface 5 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSEL6.html" title='lp55s69_pac::syscon::FCCLKSEL6 struct'>FCCLKSEL6</a></td><td class='docblock-short'><p>Flexcomm Interface 6 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSEL7.html" title='lp55s69_pac::syscon::FCCLKSEL7 struct'>FCCLKSEL7</a></td><td class='docblock-short'><p>Flexcomm Interface 7 clock source select for Fractional Rate Divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSELX0.html" title='lp55s69_pac::syscon::FCCLKSELX0 struct'>FCCLKSELX0</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSELX1.html" title='lp55s69_pac::syscon::FCCLKSELX1 struct'>FCCLKSELX1</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSELX2.html" title='lp55s69_pac::syscon::FCCLKSELX2 struct'>FCCLKSELX2</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSELX3.html" title='lp55s69_pac::syscon::FCCLKSELX3 struct'>FCCLKSELX3</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSELX4.html" title='lp55s69_pac::syscon::FCCLKSELX4 struct'>FCCLKSELX4</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSELX5.html" title='lp55s69_pac::syscon::FCCLKSELX5 struct'>FCCLKSELX5</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSELX6.html" title='lp55s69_pac::syscon::FCCLKSELX6 struct'>FCCLKSELX6</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FCCLKSELX7.html" title='lp55s69_pac::syscon::FCCLKSELX7 struct'>FCCLKSELX7</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLASHBANKENABLE.html" title='lp55s69_pac::syscon::FLASHBANKENABLE struct'>FLASHBANKENABLE</a></td><td class='docblock-short'><p>Flash Banks control</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRG0CTRL.html" title='lp55s69_pac::syscon::FLEXFRG0CTRL struct'>FLEXFRG0CTRL</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 0</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRG1CTRL.html" title='lp55s69_pac::syscon::FLEXFRG1CTRL struct'>FLEXFRG1CTRL</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRG2CTRL.html" title='lp55s69_pac::syscon::FLEXFRG2CTRL struct'>FLEXFRG2CTRL</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRG3CTRL.html" title='lp55s69_pac::syscon::FLEXFRG3CTRL struct'>FLEXFRG3CTRL</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 3</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRG4CTRL.html" title='lp55s69_pac::syscon::FLEXFRG4CTRL struct'>FLEXFRG4CTRL</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 4</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRG5CTRL.html" title='lp55s69_pac::syscon::FLEXFRG5CTRL struct'>FLEXFRG5CTRL</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 5</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRG6CTRL.html" title='lp55s69_pac::syscon::FLEXFRG6CTRL struct'>FLEXFRG6CTRL</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 6</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRG7CTRL.html" title='lp55s69_pac::syscon::FLEXFRG7CTRL struct'>FLEXFRG7CTRL</a></td><td class='docblock-short'><p>Fractional rate divider for flexcomm 7</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRGXCTRL0.html" title='lp55s69_pac::syscon::FLEXFRGXCTRL0 struct'>FLEXFRGXCTRL0</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRGXCTRL1.html" title='lp55s69_pac::syscon::FLEXFRGXCTRL1 struct'>FLEXFRGXCTRL1</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRGXCTRL2.html" title='lp55s69_pac::syscon::FLEXFRGXCTRL2 struct'>FLEXFRGXCTRL2</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRGXCTRL3.html" title='lp55s69_pac::syscon::FLEXFRGXCTRL3 struct'>FLEXFRGXCTRL3</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRGXCTRL4.html" title='lp55s69_pac::syscon::FLEXFRGXCTRL4 struct'>FLEXFRGXCTRL4</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRGXCTRL5.html" title='lp55s69_pac::syscon::FLEXFRGXCTRL5 struct'>FLEXFRGXCTRL5</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRGXCTRL6.html" title='lp55s69_pac::syscon::FLEXFRGXCTRL6 struct'>FLEXFRGXCTRL6</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLEXFRGXCTRL7.html" title='lp55s69_pac::syscon::FLEXFRGXCTRL7 struct'>FLEXFRGXCTRL7</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FMCCR.html" title='lp55s69_pac::syscon::FMCCR struct'>FMCCR</a></td><td class='docblock-short'><p>FMC configuration register - INTERNAL USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FMCFLUSH.html" title='lp55s69_pac::syscon::FMCFLUSH struct'>FMCFLUSH</a></td><td class='docblock-short'><p>FMCflush control</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FROHFDIV.html" title='lp55s69_pac::syscon::FROHFDIV struct'>FROHFDIV</a></td><td class='docblock-short'><p>FRO_HF (96MHz) clock divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.GPIOPSYNC.html" title='lp55s69_pac::syscon::GPIOPSYNC struct'>GPIOPSYNC</a></td><td class='docblock-short'><p>Enable bypass of the first stage of synchonization inside GPIO_INT module</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.HARDWARESLEEP.html" title='lp55s69_pac::syscon::HARDWARESLEEP struct'>HARDWARESLEEP</a></td><td class='docblock-short'><p>Hardware Sleep control</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.HSLSPICLKSEL.html" title='lp55s69_pac::syscon::HSLSPICLKSEL struct'>HSLSPICLKSEL</a></td><td class='docblock-short'><p>HS LSPI clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.KEY_BLOCK.html" title='lp55s69_pac::syscon::KEY_BLOCK struct'>KEY_BLOCK</a></td><td class='docblock-short'><p>block quiddikey/PUF all index. -- FOR INTERNAL USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.MAINCLKSELA.html" title='lp55s69_pac::syscon::MAINCLKSELA struct'>MAINCLKSELA</a></td><td class='docblock-short'><p>Main clock A source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.MAINCLKSELB.html" title='lp55s69_pac::syscon::MAINCLKSELB struct'>MAINCLKSELB</a></td><td class='docblock-short'><p>Main clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.MCLKCLKSEL.html" title='lp55s69_pac::syscon::MCLKCLKSEL struct'>MCLKCLKSEL</a></td><td class='docblock-short'><p>MCLK clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.MCLKDIV.html" title='lp55s69_pac::syscon::MCLKDIV struct'>MCLKDIV</a></td><td class='docblock-short'><p>I2S MCLK clock divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.MCLKIO.html" title='lp55s69_pac::syscon::MCLKIO struct'>MCLKIO</a></td><td class='docblock-short'><p>MCLK control</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.MEMORYREMAP.html" title='lp55s69_pac::syscon::MEMORYREMAP struct'>MEMORYREMAP</a></td><td class='docblock-short'><p>Memory Remap control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.NMISRC.html" title='lp55s69_pac::syscon::NMISRC struct'>NMISRC</a></td><td class='docblock-short'><p>NMI Source Select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PERIPHENCFG.html" title='lp55s69_pac::syscon::PERIPHENCFG struct'>PERIPHENCFG</a></td><td class='docblock-short'><p>peripheral enable configuration -- FOR INTERNAL USE ONLY</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL0CTRL.html" title='lp55s69_pac::syscon::PLL0CTRL struct'>PLL0CTRL</a></td><td class='docblock-short'><p>PLL0 550m control</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL0STAT.html" title='lp55s69_pac::syscon::PLL0STAT struct'>PLL0STAT</a></td><td class='docblock-short'><p>PLL0 550m status</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL0NDEC.html" title='lp55s69_pac::syscon::PLL0NDEC struct'>PLL0NDEC</a></td><td class='docblock-short'><p>PLL0 550m N divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL0PDEC.html" title='lp55s69_pac::syscon::PLL0PDEC struct'>PLL0PDEC</a></td><td class='docblock-short'><p>PLL0 550m P divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL0CLKSEL.html" title='lp55s69_pac::syscon::PLL0CLKSEL struct'>PLL0CLKSEL</a></td><td class='docblock-short'><p>PLL0 clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL0CLKDIV.html" title='lp55s69_pac::syscon::PLL0CLKDIV struct'>PLL0CLKDIV</a></td><td class='docblock-short'><p>PLL0 clock divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL1CLKSEL.html" title='lp55s69_pac::syscon::PLL1CLKSEL struct'>PLL1CLKSEL</a></td><td class='docblock-short'><p>PLL1 clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL1CTRL.html" title='lp55s69_pac::syscon::PLL1CTRL struct'>PLL1CTRL</a></td><td class='docblock-short'><p>PLL1 550m control</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL1STAT.html" title='lp55s69_pac::syscon::PLL1STAT struct'>PLL1STAT</a></td><td class='docblock-short'><p>PLL1 550m status</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL1NDEC.html" title='lp55s69_pac::syscon::PLL1NDEC struct'>PLL1NDEC</a></td><td class='docblock-short'><p>PLL1 550m N divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL1MDEC.html" title='lp55s69_pac::syscon::PLL1MDEC struct'>PLL1MDEC</a></td><td class='docblock-short'><p>PLL1 550m M divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL1PDEC.html" title='lp55s69_pac::syscon::PLL1PDEC struct'>PLL1PDEC</a></td><td class='docblock-short'><p>PLL1 550m P divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL0SSCG0.html" title='lp55s69_pac::syscon::PLL0SSCG0 struct'>PLL0SSCG0</a></td><td class='docblock-short'><p>PLL0 Spread Spectrum Wrapper control register 0</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PLL0SSCG1.html" title='lp55s69_pac::syscon::PLL0SSCG1 struct'>PLL0SSCG1</a></td><td class='docblock-short'><p>PLL0 Spread Spectrum Wrapper control register 1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PRESETCTRL0.html" title='lp55s69_pac::syscon::PRESETCTRL0 struct'>PRESETCTRL0</a></td><td class='docblock-short'><p>Peripheral reset control 0</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PRESETCTRL1.html" title='lp55s69_pac::syscon::PRESETCTRL1 struct'>PRESETCTRL1</a></td><td class='docblock-short'><p>Peripheral reset control 1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PRESETCTRL2.html" title='lp55s69_pac::syscon::PRESETCTRL2 struct'>PRESETCTRL2</a></td><td class='docblock-short'><p>Peripheral reset control 2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PRESETCTRLCLR.html" title='lp55s69_pac::syscon::PRESETCTRLCLR struct'>PRESETCTRLCLR</a></td><td class='docblock-short'><p>Peripheral reset contro clearl register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PRESETCTRLSET.html" title='lp55s69_pac::syscon::PRESETCTRLSET struct'>PRESETCTRLSET</a></td><td class='docblock-short'><p>Peripheral reset control set register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PRESETCTRLX0.html" title='lp55s69_pac::syscon::PRESETCTRLX0 struct'>PRESETCTRLX0</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PRESETCTRLX1.html" title='lp55s69_pac::syscon::PRESETCTRLX1 struct'>PRESETCTRLX1</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.PRESETCTRLX2.html" title='lp55s69_pac::syscon::PRESETCTRLX2 struct'>PRESETCTRLX2</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.RegisterBlock.html" title='lp55s69_pac::syscon::RegisterBlock struct'>RegisterBlock</a></td><td class='docblock-short'><p>Register block</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SCTCLKDIV.html" title='lp55s69_pac::syscon::SCTCLKDIV struct'>SCTCLKDIV</a></td><td class='docblock-short'><p>SCT/PWM clock divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SCTCLKSEL.html" title='lp55s69_pac::syscon::SCTCLKSEL struct'>SCTCLKSEL</a></td><td class='docblock-short'><p>SCTimer/PWM clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SDIOCLKCTRL.html" title='lp55s69_pac::syscon::SDIOCLKCTRL struct'>SDIOCLKCTRL</a></td><td class='docblock-short'><p>SDIO CCLKIN phase and delay control</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SDIOCLKDIV.html" title='lp55s69_pac::syscon::SDIOCLKDIV struct'>SDIOCLKDIV</a></td><td class='docblock-short'><p>SDIO clock divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SDIOCLKSEL.html" title='lp55s69_pac::syscon::SDIOCLKSEL struct'>SDIOCLKSEL</a></td><td class='docblock-short'><p>SDIO clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.STARTER0.html" title='lp55s69_pac::syscon::STARTER0 struct'>STARTER0</a></td><td class='docblock-short'><p>Start logic wake-up enable register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.STARTER1.html" title='lp55s69_pac::syscon::STARTER1 struct'>STARTER1</a></td><td class='docblock-short'><p>Start logic wake-up enable register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.STARTERCLR0.html" title='lp55s69_pac::syscon::STARTERCLR0 struct'>STARTERCLR0</a></td><td class='docblock-short'><p>Clear bits in STARTER</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.STARTERCLR1.html" title='lp55s69_pac::syscon::STARTERCLR1 struct'>STARTERCLR1</a></td><td class='docblock-short'><p>Clear bits in STARTER</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.STARTERSET0.html" title='lp55s69_pac::syscon::STARTERSET0 struct'>STARTERSET0</a></td><td class='docblock-short'><p>Set bits in STARTER</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.STARTERSET1.html" title='lp55s69_pac::syscon::STARTERSET1 struct'>STARTERSET1</a></td><td class='docblock-short'><p>Set bits in STARTER</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SWR_RESET.html" title='lp55s69_pac::syscon::SWR_RESET struct'>SWR_RESET</a></td><td class='docblock-short'><p>generate a software_reset</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SYSTICKCLKDIV0.html" title='lp55s69_pac::syscon::SYSTICKCLKDIV0 struct'>SYSTICKCLKDIV0</a></td><td class='docblock-short'><p>System Tick Timer divider for CPU0</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SYSTICKCLKDIV1.html" title='lp55s69_pac::syscon::SYSTICKCLKDIV1 struct'>SYSTICKCLKDIV1</a></td><td class='docblock-short'><p>System Tick Timer divider for CPU1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SYSTICKCLKSEL0.html" title='lp55s69_pac::syscon::SYSTICKCLKSEL0 struct'>SYSTICKCLKSEL0</a></td><td class='docblock-short'><p>System Tick Timer for CPU0 source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SYSTICKCLKSEL1.html" title='lp55s69_pac::syscon::SYSTICKCLKSEL1 struct'>SYSTICKCLKSEL1</a></td><td class='docblock-short'><p>System Tick Timer for CPU1 source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SYSTICKCLKSELX0.html" title='lp55s69_pac::syscon::SYSTICKCLKSELX0 struct'>SYSTICKCLKSELX0</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.SYSTICKCLKSELX1.html" title='lp55s69_pac::syscon::SYSTICKCLKSELX1 struct'>SYSTICKCLKSELX1</a></td><td class='docblock-short'><p>Peripheral reset control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.TRACECLKDIV.html" title='lp55s69_pac::syscon::TRACECLKDIV struct'>TRACECLKDIV</a></td><td class='docblock-short'><p>TRACE clock divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.TRACECLKSEL.html" title='lp55s69_pac::syscon::TRACECLKSEL struct'>TRACECLKSEL</a></td><td class='docblock-short'><p>Trace clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.USB0CLKSEL.html" title='lp55s69_pac::syscon::USB0CLKSEL struct'>USB0CLKSEL</a></td><td class='docblock-short'><p>FS USB clock source select</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.USB0CLKDIV.html" title='lp55s69_pac::syscon::USB0CLKDIV struct'>USB0CLKDIV</a></td><td class='docblock-short'><p>USB0 Clock divider</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.USB0CLKCTRL.html" title='lp55s69_pac::syscon::USB0CLKCTRL struct'>USB0CLKCTRL</a></td><td class='docblock-short'><p>USB0 clock control</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.USB0CLKSTAT.html" title='lp55s69_pac::syscon::USB0CLKSTAT struct'>USB0CLKSTAT</a></td><td class='docblock-short'><p>USB0 clock status</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.USB1CLKSEL.html" title='lp55s69_pac::syscon::USB1CLKSEL struct'>USB1CLKSEL</a></td><td class='docblock-short'><p>HS USB clock source select - NOT USED</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.USB1CLKCTRL.html" title='lp55s69_pac::syscon::USB1CLKCTRL struct'>USB1CLKCTRL</a></td><td class='docblock-short'><p>USB1 clock control</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.USB1CLKSTAT.html" title='lp55s69_pac::syscon::USB1CLKSTAT struct'>USB1CLKSTAT</a></td><td class='docblock-short'><p>USB1 clock status</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.WDTCLKDIV.html" title='lp55s69_pac::syscon::WDTCLKDIV struct'>WDTCLKDIV</a></td><td class='docblock-short'><p>WDT clock divider</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><aside id="help" class="hidden"><div><h1 class="hidden">Help</h1><div class="shortcuts"><h2>Keyboard Shortcuts</h2><dl><dt><kbd>?</kbd></dt><dd>Show this help dialog</dd><dt><kbd>S</kbd></dt><dd>Focus the search field</dd><dt><kbd>↑</kbd></dt><dd>Move up in search results</dd><dt><kbd>↓</kbd></dt><dd>Move down in search results</dd><dt><kbd>↹</kbd></dt><dd>Switch tab</dd><dt><kbd>&#9166;</kbd></dt><dd>Go to active search result</dd><dt><kbd>+</kbd></dt><dd>Expand all sections</dd><dt><kbd>-</kbd></dt><dd>Collapse all sections</dd></dl></div><div class="infos"><h2>Search Tricks</h2><p>Prefix searches with a type followed by a colon (e.g., <code>fn:</code>) to restrict the search to a given type.</p><p>Accepted types are: <code>fn</code>, <code>mod</code>, <code>struct</code>, <code>enum</code>, <code>trait</code>, <code>type</code>, <code>macro</code>, and <code>const</code>.</p><p>Search functions by type signature (e.g., <code>vec -> usize</code> or <code>* -> vec</code>)</p><p>Search multiple things at once by splitting your query with comma (e.g., <code>str,u8</code> or <code>String,struct:Vec,test</code>)</p></div></div></aside><script>window.rootPath = "../../";window.currentCrate = "lp55s69_pac";</script><script src="../../aliases.js"></script><script src="../../main.js"></script><script defer src="../../search-index.js"></script></body></html>