{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757963461917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757963461917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 15 15:11:01 2025 " "Processing started: Mon Sep 15 15:11:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757963461917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1757963461917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1757963461917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1757963462286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1757963462286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab2/topost/generic_adder_arch/src/generic_adder_arch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab2/topost/generic_adder_arch/src/generic_adder_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_adder_arch-arch " "Found design unit 1: generic_adder_arch-arch" {  } { { "../../generic_adder_arch/src/generic_adder_arch.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab2/toPost/generic_adder_arch/src/generic_adder_arch.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757963468272 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_adder_arch " "Found entity 1: generic_adder_arch" {  } { { "../../generic_adder_arch/src/generic_adder_arch.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab2/toPost/generic_adder_arch/src/generic_adder_arch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757963468272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757963468272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_adder_beh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_adder_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_adder_beh-beh " "Found design unit 1: generic_adder_beh-beh" {  } { { "generic_adder_beh.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab2/toPost/generic_adder_beh/src/generic_adder_beh.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757963468275 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_adder_beh " "Found entity 1: generic_adder_beh" {  } { { "generic_adder_beh.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab2/toPost/generic_adder_beh/src/generic_adder_beh.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757963468275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757963468275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "generic_adder_arch " "Elaborating entity \"generic_adder_arch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1757963468294 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\adders:0:full_adder full_adder_single_bit_arch " "Node instance \"\\adders:0:full_adder\" instantiates undefined entity \"full_adder_single_bit_arch\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../generic_adder_arch/src/generic_adder_arch.vhd" "\\adders:0:full_adder" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab2/toPost/generic_adder_arch/src/generic_adder_arch.vhd" 38 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1757963468353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\adders:1:full_adder full_adder_single_bit_arch " "Node instance \"\\adders:1:full_adder\" instantiates undefined entity \"full_adder_single_bit_arch\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../generic_adder_arch/src/generic_adder_arch.vhd" "\\adders:1:full_adder" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab2/toPost/generic_adder_arch/src/generic_adder_arch.vhd" 38 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1757963468353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\adders:2:full_adder full_adder_single_bit_arch " "Node instance \"\\adders:2:full_adder\" instantiates undefined entity \"full_adder_single_bit_arch\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../generic_adder_arch/src/generic_adder_arch.vhd" "\\adders:2:full_adder" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab2/toPost/generic_adder_arch/src/generic_adder_arch.vhd" 38 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1757963468353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\adders:3:full_adder full_adder_single_bit_arch " "Node instance \"\\adders:3:full_adder\" instantiates undefined entity \"full_adder_single_bit_arch\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../generic_adder_arch/src/generic_adder_arch.vhd" "\\adders:3:full_adder" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab2/toPost/generic_adder_arch/src/generic_adder_arch.vhd" 38 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1757963468353 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757963468414 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 15 15:11:08 2025 " "Processing ended: Mon Sep 15 15:11:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757963468414 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757963468414 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757963468414 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1757963468414 ""}
