[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfaceBinding/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 299
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfaceBinding/dut.sv
n<> u<298> t<Top_level_rule> c<1> l<1:1> el<42:3>
  n<> u<1> t<Null_rule> p<298> s<297> l<1:1>
  n<> u<297> t<Source_text> p<298> c<140> l<1:1> el<42:3>
    n<> u<140> t<Description> p<297> c<139> s<246> l<1:1> el<17:19>
      n<> u<139> t<Module_declaration> p<140> c<67> l<1:1> el<17:19>
        n<> u<67> t<Module_ansi_header> p<139> c<2> s<136> l<1:1> el<7:3>
          n<module> u<2> t<Module_keyword> p<67> s<3> l<1:1> el<1:7>
          n<ADD_SUB> u<3> t<STRING_CONST> p<67> s<66> l<1:8> el<1:15>
          n<> u<66> t<List_of_port_declarations> p<67> c<9> l<1:15> el<7:2>
            n<> u<9> t<Ansi_port_declaration> p<66> c<7> s<25> l<2:3> el<2:23>
              n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<2:3> el<2:8>
                n<> u<4> t<PortDir_Inp> p<7> s<6> l<2:3> el<2:8>
                n<> u<6> t<Net_port_type> p<7> c<5> l<2:20> el<2:20>
                  n<> u<5> t<Data_type_or_implicit> p<6> l<2:20> el<2:20>
              n<clk> u<8> t<STRING_CONST> p<9> l<2:20> el<2:23>
            n<> u<25> t<Ansi_port_declaration> p<66> c<23> s<41> l<3:3> el<3:22>
              n<> u<23> t<Net_port_header> p<25> c<10> s<24> l<3:3> el<3:14>
                n<> u<10> t<PortDir_Inp> p<23> s<22> l<3:3> el<3:8>
                n<> u<22> t<Net_port_type> p<23> c<21> l<3:9> el<3:14>
                  n<> u<21> t<Data_type_or_implicit> p<22> c<20> l<3:9> el<3:14>
                    n<> u<20> t<Packed_dimension> p<21> c<19> l<3:9> el<3:14>
                      n<> u<19> t<Constant_range> p<20> c<14> l<3:10> el<3:13>
                        n<> u<14> t<Constant_expression> p<19> c<13> s<18> l<3:10> el<3:11>
                          n<> u<13> t<Constant_primary> p<14> c<12> l<3:10> el<3:11>
                            n<> u<12> t<Primary_literal> p<13> c<11> l<3:10> el<3:11>
                              n<7> u<11> t<INT_CONST> p<12> l<3:10> el<3:11>
                        n<> u<18> t<Constant_expression> p<19> c<17> l<3:12> el<3:13>
                          n<> u<17> t<Constant_primary> p<18> c<16> l<3:12> el<3:13>
                            n<> u<16> t<Primary_literal> p<17> c<15> l<3:12> el<3:13>
                              n<0> u<15> t<INT_CONST> p<16> l<3:12> el<3:13>
              n<a0> u<24> t<STRING_CONST> p<25> l<3:20> el<3:22>
            n<> u<41> t<Ansi_port_declaration> p<66> c<39> s<47> l<4:3> el<4:22>
              n<> u<39> t<Net_port_header> p<41> c<26> s<40> l<4:3> el<4:14>
                n<> u<26> t<PortDir_Inp> p<39> s<38> l<4:3> el<4:8>
                n<> u<38> t<Net_port_type> p<39> c<37> l<4:9> el<4:14>
                  n<> u<37> t<Data_type_or_implicit> p<38> c<36> l<4:9> el<4:14>
                    n<> u<36> t<Packed_dimension> p<37> c<35> l<4:9> el<4:14>
                      n<> u<35> t<Constant_range> p<36> c<30> l<4:10> el<4:13>
                        n<> u<30> t<Constant_expression> p<35> c<29> s<34> l<4:10> el<4:11>
                          n<> u<29> t<Constant_primary> p<30> c<28> l<4:10> el<4:11>
                            n<> u<28> t<Primary_literal> p<29> c<27> l<4:10> el<4:11>
                              n<7> u<27> t<INT_CONST> p<28> l<4:10> el<4:11>
                        n<> u<34> t<Constant_expression> p<35> c<33> l<4:12> el<4:13>
                          n<> u<33> t<Constant_primary> p<34> c<32> l<4:12> el<4:13>
                            n<> u<32> t<Primary_literal> p<33> c<31> l<4:12> el<4:13>
                              n<0> u<31> t<INT_CONST> p<32> l<4:12> el<4:13>
              n<b0> u<40> t<STRING_CONST> p<41> l<4:20> el<4:22>
            n<> u<47> t<Ansi_port_declaration> p<66> c<45> s<65> l<5:3> el<5:26>
              n<> u<45> t<Net_port_header> p<47> c<42> s<46> l<5:3> el<5:8>
                n<> u<42> t<PortDir_Inp> p<45> s<44> l<5:3> el<5:8>
                n<> u<44> t<Net_port_type> p<45> c<43> l<5:20> el<5:20>
                  n<> u<43> t<Data_type_or_implicit> p<44> l<5:20> el<5:20>
              n<doAdd0> u<46> t<STRING_CONST> p<47> l<5:20> el<5:26>
            n<> u<65> t<Ansi_port_declaration> p<66> c<63> l<6:3> el<6:27>
              n<> u<63> t<Net_port_header> p<65> c<48> s<64> l<6:3> el<6:19>
                n<> u<48> t<PortDir_Out> p<63> s<62> l<6:3> el<6:9>
                n<> u<62> t<Net_port_type> p<63> c<61> l<6:10> el<6:19>
                  n<> u<61> t<Data_type_or_implicit> p<62> c<60> l<6:10> el<6:19>
                    n<> u<60> t<Data_type> p<61> c<49> l<6:10> el<6:19>
                      n<> u<49> t<IntVec_TypeReg> p<60> s<59> l<6:10> el<6:13>
                      n<> u<59> t<Packed_dimension> p<60> c<58> l<6:14> el<6:19>
                        n<> u<58> t<Constant_range> p<59> c<53> l<6:15> el<6:18>
                          n<> u<53> t<Constant_expression> p<58> c<52> s<57> l<6:15> el<6:16>
                            n<> u<52> t<Constant_primary> p<53> c<51> l<6:15> el<6:16>
                              n<> u<51> t<Primary_literal> p<52> c<50> l<6:15> el<6:16>
                                n<8> u<50> t<INT_CONST> p<51> l<6:15> el<6:16>
                          n<> u<57> t<Constant_expression> p<58> c<56> l<6:17> el<6:18>
                            n<> u<56> t<Constant_primary> p<57> c<55> l<6:17> el<6:18>
                              n<> u<55> t<Primary_literal> p<56> c<54> l<6:17> el<6:18>
                                n<0> u<54> t<INT_CONST> p<55> l<6:17> el<6:18>
              n<result0> u<64> t<STRING_CONST> p<65> l<6:20> el<6:27>
        n<> u<136> t<Non_port_module_item> p<139> c<135> s<138> l<9:3> el<15:8>
          n<> u<135> t<Module_or_generate_item> p<136> c<134> l<9:3> el<15:8>
            n<> u<134> t<Module_common_item> p<135> c<133> l<9:3> el<15:8>
              n<> u<133> t<Always_construct> p<134> c<68> l<9:3> el<15:8>
                n<> u<68> t<ALWAYS> p<133> s<132> l<9:3> el<9:9>
                n<> u<132> t<Statement> p<133> c<131> l<9:10> el<15:8>
                  n<> u<131> t<Statement_item> p<132> c<130> l<9:10> el<15:8>
                    n<> u<130> t<Procedural_timing_control_statement> p<131> c<76> l<9:10> el<15:8>
                      n<> u<76> t<Procedural_timing_control> p<130> c<75> s<129> l<9:10> el<9:25>
                        n<> u<75> t<Event_control> p<76> c<74> l<9:10> el<9:25>
                          n<> u<74> t<Event_expression> p<75> c<69> l<9:13> el<9:24>
                            n<> u<69> t<Edge_Posedge> p<74> s<73> l<9:13> el<9:20>
                            n<> u<73> t<Expression> p<74> c<72> l<9:21> el<9:24>
                              n<> u<72> t<Primary> p<73> c<71> l<9:21> el<9:24>
                                n<> u<71> t<Primary_literal> p<72> c<70> l<9:21> el<9:24>
                                  n<clk> u<70> t<STRING_CONST> p<71> l<9:21> el<9:24>
                      n<> u<129> t<Statement_or_null> p<130> c<128> l<10:5> el<15:8>
                        n<> u<128> t<Statement> p<129> c<127> l<10:5> el<15:8>
                          n<> u<127> t<Statement_item> p<128> c<126> l<10:5> el<15:8>
                            n<> u<126> t<Seq_block> p<127> c<124> l<10:5> el<15:8>
                              n<> u<124> t<Statement_or_null> p<126> c<123> s<125> l<11:7> el<14:28>
                                n<> u<123> t<Statement> p<124> c<122> l<11:7> el<14:28>
                                  n<> u<122> t<Statement_item> p<123> c<121> l<11:7> el<14:28>
                                    n<> u<121> t<Conditional_statement> p<122> c<82> l<11:7> el<14:28>
                                      n<> u<82> t<Cond_predicate> p<121> c<81> s<101> l<11:11> el<11:17>
                                        n<> u<81> t<Expression_or_cond_pattern> p<82> c<80> l<11:11> el<11:17>
                                          n<> u<80> t<Expression> p<81> c<79> l<11:11> el<11:17>
                                            n<> u<79> t<Primary> p<80> c<78> l<11:11> el<11:17>
                                              n<> u<78> t<Primary_literal> p<79> c<77> l<11:11> el<11:17>
                                                n<doAdd0> u<77> t<STRING_CONST> p<78> l<11:11> el<11:17>
                                      n<> u<101> t<Statement_or_null> p<121> c<100> s<120> l<12:9> el<12:28>
                                        n<> u<100> t<Statement> p<101> c<99> l<12:9> el<12:28>
                                          n<> u<99> t<Statement_item> p<100> c<98> l<12:9> el<12:28>
                                            n<> u<98> t<Nonblocking_assignment> p<99> c<87> l<12:9> el<12:27>
                                              n<> u<87> t<Variable_lvalue> p<98> c<84> s<97> l<12:9> el<12:16>
                                                n<> u<84> t<Ps_or_hierarchical_identifier> p<87> c<83> s<86> l<12:9> el<12:16>
                                                  n<result0> u<83> t<STRING_CONST> p<84> l<12:9> el<12:16>
                                                n<> u<86> t<Select> p<87> c<85> l<12:17> el<12:17>
                                                  n<> u<85> t<Bit_select> p<86> l<12:17> el<12:17>
                                              n<> u<97> t<Expression> p<98> c<91> l<12:20> el<12:27>
                                                n<> u<91> t<Expression> p<97> c<90> s<96> l<12:20> el<12:22>
                                                  n<> u<90> t<Primary> p<91> c<89> l<12:20> el<12:22>
                                                    n<> u<89> t<Primary_literal> p<90> c<88> l<12:20> el<12:22>
                                                      n<a0> u<88> t<STRING_CONST> p<89> l<12:20> el<12:22>
                                                n<> u<96> t<BinOp_Plus> p<97> s<95> l<12:23> el<12:24>
                                                n<> u<95> t<Expression> p<97> c<94> l<12:25> el<12:27>
                                                  n<> u<94> t<Primary> p<95> c<93> l<12:25> el<12:27>
                                                    n<> u<93> t<Primary_literal> p<94> c<92> l<12:25> el<12:27>
                                                      n<b0> u<92> t<STRING_CONST> p<93> l<12:25> el<12:27>
                                      n<> u<120> t<Statement_or_null> p<121> c<119> l<14:9> el<14:28>
                                        n<> u<119> t<Statement> p<120> c<118> l<14:9> el<14:28>
                                          n<> u<118> t<Statement_item> p<119> c<117> l<14:9> el<14:28>
                                            n<> u<117> t<Nonblocking_assignment> p<118> c<106> l<14:9> el<14:27>
                                              n<> u<106> t<Variable_lvalue> p<117> c<103> s<116> l<14:9> el<14:16>
                                                n<> u<103> t<Ps_or_hierarchical_identifier> p<106> c<102> s<105> l<14:9> el<14:16>
                                                  n<result0> u<102> t<STRING_CONST> p<103> l<14:9> el<14:16>
                                                n<> u<105> t<Select> p<106> c<104> l<14:17> el<14:17>
                                                  n<> u<104> t<Bit_select> p<105> l<14:17> el<14:17>
                                              n<> u<116> t<Expression> p<117> c<110> l<14:20> el<14:27>
                                                n<> u<110> t<Expression> p<116> c<109> s<115> l<14:20> el<14:22>
                                                  n<> u<109> t<Primary> p<110> c<108> l<14:20> el<14:22>
                                                    n<> u<108> t<Primary_literal> p<109> c<107> l<14:20> el<14:22>
                                                      n<a0> u<107> t<STRING_CONST> p<108> l<14:20> el<14:22>
                                                n<> u<115> t<BinOp_Minus> p<116> s<114> l<14:23> el<14:24>
                                                n<> u<114> t<Expression> p<116> c<113> l<14:25> el<14:27>
                                                  n<> u<113> t<Primary> p<114> c<112> l<14:25> el<14:27>
                                                    n<> u<112> t<Primary_literal> p<113> c<111> l<14:25> el<14:27>
                                                      n<b0> u<111> t<STRING_CONST> p<112> l<14:25> el<14:27>
                              n<> u<125> t<END> p<126> l<15:5> el<15:8>
        n<> u<138> t<ENDMODULE> p<139> s<137> l<17:1> el<17:10>
        n<ADD_SUB> u<137> t<STRING_CONST> p<139> l<17:12> el<17:19>
    n<> u<246> t<Description> p<297> c<245> s<296> l<19:1> el<34:25>
      n<> u<245> t<Interface_declaration> p<246> c<207> l<19:1> el<34:25>
        n<> u<207> t<Interface_ansi_header> p<245> c<141> s<241> l<19:1> el<25:3>
          n<> u<141> t<INTERFACE> p<207> s<143> l<19:1> el<19:10>
          n<add_sub_if> u<143> t<Interface_identifier> p<207> c<142> s<206> l<19:11> el<19:21>
            n<add_sub_if> u<142> t<STRING_CONST> p<143> l<19:11> el<19:21>
          n<> u<206> t<List_of_port_declarations> p<207> c<151> l<19:21> el<25:2>
            n<> u<151> t<Ansi_port_declaration> p<206> c<149> s<167> l<20:3> el<20:16>
              n<> u<149> t<Net_port_header> p<151> c<144> s<150> l<20:3> el<20:12>
                n<> u<144> t<PortDir_Inp> p<149> s<148> l<20:3> el<20:8>
                n<> u<148> t<Net_port_type> p<149> c<147> l<20:9> el<20:12>
                  n<> u<147> t<Data_type_or_implicit> p<148> c<146> l<20:9> el<20:12>
                    n<> u<146> t<Data_type> p<147> c<145> l<20:9> el<20:12>
                      n<> u<145> t<IntVec_TypeBit> p<146> l<20:9> el<20:12>
              n<clk> u<150> t<STRING_CONST> p<151> l<20:13> el<20:16>
            n<> u<167> t<Ansi_port_declaration> p<206> c<165> s<183> l<21:3> el<21:16>
              n<> u<165> t<Net_port_header> p<167> c<152> s<166> l<21:3> el<21:14>
                n<> u<152> t<PortDir_Inp> p<165> s<164> l<21:3> el<21:8>
                n<> u<164> t<Net_port_type> p<165> c<163> l<21:9> el<21:14>
                  n<> u<163> t<Data_type_or_implicit> p<164> c<162> l<21:9> el<21:14>
                    n<> u<162> t<Packed_dimension> p<163> c<161> l<21:9> el<21:14>
                      n<> u<161> t<Constant_range> p<162> c<156> l<21:10> el<21:13>
                        n<> u<156> t<Constant_expression> p<161> c<155> s<160> l<21:10> el<21:11>
                          n<> u<155> t<Constant_primary> p<156> c<154> l<21:10> el<21:11>
                            n<> u<154> t<Primary_literal> p<155> c<153> l<21:10> el<21:11>
                              n<7> u<153> t<INT_CONST> p<154> l<21:10> el<21:11>
                        n<> u<160> t<Constant_expression> p<161> c<159> l<21:12> el<21:13>
                          n<> u<159> t<Constant_primary> p<160> c<158> l<21:12> el<21:13>
                            n<> u<158> t<Primary_literal> p<159> c<157> l<21:12> el<21:13>
                              n<0> u<157> t<INT_CONST> p<158> l<21:12> el<21:13>
              n<a> u<166> t<STRING_CONST> p<167> l<21:15> el<21:16>
            n<> u<183> t<Ansi_port_declaration> p<206> c<181> s<189> l<22:3> el<22:16>
              n<> u<181> t<Net_port_header> p<183> c<168> s<182> l<22:3> el<22:14>
                n<> u<168> t<PortDir_Inp> p<181> s<180> l<22:3> el<22:8>
                n<> u<180> t<Net_port_type> p<181> c<179> l<22:9> el<22:14>
                  n<> u<179> t<Data_type_or_implicit> p<180> c<178> l<22:9> el<22:14>
                    n<> u<178> t<Packed_dimension> p<179> c<177> l<22:9> el<22:14>
                      n<> u<177> t<Constant_range> p<178> c<172> l<22:10> el<22:13>
                        n<> u<172> t<Constant_expression> p<177> c<171> s<176> l<22:10> el<22:11>
                          n<> u<171> t<Constant_primary> p<172> c<170> l<22:10> el<22:11>
                            n<> u<170> t<Primary_literal> p<171> c<169> l<22:10> el<22:11>
                              n<7> u<169> t<INT_CONST> p<170> l<22:10> el<22:11>
                        n<> u<176> t<Constant_expression> p<177> c<175> l<22:12> el<22:13>
                          n<> u<175> t<Constant_primary> p<176> c<174> l<22:12> el<22:13>
                            n<> u<174> t<Primary_literal> p<175> c<173> l<22:12> el<22:13>
                              n<0> u<173> t<INT_CONST> p<174> l<22:12> el<22:13>
              n<b> u<182> t<STRING_CONST> p<183> l<22:15> el<22:16>
            n<> u<189> t<Ansi_port_declaration> p<206> c<187> s<205> l<23:3> el<23:20>
              n<> u<187> t<Net_port_header> p<189> c<184> s<188> l<23:3> el<23:8>
                n<> u<184> t<PortDir_Inp> p<187> s<186> l<23:3> el<23:8>
                n<> u<186> t<Net_port_type> p<187> c<185> l<23:15> el<23:15>
                  n<> u<185> t<Data_type_or_implicit> p<186> l<23:15> el<23:15>
              n<doAdd> u<188> t<STRING_CONST> p<189> l<23:15> el<23:20>
            n<> u<205> t<Ansi_port_declaration> p<206> c<203> l<24:3> el<24:21>
              n<> u<203> t<Net_port_header> p<205> c<190> s<204> l<24:3> el<24:14>
                n<> u<190> t<PortDir_Inp> p<203> s<202> l<24:3> el<24:8>
                n<> u<202> t<Net_port_type> p<203> c<201> l<24:9> el<24:14>
                  n<> u<201> t<Data_type_or_implicit> p<202> c<200> l<24:9> el<24:14>
                    n<> u<200> t<Packed_dimension> p<201> c<199> l<24:9> el<24:14>
                      n<> u<199> t<Constant_range> p<200> c<194> l<24:10> el<24:13>
                        n<> u<194> t<Constant_expression> p<199> c<193> s<198> l<24:10> el<24:11>
                          n<> u<193> t<Constant_primary> p<194> c<192> l<24:10> el<24:11>
                            n<> u<192> t<Primary_literal> p<193> c<191> l<24:10> el<24:11>
                              n<8> u<191> t<INT_CONST> p<192> l<24:10> el<24:11>
                        n<> u<198> t<Constant_expression> p<199> c<197> l<24:12> el<24:13>
                          n<> u<197> t<Constant_primary> p<198> c<196> l<24:12> el<24:13>
                            n<> u<196> t<Primary_literal> p<197> c<195> l<24:12> el<24:13>
                              n<0> u<195> t<INT_CONST> p<196> l<24:12> el<24:13>
              n<result> u<204> t<STRING_CONST> p<205> l<24:15> el<24:21>
        n<> u<241> t<Non_port_interface_item> p<245> c<240> s<244> l<27:3> el<32:14>
          n<> u<240> t<Interface_or_generate_item> p<241> c<239> l<27:3> el<32:14>
            n<> u<239> t<Module_common_item> p<240> c<238> l<27:3> el<32:14>
              n<> u<238> t<Module_or_generate_item_declaration> p<239> c<237> l<27:3> el<32:14>
                n<> u<237> t<Clocking_declaration> p<238> c<208> l<27:3> el<32:14>
                  n<cb> u<208> t<STRING_CONST> p<237> s<215> l<27:12> el<27:14>
                  n<> u<215> t<Clocking_event> p<237> c<214> s<220> l<27:15> el<27:29>
                    n<> u<214> t<Event_expression> p<215> c<209> l<27:17> el<27:28>
                      n<> u<209> t<Edge_Posedge> p<214> s<213> l<27:17> el<27:24>
                      n<> u<213> t<Expression> p<214> c<212> l<27:25> el<27:28>
                        n<> u<212> t<Primary> p<213> c<211> l<27:25> el<27:28>
                          n<> u<211> t<Primary_literal> p<212> c<210> l<27:25> el<27:28>
                            n<clk> u<210> t<STRING_CONST> p<211> l<27:25> el<27:28>
                  n<> u<220> t<Clocking_item> p<237> c<216> s<225> l<28:5> el<28:17>
                    n<> u<216> t<ClockingDir_Output> p<220> s<219> l<28:5> el<28:11>
                    n<> u<219> t<List_of_clocking_decl_assign> p<220> c<218> l<28:15> el<28:16>
                      n<> u<218> t<Clocking_decl_assign> p<219> c<217> l<28:15> el<28:16>
                        n<a> u<217> t<STRING_CONST> p<218> l<28:15> el<28:16>
                  n<> u<225> t<Clocking_item> p<237> c<221> s<230> l<29:5> el<29:17>
                    n<> u<221> t<ClockingDir_Output> p<225> s<224> l<29:5> el<29:11>
                    n<> u<224> t<List_of_clocking_decl_assign> p<225> c<223> l<29:15> el<29:16>
                      n<> u<223> t<Clocking_decl_assign> p<224> c<222> l<29:15> el<29:16>
                        n<b> u<222> t<STRING_CONST> p<223> l<29:15> el<29:16>
                  n<> u<230> t<Clocking_item> p<237> c<226> s<235> l<30:5> el<30:21>
                    n<> u<226> t<ClockingDir_Output> p<230> s<229> l<30:5> el<30:11>
                    n<> u<229> t<List_of_clocking_decl_assign> p<230> c<228> l<30:15> el<30:20>
                      n<> u<228> t<Clocking_decl_assign> p<229> c<227> l<30:15> el<30:20>
                        n<doAdd> u<227> t<STRING_CONST> p<228> l<30:15> el<30:20>
                  n<> u<235> t<Clocking_item> p<237> c<231> s<236> l<31:5> el<31:22>
                    n<> u<231> t<ClockingDir_Input> p<235> s<234> l<31:5> el<31:10>
                    n<> u<234> t<List_of_clocking_decl_assign> p<235> c<233> l<31:15> el<31:21>
                      n<> u<233> t<Clocking_decl_assign> p<234> c<232> l<31:15> el<31:21>
                        n<result> u<232> t<STRING_CONST> p<233> l<31:15> el<31:21>
                  n<> u<236> t<ENDCLOCKING> p<237> l<32:3> el<32:14>
        n<> u<244> t<ENDINTERFACE> p<245> s<243> l<34:1> el<34:13>
        n<add_sub_if> u<243> t<Interface_identifier> p<245> c<242> l<34:15> el<34:25>
          n<add_sub_if> u<242> t<STRING_CONST> p<243> l<34:15> el<34:25>
    n<> u<296> t<Description> p<297> c<295> l<36:1> el<42:3>
      n<> u<295> t<Bind_directive> p<296> c<247> l<36:1> el<42:3>
        n<ADD_SUB> u<247> t<STRING_CONST> p<295> s<294> l<36:6> el<36:13>
        n<> u<294> t<Bind_instantiation> p<295> c<293> l<36:14> el<42:3>
          n<> u<293> t<Module_instantiation> p<294> c<248> l<36:14> el<42:3>
            n<add_sub_if> u<248> t<STRING_CONST> p<293> s<292> l<36:14> el<36:24>
            n<> u<292> t<Hierarchical_instance> p<293> c<250> l<36:25> el<42:2>
              n<> u<250> t<Name_of_instance> p<292> c<249> s<291> l<36:25> el<36:36>
                n<add_sub_if0> u<249> t<STRING_CONST> p<250> l<36:25> el<36:36>
              n<> u<291> t<List_of_port_connections> p<292> c<258> l<37:3> el<41:19>
                n<> u<258> t<Named_port_connection> p<291> c<251> s<266> l<37:3> el<37:12>
                  n<clk> u<251> t<STRING_CONST> p<258> s<256> l<37:4> el<37:7>
                  n<> u<256> t<OPEN_PARENS> p<258> s<255> l<37:7> el<37:8>
                  n<> u<255> t<Expression> p<258> c<254> s<257> l<37:8> el<37:11>
                    n<> u<254> t<Primary> p<255> c<253> l<37:8> el<37:11>
                      n<> u<253> t<Primary_literal> p<254> c<252> l<37:8> el<37:11>
                        n<clk> u<252> t<STRING_CONST> p<253> l<37:8> el<37:11>
                  n<> u<257> t<CLOSE_PARENS> p<258> l<37:11> el<37:12>
                n<> u<266> t<Named_port_connection> p<291> c<259> s<274> l<38:3> el<38:9>
                  n<a> u<259> t<STRING_CONST> p<266> s<264> l<38:4> el<38:5>
                  n<> u<264> t<OPEN_PARENS> p<266> s<263> l<38:5> el<38:6>
                  n<> u<263> t<Expression> p<266> c<262> s<265> l<38:6> el<38:8>
                    n<> u<262> t<Primary> p<263> c<261> l<38:6> el<38:8>
                      n<> u<261> t<Primary_literal> p<262> c<260> l<38:6> el<38:8>
                        n<a0> u<260> t<STRING_CONST> p<261> l<38:6> el<38:8>
                  n<> u<265> t<CLOSE_PARENS> p<266> l<38:8> el<38:9>
                n<> u<274> t<Named_port_connection> p<291> c<267> s<282> l<39:3> el<39:9>
                  n<b> u<267> t<STRING_CONST> p<274> s<272> l<39:4> el<39:5>
                  n<> u<272> t<OPEN_PARENS> p<274> s<271> l<39:5> el<39:6>
                  n<> u<271> t<Expression> p<274> c<270> s<273> l<39:6> el<39:8>
                    n<> u<270> t<Primary> p<271> c<269> l<39:6> el<39:8>
                      n<> u<269> t<Primary_literal> p<270> c<268> l<39:6> el<39:8>
                        n<b0> u<268> t<STRING_CONST> p<269> l<39:6> el<39:8>
                  n<> u<273> t<CLOSE_PARENS> p<274> l<39:8> el<39:9>
                n<> u<282> t<Named_port_connection> p<291> c<275> s<290> l<40:3> el<40:17>
                  n<doAdd> u<275> t<STRING_CONST> p<282> s<280> l<40:4> el<40:9>
                  n<> u<280> t<OPEN_PARENS> p<282> s<279> l<40:9> el<40:10>
                  n<> u<279> t<Expression> p<282> c<278> s<281> l<40:10> el<40:16>
                    n<> u<278> t<Primary> p<279> c<277> l<40:10> el<40:16>
                      n<> u<277> t<Primary_literal> p<278> c<276> l<40:10> el<40:16>
                        n<doAdd0> u<276> t<STRING_CONST> p<277> l<40:10> el<40:16>
                  n<> u<281> t<CLOSE_PARENS> p<282> l<40:16> el<40:17>
                n<> u<290> t<Named_port_connection> p<291> c<283> l<41:3> el<41:19>
                  n<result> u<283> t<STRING_CONST> p<290> s<288> l<41:4> el<41:10>
                  n<> u<288> t<OPEN_PARENS> p<290> s<287> l<41:10> el<41:11>
                  n<> u<287> t<Expression> p<290> c<286> s<289> l<41:11> el<41:18>
                    n<> u<286> t<Primary> p<287> c<285> l<41:11> el<41:18>
                      n<> u<285> t<Primary_literal> p<286> c<284> l<41:11> el<41:18>
                        n<result0> u<284> t<STRING_CONST> p<285> l<41:11> el<41:18>
                  n<> u<289> t<CLOSE_PARENS> p<290> l<41:18> el<41:19>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceBinding/dut.sv:1:1: No timescale set for "ADD_SUB".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceBinding/dut.sv:19:1: No timescale set for "add_sub_if".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceBinding/dut.sv:1:1: Compile module "work@ADD_SUB".
[INF:CP0304] ${SURELOG_DIR}/tests/InterfaceBinding/dut.sv:19:1: Compile interface "work@add_sub_if".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             2
Begin                                                  1
BitTypespec                                            2
BitVar                                                 1
ClockingBlock                                          1
ClockingIODecl                                         4
Constant                                              36
Design                                                 1
EventControl                                           2
IfElse                                                 1
Interface                                              1
LogicNet                                              14
LogicTypespec                                          2
Module                                                 1
Operation                                              4
Port                                                  10
Range                                                 18
RefObj                                                14
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfaceBinding/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllInterfaces:
\_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@add_sub_if
  |vpiVariables:
  \_BitVar: (work@add_sub_if.clk), line:20:13, endln:20:16
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiTypespec:
    \_RefTypespec: (work@add_sub_if.clk), line:20:9, endln:20:12
      |vpiParent:
      \_BitVar: (work@add_sub_if.clk), line:20:13, endln:20:16
      |vpiFullName:work@add_sub_if.clk
      |vpiActual:
      \_BitTypespec: , line:20:9, endln:20:12
    |vpiName:clk
    |vpiFullName:work@add_sub_if.clk
    |vpiVisibility:1
  |vpiInternalScope:
  \_ClockingBlock: (work@add_sub_if.cb), line:27:3, endln:32:14
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:cb
    |vpiFullName:work@add_sub_if.cb
    |vpiClockingEvent:
    \_EventControl: , line:27:15, endln:27:29
      |vpiParent:
      \_ClockingBlock: (work@add_sub_if.cb), line:27:3, endln:32:14
      |vpiCondition:
      \_Operation: , line:27:17, endln:27:28
        |vpiParent:
        \_EventControl: , line:27:15, endln:27:29
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@add_sub_if.cb.clk), line:27:25, endln:27:28
          |vpiParent:
          \_Operation: , line:27:17, endln:27:28
          |vpiName:clk
          |vpiFullName:work@add_sub_if.cb.clk
          |vpiActual:
          \_Port: (clk), line:20:13, endln:20:16
    |vpiClockingIODecl:
    \_ClockingIODecl: (a), line:28:15, endln:28:16
      |vpiParent:
      \_ClockingBlock: (work@add_sub_if.cb), line:27:3, endln:32:14
      |vpiDirection:2
      |vpiName:a
    |vpiClockingIODecl:
    \_ClockingIODecl: (b), line:29:15, endln:29:16
      |vpiParent:
      \_ClockingBlock: (work@add_sub_if.cb), line:27:3, endln:32:14
      |vpiDirection:2
      |vpiName:b
    |vpiClockingIODecl:
    \_ClockingIODecl: (doAdd), line:30:15, endln:30:20
      |vpiParent:
      \_ClockingBlock: (work@add_sub_if.cb), line:27:3, endln:32:14
      |vpiDirection:2
      |vpiName:doAdd
    |vpiClockingIODecl:
    \_ClockingIODecl: (result), line:31:15, endln:31:21
      |vpiParent:
      \_ClockingBlock: (work@add_sub_if.cb), line:27:3, endln:32:14
      |vpiDirection:1
      |vpiName:result
  |vpiTypedef:
  \_BitTypespec: , line:20:9, endln:20:12
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
  |vpiTypedef:
  \_BitTypespec: , line:20:9, endln:20:12
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
  |vpiImportTypespec:
  \_BitTypespec: , line:20:9, endln:20:12
  |vpiImportTypespec:
  \_BitVar: (work@add_sub_if.clk), line:20:13, endln:20:16
  |vpiImportTypespec:
  \_LogicNet: (work@add_sub_if.a), line:21:15, endln:21:16
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:a
    |vpiFullName:work@add_sub_if.a
  |vpiImportTypespec:
  \_LogicNet: (work@add_sub_if.b), line:22:15, endln:22:16
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:b
    |vpiFullName:work@add_sub_if.b
  |vpiImportTypespec:
  \_LogicNet: (work@add_sub_if.doAdd), line:23:15, endln:23:20
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:doAdd
    |vpiFullName:work@add_sub_if.doAdd
  |vpiImportTypespec:
  \_LogicNet: (work@add_sub_if.result), line:24:15, endln:24:21
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:result
    |vpiFullName:work@add_sub_if.result
  |vpiImportTypespec:
  \_BitTypespec: , line:20:9, endln:20:12
  |vpiImportTypespec:
  \_LogicNet: (work@add_sub_if.clk), line:20:13, endln:20:16
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:clk
    |vpiFullName:work@add_sub_if.clk
  |vpiImportTypespec:
  \_LogicNet: (work@add_sub_if.a), line:21:15, endln:21:16
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:a
    |vpiFullName:work@add_sub_if.a
  |vpiImportTypespec:
  \_LogicNet: (work@add_sub_if.b), line:22:15, endln:22:16
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:b
    |vpiFullName:work@add_sub_if.b
  |vpiImportTypespec:
  \_LogicNet: (work@add_sub_if.doAdd), line:23:15, endln:23:20
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:doAdd
    |vpiFullName:work@add_sub_if.doAdd
  |vpiImportTypespec:
  \_LogicNet: (work@add_sub_if.result), line:24:15, endln:24:21
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:result
    |vpiFullName:work@add_sub_if.result
  |vpiDefName:work@add_sub_if
  |vpiNet:
  \_LogicNet: (work@add_sub_if.a), line:21:15, endln:21:16
  |vpiNet:
  \_LogicNet: (work@add_sub_if.b), line:22:15, endln:22:16
  |vpiNet:
  \_LogicNet: (work@add_sub_if.doAdd), line:23:15, endln:23:20
  |vpiNet:
  \_LogicNet: (work@add_sub_if.result), line:24:15, endln:24:21
  |vpiNet:
  \_LogicNet: (work@add_sub_if.clk), line:20:13, endln:20:16
  |vpiNet:
  \_LogicNet: (work@add_sub_if.a), line:21:15, endln:21:16
  |vpiNet:
  \_LogicNet: (work@add_sub_if.b), line:22:15, endln:22:16
  |vpiNet:
  \_LogicNet: (work@add_sub_if.doAdd), line:23:15, endln:23:20
  |vpiNet:
  \_LogicNet: (work@add_sub_if.result), line:24:15, endln:24:21
  |vpiClockingBlock:
  \_ClockingBlock: (work@add_sub_if.cb), line:27:3, endln:32:14
  |vpiPort:
  \_Port: (clk), line:20:13, endln:20:16
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@add_sub_if.clk.clk), line:20:13, endln:20:16
      |vpiParent:
      \_Port: (clk), line:20:13, endln:20:16
      |vpiName:clk
      |vpiFullName:work@add_sub_if.clk.clk
      |vpiActual:
      \_LogicNet: (work@add_sub_if.clk), line:20:13, endln:20:16
    |vpiTypespec:
    \_RefTypespec: (work@add_sub_if.clk), line:20:9, endln:20:12
      |vpiParent:
      \_Port: (clk), line:20:13, endln:20:16
      |vpiFullName:work@add_sub_if.clk
      |vpiActual:
      \_BitTypespec: , line:20:9, endln:20:12
  |vpiPort:
  \_Port: (a), line:21:15, endln:21:16
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@add_sub_if.a.a), line:21:15, endln:21:16
      |vpiParent:
      \_Port: (a), line:21:15, endln:21:16
      |vpiName:a
      |vpiFullName:work@add_sub_if.a.a
      |vpiActual:
      \_LogicNet: (work@add_sub_if.a), line:21:15, endln:21:16
  |vpiPort:
  \_Port: (b), line:22:15, endln:22:16
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@add_sub_if.b.b), line:22:15, endln:22:16
      |vpiParent:
      \_Port: (b), line:22:15, endln:22:16
      |vpiName:b
      |vpiFullName:work@add_sub_if.b.b
      |vpiActual:
      \_LogicNet: (work@add_sub_if.b), line:22:15, endln:22:16
  |vpiPort:
  \_Port: (doAdd), line:23:15, endln:23:20
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:doAdd
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@add_sub_if.doAdd.doAdd), line:23:15, endln:23:20
      |vpiParent:
      \_Port: (doAdd), line:23:15, endln:23:20
      |vpiName:doAdd
      |vpiFullName:work@add_sub_if.doAdd.doAdd
      |vpiActual:
      \_LogicNet: (work@add_sub_if.doAdd), line:23:15, endln:23:20
  |vpiPort:
  \_Port: (result), line:24:15, endln:24:21
    |vpiParent:
    \_Interface: work@add_sub_if (work@add_sub_if), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:19:1, endln:34:25
    |vpiName:result
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@add_sub_if.result.result), line:24:15, endln:24:21
      |vpiParent:
      \_Port: (result), line:24:15, endln:24:21
      |vpiName:result
      |vpiFullName:work@add_sub_if.result.result
      |vpiActual:
      \_LogicNet: (work@add_sub_if.result), line:24:15, endln:24:21
  |vpiEndLabel:add_sub_if
|vpiAllModules:
\_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@ADD_SUB
  |vpiTypedef:
  \_LogicTypespec: , line:6:10, endln:6:19
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiRange:
    \_Range: , line:6:14, endln:6:19
      |vpiParent:
      \_LogicTypespec: , line:6:10, endln:6:19
      |vpiLeftRange:
      \_Constant: , line:6:15, endln:6:16
        |vpiParent:
        \_Range: , line:6:14, endln:6:19
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:17, endln:6:18
        |vpiParent:
        \_Range: , line:6:14, endln:6:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:6:10, endln:6:19
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiRange:
    \_Range: , line:6:14, endln:6:19
      |vpiParent:
      \_LogicTypespec: , line:6:10, endln:6:19
      |vpiLeftRange:
      \_Constant: , line:6:15, endln:6:16
        |vpiParent:
        \_Range: , line:6:14, endln:6:19
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:17, endln:6:18
        |vpiParent:
        \_Range: , line:6:14, endln:6:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicNet: (work@ADD_SUB.clk), line:2:20, endln:2:23
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiName:clk
    |vpiFullName:work@ADD_SUB.clk
  |vpiImportTypespec:
  \_LogicNet: (work@ADD_SUB.a0), line:3:20, endln:3:22
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiName:a0
    |vpiFullName:work@ADD_SUB.a0
  |vpiImportTypespec:
  \_LogicNet: (work@ADD_SUB.b0), line:4:20, endln:4:22
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiName:b0
    |vpiFullName:work@ADD_SUB.b0
  |vpiImportTypespec:
  \_LogicNet: (work@ADD_SUB.doAdd0), line:5:20, endln:5:26
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiName:doAdd0
    |vpiFullName:work@ADD_SUB.doAdd0
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:10, endln:6:19
  |vpiImportTypespec:
  \_LogicNet: (work@ADD_SUB.result0), line:6:20, endln:6:27
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiTypespec:
    \_RefTypespec: (work@ADD_SUB.result0), line:6:10, endln:6:19
      |vpiParent:
      \_LogicNet: (work@ADD_SUB.result0), line:6:20, endln:6:27
      |vpiFullName:work@ADD_SUB.result0
      |vpiActual:
      \_LogicTypespec: , line:6:10, endln:6:19
    |vpiName:result0
    |vpiFullName:work@ADD_SUB.result0
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:10, endln:6:19
  |vpiDefName:work@ADD_SUB
  |vpiNet:
  \_LogicNet: (work@ADD_SUB.clk), line:2:20, endln:2:23
  |vpiNet:
  \_LogicNet: (work@ADD_SUB.a0), line:3:20, endln:3:22
  |vpiNet:
  \_LogicNet: (work@ADD_SUB.b0), line:4:20, endln:4:22
  |vpiNet:
  \_LogicNet: (work@ADD_SUB.doAdd0), line:5:20, endln:5:26
  |vpiNet:
  \_LogicNet: (work@ADD_SUB.result0), line:6:20, endln:6:27
  |vpiPort:
  \_Port: (clk), line:2:20, endln:2:23
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (a0), line:3:20, endln:3:22
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiName:a0
    |vpiDirection:1
  |vpiPort:
  \_Port: (b0), line:4:20, endln:4:22
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiName:b0
    |vpiDirection:1
  |vpiPort:
  \_Port: (doAdd0), line:5:20, endln:5:26
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiName:doAdd0
    |vpiDirection:1
  |vpiPort:
  \_Port: (result0), line:6:20, endln:6:27
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiName:result0
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@ADD_SUB.result0), line:6:10, endln:6:13
      |vpiParent:
      \_Port: (result0), line:6:20, endln:6:27
      |vpiFullName:work@ADD_SUB.result0
      |vpiActual:
      \_LogicTypespec: , line:6:10, endln:6:19
  |vpiProcess:
  \_Always: , line:9:3, endln:15:8
    |vpiParent:
    \_Module: work@ADD_SUB (work@ADD_SUB), file:${SURELOG_DIR}/tests/InterfaceBinding/dut.sv, line:1:1, endln:17:19
    |vpiStmt:
    \_EventControl: , line:9:10, endln:9:25
      |vpiParent:
      \_Always: , line:9:3, endln:15:8
      |vpiCondition:
      \_Operation: , line:9:13, endln:9:24
        |vpiParent:
        \_EventControl: , line:9:10, endln:9:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@ADD_SUB.clk), line:9:21, endln:9:24
          |vpiParent:
          \_Operation: , line:9:13, endln:9:24
          |vpiName:clk
          |vpiFullName:work@ADD_SUB.clk
          |vpiActual:
          \_LogicNet: (work@ADD_SUB.clk), line:2:20, endln:2:23
      |vpiStmt:
      \_Begin: (work@ADD_SUB), line:10:5, endln:15:8
        |vpiParent:
        \_EventControl: , line:9:10, endln:9:25
        |vpiFullName:work@ADD_SUB
        |vpiStmt:
        \_IfElse: , line:11:7, endln:14:28
          |vpiParent:
          \_Begin: (work@ADD_SUB), line:10:5, endln:15:8
          |vpiCondition:
          \_RefObj: (work@ADD_SUB.doAdd0), line:11:11, endln:11:17
            |vpiParent:
            \_IfElse: , line:11:7, endln:14:28
            |vpiName:doAdd0
            |vpiFullName:work@ADD_SUB.doAdd0
            |vpiActual:
            \_LogicNet: (work@ADD_SUB.doAdd0), line:5:20, endln:5:26
          |vpiStmt:
          \_Assignment: , line:12:9, endln:12:27
            |vpiParent:
            \_IfElse: , line:11:7, endln:14:28
            |vpiOpType:82
            |vpiRhs:
            \_Operation: , line:12:20, endln:12:27
              |vpiParent:
              \_Assignment: , line:12:9, endln:12:27
              |vpiOpType:24
              |vpiOperand:
              \_RefObj: (work@ADD_SUB.a0), line:12:20, endln:12:22
                |vpiParent:
                \_Operation: , line:12:20, endln:12:27
                |vpiName:a0
                |vpiFullName:work@ADD_SUB.a0
                |vpiActual:
                \_LogicNet: (work@ADD_SUB.a0), line:3:20, endln:3:22
              |vpiOperand:
              \_RefObj: (work@ADD_SUB.b0), line:12:25, endln:12:27
                |vpiParent:
                \_Operation: , line:12:20, endln:12:27
                |vpiName:b0
                |vpiFullName:work@ADD_SUB.b0
                |vpiActual:
                \_LogicNet: (work@ADD_SUB.b0), line:4:20, endln:4:22
            |vpiLhs:
            \_RefObj: (work@ADD_SUB.result0), line:12:9, endln:12:16
              |vpiParent:
              \_Assignment: , line:12:9, endln:12:27
              |vpiName:result0
              |vpiFullName:work@ADD_SUB.result0
              |vpiActual:
              \_LogicNet: (work@ADD_SUB.result0), line:6:20, endln:6:27
          |vpiElseStmt:
          \_Assignment: , line:14:9, endln:14:27
            |vpiParent:
            \_IfElse: , line:11:7, endln:14:28
            |vpiOpType:82
            |vpiRhs:
            \_Operation: , line:14:20, endln:14:27
              |vpiParent:
              \_Assignment: , line:14:9, endln:14:27
              |vpiOpType:11
              |vpiOperand:
              \_RefObj: (work@ADD_SUB.a0), line:14:20, endln:14:22
                |vpiParent:
                \_Operation: , line:14:20, endln:14:27
                |vpiName:a0
                |vpiFullName:work@ADD_SUB.a0
                |vpiActual:
                \_LogicNet: (work@ADD_SUB.a0), line:3:20, endln:3:22
              |vpiOperand:
              \_RefObj: (work@ADD_SUB.b0), line:14:25, endln:14:27
                |vpiParent:
                \_Operation: , line:14:20, endln:14:27
                |vpiName:b0
                |vpiFullName:work@ADD_SUB.b0
                |vpiActual:
                \_LogicNet: (work@ADD_SUB.b0), line:4:20, endln:4:22
            |vpiLhs:
            \_RefObj: (work@ADD_SUB.result0), line:14:9, endln:14:16
              |vpiParent:
              \_Assignment: , line:14:9, endln:14:27
              |vpiName:result0
              |vpiFullName:work@ADD_SUB.result0
              |vpiActual:
              \_LogicNet: (work@ADD_SUB.result0), line:6:20, endln:6:27
    |vpiAlwaysType:1
  |vpiEndLabel:ADD_SUB
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
