# hello_world
FPGA verilog
moudule(This is my practice)





endmoudle 
