Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id C13A15B8947
	for <lists+amd-gfx@lfdr.de>; Wed, 14 Sep 2022 15:41:16 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id BEBC588C3D;
	Wed, 14 Sep 2022 13:41:12 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mout-p-201.mailbox.org (mout-p-201.mailbox.org [80.241.56.171])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 3E5EA88C3D
 for <amd-gfx@lists.freedesktop.org>; Wed, 14 Sep 2022 13:41:06 +0000 (UTC)
Received: from smtp202.mailbox.org (smtp202.mailbox.org [10.196.197.202])
 (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
 key-exchange ECDHE (P-384) server-signature RSA-PSS (4096 bits) server-digest
 SHA256) (No client certificate requested)
 by mout-p-201.mailbox.org (Postfix) with ESMTPS id 4MSM171RHmz9sRG;
 Wed, 14 Sep 2022 15:40:59 +0200 (CEST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mailbox.org;
 s=mail20150812; t=1663162859;
 h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=vrvinAdyehZKJ8xBzxSXnDh9IMd7Ipkm/0Id4dKFbi8=;
 b=sCFroFSu4sVbIw5LqoaDPICNLzif4s6OnZQ5uWuLNZHcK0K/rfbyD9nqMwQZSLJmgdJdZ3
 KUMqxlIDqqYIbmbCOmSfNr6YcNycXU56xnG8OcKaYMTNbLU4dnYCLfs5CIPpvzEwDWZflj
 xFlWwIsaAh5NL9X3ornM8zg7JSnhL/o+FnqYkpp55RnbHp3m1WQumFJmP94ab6b+E8N4SN
 7LrO3/IJ9Qmjuzg4EGz2bkCSQcjsx9kE70rS49IxbJh9RPacBMMBd6pjRCOr4SSCv1KIIu
 lDQpJJw7oY5e8nbNSesSQ3hF59NyObx9ff00BA0jEigp5lzD+T7XOAFFjjTIAw==
Message-ID: <40e970ca-c0ac-98b3-0549-2d7b1a812f81@mailbox.org>
Date: Wed, 14 Sep 2022 15:40:57 +0200
MIME-Version: 1.0
Subject: Re: [PATCH V3 46/47] drm/amd/display: Fix failures of disabling
 primary plans
Content-Language: en-CA
From: =?UTF-8?Q?Michel_D=c3=a4nzer?= <michel.daenzer@mailbox.org>
To: Wayne Lin <Wayne.Lin@amd.com>, amd-gfx@lists.freedesktop.org
References: <20220914051046.1131186-1-Wayne.Lin@amd.com>
 <20220914051046.1131186-47-Wayne.Lin@amd.com>
 <604a1d7e-1cd9-ad27-6d37-2e8535ce253b@mailbox.org>
In-Reply-To: <604a1d7e-1cd9-ad27-6d37-2e8535ce253b@mailbox.org>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-MBO-RS-META: idetyuojqz7jqqmp49txabro9xuhjoqw
X-MBO-RS-ID: 27297aefabe505a32e8
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: stylon.wang@amd.com, Sunpeng.Li@amd.com, Harry.Wentland@amd.com,
 qingqing.zhuo@amd.com, Rodrigo.Siqueira@amd.com, roman.li@amd.com,
 solomon.chiu@amd.com, Aurabindo.Pillai@amd.com, Alex Hung <alex.hung@amd.com>,
 Bhawanpreet.Lakha@amd.com, agustin.gutierrez@amd.com, pavle.kotarac@amd.com
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On 2022-09-14 15:31, Michel Dänzer wrote:
> On 2022-09-14 07:10, Wayne Lin wrote:
>> From: Alex Hung <alex.hung@amd.com>
>>
>> [Why & How]
>> This fixes kernel errors when IGT disables primary planes during the
>> tests kms_universal_plane::functional_test_pipe/pageflip_test_pipe.
> 
> NAK.
> 
> This essentially reverts commit b836a274b797 ("drm/amdgpu/dc: Require primary plane to be enabled whenever the CRTC is") (except that it goes even further and completely removes the requirement for any HW plane to be enabled when the HW cursor is), so it would reintroduce the issues described in that commit log.

Actually not exactly the same issues, due to going even further than reverting my fix.

Instead, the driver will claim that an atomic commit which enables the CRTC and the cursor plane, while leaving all other KMS planes disabled, succeeds. But the HW cursor will not actually be visible.


> If IGT tests disable the primary plane while leaving the CRTC enabled, those tests are broken and need to be fixed instead.
> 
> 
> P.S. Per above, this patch should never have made it this far without getting in touch with me directly.
> 
> 
>> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crtc.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crtc.c
>> index c89594f3a5cb..099a226407a3 100644
>> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crtc.c
>> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crtc.c
>> @@ -376,18 +376,6 @@ static int dm_crtc_helper_atomic_check(struct drm_crtc *crtc,
>>  		return ret;
>>  	}
>>  
>> -	/*
>> -	 * We require the primary plane to be enabled whenever the CRTC is, otherwise
>> -	 * drm_mode_cursor_universal may end up trying to enable the cursor plane while all other
>> -	 * planes are disabled, which is not supported by the hardware. And there is legacy
>> -	 * userspace which stops using the HW cursor altogether in response to the resulting EINVAL.
>> -	 */
>> -	if (crtc_state->enable &&
>> -		!(crtc_state->plane_mask & drm_plane_mask(crtc->primary))) {
>> -		DRM_DEBUG_ATOMIC("Can't enable a CRTC without enabling the primary plane\n");
>> -		return -EINVAL;
>> -	}
>> -
>>  	/* In some use cases, like reset, no stream is attached */
>>  	if (!dm_crtc_state->stream)
>>  		return 0;
> 

-- 
Earthling Michel Dänzer            |                  https://redhat.com
Libre software enthusiast          |         Mesa and Xwayland developer

