// Generated by CIRCT firtool-1.128.0

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module Fetch_Verification();	// src/main/scala/mycpu/core/frontend/Fetch.scala:91:15
  `ifndef SYNTHESIS	// src/main/scala/mycpu/core/frontend/Fetch.scala:91:15
    always @(posedge Fetch.clock) begin	// src/main/scala/mycpu/core/frontend/Fetch.scala:9:7, :91:15
      if ((`PRINTF_COND_) & Fetch._layer_probe & Fetch.state_0 != 3'h1
          & Fetch.state_0 != 3'h2 & Fetch._layer_probe_0 & Fetch._layer_probe_1
          & ~Fetch.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/core/frontend/Fetch.scala:9:7, :24:22, :56:18, :88:26, :91:15
        $fwrite(32'h80000002, "Fetch: Sent PC=%x, Inst=%x. Waiting for WB...\n",
                Fetch.pc_0, Fetch.inst_reg_0);	// src/main/scala/mycpu/core/frontend/Fetch.scala:26:19, :54:21, :91:15
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule

