#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar  8 22:39:29 2020
# Process ID: 4620
# Current directory: C:/Users/lucas/Documents/fpga/lab2/lab2_1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20744 C:\Users\lucas\Documents\fpga\lab2\lab2_1_1\lab2_1_1.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab2/lab2_1_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 764.320 ; gain = 105.965
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 794.648 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2FA7A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.387 ; gain = 1228.738
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Mar  8 22:41:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.runs/synth_1/runme.log
[Sun Mar  8 22:41:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.runs/impl_1/runme.log
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sun Mar  8 22:43:27 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  8 22:43:27 2020...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2099.383 ; gain = 1.914
open_project C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comparator_dataflow.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 2117.336 ; gain = 17.953
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar  8 22:45:27 2020...
