xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -intstyle ise -f TopVGA.ut TopVGA.ncd 
xst -intstyle ise -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -filter C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/iseconfig/filter.filter -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
xst -intstyle ise -filter "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/iseconfig/filter.filter" -ifn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.xst" -ofn "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/TopVGA.syr" 
ngdbuild -filter "iseconfig/filter.filter" -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DDR.ucf -p xc7a100t-csg324-1 TopVGA.ngc TopVGA.ngd  
map -filter "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/iseconfig/filter.filter" -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TopVGA_map.ncd TopVGA.ngd TopVGA.pcf 
par -filter "C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/iseconfig/filter.filter" -w -intstyle ise -ol high -mt off TopVGA_map.ncd TopVGA.ncd TopVGA.pcf 
trce -filter C:/Users/Nickj/Desktop/NickFall2017/ECE_3710/FPGA_PROJECTS/DDR/iseconfig/filter.filter -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml TopVGA.twx TopVGA.ncd -o TopVGA.twr TopVGA.pcf -ucf DDR.ucf 
bitgen -filter "iseconfig/filter.filter" -intstyle ise -f TopVGA.ut TopVGA.ncd 
