

================================================================
== Vitis HLS Report for 'compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s'
================================================================
* Date:           Wed Feb 11 15:57:46 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.562 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76  |dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     208|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    25|     398|    1132|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|     281|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    25|     679|    1405|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                    Instance                                    |                                Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76  |dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s  |        0|  25|  398|  1132|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                           |                                                                      |        0|  25|  398|  1132|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln369_fu_172_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln376_fu_198_p2               |         +|   0|  0|  39|          32|          32|
    |and_ln350_fu_166_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_151                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln350_1_fu_160_p2            |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln350_fu_140_p2              |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln369_fu_178_p2              |      icmp|   0|  0|  39|          32|           9|
    |ap_block_pp0_stage0_subdone       |        or|   0|  0|   2|           1|           1|
    |select_ln376_fu_190_p3            |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 208|         165|          56|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_storemerge_reg_65  |   9|          2|   32|         64|
    |layer4_out_blk_n                        |   9|          2|    1|          2|
    |pX_1                                    |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  65|         14|   68|        138|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln350_reg_256                                                               |   1|   0|    1|          0|
    |ap_CS_fsm                                                                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_65                                          |  32|   0|   32|          0|
    |pX_1                                                                            |  32|   0|   32|          0|
    |res_out_1_reg_273                                                               |  17|   0|   17|          0|
    |res_out_2_reg_278                                                               |  17|   0|   17|          0|
    |res_out_3_reg_283                                                               |  17|   0|   17|          0|
    |res_out_4_reg_288                                                               |  17|   0|   17|          0|
    |res_out_5_reg_293                                                               |  17|   0|   17|          0|
    |res_out_6_reg_298                                                               |  17|   0|   17|          0|
    |res_out_reg_268                                                                 |  17|   0|   17|          0|
    |sX_1                                                                            |  32|   0|   32|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data    |  12|   0|   12|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1  |  12|   0|   12|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2  |  12|   0|   12|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3  |  12|   0|   12|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4  |  12|   0|   12|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 281|   0|  281|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|ap_ce                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|layer4_out_blk_n           |  out|    1|  ap_ctrl_hs|  compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4>|  return value|
|in_elem_0_0_0_0_0_val      |   in|   12|     ap_none|                                                   in_elem_0_0_0_0_0_val|        scalar|
|layer4_out_din             |  out|  119|     ap_fifo|                                                              layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|   10|     ap_fifo|                                                              layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|   10|     ap_fifo|                                                              layer4_out|       pointer|
|layer4_out_full_n          |   in|    1|     ap_fifo|                                                              layer4_out|       pointer|
|layer4_out_write           |  out|    1|     ap_fifo|                                                              layer4_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

