<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.772</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4194396</Best-caseLatency>
            <Average-caseLatency>4194396</Average-caseLatency>
            <Worst-caseLatency>4194396</Worst-caseLatency>
            <Best-caseRealTimeLatency>13.967 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>13.967 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>13.967 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>4194317</DataflowPipelineThroughput>
            <Interval-min>4194317</Interval-min>
            <Interval-max>4194317</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/k7mmseq_unbalanced.cpp:290</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>81</BRAM_18K>
            <DSP>21</DSP>
            <FF>7881</FF>
            <LUT>8939</LUT>
            <URAM>6</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>v115_address0</name>
            <Object>v115</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v115_ce0</name>
            <Object>v115</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v115_d0</name>
            <Object>v115</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v115_q0</name>
            <Object>v115</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v115_we0</name>
            <Object>v115</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v115_address1</name>
            <Object>v115</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v115_ce1</name>
            <Object>v115</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v115_d1</name>
            <Object>v115</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v115_q1</name>
            <Object>v115</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v115_we1</name>
            <Object>v115</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v116_address0</name>
            <Object>v116</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v116_ce0</name>
            <Object>v116</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v116_d0</name>
            <Object>v116</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v116_q0</name>
            <Object>v116</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v116_we0</name>
            <Object>v116</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v116_address1</name>
            <Object>v116</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v116_ce1</name>
            <Object>v116</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v116_d1</name>
            <Object>v116</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v116_q1</name>
            <Object>v116</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v116_we1</name>
            <Object>v116</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v117_address0</name>
            <Object>v117</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v117_ce0</name>
            <Object>v117</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v117_d0</name>
            <Object>v117</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v117_q0</name>
            <Object>v117</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v117_we0</name>
            <Object>v117</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v117_address1</name>
            <Object>v117</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v117_ce1</name>
            <Object>v117</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v117_d1</name>
            <Object>v117</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v117_q1</name>
            <Object>v117</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v117_we1</name>
            <Object>v117</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v118_address0</name>
            <Object>v118</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v118_ce0</name>
            <Object>v118</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v118_d0</name>
            <Object>v118</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v118_q0</name>
            <Object>v118</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v118_we0</name>
            <Object>v118</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v118_address1</name>
            <Object>v118</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v118_ce1</name>
            <Object>v118</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v118_d1</name>
            <Object>v118</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v118_q1</name>
            <Object>v118</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v118_we1</name>
            <Object>v118</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v119_address0</name>
            <Object>v119</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v119_ce0</name>
            <Object>v119</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v119_d0</name>
            <Object>v119</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v119_q0</name>
            <Object>v119</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v119_we0</name>
            <Object>v119</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v119_address1</name>
            <Object>v119</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v119_ce1</name>
            <Object>v119</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v119_d1</name>
            <Object>v119</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v119_q1</name>
            <Object>v119</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v119_we1</name>
            <Object>v119</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v120_address0</name>
            <Object>v120</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v120_ce0</name>
            <Object>v120</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v120_d0</name>
            <Object>v120</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v120_q0</name>
            <Object>v120</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v120_we0</name>
            <Object>v120</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v120_address1</name>
            <Object>v120</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v120_ce1</name>
            <Object>v120</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v120_d1</name>
            <Object>v120</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v120_q1</name>
            <Object>v120</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v120_we1</name>
            <Object>v120</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v121_address0</name>
            <Object>v121</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v121_ce0</name>
            <Object>v121</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v121_d0</name>
            <Object>v121</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v121_q0</name>
            <Object>v121</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v121_we0</name>
            <Object>v121</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v121_address1</name>
            <Object>v121</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v121_ce1</name>
            <Object>v121</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v121_d1</name>
            <Object>v121</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v121_q1</name>
            <Object>v121</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v121_we1</name>
            <Object>v121</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v122_address0</name>
            <Object>v122</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v122_ce0</name>
            <Object>v122</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v122_d0</name>
            <Object>v122</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v122_q0</name>
            <Object>v122</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v122_we0</name>
            <Object>v122</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v122_address1</name>
            <Object>v122</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v122_ce1</name>
            <Object>v122</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v122_d1</name>
            <Object>v122</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v122_q1</name>
            <Object>v122</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v122_we1</name>
            <Object>v122</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v123_address0</name>
            <Object>v123</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v123_ce0</name>
            <Object>v123</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v123_d0</name>
            <Object>v123</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v123_q0</name>
            <Object>v123</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v123_we0</name>
            <Object>v123</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v123_address1</name>
            <Object>v123</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v123_ce1</name>
            <Object>v123</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v123_d1</name>
            <Object>v123</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v123_q1</name>
            <Object>v123</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v123_we1</name>
            <Object>v123</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>node7_U0</InstName>
                    <ModuleName>node7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>112</ID>
                    <BindInstances>v105_U add_ln255_1_fu_202_p2 add_ln255_fu_217_p2 add_ln256_fu_273_p2 empty_7_fu_357_p2 add_ln260_fu_372_p2 add_ln261_fu_391_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_no_dsp_1_U1 add_ln257_fu_414_p2 add_ln256_1_fu_293_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node6_U0</InstName>
                    <ModuleName>node6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>121</ID>
                    <BindInstances>v89_U v90_U add_ln220_1_fu_204_p2 add_ln220_fu_370_p2 add_ln221_fu_254_p2 empty_8_fu_395_p2 add_ln230_fu_331_p2 add_ln227_fu_408_p2 fmul_32ns_32ns_32_4_max_dsp_1_U10 fadd_32ns_32ns_32_5_no_dsp_1_U9 add_ln222_fu_347_p2 add_ln221_1_fu_292_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node5_U0</InstName>
                    <ModuleName>node5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>129</ID>
                    <BindInstances>v73_U v74_U add_ln184_1_fu_210_p2 add_ln184_fu_376_p2 add_ln185_fu_260_p2 empty_9_fu_409_p2 add_ln194_fu_335_p2 add_ln191_fu_422_p2 fmul_32ns_32ns_32_4_max_dsp_1_U15 fadd_32ns_32ns_32_5_no_dsp_1_U14 add_ln186_fu_352_p2 add_ln185_1_fu_280_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node4_U0</InstName>
                    <ModuleName>node4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>137</ID>
                    <BindInstances>v57_U v58_U add_ln148_1_fu_209_p2 add_ln148_fu_306_p2 add_ln149_fu_259_p2 empty_10_fu_407_p2 add_ln158_fu_354_p2 add_ln155_fu_421_p2 fmul_32ns_32ns_32_4_max_dsp_1_U21 fadd_32ns_32ns_32_5_no_dsp_1_U20 add_ln150_fu_371_p2 add_ln149_1_fu_279_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node3_U0</InstName>
                    <ModuleName>node3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>145</ID>
                    <BindInstances>v41_U v42_U add_ln112_1_fu_213_p2 add_ln112_fu_310_p2 add_ln113_fu_263_p2 empty_11_fu_418_p2 add_ln122_fu_358_p2 add_ln119_fu_432_p2 fmul_32ns_32ns_32_4_max_dsp_1_U26 fadd_32ns_32ns_32_5_no_dsp_1_U25 add_ln114_fu_375_p2 add_ln113_1_fu_283_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node2_U0</InstName>
                    <ModuleName>node2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>153</ID>
                    <BindInstances>v25_U v26_U add_ln76_1_fu_210_p2 add_ln76_fu_376_p2 add_ln77_fu_260_p2 empty_12_fu_409_p2 add_ln86_fu_335_p2 add_ln83_fu_422_p2 fmul_32ns_32ns_32_4_max_dsp_1_U31 fadd_32ns_32ns_32_5_no_dsp_1_U30 add_ln78_fu_352_p2 add_ln77_1_fu_280_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node1_U0</InstName>
                    <ModuleName>node1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>161</ID>
                    <BindInstances>v9_U v10_U add_ln40_1_fu_217_p2 add_ln40_fu_319_p2 add_ln41_fu_267_p2 empty_13_fu_423_p2 add_ln50_fu_367_p2 add_ln47_fu_437_p2 fmul_32ns_32ns_32_4_max_dsp_1_U37 fadd_32ns_32ns_32_5_no_dsp_1_U36 add_ln42_fu_384_p2 add_ln41_1_fu_287_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node0_U0</InstName>
                    <ModuleName>node0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>169</ID>
                    <BindInstances>add_ln21_1_fu_108_p2 add_ln21_fu_120_p2 add_ln26_fu_164_p2 add_ln22_fu_170_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v130_U v129_U v128_U v127_U v126_U v125_U v124_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>node7</Name>
            <Loops>
                <loop20_loop21_loop22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524298</Best-caseLatency>
                    <Average-caseLatency>524298</Average-caseLatency>
                    <Worst-caseLatency>524298</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.746 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.746 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.746 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524298</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop20_loop21_loop22>
                        <Name>loop20_loop21_loop22</Name>
                        <Slack>2.43</Slack>
                        <TripCount>131072</TripCount>
                        <Latency>524296</Latency>
                        <AbsoluteTimeLatency>1.746 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop20_loop21_loop22>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k7mmseq_unbalanced.cpp:257</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop20_loop21_loop22>
                            <Name>loop20_loop21_loop22</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/k7mmseq_unbalanced.cpp:256</SourceLocation>
                        </loop20_loop21_loop22>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>936</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1096</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v105_U" SOURCE="src/k7mmseq_unbalanced.cpp:254" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop20_loop21_loop22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_1_fu_202_p2" SOURCE="src/k7mmseq_unbalanced.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln255_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop20_loop21_loop22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_217_p2" SOURCE="src/k7mmseq_unbalanced.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop20_loop21_loop22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_273_p2" SOURCE="src/k7mmseq_unbalanced.cpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop20_loop21_loop22" OPTYPE="add" PRAGMA="" RTLNAME="empty_7_fu_357_p2" SOURCE="src/k7mmseq_unbalanced.cpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop20_loop21_loop22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_372_p2" SOURCE="src/k7mmseq_unbalanced.cpp:260" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop20_loop21_loop22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln261_fu_391_p2" SOURCE="src/k7mmseq_unbalanced.cpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop20_loop21_loop22" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="src/k7mmseq_unbalanced.cpp:266" STORAGESUBTYPE="" URAM="0" VARIABLE="v112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop20_loop21_loop22" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U1" SOURCE="src/k7mmseq_unbalanced.cpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="v113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop20_loop21_loop22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_414_p2" SOURCE="src/k7mmseq_unbalanced.cpp:257" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop20_loop21_loop22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_1_fu_293_p2" SOURCE="src/k7mmseq_unbalanced.cpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln256_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node6</Name>
            <Loops>
                <loop17_loop18_loop19/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1048589</Best-caseLatency>
                    <Average-caseLatency>1048589</Average-caseLatency>
                    <Worst-caseLatency>1048589</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1048589</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop17_loop18_loop19>
                        <Name>loop17_loop18_loop19</Name>
                        <Slack>2.43</Slack>
                        <TripCount>262144</TripCount>
                        <Latency>1048587</Latency>
                        <AbsoluteTimeLatency>3.492 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop17_loop18_loop19>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k7mmseq_unbalanced.cpp:222</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop17_loop18_loop19>
                            <Name>loop17_loop18_loop19</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/k7mmseq_unbalanced.cpp:221</SourceLocation>
                        </loop17_loop18_loop19>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1054</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1147</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>2</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v89_U" SOURCE="src/k7mmseq_unbalanced.cpp:218" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v90_U" SOURCE="src/k7mmseq_unbalanced.cpp:219" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop17_loop18_loop19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_1_fu_204_p2" SOURCE="src/k7mmseq_unbalanced.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln220_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop17_loop18_loop19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_370_p2" SOURCE="src/k7mmseq_unbalanced.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop17_loop18_loop19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_254_p2" SOURCE="src/k7mmseq_unbalanced.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop17_loop18_loop19" OPTYPE="add" PRAGMA="" RTLNAME="empty_8_fu_395_p2" SOURCE="src/k7mmseq_unbalanced.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop17_loop18_loop19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_331_p2" SOURCE="src/k7mmseq_unbalanced.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop17_loop18_loop19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_408_p2" SOURCE="src/k7mmseq_unbalanced.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop17_loop18_loop19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="src/k7mmseq_unbalanced.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="v98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop17_loop18_loop19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U9" SOURCE="src/k7mmseq_unbalanced.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="v99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop17_loop18_loop19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_347_p2" SOURCE="src/k7mmseq_unbalanced.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop17_loop18_loop19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_1_fu_292_p2" SOURCE="src/k7mmseq_unbalanced.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln221_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node5</Name>
            <Loops>
                <loop14_loop15_loop16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2097165</Best-caseLatency>
                    <Average-caseLatency>2097165</Average-caseLatency>
                    <Worst-caseLatency>2097165</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.984 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.984 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.984 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2097165</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop14_loop15_loop16>
                        <Name>loop14_loop15_loop16</Name>
                        <Slack>2.43</Slack>
                        <TripCount>524288</TripCount>
                        <Latency>2097163</Latency>
                        <AbsoluteTimeLatency>6.984 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop14_loop15_loop16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k7mmseq_unbalanced.cpp:186</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop14_loop15_loop16>
                            <Name>loop14_loop15_loop16</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/k7mmseq_unbalanced.cpp:185</SourceLocation>
                        </loop14_loop15_loop16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1062</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1158</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v73_U" SOURCE="src/k7mmseq_unbalanced.cpp:182" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v74_U" SOURCE="src/k7mmseq_unbalanced.cpp:183" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_1_fu_210_p2" SOURCE="src/k7mmseq_unbalanced.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln184_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_376_p2" SOURCE="src/k7mmseq_unbalanced.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_260_p2" SOURCE="src/k7mmseq_unbalanced.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="empty_9_fu_409_p2" SOURCE="src/k7mmseq_unbalanced.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_335_p2" SOURCE="src/k7mmseq_unbalanced.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_422_p2" SOURCE="src/k7mmseq_unbalanced.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop14_loop15_loop16" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U15" SOURCE="src/k7mmseq_unbalanced.cpp:199" STORAGESUBTYPE="" URAM="0" VARIABLE="v82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop14_loop15_loop16" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U14" SOURCE="src/k7mmseq_unbalanced.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="v83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_352_p2" SOURCE="src/k7mmseq_unbalanced.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop14_loop15_loop16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_1_fu_280_p2" SOURCE="src/k7mmseq_unbalanced.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln185_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node4</Name>
            <Loops>
                <loop11_loop12_loop13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4194316</Best-caseLatency>
                    <Average-caseLatency>4194316</Average-caseLatency>
                    <Worst-caseLatency>4194316</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.967 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.967 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4194316</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop11_loop12_loop13>
                        <Name>loop11_loop12_loop13</Name>
                        <Slack>2.43</Slack>
                        <TripCount>1048576</TripCount>
                        <Latency>4194314</Latency>
                        <AbsoluteTimeLatency>13.967 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop11_loop12_loop13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k7mmseq_unbalanced.cpp:150</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop11_loop12_loop13>
                            <Name>loop11_loop12_loop13</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/k7mmseq_unbalanced.cpp:149</SourceLocation>
                        </loop11_loop12_loop13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1034</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1210</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v57_U" SOURCE="src/k7mmseq_unbalanced.cpp:146" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v57"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v58_U" SOURCE="src/k7mmseq_unbalanced.cpp:147" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_1_fu_209_p2" SOURCE="src/k7mmseq_unbalanced.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_306_p2" SOURCE="src/k7mmseq_unbalanced.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_259_p2" SOURCE="src/k7mmseq_unbalanced.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="empty_10_fu_407_p2" SOURCE="src/k7mmseq_unbalanced.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_354_p2" SOURCE="src/k7mmseq_unbalanced.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_421_p2" SOURCE="src/k7mmseq_unbalanced.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop11_loop12_loop13" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U21" SOURCE="src/k7mmseq_unbalanced.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="v66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop11_loop12_loop13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U20" SOURCE="src/k7mmseq_unbalanced.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="v67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_371_p2" SOURCE="src/k7mmseq_unbalanced.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_1_fu_279_p2" SOURCE="src/k7mmseq_unbalanced.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln149_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node3</Name>
            <Loops>
                <loop8_loop9_loop10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2097164</Best-caseLatency>
                    <Average-caseLatency>2097164</Average-caseLatency>
                    <Worst-caseLatency>2097164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.984 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.984 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.984 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2097164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop8_loop9_loop10>
                        <Name>loop8_loop9_loop10</Name>
                        <Slack>2.43</Slack>
                        <TripCount>524288</TripCount>
                        <Latency>2097162</Latency>
                        <AbsoluteTimeLatency>6.984 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop8_loop9_loop10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k7mmseq_unbalanced.cpp:114</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop8_loop9_loop10>
                            <Name>loop8_loop9_loop10</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/k7mmseq_unbalanced.cpp:113</SourceLocation>
                        </loop8_loop9_loop10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1029</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1199</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v41_U" SOURCE="src/k7mmseq_unbalanced.cpp:110" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v41"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v42_U" SOURCE="src/k7mmseq_unbalanced.cpp:111" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_1_fu_213_p2" SOURCE="src/k7mmseq_unbalanced.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_310_p2" SOURCE="src/k7mmseq_unbalanced.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_263_p2" SOURCE="src/k7mmseq_unbalanced.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="empty_11_fu_418_p2" SOURCE="src/k7mmseq_unbalanced.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_358_p2" SOURCE="src/k7mmseq_unbalanced.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_432_p2" SOURCE="src/k7mmseq_unbalanced.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop8_loop9_loop10" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U26" SOURCE="src/k7mmseq_unbalanced.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="v50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop8_loop9_loop10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U25" SOURCE="src/k7mmseq_unbalanced.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="v51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_375_p2" SOURCE="src/k7mmseq_unbalanced.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_283_p2" SOURCE="src/k7mmseq_unbalanced.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node2</Name>
            <Loops>
                <loop5_loop6_loop7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524301</Best-caseLatency>
                    <Average-caseLatency>524301</Average-caseLatency>
                    <Worst-caseLatency>524301</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.746 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.746 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.746 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524301</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop5_loop6_loop7>
                        <Name>loop5_loop6_loop7</Name>
                        <Slack>2.43</Slack>
                        <TripCount>131072</TripCount>
                        <Latency>524299</Latency>
                        <AbsoluteTimeLatency>1.746 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop5_loop6_loop7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k7mmseq_unbalanced.cpp:78</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop5_loop6_loop7>
                            <Name>loop5_loop6_loop7</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/k7mmseq_unbalanced.cpp:77</SourceLocation>
                        </loop5_loop6_loop7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1050</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1136</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v25_U" SOURCE="src/k7mmseq_unbalanced.cpp:74" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v26_U" SOURCE="src/k7mmseq_unbalanced.cpp:75" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="v26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5_loop6_loop7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_210_p2" SOURCE="src/k7mmseq_unbalanced.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5_loop6_loop7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_376_p2" SOURCE="src/k7mmseq_unbalanced.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5_loop6_loop7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_260_p2" SOURCE="src/k7mmseq_unbalanced.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5_loop6_loop7" OPTYPE="add" PRAGMA="" RTLNAME="empty_12_fu_409_p2" SOURCE="src/k7mmseq_unbalanced.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5_loop6_loop7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_335_p2" SOURCE="src/k7mmseq_unbalanced.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5_loop6_loop7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_422_p2" SOURCE="src/k7mmseq_unbalanced.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop5_loop6_loop7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U31" SOURCE="src/k7mmseq_unbalanced.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="v34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop5_loop6_loop7" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U30" SOURCE="src/k7mmseq_unbalanced.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="v35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5_loop6_loop7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_352_p2" SOURCE="src/k7mmseq_unbalanced.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5_loop6_loop7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_280_p2" SOURCE="src/k7mmseq_unbalanced.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node1</Name>
            <Loops>
                <loop2_loop3_loop4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.772</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131084</Best-caseLatency>
                    <Average-caseLatency>131084</Average-caseLatency>
                    <Worst-caseLatency>131084</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.437 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.437 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.437 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131084</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop2_loop3_loop4>
                        <Name>loop2_loop3_loop4</Name>
                        <Slack>2.43</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>131082</Latency>
                        <AbsoluteTimeLatency>0.437 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop2_loop3_loop4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k7mmseq_unbalanced.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop2_loop3_loop4>
                            <Name>loop2_loop3_loop4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/k7mmseq_unbalanced.cpp:41</SourceLocation>
                        </loop2_loop3_loop4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1008</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1160</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v9_U" SOURCE="src/k7mmseq_unbalanced.cpp:38" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v10_U" SOURCE="src/k7mmseq_unbalanced.cpp:39" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_217_p2" SOURCE="src/k7mmseq_unbalanced.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_319_p2" SOURCE="src/k7mmseq_unbalanced.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_267_p2" SOURCE="src/k7mmseq_unbalanced.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="empty_13_fu_423_p2" SOURCE="src/k7mmseq_unbalanced.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_367_p2" SOURCE="src/k7mmseq_unbalanced.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_437_p2" SOURCE="src/k7mmseq_unbalanced.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop2_loop3_loop4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U37" SOURCE="src/k7mmseq_unbalanced.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="v18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop2_loop3_loop4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U36" SOURCE="src/k7mmseq_unbalanced.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="v19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_384_p2" SOURCE="src/k7mmseq_unbalanced.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_287_p2" SOURCE="src/k7mmseq_unbalanced.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node0</Name>
            <Loops>
                <loop0_loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.417 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.417 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.417 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0_loop1>
                        <Name>loop0_loop1</Name>
                        <Slack>2.43</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>3.410 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0_loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k7mmseq_unbalanced.cpp:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0_loop1>
                            <Name>loop0_loop1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/k7mmseq_unbalanced.cpp:21</SourceLocation>
                        </loop0_loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>192</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_108_p2" SOURCE="src/k7mmseq_unbalanced.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_120_p2" SOURCE="src/k7mmseq_unbalanced.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_164_p2" SOURCE="src/k7mmseq_unbalanced.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_170_p2" SOURCE="src/k7mmseq_unbalanced.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.772</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4194396</Best-caseLatency>
                    <Average-caseLatency>4194396</Average-caseLatency>
                    <Worst-caseLatency>4194396</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.967 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.967 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.967 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>4194317</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>4194317</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/k7mmseq_unbalanced.cpp:290</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>81</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>21</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7881</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8939</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>6</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v130_U" SOURCE="src/k7mmseq_unbalanced.cpp:303" STORAGESIZE="32 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v130"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v129_U" SOURCE="src/k7mmseq_unbalanced.cpp:301" STORAGESIZE="32 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v129"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v128_U" SOURCE="src/k7mmseq_unbalanced.cpp:299" STORAGESIZE="32 8192 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v128"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v127_U" SOURCE="src/k7mmseq_unbalanced.cpp:297" STORAGESIZE="32 8192 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v127"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v126_U" SOURCE="src/k7mmseq_unbalanced.cpp:295" STORAGESIZE="32 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v126"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v125_U" SOURCE="src/k7mmseq_unbalanced.cpp:293" STORAGESIZE="32 2048 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v125"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v124_U" SOURCE="src/k7mmseq_unbalanced.cpp:291" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v124"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v130_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v129_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v128_U</Name>
            <ParentInst/>
            <StaticDepth>8192</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v127_U</Name>
            <ParentInst/>
            <StaticDepth>8192</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v126_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v125_U</Name>
            <ParentInst/>
            <StaticDepth>2048</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v124_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v115" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v115_address0" name="v115_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v115_ce0" name="v115_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v115_d0" name="v115_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v115_q0" name="v115_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v115_we0" name="v115_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v115_address1" name="v115_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v115_ce1" name="v115_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v115_d1" name="v115_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v115_q1" name="v115_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v115_we1" name="v115_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v116" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v116_address0" name="v116_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v116_ce0" name="v116_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v116_d0" name="v116_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v116_q0" name="v116_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v116_we0" name="v116_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v116_address1" name="v116_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v116_ce1" name="v116_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v116_d1" name="v116_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v116_q1" name="v116_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v116_we1" name="v116_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v117" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v117_address0" name="v117_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v117_ce0" name="v117_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v117_d0" name="v117_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v117_q0" name="v117_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v117_we0" name="v117_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v117_address1" name="v117_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v117_ce1" name="v117_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v117_d1" name="v117_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v117_q1" name="v117_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v117_we1" name="v117_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v118" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v118_address0" name="v118_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v118_ce0" name="v118_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v118_d0" name="v118_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v118_q0" name="v118_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v118_we0" name="v118_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v118_address1" name="v118_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v118_ce1" name="v118_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v118_d1" name="v118_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v118_q1" name="v118_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v118_we1" name="v118_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v119" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v119_address0" name="v119_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v119_ce0" name="v119_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v119_d0" name="v119_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v119_q0" name="v119_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v119_we0" name="v119_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v119_address1" name="v119_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v119_ce1" name="v119_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v119_d1" name="v119_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v119_q1" name="v119_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v119_we1" name="v119_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v120" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v120_address0" name="v120_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v120_ce0" name="v120_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v120_d0" name="v120_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v120_q0" name="v120_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v120_we0" name="v120_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v120_address1" name="v120_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v120_ce1" name="v120_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v120_d1" name="v120_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v120_q1" name="v120_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v120_we1" name="v120_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v121" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v121_address0" name="v121_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v121_ce0" name="v121_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v121_d0" name="v121_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v121_q0" name="v121_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v121_we0" name="v121_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v121_address1" name="v121_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v121_ce1" name="v121_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v121_d1" name="v121_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v121_q1" name="v121_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v121_we1" name="v121_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v122" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v122_address0" name="v122_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v122_ce0" name="v122_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v122_d0" name="v122_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v122_q0" name="v122_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v122_we0" name="v122_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v122_address1" name="v122_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v122_ce1" name="v122_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v122_d1" name="v122_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v122_q1" name="v122_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v122_we1" name="v122_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v123" index="8" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v123_address0" name="v123_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v123_ce0" name="v123_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v123_d0" name="v123_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v123_q0" name="v123_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v123_we0" name="v123_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v123_address1" name="v123_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v123_ce1" name="v123_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v123_d1" name="v123_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v123_q1" name="v123_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v123_we1" name="v123_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="v115_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v115_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v115_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v115"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v115_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v115_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v115_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v115"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v115_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v115_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v115_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v115"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v115_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v115_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v115_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v115"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v115_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v115_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v115_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v115"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v115_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v115_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v115_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v115"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v116_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v116_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v116_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v116"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v116_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v116_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v116_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v116"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v116_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v116_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v116_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v116"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v116_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v116_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v116_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v116"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v116_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v116_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v116_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v116"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v116_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v116_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v116_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v116"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v117_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v117_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v117_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v117"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v117_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v117_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v117_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v117"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v117_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v117_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v117_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v117"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v117_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v117_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v117_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v117"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v117_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v117_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v117_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v117"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v117_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v117_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v117_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v117"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v118_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="v118_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v118_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v118"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v118_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v118_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v118_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v118"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v118_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v118_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v118_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v118"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v118_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="v118_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v118_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v118"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v118_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v118_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v118_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v118"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v118_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v118_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v118_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v118"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v119_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v119_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v119_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v119"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v119_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v119_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v119_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v119"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v119_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v119_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v119_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v119"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v119_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v119_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v119_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v119"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v119_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v119_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v119_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v119"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v119_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v119_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v119_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v119"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v120_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="v120_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v120_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v120"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v120_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v120_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v120_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v120"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v120_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v120_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v120_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v120"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v120_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="v120_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v120_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v120"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v120_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v120_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v120_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v120"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v120_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v120_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v120_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v120"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v121_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v121_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v121_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v121"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v121_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v121_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v121_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v121"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v121_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v121_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v121_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v121"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v121_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="v121_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v121_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v121"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v121_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v121_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v121_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v121"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v121_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v121_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v121_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v121"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v122_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v122_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v122_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v122"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v122_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v122_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v122_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v122"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v122_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v122_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v122_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v122"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v122_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v122_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v122_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v122"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v122_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v122_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v122_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v122"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v122_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v122_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v122_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v122"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v123_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v123_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v123_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v123"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v123_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v123_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v123_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v123"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v123_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v123_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v123_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v123"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v123_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v123_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v123_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v123"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v123_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v123_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v123_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v123"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v123_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v123_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v123_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v123"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v115_address0">out, 11</column>
                    <column name="v115_address1">out, 11</column>
                    <column name="v115_d0">out, 32</column>
                    <column name="v115_d1">out, 32</column>
                    <column name="v115_q0">in, 32</column>
                    <column name="v115_q1">in, 32</column>
                    <column name="v116_address0">out, 11</column>
                    <column name="v116_address1">out, 11</column>
                    <column name="v116_d0">out, 32</column>
                    <column name="v116_d1">out, 32</column>
                    <column name="v116_q0">in, 32</column>
                    <column name="v116_q1">in, 32</column>
                    <column name="v117_address0">out, 12</column>
                    <column name="v117_address1">out, 12</column>
                    <column name="v117_d0">out, 32</column>
                    <column name="v117_d1">out, 32</column>
                    <column name="v117_q0">in, 32</column>
                    <column name="v117_q1">in, 32</column>
                    <column name="v118_address0">out, 13</column>
                    <column name="v118_address1">out, 13</column>
                    <column name="v118_d0">out, 32</column>
                    <column name="v118_d1">out, 32</column>
                    <column name="v118_q0">in, 32</column>
                    <column name="v118_q1">in, 32</column>
                    <column name="v119_address0">out, 14</column>
                    <column name="v119_address1">out, 14</column>
                    <column name="v119_d0">out, 32</column>
                    <column name="v119_d1">out, 32</column>
                    <column name="v119_q0">in, 32</column>
                    <column name="v119_q1">in, 32</column>
                    <column name="v120_address0">out, 13</column>
                    <column name="v120_address1">out, 13</column>
                    <column name="v120_d0">out, 32</column>
                    <column name="v120_d1">out, 32</column>
                    <column name="v120_q0">in, 32</column>
                    <column name="v120_q1">in, 32</column>
                    <column name="v121_address0">out, 11</column>
                    <column name="v121_address1">out, 11</column>
                    <column name="v121_d0">out, 32</column>
                    <column name="v121_d1">out, 32</column>
                    <column name="v121_q0">in, 32</column>
                    <column name="v121_q1">in, 32</column>
                    <column name="v122_address0">out, 9</column>
                    <column name="v122_address1">out, 9</column>
                    <column name="v122_d0">out, 32</column>
                    <column name="v122_d1">out, 32</column>
                    <column name="v122_q0">in, 32</column>
                    <column name="v122_q1">in, 32</column>
                    <column name="v123_address0">out, 10</column>
                    <column name="v123_address1">out, 10</column>
                    <column name="v123_d0">out, 32</column>
                    <column name="v123_d1">out, 32</column>
                    <column name="v123_q0">in, 32</column>
                    <column name="v123_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v115">in, float*</column>
                    <column name="v116">in, float*</column>
                    <column name="v117">in, float*</column>
                    <column name="v118">in, float*</column>
                    <column name="v119">in, float*</column>
                    <column name="v120">in, float*</column>
                    <column name="v121">in, float*</column>
                    <column name="v122">in, float*</column>
                    <column name="v123">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v115">v115_address0, port, offset</column>
                    <column name="v115">v115_ce0, port, </column>
                    <column name="v115">v115_d0, port, </column>
                    <column name="v115">v115_q0, port, </column>
                    <column name="v115">v115_we0, port, </column>
                    <column name="v115">v115_address1, port, offset</column>
                    <column name="v115">v115_ce1, port, </column>
                    <column name="v115">v115_d1, port, </column>
                    <column name="v115">v115_q1, port, </column>
                    <column name="v115">v115_we1, port, </column>
                    <column name="v116">v116_address0, port, offset</column>
                    <column name="v116">v116_ce0, port, </column>
                    <column name="v116">v116_d0, port, </column>
                    <column name="v116">v116_q0, port, </column>
                    <column name="v116">v116_we0, port, </column>
                    <column name="v116">v116_address1, port, offset</column>
                    <column name="v116">v116_ce1, port, </column>
                    <column name="v116">v116_d1, port, </column>
                    <column name="v116">v116_q1, port, </column>
                    <column name="v116">v116_we1, port, </column>
                    <column name="v117">v117_address0, port, offset</column>
                    <column name="v117">v117_ce0, port, </column>
                    <column name="v117">v117_d0, port, </column>
                    <column name="v117">v117_q0, port, </column>
                    <column name="v117">v117_we0, port, </column>
                    <column name="v117">v117_address1, port, offset</column>
                    <column name="v117">v117_ce1, port, </column>
                    <column name="v117">v117_d1, port, </column>
                    <column name="v117">v117_q1, port, </column>
                    <column name="v117">v117_we1, port, </column>
                    <column name="v118">v118_address0, port, offset</column>
                    <column name="v118">v118_ce0, port, </column>
                    <column name="v118">v118_d0, port, </column>
                    <column name="v118">v118_q0, port, </column>
                    <column name="v118">v118_we0, port, </column>
                    <column name="v118">v118_address1, port, offset</column>
                    <column name="v118">v118_ce1, port, </column>
                    <column name="v118">v118_d1, port, </column>
                    <column name="v118">v118_q1, port, </column>
                    <column name="v118">v118_we1, port, </column>
                    <column name="v119">v119_address0, port, offset</column>
                    <column name="v119">v119_ce0, port, </column>
                    <column name="v119">v119_d0, port, </column>
                    <column name="v119">v119_q0, port, </column>
                    <column name="v119">v119_we0, port, </column>
                    <column name="v119">v119_address1, port, offset</column>
                    <column name="v119">v119_ce1, port, </column>
                    <column name="v119">v119_d1, port, </column>
                    <column name="v119">v119_q1, port, </column>
                    <column name="v119">v119_we1, port, </column>
                    <column name="v120">v120_address0, port, offset</column>
                    <column name="v120">v120_ce0, port, </column>
                    <column name="v120">v120_d0, port, </column>
                    <column name="v120">v120_q0, port, </column>
                    <column name="v120">v120_we0, port, </column>
                    <column name="v120">v120_address1, port, offset</column>
                    <column name="v120">v120_ce1, port, </column>
                    <column name="v120">v120_d1, port, </column>
                    <column name="v120">v120_q1, port, </column>
                    <column name="v120">v120_we1, port, </column>
                    <column name="v121">v121_address0, port, offset</column>
                    <column name="v121">v121_ce0, port, </column>
                    <column name="v121">v121_d0, port, </column>
                    <column name="v121">v121_q0, port, </column>
                    <column name="v121">v121_we0, port, </column>
                    <column name="v121">v121_address1, port, offset</column>
                    <column name="v121">v121_ce1, port, </column>
                    <column name="v121">v121_d1, port, </column>
                    <column name="v121">v121_q1, port, </column>
                    <column name="v121">v121_we1, port, </column>
                    <column name="v122">v122_address0, port, offset</column>
                    <column name="v122">v122_ce0, port, </column>
                    <column name="v122">v122_d0, port, </column>
                    <column name="v122">v122_q0, port, </column>
                    <column name="v122">v122_we0, port, </column>
                    <column name="v122">v122_address1, port, offset</column>
                    <column name="v122">v122_ce1, port, </column>
                    <column name="v122">v122_d1, port, </column>
                    <column name="v122">v122_q1, port, </column>
                    <column name="v122">v122_we1, port, </column>
                    <column name="v123">v123_address0, port, offset</column>
                    <column name="v123">v123_ce0, port, </column>
                    <column name="v123">v123_d0, port, </column>
                    <column name="v123">v123_q0, port, </column>
                    <column name="v123">v123_we0, port, </column>
                    <column name="v123">v123_address1, port, offset</column>
                    <column name="v123">v123_ce1, port, </column>
                    <column name="v123">v123_d1, port, </column>
                    <column name="v123">v123_q1, port, </column>
                    <column name="v123">v123_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="src/k7mmseq_unbalanced.cpp:23" status="valid" parentFunction="node0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/k7mmseq_unbalanced.cpp:24" status="valid" parentFunction="node0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/k7mmseq_unbalanced.cpp:43" status="valid" parentFunction="node1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/k7mmseq_unbalanced.cpp:44" status="valid" parentFunction="node1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/k7mmseq_unbalanced.cpp:79" status="valid" parentFunction="node2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/k7mmseq_unbalanced.cpp:80" status="valid" parentFunction="node2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/k7mmseq_unbalanced.cpp:115" status="valid" parentFunction="node3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/k7mmseq_unbalanced.cpp:116" status="valid" parentFunction="node3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/k7mmseq_unbalanced.cpp:151" status="valid" parentFunction="node4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/k7mmseq_unbalanced.cpp:152" status="valid" parentFunction="node4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/k7mmseq_unbalanced.cpp:187" status="valid" parentFunction="node5" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/k7mmseq_unbalanced.cpp:188" status="valid" parentFunction="node5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/k7mmseq_unbalanced.cpp:223" status="valid" parentFunction="node6" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/k7mmseq_unbalanced.cpp:224" status="valid" parentFunction="node6" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/k7mmseq_unbalanced.cpp:258" status="valid" parentFunction="node7" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/k7mmseq_unbalanced.cpp:259" status="valid" parentFunction="node7" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="src/k7mmseq_unbalanced.cpp:290" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/k7mmseq_unbalanced.cpp:292" status="valid" parentFunction="forward" variable="v124" isDirective="0" options="variable=v124 depth=1024"/>
        <Pragma type="stream" location="src/k7mmseq_unbalanced.cpp:294" status="valid" parentFunction="forward" variable="v125" isDirective="0" options="variable=v125 depth=2048"/>
        <Pragma type="stream" location="src/k7mmseq_unbalanced.cpp:296" status="valid" parentFunction="forward" variable="v126" isDirective="0" options="variable=v126 depth=4096"/>
        <Pragma type="stream" location="src/k7mmseq_unbalanced.cpp:298" status="valid" parentFunction="forward" variable="v127" isDirective="0" options="variable=v127 depth=8192"/>
        <Pragma type="stream" location="src/k7mmseq_unbalanced.cpp:300" status="valid" parentFunction="forward" variable="v128" isDirective="0" options="variable=v128 depth=8192"/>
        <Pragma type="stream" location="src/k7mmseq_unbalanced.cpp:302" status="valid" parentFunction="forward" variable="v129" isDirective="0" options="variable=v129 depth=4096"/>
        <Pragma type="stream" location="src/k7mmseq_unbalanced.cpp:304" status="valid" parentFunction="forward" variable="v130" isDirective="0" options="variable=v130 depth=4096"/>
    </PragmaReport>
</profile>

