cf83a28f281f ("clk: tegra: divider: Check UART's divider enable-bit state on rate's recalculation")
