//
// Generated by LLVM NVPTX Back-End
//

.version 8.7
.target sm_89
.address_size 64

	// .globl	triton_tem_fused_transpose_view_zeros_11 // -- Begin function triton_tem_fused_transpose_view_zeros_11
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_tem_fused_transpose_view_zeros_11
.visible .entry triton_tem_fused_transpose_view_zeros_11(
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_0,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_1,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_2,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_3,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_4,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_5,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_6,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_7,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_8,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_9,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_10,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_11,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_12,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_13,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_14,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_15,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_16,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_17,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_18,
	.param .u64 .ptr .global .align 1 triton_tem_fused_transpose_view_zeros_11_param_19
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<173>;
	.reg .b16 	%rs<51>;
	.reg .b32 	%r<2448>;
	.reg .f32 	%f<1113>;
	.reg .b64 	%rd<280>;
	.loc	1 18 0                          // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:18:0
$L__func_begin0:
	.loc	1 18 0                          // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:18:0

// %bb.0:
	ld.param.u64 	%rd92, [triton_tem_fused_transpose_view_zeros_11_param_17];
	ld.param.u64 	%rd91, [triton_tem_fused_transpose_view_zeros_11_param_16];
	ld.param.u64 	%rd81, [triton_tem_fused_transpose_view_zeros_11_param_5];
	ld.param.u64 	%rd80, [triton_tem_fused_transpose_view_zeros_11_param_4];
	ld.param.u64 	%rd79, [triton_tem_fused_transpose_view_zeros_11_param_3];
	ld.param.u64 	%rd78, [triton_tem_fused_transpose_view_zeros_11_param_2];
	ld.param.u64 	%rd77, [triton_tem_fused_transpose_view_zeros_11_param_1];
	ld.param.u64 	%rd76, [triton_tem_fused_transpose_view_zeros_11_param_0];
$L__tmp0:
	.loc	1 111 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:111:24
	mov.u32 	%r1, %ctaid.x;
	.loc	1 115 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:115:27
	mov.u32 	%r2, %ctaid.y;
	.loc	1 116 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:116:28
	mov.u32 	%r3, %ctaid.z;
	.loc	1 117 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:117:23
	shr.s32 	%r316, %r2, 31;
	shr.u32 	%r317, %r316, 24;
	add.s32 	%r318, %r2, %r317;
	and.b32  	%r319, %r318, -256;
	sub.s32 	%r320, %r2, %r319;
	.loc	1 124 25                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:124:25
	shl.b32 	%r4, %r3, 12;
	.loc	1 124 47                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:124:47
	shl.b32 	%r321, %r320, 14;
	.loc	1 124 35                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:124:35
	add.s32 	%r322, %r321, %r4;
	.loc	1 125 25                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:125:25
	shl.b32 	%r5, %r3, 6;
	.loc	1 125 35                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:125:35
	mad.lo.s32 	%r323, %r320, 49152, %r5;
	.loc	1 128 50                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:128:50
	shl.b32 	%r6, %r2, 14;
	.loc	1 139 14                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:139:14
	setp.lt.s32 	%p1, %r1, 4;
	.loc	1 139 7                         // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:139:7
	@%p1 bra 	$L__BB0_8;
// %bb.1:
	.loc	1 0 7                           // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:0:7
	ld.param.u64 	%rd234, [triton_tem_fused_transpose_view_zeros_11_param_13];
	ld.param.u64 	%rd87, [triton_tem_fused_transpose_view_zeros_11_param_12];
	ld.param.u64 	%rd186, [triton_tem_fused_transpose_view_zeros_11_param_9];
	ld.param.u64 	%rd83, [triton_tem_fused_transpose_view_zeros_11_param_8];
	ld.param.u64 	%rd82, [triton_tem_fused_transpose_view_zeros_11_param_6];
	cvt.s64.s32 	%rd1, %r322;
	cvt.s64.s32 	%rd2, %r323;
	.loc	1 140 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:140:24
	add.s32 	%r1477, %r1, -4;
	.loc	1 144 29                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:144:29
	shr.u32 	%r1478, %r1477, 2;
	.loc	1 144 44                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:144:44
	add.s32 	%r1479, %r1478, %r3;
	.loc	1 158 30                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:158:30
	shl.b32 	%r1480, %r1479, 12;
	.loc	1 158 40                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:158:40
	add.s32 	%r1481, %r1480, %r6;
	.loc	1 159 42                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:159:42
	mad.lo.s32 	%r1482, %r1479, -4032, %r1481;
	.loc	1 161 46                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:161:46
	mad.lo.s32 	%r1483, %r2, -16128, %r1482;
	.loc	1 163 17                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:163:17
	mul.wide.s32 	%rd188, %r1481, 4;
	add.s64 	%rd189, %rd76, %rd188;
	.loc	1 164 19                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:164:19
	mul.wide.s32 	%rd190, %r1482, 4;
	add.s64 	%rd191, %rd81, %rd190;
	.loc	1 168 21                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:168:21
	mul.wide.s32 	%rd192, %r1483, 4;
	add.s64 	%rd193, %rd79, %rd192;
	.loc	1 169 25                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:169:25
	add.s64 	%rd194, %rd80, %rd192;
	.loc	1 174 36                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:174:36
	shl.b32 	%r1484, %r1, 4;
	and.b32  	%r1485, %r1484, 48;
	.loc	1 175 42                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:175:42
	mov.u32 	%r7, %tid.x;
	and.b32  	%r8, %r7, 16;
	bfe.u32 	%r9, %r7, 4, 3;
	and.b32  	%r10, %r7, 4;
	and.b32  	%r11, %r7, 8;
	shr.u32 	%r1486, %r7, 2;
	bfe.u32 	%r1487, %r7, 2, 2;
	shr.u32 	%r12, %r8, 2;
	or.b32  	%r13, %r1487, %r12;
	and.b32  	%r1488, %r7, 2;
	shl.b32 	%r15, %r7, 1;
	and.b32  	%r16, %r15, 6;
	and.b32  	%r17, %r1486, 8;
	and.b32  	%r19, %r7, 7;
	and.b32  	%r20, %r7, 15;
	or.b32  	%r1489, %r9, %r1485;
	.loc	1 175 29                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:175:29
	or.b32  	%r1490, %r1489, 8;
	or.b32  	%r21, %r13, %r1485;
$L__tmp1:
	.loc	1 773 38                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:38
	shl.b32 	%r1491, %r1489, 6;
	shl.b32 	%r1492, %r1490, 6;
	.loc	1 773 20                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:20
	mul.wide.u32 	%rd195, %r1491, 4;
	add.s64 	%rd196, %rd189, %rd195;
	mul.wide.u32 	%rd197, %r1492, 4;
	add.s64 	%rd198, %rd189, %rd197;
	.loc	1 773 56                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:56
	shl.b32 	%r23, %r7, 2;
	and.b32  	%r24, %r23, 4;
	shl.b32 	%r25, %r1488, 2;
	or.b32  	%r26, %r24, %r25;
	shl.b32 	%r27, %r10, 2;
	or.b32  	%r28, %r26, %r27;
	shl.b32 	%r29, %r11, 2;
	or.b32  	%r1493, %r28, %r29;
	.loc	1 773 49                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:49
	cvt.u64.u32 	%rd10, %r1493;
	mul.wide.u32 	%rd199, %r1493, 4;
	add.s64 	%rd178, %rd196, %rd199;
	add.s64 	%rd179, %rd198, %rd199;
	mov.b32 	%r2430, 0;
	mov.pred 	%p89, -1;
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	mov.u32 %r1439, %r2430;
	mov.u32 %r1440, %r2430;
	mov.u32 %r1441, %r2430;
	mov.u32 %r1442, %r2430;
	@%p89 ld.global.v4.b32 { %r1439, %r1440, %r1441, %r1442 }, [ %rd178 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r1447, %r2430;
	mov.u32 %r1448, %r2430;
	mov.u32 %r1449, %r2430;
	mov.u32 %r1450, %r2430;
	@%p89 ld.global.v4.b32 { %r1447, %r1448, %r1449, %r1450 }, [ %rd179 + 0 ];
	// end inline asm
	and.b32  	%r30, %r1486, 16;
	or.b32  	%r1494, %r17, %r12;
	or.b32  	%r1495, %r1494, %r30;
	xor.b32  	%r1496, %r1495, %r1493;
	shl.b32 	%r31, %r9, 6;
	or.b32  	%r33, %r1496, %r31;
	shl.b32 	%r1497, %r33, 2;
	mov.u32 	%r1498, global_smem;
	add.s32 	%r1499, %r1498, %r1497;
	st.shared.v4.u32 	[%r1499+9216], {%r1439, %r1440, %r1441, %r1442};
	st.shared.v4.u32 	[%r1499+11264], {%r1447, %r1448, %r1449, %r1450};
$L__tmp2:
	.loc	1 773 38                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:38
	shl.b32 	%r1500, %r1489, 8;
	shl.b32 	%r1501, %r1490, 8;
	.loc	1 773 20                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:20
	mul.wide.u32 	%rd200, %r1500, 4;
	add.s64 	%rd201, %rd191, %rd200;
	mul.wide.u32 	%rd202, %r1501, 4;
	add.s64 	%rd203, %rd191, %rd202;
	.loc	1 773 49                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:49
	add.s64 	%rd180, %rd201, %rd199;
	add.s64 	%rd181, %rd203, %rd199;
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	mov.u32 %r1455, %r2430;
	mov.u32 %r1456, %r2430;
	mov.u32 %r1457, %r2430;
	mov.u32 %r1458, %r2430;
	@%p89 ld.global.v4.b32 { %r1455, %r1456, %r1457, %r1458 }, [ %rd180 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r1463, %r2430;
	mov.u32 %r1464, %r2430;
	mov.u32 %r1465, %r2430;
	mov.u32 %r1466, %r2430;
	@%p89 ld.global.v4.b32 { %r1463, %r1464, %r1465, %r1466 }, [ %rd181 + 0 ];
	// end inline asm
	st.shared.v4.u32 	[%r1499+13312], {%r1455, %r1456, %r1457, %r1458};
	st.shared.v4.u32 	[%r1499+15360], {%r1463, %r1464, %r1465, %r1466};
$L__tmp3:
	.loc	1 188 34                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:188:34
	mul.wide.u32 	%rd205, %r21, 4;
	add.s64 	%rd182, %rd194, %rd205;
	add.s64 	%rd183, %rd182, 32;
	.loc	1 188 25                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:188:25
	// begin inline asm
	mov.u32 %r1471, 0x0;
	@%p89 ld.global.b32 { %r1471 }, [ %rd182 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r1471;
	// begin inline asm
	mov.u32 %r1472, 0x0;
	@%p89 ld.global.b32 { %r1472 }, [ %rd183 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r1472;
	.loc	1 189 33                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:189:33
	add.s64 	%rd184, %rd193, %rd205;
	add.s64 	%rd185, %rd184, 32;
	.loc	1 189 26                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:189:26
	// begin inline asm
	mov.u32 %r1473, 0x0;
	@%p89 ld.global.b32 { %r1473 }, [ %rd184 + 0 ];
	// end inline asm
	mov.b32 	%f622, %r1473;
	// begin inline asm
	mov.u32 %r1474, 0x0;
	@%p89 ld.global.b32 { %r1474 }, [ %rd185 + 0 ];
	// end inline asm
	mov.b32 	%f623, %r1474;
	.loc	1 190 30                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:190:30
	setp.eq.f32 	%p97, %f622, 0fFF800000;
	setp.eq.f32 	%p98, %f623, 0fFF800000;
	.loc	1 190 50                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:190:50
	selp.f32 	%f3, 0f00000000, %f622, %p97;
	selp.f32 	%f4, 0f00000000, %f623, %p98;
	.loc	1 196 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:196:27
	// begin inline asm
	mov.u32 %r1475, 0x0;
	ld.global.b32 { %r1475 }, [ %rd186 + 0 ];
	// end inline asm
	.loc	1 197 39                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:197:39
	// begin inline asm
	mov.u32 %r1476, 0x0;
	ld.global.b32 { %r1476 }, [ %rd83 + 0 ];
	// end inline asm
$L__tmp4:
	.loc	1 395 43                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:395:43
	shl.b32 	%r36, %r1476, 3;
	.loc	1 397 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:397:28
	setp.lt.s32 	%p99, %r36, 1;
	mov.f32 	%f1033, 0f00000000;
	cvt.u32.u64 	%r2412, %rd10;
	or.b32  	%r2413, %r27, %r12;
	shl.b32 	%r2415, %r8, 2;
	and.b32  	%r2416, %r23, 384;
	xor.b32  	%r2417, %r28, %r12;
	shl.b32 	%r2418, %r20, 6;
	or.b32  	%r2419, %r24, 8;
	or.b32  	%r2420, %r26, 16;
	or.b32  	%r2421, %r24, 24;
	or.b32  	%r2422, %r28, 32;
	or.b32  	%r2423, %r24, 40;
	or.b32  	%r2424, %r26, 48;
	or.b32  	%r2425, %r24, 56;
	or.b32  	%r2426, %r17, %r19;
	add.s32 	%r2427, %r29, %r27;
	shl.b64 	%rd262, %rd2, 2;
	mul.lo.s32 	%r2428, %r9, 768;
	shl.b64 	%rd263, %rd1, 2;
	mov.f32 	%f1034, %f1033;
	mov.f32 	%f1035, %f1033;
	mov.f32 	%f1036, %f1033;
	mov.f32 	%f1037, %f1033;
	mov.f32 	%f1038, %f1033;
	mov.f32 	%f1039, %f1033;
	mov.f32 	%f1040, %f1033;
	@%p99 bra 	$L__BB0_4;
$L__tmp5:
// %bb.2:                               // %.lr.ph425
	.loc	1 0 0                           // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:0:0
	or.b32  	%r22, %r21, 8;
	cvt.u64.u32 	%rd204, %r21;
$L__tmp6:
	add.s64 	%rd218, %rd91, %rd205;
	add.s64 	%rd220, %rd218, 32;
	add.s64 	%rd224, %rd92, %rd204;
	add.s64 	%rd226, %rd224, 8;
	.loc	1 395 63                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:395:63
	min.u32 	%r37, %r36, 4;
$L__tmp7:
	.loc	1 175 42                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:175:42
	or.b32  	%r1504, %r16, %r17;
	.loc	1 196 41                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:196:41
	shl.b32 	%r1506, %r1475, 7;
	.loc	1 199 29                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:199:29
	or.b32  	%r2429, %r1506, %r9;
	or.b32  	%r2431, %r1506, %r1504;
	or.b32  	%r2433, %r2431, 1;
	add.s32 	%r1509, %r1498, 5120;
	add.s32 	%r40, %r1509, %r1497;
	shl.b32 	%r1511, %r7, 6;
	and.b32  	%r1512, %r1511, 960;
	or.b32  	%r1513, %r1512, %r9;
	or.b32  	%r1515, %r2412, %r2415;
	or.b32  	%r1517, %r1515, %r2416;
	add.s32 	%r1518, %r1498, %r1512;
	shl.b32 	%r1519, %r1513, 2;
	add.s32 	%r1615, %r1518, %r1519;
	add.s32 	%r1617, %r1615, 80;
	add.s32 	%r1619, %r1615, 160;
	add.s32 	%r1621, %r1615, 240;
	add.s32 	%r1623, %r1615, 32;
	add.s32 	%r1625, %r1615, 112;
	add.s32 	%r1627, %r1615, 192;
	add.s32 	%r1629, %r1615, 272;
	and.b32  	%r1520, %r1517, 496;
	add.s32 	%r1521, %r1498, %r1520;
	shl.b32 	%r1522, %r1517, 2;
	add.s32 	%r50, %r1521, %r1522;
	or.b32  	%r1523, %r1517, 512;
	and.b32  	%r1524, %r1523, 1008;
	add.s32 	%r1525, %r1498, %r1524;
	shl.b32 	%r1526, %r1523, 2;
	add.s32 	%r51, %r1525, %r1526;
	or.b32  	%r1529, %r2417, %r2418;
	shl.b32 	%r1530, %r1529, 2;
	add.s32 	%r1531, %r1498, 9216;
	add.s32 	%r1635, %r1531, %r1530;
	xor.b32  	%r1533, %r2419, %r25;
	or.b32  	%r1534, %r1533, %r27;
	xor.b32  	%r1535, %r1534, %r12;
	or.b32  	%r1536, %r1535, %r2418;
	shl.b32 	%r1537, %r1536, 2;
	add.s32 	%r1640, %r1531, %r1537;
	xor.b32  	%r1539, %r2420, %r2413;
	or.b32  	%r1540, %r1539, %r2418;
	shl.b32 	%r1541, %r1540, 2;
	add.s32 	%r1645, %r1531, %r1541;
	or.b32  	%r1543, %r2413, %r25;
	xor.b32  	%r1544, %r1543, %r2421;
	or.b32  	%r1545, %r1544, %r2418;
	shl.b32 	%r1546, %r1545, 2;
	add.s32 	%r1650, %r1531, %r1546;
	xor.b32  	%r1548, %r2422, %r12;
	or.b32  	%r1549, %r1548, %r2418;
	shl.b32 	%r1550, %r1549, 2;
	add.s32 	%r1655, %r1531, %r1550;
	xor.b32  	%r1552, %r2423, %r25;
	or.b32  	%r1553, %r1552, %r27;
	xor.b32  	%r1554, %r1553, %r12;
	or.b32  	%r1555, %r1554, %r2418;
	shl.b32 	%r1556, %r1555, 2;
	add.s32 	%r1660, %r1531, %r1556;
	xor.b32  	%r1558, %r2424, %r2413;
	or.b32  	%r1559, %r1558, %r2418;
	shl.b32 	%r1560, %r1559, 2;
	add.s32 	%r1665, %r1531, %r1560;
	xor.b32  	%r1562, %r1543, %r2425;
	or.b32  	%r1563, %r1562, %r2418;
	shl.b32 	%r1564, %r1563, 2;
	add.s32 	%r1670, %r1531, %r1564;
	shr.u32 	%r1565, %r7, 1;
	and.b32  	%r1566, %r1565, 12;
	xor.b32  	%r1567, %r1566, %r28;
	shl.b32 	%r1569, %r2426, 6;
	or.b32  	%r1570, %r1567, %r1569;
	shl.b32 	%r1571, %r1570, 2;
	add.s32 	%r1675, %r1509, %r1571;
	or.b32  	%r1572, %r27, %r1566;
	xor.b32  	%r1573, %r1572, %r2420;
	or.b32  	%r1574, %r1573, %r1569;
	shl.b32 	%r1575, %r1574, 2;
	add.s32 	%r1680, %r1509, %r1575;
	xor.b32  	%r1576, %r1566, %r2422;
	or.b32  	%r1577, %r1576, %r1569;
	shl.b32 	%r1578, %r1577, 2;
	add.s32 	%r1685, %r1509, %r1578;
	xor.b32  	%r1579, %r1572, %r2424;
	or.b32  	%r1580, %r1579, %r1569;
	shl.b32 	%r1581, %r1580, 2;
	add.s32 	%r1690, %r1509, %r1581;
	add.s32 	%r1582, %r1498, 13312;
	add.s32 	%r1767, %r1582, %r1530;
	add.s32 	%r1772, %r1582, %r1537;
	add.s32 	%r1777, %r1582, %r1541;
	add.s32 	%r1782, %r1582, %r1546;
	add.s32 	%r1787, %r1582, %r1550;
	add.s32 	%r1792, %r1582, %r1556;
	add.s32 	%r1797, %r1582, %r1560;
	add.s32 	%r1802, %r1582, %r1564;
	add.s32 	%r1807, %r1498, %r1571;
	add.s32 	%r1812, %r1498, %r1575;
	add.s32 	%r1817, %r1498, %r1578;
	add.s32 	%r1822, %r1498, %r1581;
	shl.b32 	%r1583, %r13, 4;
	or.b32  	%r1584, %r1583, %r1504;
	shl.b32 	%r1585, %r1584, 2;
	add.s32 	%r78, %r1498, %r1585;
	or.b32  	%r1586, %r1583, %r26;
	shl.b32 	%r1587, %r1586, 2;
	add.s32 	%r80, %r1498, %r1587;
$L__tmp8:
	.loc	1 397 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:397:28
	add.s32 	%r1589, %r2427, %r25;
	add.s32 	%r1590, %r1589, %r24;
	mul.wide.u32 	%rd15, %r1590, 4;
	or.b32  	%r1591, %r2429, 8;
	mul.lo.s32 	%r1592, %r1591, 768;
	mul.wide.s32 	%rd206, %r1592, 4;
	add.s64 	%rd208, %rd206, %rd262;
	add.s64 	%rd267, %rd78, %rd208;
	mul.lo.s32 	%r1593, %r1475, 98304;
	or.b32  	%r1595, %r1593, %r2428;
	mul.wide.s32 	%rd209, %r1595, 4;
	add.s64 	%rd210, %rd209, %rd262;
	add.s64 	%rd266, %rd78, %rd210;
	shl.b32 	%r1596, %r1591, 6;
	mul.wide.s32 	%rd211, %r1596, 4;
	add.s64 	%rd213, %rd211, %rd263;
	add.s64 	%rd265, %rd77, %rd213;
	shl.b32 	%r1597, %r1475, 13;
	or.b32  	%r1598, %r1597, %r31;
	mul.wide.s32 	%rd214, %r1598, 4;
	add.s64 	%rd215, %rd263, %rd214;
	add.s64 	%rd264, %rd77, %rd215;
	mov.f32 	%f629, 0f00000000;
	mov.f32 	%f1033, %f629;
	mov.f32 	%f1034, %f629;
	mov.f32 	%f1035, %f629;
	mov.f32 	%f1036, %f629;
	mov.f32 	%f1037, %f629;
	mov.f32 	%f1038, %f629;
	mov.f32 	%f1039, %f629;
	mov.f32 	%f1040, %f629;
	mov.u32 	%r2432, %r2431;
$L__BB0_3:                              // %__nv_exp2f.exit347
                                        // =>This Inner Loop Header: Depth=1
	.loc	1 779 52                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:52
	add.s64 	%rd229, %rd267, %rd15;
	add.s64 	%rd228, %rd266, %rd15;
	add.s32 	%r1897, %r2429, 8;
	add.s64 	%rd217, %rd265, %rd15;
	add.s64 	%rd216, %rd264, %rd15;
	setp.lt.s32 	%p100, %r2429, 64;
	setp.lt.s32 	%p101, %r1897, 64;
	setp.lt.s32 	%p113, %r2431, 64;
	mov.b32 	%r1603, 0;
	.loc	1 779 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:23
	// begin inline asm
	mov.u32 %r1616, %r1603;
	mov.u32 %r1618, %r1603;
	mov.u32 %r1620, %r1603;
	mov.u32 %r1622, %r1603;
	@%p100 ld.global.v4.b32 { %r1616, %r1618, %r1620, %r1622 }, [ %rd216 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r1624, %r1603;
	mov.u32 %r1626, %r1603;
	mov.u32 %r1628, %r1603;
	mov.u32 %r1630, %r1603;
	@%p101 ld.global.v4.b32 { %r1624, %r1626, %r1628, %r1630 }, [ %rd217 + 0 ];
	// end inline asm
	st.shared.v4.u32 	[%r40], {%r1616, %r1618, %r1620, %r1622};
	st.shared.v4.u32 	[%r40+2048], {%r1624, %r1626, %r1628, %r1630};
	.loc	1 527 30                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:527:30
	bar.sync 	0;
	mov.pred 	%p102, -1;
	// begin inline asm
	@%p102 st.shared.b32 [ %r1615 + 0 ], %r1616;
	// end inline asm
	// begin inline asm
	@%p102 st.shared.b32 [ %r1617 + 0 ], %r1618;
	// end inline asm
	// begin inline asm
	@%p102 st.shared.b32 [ %r1619 + 0 ], %r1620;
	// end inline asm
	// begin inline asm
	@%p102 st.shared.b32 [ %r1621 + 0 ], %r1622;
	// end inline asm
	// begin inline asm
	@%p102 st.shared.b32 [ %r1623 + 0 ], %r1624;
	// end inline asm
	// begin inline asm
	@%p102 st.shared.b32 [ %r1625 + 0 ], %r1626;
	// end inline asm
	// begin inline asm
	@%p102 st.shared.b32 [ %r1627 + 0 ], %r1628;
	// end inline asm
	// begin inline asm
	@%p102 st.shared.b32 [ %r1629 + 0 ], %r1630;
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r1875, %r1876, %r1887, %r1888}, [%r50];
	ld.shared.v4.u32 	{%r1881, %r1882, %r1893, %r1894}, [%r51];
$L__tmp9:
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1631, %r1632, %r1633, %r1634}, [%r1635];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1636, %r1637, %r1638, %r1639}, [%r1640];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1641, %r1642, %r1643, %r1644}, [%r1645];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1646, %r1647, %r1648, %r1649}, [%r1650];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1651, %r1652, %r1653, %r1654}, [%r1655];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1656, %r1657, %r1658, %r1659}, [%r1660];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1661, %r1662, %r1663, %r1664}, [%r1665];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1666, %r1667, %r1668, %r1669}, [%r1670];
	// end inline asm
$L__tmp10:
	.loc	1 779 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:23
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1671, %r1672, %r1673, %r1674}, [%r1675];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1676, %r1677, %r1678, %r1679}, [%r1680];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1681, %r1682, %r1683, %r1684}, [%r1685];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1686, %r1687, %r1688, %r1689}, [%r1690];
	// end inline asm
	.loc	1 459 19                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:459:19
	mov.f32 	%f633, %f629;
	mov.f32 	%f634, %f629;
	mov.f32 	%f635, %f629;
	mov.f32 	%f636, %f629;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f633, %f634, %f635, %f636 }, { %r1631, %r1632, %r1633, %r1634 }, { %r1671, %r1672 }, { %f633, %f634, %f635, %f636 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f633, %f634, %f635, %f636 }, { %r1636, %r1637, %r1638, %r1639 }, { %r1673, %r1674 }, { %f633, %f634, %f635, %f636 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f633, %f634, %f635, %f636 }, { %r1641, %r1642, %r1643, %r1644 }, { %r1676, %r1677 }, { %f633, %f634, %f635, %f636 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f633, %f634, %f635, %f636 }, { %r1646, %r1647, %r1648, %r1649 }, { %r1678, %r1679 }, { %f633, %f634, %f635, %f636 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f633, %f634, %f635, %f636 }, { %r1651, %r1652, %r1653, %r1654 }, { %r1681, %r1682 }, { %f633, %f634, %f635, %f636 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f633, %f634, %f635, %f636 }, { %r1656, %r1657, %r1658, %r1659 }, { %r1683, %r1684 }, { %f633, %f634, %f635, %f636 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f633, %f634, %f635, %f636 }, { %r1661, %r1662, %r1663, %r1664 }, { %r1686, %r1687 }, { %f633, %f634, %f635, %f636 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f633, %f634, %f635, %f636 }, { %r1666, %r1667, %r1668, %r1669 }, { %r1688, %r1689 }, { %f633, %f634, %f635, %f636 };
	// end inline asm
	.loc	1 461 14                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:461:14
	mul.f32 	%f785, %f633, 0f3E000000;
	mul.f32 	%f786, %f634, 0f3E000000;
	mul.f32 	%f787, %f635, 0f3E000000;
	mul.f32 	%f788, %f636, 0f3E000000;
	.loc	1 746 21                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:746:21
	shr.s32 	%r1898, %r2433, 31;
	shr.u32 	%r1899, %r1898, 26;
	add.s32 	%r1900, %r2433, %r1899;
	and.b32  	%r1901, %r1900, -64;
	sub.s32 	%r1902, %r2433, %r1901;
	shr.s32 	%r1903, %r2432, 31;
	shr.u32 	%r1904, %r1903, 26;
	add.s32 	%r1905, %r2432, %r1904;
	and.b32  	%r1906, %r1905, -64;
	sub.s32 	%r1907, %r2432, %r1906;
	.loc	1 480 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:480:23
	// begin inline asm
	mov.u32 %r1739, 0x0;
	ld.global.b32 { %r1739 }, [ %rd218 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r1740, 0x0;
	ld.global.b32 { %r1740 }, [ %rd218 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r1741, 0x0;
	ld.global.b32 { %r1741 }, [ %rd220 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r1742, 0x0;
	ld.global.b32 { %r1742 }, [ %rd220 + 0 ];
	// end inline asm
	.loc	1 482 34                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:482:34
	mul.wide.s32 	%rd232, %r1907, 4;
	add.s64 	%rd222, %rd91, %rd232;
	.loc	1 482 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:482:23
	// begin inline asm
	mov.u32 %r1743, 0x0;
	mov.u32 %r1744, 0x0;
	ld.global.v2.b32 { %r1743, %r1744 }, [ %rd222 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r1745, 0x0;
	mov.u32 %r1746, 0x0;
	ld.global.v2.b32 { %r1745, %r1746 }, [ %rd222 + 0 ];
	// end inline asm
	.loc	1 483 22                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:483:22
	setp.gt.s32 	%p114, %r1742, %r1745;
	setp.gt.s32 	%p115, %r1742, %r1746;
	.loc	1 484 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:484:23
	setp.eq.s32 	%p116, %r1742, %r1745;
	setp.eq.s32 	%p117, %r1742, %r1746;
	.loc	1 485 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:485:23
	// begin inline asm
	mov.u16 %rs35, 0x0;
	ld.global.b8 { %rs35 }, [ %rd224 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs36, 0x0;
	ld.global.b8 { %rs36 }, [ %rd224 + 0 ];
	// end inline asm
	and.b16  	%rs39, %rs36, 255;
	// begin inline asm
	mov.u16 %rs37, 0x0;
	ld.global.b8 { %rs37 }, [ %rd226 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs38, 0x0;
	ld.global.b8 { %rs38 }, [ %rd226 + 0 ];
	// end inline asm
	and.b16  	%rs40, %rs38, 255;
	setp.eq.s16 	%p118, %rs39, 0;
	setp.eq.s16 	%p119, %rs40, 0;
	.loc	1 487 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:487:23
	setp.ge.s32 	%p120, %r22, %r1907;
	setp.ge.s32 	%p121, %r22, %r1902;
	.loc	1 488 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:488:23
	or.pred  	%p122, %p120, %p119;
	or.pred  	%p123, %p121, %p119;
	.loc	1 489 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:489:23
	and.pred  	%p124, %p116, %p122;
	and.pred  	%p125, %p117, %p123;
	.loc	1 490 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:490:23
	or.pred  	%p126, %p114, %p124;
	or.pred  	%p127, %p115, %p125;
	.loc	1 483 22                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:483:22
	setp.gt.s32 	%p128, %r1740, %r1746;
	setp.gt.s32 	%p129, %r1740, %r1745;
	.loc	1 484 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:484:23
	setp.eq.s32 	%p130, %r1740, %r1745;
	setp.eq.s32 	%p131, %r1740, %r1746;
	.loc	1 487 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:487:23
	setp.ge.s32 	%p132, %r21, %r1902;
	setp.ge.s32 	%p133, %r21, %r1907;
	.loc	1 488 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:488:23
	or.pred  	%p134, %p133, %p118;
	or.pred  	%p135, %p132, %p118;
	.loc	1 489 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:489:23
	and.pred  	%p136, %p131, %p135;
	and.pred  	%p137, %p130, %p134;
	.loc	1 490 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:490:23
	or.pred  	%p138, %p129, %p137;
	or.pred  	%p139, %p128, %p136;
	.loc	1 495 69                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:495:69
	and.pred  	%p140, %p139, %p113;
	and.pred  	%p141, %p138, %p113;
	and.pred  	%p142, %p126, %p113;
	and.pred  	%p143, %p127, %p113;
	.loc	1 498 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:498:27
	mul.f32 	%f789, %f785, 0f3FB8AA3B;
	.loc	1 495 69                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:495:69
	selp.f32 	%f790, %f789, 0fFF800000, %p141;
	.loc	1 498 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:498:27
	mul.f32 	%f791, %f786, 0f3FB8AA3B;
	.loc	1 495 69                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:495:69
	selp.f32 	%f792, %f791, 0fFF800000, %p140;
	.loc	1 498 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:498:27
	mul.f32 	%f793, %f787, 0f3FB8AA3B;
	.loc	1 495 69                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:495:69
	selp.f32 	%f794, %f793, 0fFF800000, %p142;
	.loc	1 498 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:498:27
	mul.f32 	%f795, %f788, 0f3FB8AA3B;
	.loc	1 495 69                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:495:69
	selp.f32 	%f796, %f795, 0fFF800000, %p143;
	.loc	1 499 39                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:499:39
	sub.f32 	%f797, %f790, %f3;
	sub.f32 	%f798, %f792, %f3;
	sub.f32 	%f799, %f794, %f4;
	sub.f32 	%f800, %f796, %f4;
	.loc	1 499 21                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:499:21
	ex2.approx.ftz.f32 	%f801, %f797;
	ex2.approx.ftz.f32 	%f802, %f798;
	ex2.approx.ftz.f32 	%f803, %f799;
	ex2.approx.ftz.f32 	%f804, %f800;
	.loc	1 779 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:23
	// begin inline asm
	mov.u32 %r1747, %r1603;
	mov.u32 %r1748, %r1603;
	mov.u32 %r1749, %r1603;
	mov.u32 %r1750, %r1603;
	@%p100 ld.global.v4.b32 { %r1747, %r1748, %r1749, %r1750 }, [ %rd228 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r1755, %r1603;
	mov.u32 %r1756, %r1603;
	mov.u32 %r1757, %r1603;
	mov.u32 %r1758, %r1603;
	@%p101 ld.global.v4.b32 { %r1755, %r1756, %r1757, %r1758 }, [ %rd229 + 0 ];
	// end inline asm
	bar.sync 	0;
	st.shared.v4.u32 	[%r1499], {%r1747, %r1748, %r1749, %r1750};
	st.shared.v4.u32 	[%r1499+2048], {%r1755, %r1756, %r1757, %r1758};
$L__tmp11:
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1763, %r1764, %r1765, %r1766}, [%r1767];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1768, %r1769, %r1770, %r1771}, [%r1772];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1773, %r1774, %r1775, %r1776}, [%r1777];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1778, %r1779, %r1780, %r1781}, [%r1782];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1783, %r1784, %r1785, %r1786}, [%r1787];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1788, %r1789, %r1790, %r1791}, [%r1792];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1793, %r1794, %r1795, %r1796}, [%r1797];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1798, %r1799, %r1800, %r1801}, [%r1802];
	// end inline asm
$L__tmp12:
	.loc	1 779 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:23
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1803, %r1804, %r1805, %r1806}, [%r1807];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1808, %r1809, %r1810, %r1811}, [%r1812];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1813, %r1814, %r1815, %r1816}, [%r1817];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1818, %r1819, %r1820, %r1821}, [%r1822];
	// end inline asm
	.loc	1 504 20                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:504:20
	mov.f32 	%f697, %f629;
	mov.f32 	%f698, %f629;
	mov.f32 	%f699, %f629;
	mov.f32 	%f700, %f629;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f697, %f698, %f699, %f700 }, { %r1763, %r1764, %r1765, %r1766 }, { %r1803, %r1804 }, { %f697, %f698, %f699, %f700 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f697, %f698, %f699, %f700 }, { %r1768, %r1769, %r1770, %r1771 }, { %r1805, %r1806 }, { %f697, %f698, %f699, %f700 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f697, %f698, %f699, %f700 }, { %r1773, %r1774, %r1775, %r1776 }, { %r1808, %r1809 }, { %f697, %f698, %f699, %f700 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f697, %f698, %f699, %f700 }, { %r1778, %r1779, %r1780, %r1781 }, { %r1810, %r1811 }, { %f697, %f698, %f699, %f700 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f697, %f698, %f699, %f700 }, { %r1783, %r1784, %r1785, %r1786 }, { %r1813, %r1814 }, { %f697, %f698, %f699, %f700 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f697, %f698, %f699, %f700 }, { %r1788, %r1789, %r1790, %r1791 }, { %r1815, %r1816 }, { %f697, %f698, %f699, %f700 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f697, %f698, %f699, %f700 }, { %r1793, %r1794, %r1795, %r1796 }, { %r1818, %r1819 }, { %f697, %f698, %f699, %f700 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f697, %f698, %f699, %f700 }, { %r1798, %r1799, %r1800, %r1801 }, { %r1820, %r1821 }, { %f697, %f698, %f699, %f700 };
	// end inline asm
	.loc	1 505 19                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:505:19
	sub.f32 	%f805, %f699, %f2;
	sub.f32 	%f806, %f700, %f2;
	.loc	1 505 14                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:505:14
	mul.f32 	%f807, %f803, %f805;
	mul.f32 	%f808, %f804, %f806;
	.loc	1 505 19                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:505:19
	sub.f32 	%f809, %f698, %f1;
	sub.f32 	%f810, %f697, %f1;
	.loc	1 505 14                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:505:14
	mul.f32 	%f811, %f801, %f810;
	mul.f32 	%f812, %f802, %f809;
	.loc	1 523 43                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:523:43
	selp.f32 	%f813, %f812, 0f00000000, %p140;
	selp.f32 	%f814, %f811, 0f00000000, %p141;
	selp.f32 	%f815, %f807, 0f00000000, %p142;
	selp.f32 	%f816, %f808, 0f00000000, %p143;
	bar.sync 	0;
	st.shared.v2.f32 	[%r78], {%f814, %f813};
	st.shared.v2.f32 	[%r78+512], {%f815, %f816};
	bar.sync 	0;
	.loc	1 527 21                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:527:21
	ld.shared.v4.u32 	{%r1871, %r1873, %r1883, %r1885}, [%r80];
	ld.shared.v4.u32 	{%r1872, %r1874, %r1884, %r1886}, [%r80+512];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1033, %f1034, %f1035, %f1036 }, { %r1871, %r1872, %r1873, %r1874 }, { %r1875, %r1876 }, { %f1033, %f1034, %f1035, %f1036 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1037, %f1038, %f1039, %f1040 }, { %r1871, %r1872, %r1873, %r1874 }, { %r1881, %r1882 }, { %f1037, %f1038, %f1039, %f1040 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1033, %f1034, %f1035, %f1036 }, { %r1883, %r1884, %r1885, %r1886 }, { %r1887, %r1888 }, { %f1033, %f1034, %f1035, %f1036 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1037, %f1038, %f1039, %f1040 }, { %r1883, %r1884, %r1885, %r1886 }, { %r1893, %r1894 }, { %f1037, %f1038, %f1039, %f1040 };
	// end inline asm
	.loc	1 736 33                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:736:33
	shr.u32 	%r1908, %r2430, 3;
	.loc	1 737 38                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:737:38
	mul.wide.u32 	%rd233, %r1908, 4;
	add.s64 	%rd230, %rd186, %rd233;
	.loc	1 737 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:737:24
	// begin inline asm
	mov.u32 %r1895, 0x0;
	ld.global.L1::evict_last.b32 { %r1895 }, [ %rd230 + 0 ];
	// end inline asm
	.loc	1 738 109                       // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:109
	add.s32 	%r1909, %r1908, 1;
	.loc	1 738 113                       // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:113
	setp.lt.s32 	%p112, %r1909, %r1476;
	.loc	1 738 55                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:55
	add.s64 	%rd231, %rd230, 4;
	.loc	1 738 25                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:25
	// begin inline asm
	mov.u32 %r1896, 0x0;
	@%p112 ld.global.L1::evict_last.b32 { %r1896 }, [ %rd231 + 0 ];
	// end inline asm
	.loc	1 739 30                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:739:30
	add.s32 	%r2430, %r2430, 1;
	.loc	1 417 19                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:417:19
	add.s32 	%r2429, %r2429, 16;
	add.s32 	%r2431, %r2431, 16;
	add.s32 	%r2432, %r2432, 16;
	add.s32 	%r2433, %r2433, 16;
	.loc	1 397 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:397:28
	add.s64 	%rd267, %rd267, 49152;
	add.s64 	%rd266, %rd266, 49152;
	add.s64 	%rd265, %rd265, 4096;
	add.s64 	%rd264, %rd264, 4096;
	setp.ne.s32 	%p144, %r37, %r2430;
	@%p144 bra 	$L__BB0_3;
$L__tmp13:
$L__BB0_4:                              // %._crit_edge426
	.loc	1 0 0                           // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:0:0
	add.s64 	%rd7, %rd82, %rd188;
	cvt.u64.u32 	%rd8, %r1491;
	cvt.u64.u32 	%rd9, %r1492;
	.loc	1 215 31                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:215:31
	// begin inline asm
	mov.u32 %r1910, 0x0;
	ld.global.b32 { %r1910 }, [ %rd234 + 0 ];
	// end inline asm
	.loc	1 216 43                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:216:43
	// begin inline asm
	mov.u32 %r1911, 0x0;
	ld.global.b32 { %r1911 }, [ %rd87 + 0 ];
	// end inline asm
$L__tmp14:
	.loc	1 395 43                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:395:43
	shl.b32 	%r98, %r1911, 3;
	.loc	1 397 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:397:28
	setp.lt.s32 	%p145, %r98, 1;
	@%p145 bra 	$L__BB0_7;
$L__tmp15:
// %bb.5:                               // %.lr.ph448
	.loc	1 0 0                           // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:0:0
	shl.b32 	%r14, %r1488, 1;
	and.b32  	%r18, %r7, 3;
$L__tmp16:
	.loc	1 395 63                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:395:63
	min.u32 	%r99, %r98, 4;
	.loc	1 397 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:397:28
	or.b32  	%r1913, %r16, %r29;
	or.b32  	%r1914, %r1913, %r17;
$L__tmp17:
	.loc	1 215 45                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:215:45
	shl.b32 	%r1916, %r1910, 7;
	.loc	1 218 33                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:218:33
	or.b32  	%r2434, %r1916, %r9;
	or.b32  	%r2435, %r1916, %r20;
	shl.b32 	%r1920, %r7, 5;
	and.b32  	%r1921, %r1920, 480;
	or.b32  	%r1922, %r1921, %r9;
	shl.b32 	%r1923, %r10, 1;
	and.b32  	%r1924, %r15, 240;
	or.b32  	%r1925, %r1924, %r18;
	or.b32  	%r1926, %r1925, %r1923;
	shr.u32 	%r1927, %r1921, 1;
	add.s32 	%r1928, %r1498, 4096;
	add.s32 	%r1929, %r1928, %r1927;
	shl.b32 	%r1930, %r1922, 2;
	add.s32 	%r2061, %r1929, %r1930;
	or.b32  	%r1931, %r1921, 8;
	shr.u32 	%r1932, %r1931, 1;
	add.s32 	%r1933, %r1928, %r1932;
	add.s32 	%r1934, %r1933, %r1930;
	add.s32 	%r2063, %r1934, 32;
	or.b32  	%r1935, %r1921, 16;
	shr.u32 	%r1936, %r1935, 1;
	add.s32 	%r1937, %r1928, %r1936;
	add.s32 	%r1938, %r1937, %r1930;
	add.s32 	%r2065, %r1938, 64;
	or.b32  	%r1939, %r1921, 24;
	shr.u32 	%r1940, %r1939, 1;
	add.s32 	%r1941, %r1928, %r1940;
	add.s32 	%r1942, %r1941, %r1930;
	add.s32 	%r2067, %r1942, 96;
	shr.u32 	%r1943, %r1926, 1;
	and.b32  	%r1944, %r1943, 124;
	add.s32 	%r1945, %r1928, %r1944;
	shl.b32 	%r1946, %r1926, 2;
	add.s32 	%r108, %r1945, %r1946;
	or.b32  	%r1947, %r1926, 256;
	shr.u32 	%r1948, %r1947, 1;
	and.b32  	%r1949, %r1948, 252;
	add.s32 	%r1950, %r1928, %r1949;
	add.s32 	%r109, %r1950, %r1946;
	or.b32  	%r1953, %r2417, %r2418;
	shl.b32 	%r1954, %r1953, 2;
	add.s32 	%r1955, %r1498, 9216;
	add.s32 	%r2081, %r1955, %r1954;
	xor.b32  	%r1957, %r2419, %r25;
	or.b32  	%r1958, %r1957, %r27;
	xor.b32  	%r1959, %r1958, %r12;
	or.b32  	%r1960, %r1959, %r2418;
	shl.b32 	%r1961, %r1960, 2;
	add.s32 	%r2086, %r1955, %r1961;
	xor.b32  	%r1963, %r2420, %r2413;
	or.b32  	%r1964, %r1963, %r2418;
	shl.b32 	%r1965, %r1964, 2;
	add.s32 	%r2091, %r1955, %r1965;
	or.b32  	%r1967, %r2413, %r25;
	xor.b32  	%r1968, %r1967, %r2421;
	or.b32  	%r1969, %r1968, %r2418;
	shl.b32 	%r1970, %r1969, 2;
	add.s32 	%r2096, %r1955, %r1970;
	xor.b32  	%r1972, %r2422, %r12;
	or.b32  	%r1973, %r1972, %r2418;
	shl.b32 	%r1974, %r1973, 2;
	add.s32 	%r2101, %r1955, %r1974;
	xor.b32  	%r1976, %r2423, %r25;
	or.b32  	%r1977, %r1976, %r27;
	xor.b32  	%r1978, %r1977, %r12;
	or.b32  	%r1979, %r1978, %r2418;
	shl.b32 	%r1980, %r1979, 2;
	add.s32 	%r2106, %r1955, %r1980;
	xor.b32  	%r1982, %r2424, %r2413;
	or.b32  	%r1983, %r1982, %r2418;
	shl.b32 	%r1984, %r1983, 2;
	add.s32 	%r2111, %r1955, %r1984;
	xor.b32  	%r1986, %r1967, %r2425;
	or.b32  	%r1987, %r1986, %r2418;
	shl.b32 	%r1988, %r1987, 2;
	add.s32 	%r2116, %r1955, %r1988;
	shr.u32 	%r1989, %r11, 1;
	shr.u32 	%r1990, %r8, 1;
	or.b32  	%r1991, %r1990, %r1989;
	xor.b32  	%r1992, %r1991, %r28;
	shl.b32 	%r1994, %r1992, 2;
	shl.b32 	%r1995, %r2426, 8;
	or.b32  	%r1996, %r1995, %r1994;
	add.s32 	%r2121, %r1498, %r1996;
	or.b32  	%r1997, %r27, %r1991;
	xor.b32  	%r1998, %r1997, %r2420;
	shl.b32 	%r1999, %r1998, 2;
	add.s32 	%r2000, %r1498, %r1999;
	add.s32 	%r2126, %r2000, %r1995;
	xor.b32  	%r2001, %r1991, %r2422;
	shl.b32 	%r2002, %r2001, 2;
	add.s32 	%r2003, %r1498, %r2002;
	add.s32 	%r2131, %r2003, %r1995;
	xor.b32  	%r2004, %r1997, %r2424;
	shl.b32 	%r2005, %r2004, 2;
	add.s32 	%r2006, %r1498, %r2005;
	add.s32 	%r2136, %r2006, %r1995;
	and.b32  	%r2007, %r7, 127;
	and.b32  	%r2008, %r23, 80;
	or.b32  	%r2009, %r2008, %r29;
	or.b32  	%r2010, %r2008, %r1914;
	shr.u32 	%r2011, %r7, 3;
	and.b32  	%r2012, %r2011, 14;
	add.s32 	%r2013, %r1498, %r2012;
	add.s32 	%r2185, %r2013, %r2007;
	shr.u32 	%r2014, %r2009, 3;
	add.s32 	%r2015, %r1498, %r2014;
	add.s32 	%r124, %r2015, %r2010;
	add.s32 	%r2016, %r1498, 13312;
	add.s32 	%r2207, %r2016, %r1954;
	add.s32 	%r2212, %r2016, %r1961;
	add.s32 	%r2217, %r2016, %r1965;
	add.s32 	%r2222, %r2016, %r1970;
	add.s32 	%r2227, %r2016, %r1974;
	add.s32 	%r2232, %r2016, %r1980;
	add.s32 	%r2237, %r2016, %r1984;
	add.s32 	%r2242, %r2016, %r1988;
	xor.b32  	%r2017, %r16, %r1989;
	or.b32  	%r2018, %r2017, %r1990;
	xor.b32  	%r2019, %r2018, %r17;
	shl.b32 	%r2020, %r2019, 2;
	shl.b32 	%r2021, %r13, 6;
	or.b32  	%r2022, %r2021, %r2020;
	add.s32 	%r133, %r1498, %r2022;
	or.b32  	%r2023, %r2022, 512;
	add.s32 	%r134, %r1498, %r2023;
	or.b32  	%r2024, %r14, %r1923;
	xor.b32  	%r2025, %r2024, %r12;
	shl.b32 	%r2026, %r20, 4;
	or.b32  	%r2027, %r2025, %r2026;
	shl.b32 	%r2028, %r2027, 2;
	add.s32 	%r2315, %r1498, %r2028;
	or.b32  	%r2029, %r14, 8;
	or.b32  	%r2030, %r12, %r1923;
	xor.b32  	%r2031, %r2030, %r2029;
	or.b32  	%r2032, %r2031, %r2026;
	shl.b32 	%r2033, %r2032, 2;
	add.s32 	%r2320, %r1498, %r2033;
$L__tmp18:
	.loc	1 397 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:397:28
	add.s32 	%r2035, %r2427, %r25;
	add.s32 	%r2036, %r2035, %r24;
	mul.wide.u32 	%rd28, %r2036, 4;
	or.b32  	%r2037, %r2434, 8;
	mul.lo.s32 	%r2038, %r2037, 768;
	mul.wide.s32 	%rd236, %r2038, 4;
	add.s64 	%rd238, %rd236, %rd262;
	add.s64 	%rd271, %rd78, %rd238;
	mul.lo.s32 	%r2039, %r1910, 98304;
	or.b32  	%r2041, %r2039, %r2428;
	mul.wide.s32 	%rd239, %r2041, 4;
	add.s64 	%rd240, %rd239, %rd262;
	add.s64 	%rd270, %rd78, %rd240;
	shl.b32 	%r2042, %r2037, 6;
	mul.wide.s32 	%rd241, %r2042, 4;
	add.s64 	%rd243, %rd241, %rd263;
	add.s64 	%rd269, %rd77, %rd243;
	shl.b32 	%r2043, %r1910, 13;
	or.b32  	%r2044, %r2043, %r31;
	mul.wide.s32 	%rd244, %r2044, 4;
	add.s64 	%rd245, %rd263, %rd244;
	add.s64 	%rd268, %rd77, %rd245;
	mov.b32 	%r2049, 0;
	mov.u32 	%r2436, %r2049;
$L__BB0_6:                              // %__nv_exp2f.exit335
                                        // =>This Inner Loop Header: Depth=1
	.loc	1 779 52                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:52
	add.s64 	%rd249, %rd271, %rd28;
	add.s64 	%rd248, %rd270, %rd28;
	add.s32 	%r2347, %r2434, 8;
	add.s64 	%rd247, %rd269, %rd28;
	add.s64 	%rd246, %rd268, %rd28;
	setp.lt.s32 	%p146, %r2434, 64;
	setp.lt.s32 	%p147, %r2347, 64;
	setp.lt.s32 	%p161, %r2435, 64;
	.loc	1 779 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:23
	// begin inline asm
	mov.u32 %r2062, %r2049;
	mov.u32 %r2064, %r2049;
	mov.u32 %r2066, %r2049;
	mov.u32 %r2068, %r2049;
	@%p146 ld.global.v4.b32 { %r2062, %r2064, %r2066, %r2068 }, [ %rd246 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r2070, %r2049;
	mov.u32 %r2072, %r2049;
	mov.u32 %r2074, %r2049;
	mov.u32 %r2076, %r2049;
	@%p147 ld.global.v4.b32 { %r2070, %r2072, %r2074, %r2076 }, [ %rd247 + 0 ];
	// end inline asm
	bar.sync 	0;
	st.shared.v4.u32 	[%r1499], {%r2062, %r2064, %r2066, %r2068};
	st.shared.v4.u32 	[%r1499+2048], {%r2070, %r2072, %r2074, %r2076};
	mov.pred 	%p148, -1;
	.loc	1 527 30                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:527:30
	// begin inline asm
	@%p148 st.shared.b32 [ %r2061 + 0 ], %r2062;
	// end inline asm
	// begin inline asm
	@%p148 st.shared.b32 [ %r2063 + 0 ], %r2064;
	// end inline asm
	// begin inline asm
	@%p148 st.shared.b32 [ %r2065 + 0 ], %r2066;
	// end inline asm
	// begin inline asm
	@%p148 st.shared.b32 [ %r2067 + 0 ], %r2068;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r2325, [%r108];
	ld.shared.u32 	%r2326, [%r108+16];
	ld.shared.u32 	%r2331, [%r109+1024];
	ld.shared.u32 	%r2332, [%r109+1040];
	bar.sync 	0;
	// begin inline asm
	@%p148 st.shared.b32 [ %r2061 + 0 ], %r2070;
	// end inline asm
	// begin inline asm
	@%p148 st.shared.b32 [ %r2063 + 0 ], %r2072;
	// end inline asm
	// begin inline asm
	@%p148 st.shared.b32 [ %r2065 + 0 ], %r2074;
	// end inline asm
	// begin inline asm
	@%p148 st.shared.b32 [ %r2067 + 0 ], %r2076;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r2337, [%r108];
	ld.shared.u32 	%r2338, [%r108+16];
	ld.shared.u32 	%r2343, [%r109+1024];
	ld.shared.u32 	%r2344, [%r109+1040];
$L__tmp19:
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2077, %r2078, %r2079, %r2080}, [%r2081];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2082, %r2083, %r2084, %r2085}, [%r2086];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2087, %r2088, %r2089, %r2090}, [%r2091];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2092, %r2093, %r2094, %r2095}, [%r2096];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2097, %r2098, %r2099, %r2100}, [%r2101];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2102, %r2103, %r2104, %r2105}, [%r2106];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2107, %r2108, %r2109, %r2110}, [%r2111];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2112, %r2113, %r2114, %r2115}, [%r2116];
	// end inline asm
$L__tmp20:
	.loc	1 779 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:23
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2117, %r2118, %r2119, %r2120}, [%r2121];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2122, %r2123, %r2124, %r2125}, [%r2126];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2127, %r2128, %r2129, %r2130}, [%r2131];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2132, %r2133, %r2134, %r2135}, [%r2136];
	// end inline asm
	mov.f32 	%f889, 0f00000000;
	.loc	1 459 19                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:459:19
	mov.f32 	%f825, %f889;
	mov.f32 	%f826, %f889;
	mov.f32 	%f827, %f889;
	mov.f32 	%f828, %f889;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f825, %f826, %f827, %f828 }, { %r2077, %r2078, %r2079, %r2080 }, { %r2117, %r2118 }, { %f825, %f826, %f827, %f828 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f825, %f826, %f827, %f828 }, { %r2082, %r2083, %r2084, %r2085 }, { %r2119, %r2120 }, { %f825, %f826, %f827, %f828 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f825, %f826, %f827, %f828 }, { %r2087, %r2088, %r2089, %r2090 }, { %r2122, %r2123 }, { %f825, %f826, %f827, %f828 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f825, %f826, %f827, %f828 }, { %r2092, %r2093, %r2094, %r2095 }, { %r2124, %r2125 }, { %f825, %f826, %f827, %f828 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f825, %f826, %f827, %f828 }, { %r2097, %r2098, %r2099, %r2100 }, { %r2127, %r2128 }, { %f825, %f826, %f827, %f828 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f825, %f826, %f827, %f828 }, { %r2102, %r2103, %r2104, %r2105 }, { %r2129, %r2130 }, { %f825, %f826, %f827, %f828 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f825, %f826, %f827, %f828 }, { %r2107, %r2108, %r2109, %r2110 }, { %r2132, %r2133 }, { %f825, %f826, %f827, %f828 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f825, %f826, %f827, %f828 }, { %r2112, %r2113, %r2114, %r2115 }, { %r2134, %r2135 }, { %f825, %f826, %f827, %f828 };
	// end inline asm
	.loc	1 461 14                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:461:14
	mul.f32 	%f977, %f825, 0f3E000000;
	mul.f32 	%f978, %f826, 0f3E000000;
	mul.f32 	%f979, %f827, 0f3E000000;
	mul.f32 	%f980, %f828, 0f3E000000;
	.loc	1 476 79                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:476:79
	bar.sync 	0;
	selp.u16 	%rs41, 1, 0, %p161;
	// begin inline asm
	@%p148 st.shared.b8 [ %r2185 + 0 ], %rs41;
	// end inline asm
	bar.sync 	0;
	ld.shared.u8 	%rs43, [%r124];
	and.b16  	%rs44, %rs43, 1;
	setp.eq.b16 	%p162, %rs44, 1;
	ld.shared.u8 	%rs45, [%r124+1];
	bar.sync 	0;
	// begin inline asm
	@%p148 st.shared.b8 [ %r2185 + 0 ], %rs41;
	// end inline asm
	bar.sync 	0;
	ld.shared.u8 	%rs46, [%r124];
	and.b16  	%rs47, %rs46, 1;
	setp.eq.b16 	%p163, %rs47, 1;
	ld.shared.u8 	%rs48, [%r124+1];
	and.b16  	%rs49, %rs45, 1;
	setp.eq.b16 	%p164, %rs49, 1;
	and.b16  	%rs50, %rs48, 1;
	setp.eq.b16 	%p165, %rs50, 1;
	.loc	1 498 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:498:27
	mul.f32 	%f981, %f977, 0f3FB8AA3B;
	.loc	1 476 79                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:476:79
	selp.f32 	%f982, %f981, 0fFF800000, %p162;
	.loc	1 498 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:498:27
	mul.f32 	%f983, %f978, 0f3FB8AA3B;
	.loc	1 476 79                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:476:79
	selp.f32 	%f984, %f983, 0fFF800000, %p164;
	.loc	1 498 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:498:27
	mul.f32 	%f985, %f979, 0f3FB8AA3B;
	.loc	1 476 79                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:476:79
	selp.f32 	%f986, %f985, 0fFF800000, %p163;
	.loc	1 498 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:498:27
	mul.f32 	%f987, %f980, 0f3FB8AA3B;
	.loc	1 476 79                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:476:79
	selp.f32 	%f988, %f987, 0fFF800000, %p165;
	.loc	1 499 39                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:499:39
	sub.f32 	%f989, %f982, %f3;
	sub.f32 	%f990, %f984, %f3;
	sub.f32 	%f991, %f986, %f4;
	sub.f32 	%f992, %f988, %f4;
	.loc	1 499 21                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:499:21
	ex2.approx.ftz.f32 	%f993, %f989;
	ex2.approx.ftz.f32 	%f994, %f990;
	ex2.approx.ftz.f32 	%f995, %f991;
	ex2.approx.ftz.f32 	%f996, %f992;
	.loc	1 779 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:23
	// begin inline asm
	mov.u32 %r2187, %r2049;
	mov.u32 %r2188, %r2049;
	mov.u32 %r2189, %r2049;
	mov.u32 %r2190, %r2049;
	@%p146 ld.global.v4.b32 { %r2187, %r2188, %r2189, %r2190 }, [ %rd248 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r2195, %r2049;
	mov.u32 %r2196, %r2049;
	mov.u32 %r2197, %r2049;
	mov.u32 %r2198, %r2049;
	@%p147 ld.global.v4.b32 { %r2195, %r2196, %r2197, %r2198 }, [ %rd249 + 0 ];
	// end inline asm
	bar.sync 	0;
	st.shared.v4.u32 	[%r1499], {%r2187, %r2188, %r2189, %r2190};
	st.shared.v4.u32 	[%r1499+2048], {%r2195, %r2196, %r2197, %r2198};
$L__tmp21:
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2203, %r2204, %r2205, %r2206}, [%r2207];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2208, %r2209, %r2210, %r2211}, [%r2212];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2213, %r2214, %r2215, %r2216}, [%r2217];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2218, %r2219, %r2220, %r2221}, [%r2222];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2223, %r2224, %r2225, %r2226}, [%r2227];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2228, %r2229, %r2230, %r2231}, [%r2232];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2233, %r2234, %r2235, %r2236}, [%r2237];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2238, %r2239, %r2240, %r2241}, [%r2242];
	// end inline asm
$L__tmp22:
	.loc	1 779 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:23
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2243, %r2244, %r2245, %r2246}, [%r2121];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2248, %r2249, %r2250, %r2251}, [%r2126];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2253, %r2254, %r2255, %r2256}, [%r2131];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2258, %r2259, %r2260, %r2261}, [%r2136];
	// end inline asm
	.loc	1 504 20                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:504:20
	mov.f32 	%f890, %f889;
	mov.f32 	%f891, %f889;
	mov.f32 	%f892, %f889;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f889, %f890, %f891, %f892 }, { %r2203, %r2204, %r2205, %r2206 }, { %r2243, %r2244 }, { %f889, %f890, %f891, %f892 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f889, %f890, %f891, %f892 }, { %r2208, %r2209, %r2210, %r2211 }, { %r2245, %r2246 }, { %f889, %f890, %f891, %f892 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f889, %f890, %f891, %f892 }, { %r2213, %r2214, %r2215, %r2216 }, { %r2248, %r2249 }, { %f889, %f890, %f891, %f892 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f889, %f890, %f891, %f892 }, { %r2218, %r2219, %r2220, %r2221 }, { %r2250, %r2251 }, { %f889, %f890, %f891, %f892 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f889, %f890, %f891, %f892 }, { %r2223, %r2224, %r2225, %r2226 }, { %r2253, %r2254 }, { %f889, %f890, %f891, %f892 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f889, %f890, %f891, %f892 }, { %r2228, %r2229, %r2230, %r2231 }, { %r2255, %r2256 }, { %f889, %f890, %f891, %f892 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f889, %f890, %f891, %f892 }, { %r2233, %r2234, %r2235, %r2236 }, { %r2258, %r2259 }, { %f889, %f890, %f891, %f892 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f889, %f890, %f891, %f892 }, { %r2238, %r2239, %r2240, %r2241 }, { %r2260, %r2261 }, { %f889, %f890, %f891, %f892 };
	// end inline asm
	.loc	1 505 19                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:505:19
	sub.f32 	%f997, %f889, %f1;
	sub.f32 	%f998, %f890, %f1;
	sub.f32 	%f999, %f891, %f2;
	sub.f32 	%f1000, %f892, %f2;
	.loc	1 505 14                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:505:14
	mul.f32 	%f1001, %f993, %f997;
	mul.f32 	%f1002, %f994, %f998;
	mul.f32 	%f1003, %f995, %f999;
	mul.f32 	%f1004, %f996, %f1000;
	.loc	1 512 71                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:512:71
	selp.f32 	%f1005, %f1001, 0f00000000, %p162;
	selp.f32 	%f1006, %f1002, 0f00000000, %p164;
	selp.f32 	%f1007, %f1003, 0f00000000, %p163;
	selp.f32 	%f1008, %f1004, 0f00000000, %p165;
	bar.sync 	0;
	st.shared.v2.f32 	[%r133], {%f1005, %f1006};
	st.shared.v2.f32 	[%r134], {%f1007, %f1008};
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2321, %r2322, %r2323, %r2324}, [%r2315];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r2333, %r2334, %r2335, %r2336}, [%r2320];
	// end inline asm
	.loc	1 527 21                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:527:21
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1033, %f1034, %f1035, %f1036 }, { %r2321, %r2322, %r2323, %r2324 }, { %r2325, %r2326 }, { %f1033, %f1034, %f1035, %f1036 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1037, %f1038, %f1039, %f1040 }, { %r2321, %r2322, %r2323, %r2324 }, { %r2331, %r2332 }, { %f1037, %f1038, %f1039, %f1040 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1033, %f1034, %f1035, %f1036 }, { %r2333, %r2334, %r2335, %r2336 }, { %r2337, %r2338 }, { %f1033, %f1034, %f1035, %f1036 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1037, %f1038, %f1039, %f1040 }, { %r2333, %r2334, %r2335, %r2336 }, { %r2343, %r2344 }, { %f1037, %f1038, %f1039, %f1040 };
	// end inline asm
	.loc	1 736 33                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:736:33
	shr.u32 	%r2348, %r2436, 3;
	.loc	1 737 38                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:737:38
	mul.wide.u32 	%rd252, %r2348, 4;
	add.s64 	%rd250, %rd234, %rd252;
	.loc	1 737 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:737:24
	// begin inline asm
	mov.u32 %r2345, 0x0;
	ld.global.L1::evict_last.b32 { %r2345 }, [ %rd250 + 0 ];
	// end inline asm
	.loc	1 738 109                       // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:109
	add.s32 	%r2349, %r2348, 1;
	.loc	1 738 113                       // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:113
	setp.lt.s32 	%p160, %r2349, %r1911;
	.loc	1 738 55                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:55
	add.s64 	%rd251, %rd250, 4;
	.loc	1 738 25                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:25
	// begin inline asm
	mov.u32 %r2346, 0x0;
	@%p160 ld.global.L1::evict_last.b32 { %r2346 }, [ %rd251 + 0 ];
	// end inline asm
	.loc	1 739 30                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:739:30
	add.s32 	%r2436, %r2436, 1;
	.loc	1 417 19                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:417:19
	add.s32 	%r2434, %r2434, 16;
	add.s32 	%r2435, %r2435, 16;
	.loc	1 397 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:397:28
	add.s64 	%rd271, %rd271, 49152;
	add.s64 	%rd270, %rd270, 49152;
	add.s64 	%rd269, %rd269, 4096;
	add.s64 	%rd268, %rd268, 4096;
	setp.ne.s32 	%p166, %r99, %r2436;
	@%p166 bra 	$L__BB0_6;
$L__tmp23:
$L__BB0_7:                              // %._crit_edge449
	.loc	1 231 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:231:24
	shl.b64 	%rd255, %rd8, 2;
	add.s64 	%rd256, %rd7, %rd255;
	shl.b64 	%rd257, %rd9, 2;
	add.s64 	%rd258, %rd7, %rd257;
	.loc	1 231 56                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:231:56
	shl.b64 	%rd259, %rd10, 2;
	add.s64 	%rd253, %rd256, %rd259;
	add.s64 	%rd254, %rd258, %rd259;
	.loc	1 232 14                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:232:14
	mul.f32 	%f1009, %f1033, 0f3E000000;
	mul.f32 	%f1010, %f1034, 0f3E000000;
	mul.f32 	%f1011, %f1035, 0f3E000000;
	mul.f32 	%f1012, %f1036, 0f3E000000;
	mul.f32 	%f1013, %f1037, 0f3E000000;
	mul.f32 	%f1014, %f1038, 0f3E000000;
	mul.f32 	%f1015, %f1039, 0f3E000000;
	mul.f32 	%f1016, %f1040, 0f3E000000;
	.loc	1 236 30                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:236:30
	bar.sync 	0;
	shl.b32 	%r2371, %r7, 4;
	and.b32  	%r2372, %r2371, 448;
	or.b32  	%r2373, %r2372, %r16;
	or.b32  	%r2374, %r2373, %r17;
	or.b32  	%r2375, %r2374, %r30;
	or.b32  	%r2377, %r2412, %r2415;
	or.b32  	%r2379, %r2377, %r2416;
	shr.u32 	%r2380, %r2372, 2;
	add.s32 	%r2382, %r1498, %r2380;
	shl.b32 	%r2383, %r2375, 2;
	add.s32 	%r2350, %r2382, %r2383;
	mov.b32 	%r2351, %f1009;
	mov.b32 	%r2352, %f1010;
	mov.pred 	%p167, -1;
	// begin inline asm
	@%p167 st.shared.v2.b32 [ %r2350 + 0 ], { %r2351, %r2352 };
	// end inline asm
	add.s32 	%r2353, %r2350, 128;
	mov.b32 	%r2354, %f1013;
	mov.b32 	%r2355, %f1014;
	// begin inline asm
	@%p167 st.shared.v2.b32 [ %r2353 + 0 ], { %r2354, %r2355 };
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r2384, %r2379, 2;
	and.b32  	%r2385, %r2384, 112;
	add.s32 	%r2386, %r1498, %r2385;
	shl.b32 	%r2387, %r2379, 2;
	add.s32 	%r2388, %r2386, %r2387;
	ld.shared.v4.u32 	{%r2362, %r2363, %r2364, %r2365}, [%r2388];
	bar.sync 	0;
	mov.b32 	%r2357, %f1011;
	mov.b32 	%r2358, %f1012;
	// begin inline asm
	@%p167 st.shared.v2.b32 [ %r2350 + 0 ], { %r2357, %r2358 };
	// end inline asm
	mov.b32 	%r2360, %f1015;
	mov.b32 	%r2361, %f1016;
	// begin inline asm
	@%p167 st.shared.v2.b32 [ %r2353 + 0 ], { %r2360, %r2361 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r2366, %r2367, %r2368, %r2369}, [%r2388];
	// begin inline asm
	@%p167 st.global.v4.b32 [ %rd253 + 0 ], { %r2362, %r2363, %r2364, %r2365 };
	// end inline asm
	// begin inline asm
	@%p167 st.global.v4.b32 [ %rd254 + 0 ], { %r2366, %r2367, %r2368, %r2369 };
	// end inline asm
	.loc	1 139 7                         // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:139:7
	bra.uni 	$L__BB0_16;
$L__BB0_8:
	.loc	1 0 7                           // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:0:7
	ld.param.u64 	%rd90, [triton_tem_fused_transpose_view_zeros_11_param_15];
	ld.param.u64 	%rd89, [triton_tem_fused_transpose_view_zeros_11_param_14];
	ld.param.u64 	%rd86, [triton_tem_fused_transpose_view_zeros_11_param_11];
	ld.param.u64 	%rd85, [triton_tem_fused_transpose_view_zeros_11_param_10];
	ld.param.u64 	%rd94, [triton_tem_fused_transpose_view_zeros_11_param_7];
	add.s32 	%r324, %r5, %r6;
	cvt.s64.s32 	%rd3, %r324;
	mul.wide.s32 	%rd95, %r322, 4;
	add.s64 	%rd4, %rd77, %rd95;
	mul.wide.s32 	%rd96, %r323, 4;
	add.s64 	%rd5, %rd78, %rd96;
	mul.wide.s32 	%rd97, %r324, 4;
	.loc	1 242 26                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:242:26
	shr.s32 	%r359, %r1, 31;
	shr.u32 	%r360, %r359, 29;
	add.s32 	%r361, %r1, %r360;
	shr.s32 	%r362, %r361, 3;
	.loc	1 252 25                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:252:25
	shl.b32 	%r363, %r1, 4;
	.loc	1 253 42                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:253:42
	mov.u32 	%r143, %tid.x;
	and.b32  	%r144, %r143, 16;
	bfe.u32 	%r145, %r143, 4, 3;
	and.b32  	%r146, %r143, 1;
	and.b32  	%r147, %r143, 2;
	shl.b32 	%r149, %r143, 1;
	and.b32  	%r150, %r149, 6;
	shr.u32 	%r364, %r143, 2;
	and.b32  	%r151, %r364, 8;
	or.b32  	%r152, %r150, %r151;
	and.b32  	%r153, %r143, 3;
	and.b32  	%r154, %r143, 4;
	and.b32  	%r155, %r143, 7;
	and.b32  	%r156, %r143, 8;
	and.b32  	%r157, %r143, 15;
	or.b32  	%r158, %r145, %r363;
	.loc	1 253 29                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:253:29
	or.b32  	%r159, %r158, 8;
$L__tmp24:
	.loc	1 773 38                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:38
	shl.b32 	%r160, %r158, 6;
	shl.b32 	%r161, %r159, 6;
	.loc	1 773 20                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:20
	mul.wide.s32 	%rd104, %r160, 4;
	add.s64 	%rd105, %rd4, %rd104;
	mul.wide.s32 	%rd106, %r161, 4;
	add.s64 	%rd107, %rd4, %rd106;
	.loc	1 773 56                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:56
	shl.b32 	%r162, %r146, 2;
	shl.b32 	%r163, %r147, 2;
	or.b32  	%r164, %r162, %r163;
	shl.b32 	%r165, %r154, 2;
	or.b32  	%r166, %r164, %r165;
	shl.b32 	%r167, %r156, 2;
	or.b32  	%r365, %r166, %r167;
	.loc	1 773 49                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:49
	cvt.u64.u32 	%rd41, %r365;
	mul.wide.u32 	%rd108, %r365, 4;
	add.s64 	%rd98, %rd105, %rd108;
	add.s64 	%rd99, %rd107, %rd108;
	.loc	1 781 52                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:52
	setp.lt.s32 	%p81, %r158, 64;
	setp.lt.s32 	%p82, %r159, 64;
	mov.b32 	%r2439, 0;
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	mov.u32 %r325, %r2439;
	mov.u32 %r326, %r2439;
	mov.u32 %r327, %r2439;
	mov.u32 %r328, %r2439;
	@%p81 ld.global.v4.b32 { %r325, %r326, %r327, %r328 }, [ %rd98 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r333, %r2439;
	mov.u32 %r334, %r2439;
	mov.u32 %r335, %r2439;
	mov.u32 %r336, %r2439;
	@%p82 ld.global.v4.b32 { %r333, %r334, %r335, %r336 }, [ %rd99 + 0 ];
	// end inline asm
	shr.u32 	%r168, %r144, 2;
	and.b32  	%r169, %r364, 16;
	or.b32  	%r170, %r169, %r151;
	or.b32  	%r366, %r170, %r168;
	xor.b32  	%r367, %r366, %r365;
	shl.b32 	%r171, %r145, 6;
	or.b32  	%r173, %r367, %r171;
	shl.b32 	%r368, %r173, 2;
	mov.u32 	%r369, global_smem;
	add.s32 	%r370, %r369, %r368;
	st.shared.v4.u32 	[%r370+9472], {%r325, %r326, %r327, %r328};
	st.shared.v4.u32 	[%r370+11520], {%r333, %r334, %r335, %r336};
$L__tmp25:
	.loc	1 773 38                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:38
	mul.lo.s32 	%r371, %r158, 768;
	mul.lo.s32 	%r372, %r159, 768;
	.loc	1 773 20                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:20
	mul.wide.s32 	%rd109, %r371, 4;
	add.s64 	%rd110, %rd5, %rd109;
	mul.wide.s32 	%rd111, %r372, 4;
	add.s64 	%rd112, %rd5, %rd111;
	.loc	1 773 49                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:773:49
	add.s64 	%rd100, %rd110, %rd108;
	add.s64 	%rd101, %rd112, %rd108;
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	mov.u32 %r341, %r2439;
	mov.u32 %r342, %r2439;
	mov.u32 %r343, %r2439;
	mov.u32 %r344, %r2439;
	@%p81 ld.global.v4.b32 { %r341, %r342, %r343, %r344 }, [ %rd100 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r349, %r2439;
	mov.u32 %r350, %r2439;
	mov.u32 %r351, %r2439;
	mov.u32 %r352, %r2439;
	@%p82 ld.global.v4.b32 { %r349, %r350, %r351, %r352 }, [ %rd101 + 0 ];
	// end inline asm
	st.shared.v4.u32 	[%r370+13568], {%r341, %r342, %r343, %r344};
	st.shared.v4.u32 	[%r370+15616], {%r349, %r350, %r351, %r352};
$L__tmp26:
	.loc	1 266 44                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:266:44
	add.s32 	%r373, %r4, %r6;
	.loc	1 266 67                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:266:67
	cvt.s64.s32 	%rd42, %r373;
	.loc	1 269 50                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:269:50
	shl.b32 	%r374, %r2, 8;
	add.s32 	%r375, %r374, %r5;
	.loc	1 275 25                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:275:25
	mul.wide.s32 	%rd113, %r375, 4;
	add.s64 	%rd43, %rd79, %rd113;
	.loc	1 276 29                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:276:29
	add.s64 	%rd44, %rd80, %rd113;
	.loc	1 286 32                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:286:32
	cvt.s64.s32 	%rd45, %r362;
	mul.wide.s32 	%rd114, %r362, 4;
	add.s64 	%rd102, %rd86, %rd114;
	.loc	1 287 30                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:287:30
	// begin inline asm
	mov.u32 %r357, 0x0;
	ld.global.b32 { %r357 }, [ %rd102 + 0 ];
	// end inline asm
	.loc	1 288 55                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:288:55
	add.s64 	%rd103, %rd85, %rd114;
	.loc	1 288 42                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:288:42
	// begin inline asm
	mov.u32 %r358, 0x0;
	ld.global.b32 { %r358 }, [ %rd103 + 0 ];
	// end inline asm
$L__tmp27:
	.loc	1 582 42                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:582:42
	shl.b32 	%r176, %r358, 3;
	.loc	1 584 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:584:28
	setp.lt.s32 	%p6, %r176, 1;
	mov.f32 	%f1057, 0f00000000;
	cvt.u32.u64 	%r2389, %rd41;
	or.b32  	%r2390, %r154, %r156;
	or.b32  	%r2391, %r165, %r168;
	shl.b32 	%r2393, %r144, 2;
	shl.b32 	%r2394, %r143, 2;
	xor.b32  	%r2395, %r166, %r168;
	shl.b32 	%r2396, %r157, 6;
	or.b32  	%r2397, %r162, 8;
	or.b32  	%r2398, %r164, 16;
	or.b32  	%r2399, %r162, 24;
	or.b32  	%r2400, %r166, 32;
	or.b32  	%r2401, %r162, 40;
	or.b32  	%r2402, %r164, 48;
	or.b32  	%r2403, %r162, 56;
	shr.u32 	%r2404, %r143, 1;
	or.b32  	%r2405, %r151, %r155;
	and.b32  	%r2406, %r143, 127;
	or.b32  	%r2407, %r150, %r165;
	shr.u32 	%r2408, %r143, 3;
	add.s32 	%r2410, %r167, %r165;
	shl.b64 	%rd260, %rd3, 2;
	shl.b32 	%r2411, %r145, 8;
	shl.b64 	%rd261, %rd42, 2;
	mov.f32 	%f1058, %f1057;
	mov.f32 	%f1059, %f1057;
	mov.f32 	%f1060, %f1057;
	mov.f32 	%f1061, %f1057;
	mov.f32 	%f1062, %f1057;
	mov.f32 	%f1063, %f1057;
	mov.f32 	%f1064, %f1057;
	mov.f32 	%f1049, %f1057;
	mov.f32 	%f1050, %f1057;
	mov.f32 	%f1051, %f1057;
	mov.f32 	%f1052, %f1057;
	mov.f32 	%f1053, %f1057;
	mov.f32 	%f1054, %f1057;
	mov.f32 	%f1055, %f1057;
	mov.f32 	%f1056, %f1057;
	@%p6 bra 	$L__BB0_11;
// %bb.9:                               // %.lr.ph
	.loc	1 0 0                           // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:0:0
	bfe.s32 	%r376, %r1, 27, 1;
	shr.u32 	%r377, %r376, 26;
	add.s32 	%r378, %r158, %r377;
	and.b32  	%r379, %r378, -64;
	sub.s32 	%r177, %r158, %r379;
	add.s32 	%r380, %r159, %r377;
	and.b32  	%r381, %r380, -64;
	sub.s32 	%r178, %r159, %r381;
	mul.wide.s32 	%rd115, %r177, 4;
	add.s64 	%rd131, %rd91, %rd115;
	mul.wide.s32 	%rd116, %r178, 4;
	add.s64 	%rd132, %rd91, %rd116;
	.loc	1 582 61                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:582:61
	min.u32 	%r179, %r176, 4;
	shr.u32 	%r385, %r2390, 2;
	shl.b32 	%r386, %r146, 4;
	shl.b32 	%r387, %r147, 4;
	or.b32  	%r388, %r385, %r387;
	or.b32  	%r389, %r388, %r386;
	.loc	1 584 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:584:28
	or.b32  	%r390, %r168, %r389;
	shl.b32 	%r391, %r171, 2;
	add.s32 	%r393, %r369, 4352;
	add.s32 	%r394, %r393, %r391;
$L__tmp28:
	.loc	1 287 43                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:287:43
	shl.b32 	%r396, %r357, 7;
	.loc	1 290 32                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:290:32
	or.b32  	%r2440, %r396, %r145;
	or.b32  	%r2438, %r396, %r157;
	or.b32  	%r2437, %r396, %r152;
	add.s32 	%r398, %r369, 5120;
	add.s32 	%r183, %r398, %r368;
	shl.b32 	%r400, %r143, 6;
	and.b32  	%r401, %r400, 960;
	or.b32  	%r402, %r401, %r145;
	or.b32  	%r404, %r2389, %r2393;
	and.b32  	%r406, %r2394, 384;
	or.b32  	%r407, %r404, %r406;
	add.s32 	%r408, %r369, %r401;
	shl.b32 	%r409, %r402, 2;
	add.s32 	%r558, %r408, %r409;
	add.s32 	%r560, %r558, 80;
	add.s32 	%r562, %r558, 160;
	add.s32 	%r564, %r558, 240;
	add.s32 	%r566, %r558, 32;
	add.s32 	%r568, %r558, 112;
	add.s32 	%r570, %r558, 192;
	add.s32 	%r572, %r558, 272;
	shr.u32 	%r410, %r407, 2;
	and.b32  	%r411, %r407, 496;
	add.s32 	%r412, %r369, %r411;
	shl.b32 	%r413, %r407, 2;
	add.s32 	%r193, %r412, %r413;
	or.b32  	%r414, %r407, 512;
	shr.u32 	%r415, %r414, 2;
	and.b32  	%r416, %r414, 1008;
	add.s32 	%r417, %r369, %r416;
	shl.b32 	%r418, %r414, 2;
	add.s32 	%r194, %r417, %r418;
	or.b32  	%r421, %r2395, %r2396;
	shl.b32 	%r422, %r421, 2;
	add.s32 	%r423, %r369, 9472;
	add.s32 	%r580, %r423, %r422;
	xor.b32  	%r425, %r2397, %r163;
	or.b32  	%r426, %r425, %r165;
	xor.b32  	%r427, %r426, %r168;
	or.b32  	%r428, %r427, %r2396;
	shl.b32 	%r429, %r428, 2;
	add.s32 	%r585, %r423, %r429;
	xor.b32  	%r431, %r2398, %r2391;
	or.b32  	%r432, %r431, %r2396;
	shl.b32 	%r433, %r432, 2;
	add.s32 	%r590, %r423, %r433;
	or.b32  	%r435, %r2391, %r163;
	xor.b32  	%r436, %r435, %r2399;
	or.b32  	%r437, %r436, %r2396;
	shl.b32 	%r438, %r437, 2;
	add.s32 	%r595, %r423, %r438;
	xor.b32  	%r440, %r2400, %r168;
	or.b32  	%r441, %r440, %r2396;
	shl.b32 	%r442, %r441, 2;
	add.s32 	%r600, %r423, %r442;
	xor.b32  	%r444, %r2401, %r163;
	or.b32  	%r445, %r444, %r165;
	xor.b32  	%r446, %r445, %r168;
	or.b32  	%r447, %r446, %r2396;
	shl.b32 	%r448, %r447, 2;
	add.s32 	%r605, %r423, %r448;
	xor.b32  	%r450, %r2402, %r2391;
	or.b32  	%r451, %r450, %r2396;
	shl.b32 	%r452, %r451, 2;
	add.s32 	%r610, %r423, %r452;
	xor.b32  	%r454, %r435, %r2403;
	or.b32  	%r455, %r454, %r2396;
	shl.b32 	%r456, %r455, 2;
	add.s32 	%r615, %r423, %r456;
	and.b32  	%r458, %r2404, 12;
	xor.b32  	%r459, %r458, %r166;
	shl.b32 	%r461, %r459, 2;
	shl.b32 	%r462, %r2405, 8;
	or.b32  	%r463, %r462, %r461;
	add.s32 	%r620, %r398, %r463;
	or.b32  	%r464, %r165, %r458;
	xor.b32  	%r465, %r464, %r2398;
	shl.b32 	%r466, %r465, 2;
	add.s32 	%r467, %r398, %r466;
	add.s32 	%r625, %r467, %r462;
	xor.b32  	%r468, %r458, %r2400;
	shl.b32 	%r469, %r468, 2;
	add.s32 	%r470, %r398, %r469;
	add.s32 	%r630, %r470, %r462;
	xor.b32  	%r471, %r464, %r2402;
	shl.b32 	%r472, %r471, 2;
	add.s32 	%r473, %r398, %r472;
	add.s32 	%r635, %r473, %r462;
	or.b32  	%r476, %r2407, %r167;
	or.b32  	%r477, %r476, %r2393;
	or.b32  	%r478, %r477, %r151;
	and.b32  	%r480, %r2408, 14;
	add.s32 	%r481, %r369, %r480;
	add.s32 	%r684, %r481, %r2406;
	shr.u32 	%r482, %r477, 3;
	add.s32 	%r483, %r369, %r482;
	add.s32 	%r208, %r483, %r478;
	or.b32  	%r484, %r385, %r168;
	shl.b32 	%r485, %r484, 4;
	or.b32  	%r486, %r485, %r152;
	shl.b32 	%r487, %r486, 2;
	add.s32 	%r488, %r369, 8448;
	add.s32 	%r209, %r488, %r487;
	xor.b32  	%r489, %r170, %r2389;
	shl.b32 	%r490, %r489, 2;
	add.s32 	%r211, %r394, %r490;
	or.b32  	%r491, %r170, %r167;
	xor.b32  	%r492, %r491, %r2400;
	shl.b32 	%r493, %r492, 2;
	add.s32 	%r212, %r394, %r493;
	shl.b32 	%r494, %r143, 4;
	and.b32  	%r495, %r494, 960;
	or.b32  	%r496, %r495, %r153;
	and.b32  	%r497, %r410, 112;
	add.s32 	%r498, %r369, %r497;
	add.s32 	%r707, %r498, %r413;
	and.b32  	%r499, %r415, 240;
	add.s32 	%r500, %r369, %r499;
	add.s32 	%r712, %r500, %r418;
	shr.u32 	%r501, %r495, 4;
	or.b32  	%r502, %r501, %r496;
	shl.b32 	%r503, %r502, 2;
	add.s32 	%r215, %r369, %r503;
	shr.u32 	%r504, %r495, 2;
	add.s32 	%r505, %r369, %r504;
	shl.b32 	%r506, %r496, 2;
	add.s32 	%r216, %r505, %r506;
	or.b32  	%r507, %r485, %r164;
	shl.b32 	%r508, %r507, 2;
	add.s32 	%r217, %r488, %r508;
	or.b32  	%r509, %r390, %r151;
	xor.b32  	%r510, %r509, %r169;
	shl.b32 	%r511, %r510, 2;
	add.s32 	%r512, %r393, %r511;
	shl.b32 	%r513, %r164, 8;
	add.s32 	%r219, %r512, %r513;
	or.b32  	%r514, %r390, 8;
	xor.b32  	%r515, %r170, %r514;
	shl.b32 	%r516, %r515, 2;
	add.s32 	%r517, %r393, %r516;
	add.s32 	%r220, %r517, %r513;
	or.b32  	%r518, %r386, 32;
	xor.b32  	%r519, %r518, %r387;
	or.b32  	%r520, %r484, %r519;
	xor.b32  	%r521, %r170, %r520;
	shl.b32 	%r522, %r521, 2;
	add.s32 	%r523, %r393, %r522;
	add.s32 	%r221, %r523, %r513;
	or.b32  	%r524, %r386, 40;
	xor.b32  	%r525, %r524, %r387;
	or.b32  	%r526, %r484, %r525;
	xor.b32  	%r527, %r170, %r526;
	shl.b32 	%r528, %r527, 2;
	add.s32 	%r529, %r393, %r528;
	add.s32 	%r222, %r529, %r513;
	add.s32 	%r530, %r369, 13568;
	add.s32 	%r747, %r530, %r422;
	add.s32 	%r752, %r530, %r429;
	add.s32 	%r757, %r530, %r433;
	add.s32 	%r762, %r530, %r438;
	add.s32 	%r767, %r530, %r442;
	add.s32 	%r772, %r530, %r448;
	add.s32 	%r777, %r530, %r452;
	add.s32 	%r782, %r530, %r456;
	add.s32 	%r231, %r369, %r487;
	add.s32 	%r233, %r369, %r508;
$L__tmp29:
	.loc	1 584 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:584:28
	add.s32 	%r532, %r2410, %r163;
	add.s32 	%r533, %r532, %r162;
	mul.wide.u32 	%rd49, %r533, 4;
	or.b32  	%r534, %r2440, 8;
	shl.b32 	%r535, %r534, 8;
	mul.wide.s32 	%rd117, %r535, 4;
	add.s64 	%rd119, %rd117, %rd260;
	add.s64 	%rd275, %rd81, %rd119;
	shl.b32 	%r536, %r357, 15;
	or.b32  	%r538, %r536, %r2411;
	mul.wide.s32 	%rd120, %r538, 4;
	add.s64 	%rd121, %rd120, %rd260;
	add.s64 	%rd274, %rd81, %rd121;
	shl.b32 	%r539, %r534, 6;
	mul.wide.s32 	%rd122, %r539, 4;
	add.s64 	%rd124, %rd122, %rd261;
	add.s64 	%rd273, %rd76, %rd124;
	shl.b32 	%r540, %r357, 13;
	or.b32  	%r541, %r540, %r171;
	mul.wide.s32 	%rd125, %r541, 4;
	add.s64 	%rd126, %rd261, %rd125;
	add.s64 	%rd272, %rd76, %rd126;
	mov.f32 	%f157, 0f00000000;
	mov.f32 	%f1049, %f157;
	mov.f32 	%f1050, %f157;
	mov.f32 	%f1051, %f157;
	mov.f32 	%f1052, %f157;
	mov.f32 	%f1053, %f157;
	mov.f32 	%f1054, %f157;
	mov.f32 	%f1055, %f157;
	mov.f32 	%f1056, %f157;
	mov.f32 	%f1057, %f157;
	mov.f32 	%f1058, %f157;
	mov.f32 	%f1059, %f157;
	mov.f32 	%f1060, %f157;
	mov.f32 	%f1061, %f157;
	mov.f32 	%f1062, %f157;
	mov.f32 	%f1063, %f157;
	mov.f32 	%f1064, %f157;
$L__BB0_10:                             // %__nv_exp2f.exit323
                                        // =>This Inner Loop Header: Depth=1
	.loc	1 779 52                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:52
	add.s64 	%rd135, %rd275, %rd49;
	add.s64 	%rd134, %rd274, %rd49;
	add.s64 	%rd128, %rd273, %rd49;
	add.s64 	%rd127, %rd272, %rd49;
	setp.lt.s32 	%p7, %r2440, 64;
	add.s32 	%r857, %r2440, 8;
	setp.lt.s32 	%p8, %r857, 64;
	setp.lt.s32 	%p28, %r2438, 64;
	mov.b32 	%r546, 0;
	.loc	1 779 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:23
	// begin inline asm
	mov.u32 %r559, %r546;
	mov.u32 %r561, %r546;
	mov.u32 %r563, %r546;
	mov.u32 %r565, %r546;
	@%p7 ld.global.v4.b32 { %r559, %r561, %r563, %r565 }, [ %rd127 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r567, %r546;
	mov.u32 %r569, %r546;
	mov.u32 %r571, %r546;
	mov.u32 %r573, %r546;
	@%p8 ld.global.v4.b32 { %r567, %r569, %r571, %r573 }, [ %rd128 + 0 ];
	// end inline asm
	st.shared.v4.u32 	[%r183], {%r559, %r561, %r563, %r565};
	st.shared.v4.u32 	[%r183+2048], {%r567, %r569, %r571, %r573};
	.loc	1 723 52                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:723:52
	bar.sync 	0;
	mov.pred 	%p9, -1;
	// begin inline asm
	@%p9 st.shared.b32 [ %r558 + 0 ], %r559;
	// end inline asm
	// begin inline asm
	@%p9 st.shared.b32 [ %r560 + 0 ], %r561;
	// end inline asm
	// begin inline asm
	@%p9 st.shared.b32 [ %r562 + 0 ], %r563;
	// end inline asm
	// begin inline asm
	@%p9 st.shared.b32 [ %r564 + 0 ], %r565;
	// end inline asm
	// begin inline asm
	@%p9 st.shared.b32 [ %r566 + 0 ], %r567;
	// end inline asm
	// begin inline asm
	@%p9 st.shared.b32 [ %r568 + 0 ], %r569;
	// end inline asm
	// begin inline asm
	@%p9 st.shared.b32 [ %r570 + 0 ], %r571;
	// end inline asm
	// begin inline asm
	@%p9 st.shared.b32 [ %r572 + 0 ], %r573;
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r835, %r836, %r847, %r848}, [%r193];
	ld.shared.v4.u32 	{%r841, %r842, %r853, %r854}, [%r194];
	.loc	1 648 52                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:648:52
	setp.lt.s32 	%p17, %r2437, 64;
	.loc	1 648 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:648:28
	mul.wide.s32 	%rd139, %r2437, 4;
	add.s64 	%rd129, %rd43, %rd139;
	.loc	1 648 22                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:648:22
	// begin inline asm
	mov.u32 %r574, 0x0;
	mov.u32 %r575, 0x0;
	@%p17 ld.global.v2.b32 { %r574, %r575 }, [ %rd129 + 0 ];
	// end inline asm
	mov.b32 	%f345, %r574;
	mov.b32 	%f346, %r575;
	.loc	1 649 26                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:649:26
	setp.eq.f32 	%p29, %f345, 0fFF800000;
	setp.eq.f32 	%p30, %f346, 0fFF800000;
	.loc	1 649 46                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:649:46
	selp.f32 	%f347, 0f00000000, %f345, %p29;
	selp.f32 	%f348, 0f00000000, %f346, %p30;
$L__tmp30:
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r576, %r577, %r578, %r579}, [%r580];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r581, %r582, %r583, %r584}, [%r585];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r586, %r587, %r588, %r589}, [%r590];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r591, %r592, %r593, %r594}, [%r595];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r596, %r597, %r598, %r599}, [%r600];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r601, %r602, %r603, %r604}, [%r605];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r606, %r607, %r608, %r609}, [%r610];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r611, %r612, %r613, %r614}, [%r615];
	// end inline asm
$L__tmp31:
	.loc	1 779 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:23
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r616, %r617, %r618, %r619}, [%r620];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r621, %r622, %r623, %r624}, [%r625];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r626, %r627, %r628, %r629}, [%r630];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r631, %r632, %r633, %r634}, [%r635];
	// end inline asm
	.loc	1 650 20                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:650:20
	mov.f32 	%f161, %f157;
	mov.f32 	%f162, %f157;
	mov.f32 	%f163, %f157;
	mov.f32 	%f164, %f157;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f161, %f162, %f163, %f164 }, { %r576, %r577, %r578, %r579 }, { %r616, %r617 }, { %f161, %f162, %f163, %f164 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f161, %f162, %f163, %f164 }, { %r581, %r582, %r583, %r584 }, { %r618, %r619 }, { %f161, %f162, %f163, %f164 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f161, %f162, %f163, %f164 }, { %r586, %r587, %r588, %r589 }, { %r621, %r622 }, { %f161, %f162, %f163, %f164 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f161, %f162, %f163, %f164 }, { %r591, %r592, %r593, %r594 }, { %r623, %r624 }, { %f161, %f162, %f163, %f164 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f161, %f162, %f163, %f164 }, { %r596, %r597, %r598, %r599 }, { %r626, %r627 }, { %f161, %f162, %f163, %f164 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f161, %f162, %f163, %f164 }, { %r601, %r602, %r603, %r604 }, { %r628, %r629 }, { %f161, %f162, %f163, %f164 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f161, %f162, %f163, %f164 }, { %r606, %r607, %r608, %r609 }, { %r631, %r632 }, { %f161, %f162, %f163, %f164 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f161, %f162, %f163, %f164 }, { %r611, %r612, %r613, %r614 }, { %r633, %r634 }, { %f161, %f162, %f163, %f164 };
	// end inline asm
	.loc	1 652 15                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:652:15
	mul.f32 	%f349, %f161, 0f3E000000;
	mul.f32 	%f350, %f162, 0f3E000000;
	mul.f32 	%f351, %f163, 0f3E000000;
	mul.f32 	%f352, %f164, 0f3E000000;
	.loc	1 746 21                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:746:21
	shr.s32 	%r858, %r2438, 31;
	shr.u32 	%r859, %r858, 26;
	add.s32 	%r860, %r2438, %r859;
	and.b32  	%r861, %r860, -64;
	sub.s32 	%r862, %r2438, %r861;
	.loc	1 666 78                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:666:78
	bar.sync 	0;
	selp.u16 	%rs1, 1, 0, %p28;
	// begin inline asm
	@%p9 st.shared.b8 [ %r684 + 0 ], %rs1;
	// end inline asm
	bar.sync 	0;
	ld.shared.u8 	%rs6, [%r208];
	ld.shared.u8 	%rs8, [%r208+1];
	bar.sync 	0;
	// begin inline asm
	@%p9 st.shared.b8 [ %r684 + 0 ], %rs1;
	// end inline asm
	bar.sync 	0;
	ld.shared.u8 	%rs9, [%r208];
	ld.shared.u8 	%rs11, [%r208+1];
	.loc	1 670 35                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:670:35
	cvt.s64.s32 	%rd140, %r862;
	mul.wide.s32 	%rd141, %r862, 4;
	add.s64 	%rd130, %rd91, %rd141;
	.loc	1 670 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:670:24
	// begin inline asm
	mov.u32 %r686, 0x0;
	ld.global.b32 { %r686 }, [ %rd130 + 0 ];
	// end inline asm
	.loc	1 672 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:672:24
	// begin inline asm
	mov.u32 %r687, 0x0;
	ld.global.b32 { %r687 }, [ %rd131 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r688, 0x0;
	ld.global.b32 { %r688 }, [ %rd132 + 0 ];
	// end inline asm
	.loc	1 673 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:673:24
	setp.gt.s32 	%p31, %r686, %r687;
	setp.gt.s32 	%p32, %r686, %r688;
	.loc	1 674 25                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:674:25
	setp.eq.s32 	%p33, %r686, %r687;
	setp.eq.s32 	%p34, %r686, %r688;
	.loc	1 675 35                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:675:35
	add.s64 	%rd133, %rd92, %rd140;
	.loc	1 675 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:675:24
	// begin inline asm
	mov.u16 %rs3, 0x0;
	ld.global.b8 { %rs3 }, [ %rd133 + 0 ];
	// end inline asm
	and.b16  	%rs12, %rs3, 255;
	setp.eq.s16 	%p35, %rs12, 0;
	.loc	1 677 25                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:677:25
	setp.ge.s32 	%p36, %r862, %r177;
	setp.ge.s32 	%p37, %r862, %r178;
	.loc	1 678 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:678:24
	or.pred  	%p38, %p36, %p35;
	or.pred  	%p39, %p37, %p35;
	.loc	1 679 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:679:24
	and.pred  	%p40, %p33, %p38;
	and.pred  	%p41, %p34, %p39;
	.loc	1 680 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:680:24
	or.pred  	%p42, %p31, %p40;
	or.pred  	%p43, %p32, %p41;
	bar.sync 	0;
	selp.u16 	%rs4, 1, 0, %p42;
	// begin inline asm
	@%p9 st.shared.b8 [ %r684 + 0 ], %rs4;
	// end inline asm
	bar.sync 	0;
	ld.shared.u8 	%rs13, [%r208+1];
	and.b16  	%rs14, %rs13, %rs8;
	ld.shared.u8 	%rs15, [%r208];
	bar.sync 	0;
	selp.u16 	%rs5, 1, 0, %p43;
	// begin inline asm
	@%p9 st.shared.b8 [ %r684 + 0 ], %rs5;
	// end inline asm
	bar.sync 	0;
	ld.shared.u8 	%rs16, [%r208+1];
	and.b16  	%rs17, %rs16, %rs11;
	ld.shared.u8 	%rs18, [%r208];
	.loc	1 684 69                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:684:69
	and.b16  	%rs19, %rs15, %rs6;
	and.b16  	%rs20, %rs19, 1;
	setp.eq.b16 	%p44, %rs20, 1;
	and.b16  	%rs21, %rs14, 1;
	setp.eq.b16 	%p45, %rs21, 1;
	and.b16  	%rs22, %rs18, %rs9;
	and.b16  	%rs23, %rs22, 1;
	setp.eq.b16 	%p46, %rs23, 1;
	and.b16  	%rs24, %rs17, 1;
	setp.eq.b16 	%p47, %rs24, 1;
	.loc	1 687 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:687:27
	mul.f32 	%f353, %f349, 0f3FB8AA3B;
	.loc	1 684 69                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:684:69
	selp.f32 	%f354, %f353, 0fFF800000, %p44;
	.loc	1 687 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:687:27
	mul.f32 	%f355, %f350, 0f3FB8AA3B;
	.loc	1 684 69                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:684:69
	selp.f32 	%f356, %f355, 0fFF800000, %p45;
	.loc	1 687 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:687:27
	mul.f32 	%f357, %f351, 0f3FB8AA3B;
	.loc	1 684 69                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:684:69
	selp.f32 	%f358, %f357, 0fFF800000, %p46;
	.loc	1 687 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:687:27
	mul.f32 	%f359, %f352, 0f3FB8AA3B;
	.loc	1 684 69                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:684:69
	selp.f32 	%f360, %f359, 0fFF800000, %p47;
	.loc	1 688 40                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:688:40
	sub.f32 	%f361, %f354, %f347;
	sub.f32 	%f362, %f356, %f348;
	sub.f32 	%f363, %f358, %f347;
	sub.f32 	%f364, %f360, %f348;
	.loc	1 688 22                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:688:22
	ex2.approx.ftz.f32 	%f365, %f361;
	ex2.approx.ftz.f32 	%f366, %f362;
	ex2.approx.ftz.f32 	%f367, %f363;
	ex2.approx.ftz.f32 	%f368, %f364;
	st.shared.v2.f32 	[%r209], {%f365, %f366};
	st.shared.v2.f32 	[%r209+512], {%f367, %f368};
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	mov.u32 %r708, %r546;
	mov.u32 %r709, %r546;
	mov.u32 %r710, %r546;
	mov.u32 %r711, %r546;
	@%p7 ld.global.v4.b32 { %r708, %r709, %r710, %r711 }, [ %rd134 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r713, %r546;
	mov.u32 %r714, %r546;
	mov.u32 %r715, %r546;
	mov.u32 %r716, %r546;
	@%p8 ld.global.v4.b32 { %r713, %r714, %r715, %r716 }, [ %rd135 + 0 ];
	// end inline asm
	st.shared.v4.u32 	[%r211], {%r708, %r709, %r710, %r711};
	st.shared.v4.u32 	[%r212+2048], {%r713, %r714, %r715, %r716};
	.loc	1 698 29                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:698:29
	bar.sync 	0;
	// begin inline asm
	@%p9 st.shared.v4.b32 [ %r707 + 0 ], { %r708, %r709, %r710, %r711 };
	// end inline asm
	// begin inline asm
	@%p9 st.shared.v4.b32 [ %r712 + 0 ], { %r713, %r714, %r715, %r716 };
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r787, [%r215];
	ld.shared.u32 	%r788, [%r216+16];
	ld.shared.u32 	%r793, [%r216+32];
	ld.shared.u32 	%r794, [%r216+48];
	ld.shared.u32 	%r799, [%r216+64];
	ld.shared.u32 	%r800, [%r216+80];
	ld.shared.u32 	%r805, [%r216+96];
	ld.shared.u32 	%r806, [%r216+112];
	ld.shared.u32 	%r811, [%r216+128];
	ld.shared.u32 	%r812, [%r216+144];
	ld.shared.u32 	%r817, [%r216+160];
	ld.shared.u32 	%r818, [%r216+176];
	ld.shared.u32 	%r823, [%r216+192];
	ld.shared.u32 	%r824, [%r216+208];
	ld.shared.u32 	%r829, [%r216+224];
	ld.shared.u32 	%r830, [%r216+240];
	.loc	1 688 22                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:688:22
	ld.shared.v4.u32 	{%r717, %r719, %r729, %r731}, [%r217];
	ld.shared.v4.u32 	{%r718, %r720, %r730, %r732}, [%r217+512];
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	ld.shared.u32 	%r721, [%r219];
	ld.shared.u32 	%r722, [%r219+256];
	ld.shared.u32 	%r733, [%r220+512];
	ld.shared.u32 	%r734, [%r220+768];
	ld.shared.u32 	%r727, [%r221];
	ld.shared.u32 	%r728, [%r221+256];
	ld.shared.u32 	%r739, [%r222+512];
	ld.shared.u32 	%r740, [%r222+768];
	.loc	1 692 43                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:692:43
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1049, %f1050, %f1051, %f1052 }, { %r717, %r718, %r719, %r720 }, { %r721, %r722 }, { %f1049, %f1050, %f1051, %f1052 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1053, %f1054, %f1055, %f1056 }, { %r717, %r718, %r719, %r720 }, { %r727, %r728 }, { %f1053, %f1054, %f1055, %f1056 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1049, %f1050, %f1051, %f1052 }, { %r729, %r730, %r731, %r732 }, { %r733, %r734 }, { %f1049, %f1050, %f1051, %f1052 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1053, %f1054, %f1055, %f1056 }, { %r729, %r730, %r731, %r732 }, { %r739, %r740 }, { %f1053, %f1054, %f1055, %f1056 };
	// end inline asm
	.loc	1 696 29                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:696:29
	add.s64 	%rd136, %rd44, %rd139;
	.loc	1 696 21                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:696:21
	// begin inline asm
	mov.u32 %r741, 0x0;
	mov.u32 %r742, 0x0;
	@%p17 ld.global.v2.b32 { %r741, %r742 }, [ %rd136 + 0 ];
	// end inline asm
	mov.b32 	%f369, %r741;
	mov.b32 	%f370, %r742;
$L__tmp32:
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r743, %r744, %r745, %r746}, [%r747];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r748, %r749, %r750, %r751}, [%r752];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r753, %r754, %r755, %r756}, [%r757];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r758, %r759, %r760, %r761}, [%r762];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r763, %r764, %r765, %r766}, [%r767];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r768, %r769, %r770, %r771}, [%r772];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r773, %r774, %r775, %r776}, [%r777];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r778, %r779, %r780, %r781}, [%r782];
	// end inline asm
$L__tmp33:
	.loc	1 698 20                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:698:20
	mov.f32 	%f260, %f157;
	mov.f32 	%f257, %f157;
	mov.f32 	%f258, %f157;
	mov.f32 	%f259, %f157;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f257, %f258, %f259, %f260 }, { %r743, %r744, %r745, %r746 }, { %r787, %r788 }, { %f257, %f258, %f259, %f260 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f257, %f258, %f259, %f260 }, { %r748, %r749, %r750, %r751 }, { %r793, %r794 }, { %f257, %f258, %f259, %f260 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f257, %f258, %f259, %f260 }, { %r753, %r754, %r755, %r756 }, { %r799, %r800 }, { %f257, %f258, %f259, %f260 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f257, %f258, %f259, %f260 }, { %r758, %r759, %r760, %r761 }, { %r805, %r806 }, { %f257, %f258, %f259, %f260 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f257, %f258, %f259, %f260 }, { %r763, %r764, %r765, %r766 }, { %r811, %r812 }, { %f257, %f258, %f259, %f260 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f257, %f258, %f259, %f260 }, { %r768, %r769, %r770, %r771 }, { %r817, %r818 }, { %f257, %f258, %f259, %f260 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f257, %f258, %f259, %f260 }, { %r773, %r774, %r775, %r776 }, { %r823, %r824 }, { %f257, %f258, %f259, %f260 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f257, %f258, %f259, %f260 }, { %r778, %r779, %r780, %r781 }, { %r829, %r830 }, { %f257, %f258, %f259, %f260 };
	// end inline asm
	.loc	1 699 22                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:699:22
	sub.f32 	%f371, %f257, %f369;
	sub.f32 	%f372, %f258, %f370;
	sub.f32 	%f373, %f259, %f369;
	sub.f32 	%f374, %f260, %f370;
	.loc	1 699 16                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:699:16
	mul.f32 	%f375, %f365, %f371;
	mul.f32 	%f376, %f366, %f372;
	mul.f32 	%f377, %f367, %f373;
	mul.f32 	%f378, %f368, %f374;
	.loc	1 721 45                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:721:45
	selp.f32 	%f379, %f375, 0f00000000, %p44;
	selp.f32 	%f380, %f376, 0f00000000, %p45;
	selp.f32 	%f381, %f377, 0f00000000, %p46;
	selp.f32 	%f382, %f378, 0f00000000, %p47;
	bar.sync 	0;
	st.shared.v2.f32 	[%r231], {%f379, %f380};
	st.shared.v2.f32 	[%r231+512], {%f381, %f382};
	bar.sync 	0;
	.loc	1 723 43                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:723:43
	ld.shared.v4.u32 	{%r831, %r833, %r843, %r845}, [%r233];
	ld.shared.v4.u32 	{%r832, %r834, %r844, %r846}, [%r233+512];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1057, %f1058, %f1059, %f1060 }, { %r831, %r832, %r833, %r834 }, { %r835, %r836 }, { %f1057, %f1058, %f1059, %f1060 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1061, %f1062, %f1063, %f1064 }, { %r831, %r832, %r833, %r834 }, { %r841, %r842 }, { %f1061, %f1062, %f1063, %f1064 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1057, %f1058, %f1059, %f1060 }, { %r843, %r844, %r845, %r846 }, { %r847, %r848 }, { %f1057, %f1058, %f1059, %f1060 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1061, %f1062, %f1063, %f1064 }, { %r843, %r844, %r845, %r846 }, { %r853, %r854 }, { %f1061, %f1062, %f1063, %f1064 };
	// end inline asm
	.loc	1 736 33                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:736:33
	shr.u32 	%r863, %r2439, 3;
	.loc	1 737 38                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:737:38
	mul.wide.u32 	%rd142, %r863, 4;
	add.s64 	%rd137, %rd102, %rd142;
	.loc	1 737 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:737:24
	// begin inline asm
	mov.u32 %r855, 0x0;
	ld.global.L1::evict_last.b32 { %r855 }, [ %rd137 + 0 ];
	// end inline asm
	.loc	1 738 109                       // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:109
	add.s32 	%r864, %r863, 1;
	.loc	1 738 113                       // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:113
	setp.lt.s32 	%p27, %r864, %r358;
	.loc	1 738 55                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:55
	add.s64 	%rd138, %rd137, 4;
	.loc	1 738 25                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:25
	// begin inline asm
	mov.u32 %r856, 0x0;
	@%p27 ld.global.L1::evict_last.b32 { %r856 }, [ %rd138 + 0 ];
	// end inline asm
	.loc	1 739 30                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:739:30
	add.s32 	%r2439, %r2439, 1;
	.loc	1 602 19                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:602:19
	add.s32 	%r2437, %r2437, 16;
	add.s32 	%r2438, %r2438, 16;
	.loc	1 584 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:584:28
	add.s64 	%rd275, %rd275, 16384;
	add.s64 	%rd274, %rd274, 16384;
	add.s64 	%rd273, %rd273, 4096;
	add.s64 	%rd272, %rd272, 4096;
	setp.ne.s32 	%p48, %r179, %r2439;
	add.s32 	%r2440, %r2440, 16;
	@%p48 bra 	$L__BB0_10;
$L__tmp34:
$L__BB0_11:                             // %._crit_edge
	.loc	1 0 28                          // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:0:28
	ld.param.u64 	%rd93, [triton_tem_fused_transpose_view_zeros_11_param_18];
	add.s64 	%rd6, %rd94, %rd97;
	.loc	1 306 41                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:306:41
	shl.b64 	%rd145, %rd45, 2;
	add.s64 	%rd143, %rd90, %rd145;
	.loc	1 307 34                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:307:34
	// begin inline asm
	mov.u32 %r865, 0x0;
	ld.global.b32 { %r865 }, [ %rd143 + 0 ];
	// end inline asm
	.loc	1 308 64                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:308:64
	add.s64 	%rd144, %rd89, %rd145;
	.loc	1 308 46                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:308:46
	// begin inline asm
	mov.u32 %r866, 0x0;
	ld.global.b32 { %r866 }, [ %rd144 + 0 ];
	// end inline asm
$L__tmp35:
	.loc	1 582 42                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:582:42
	shl.b32 	%r245, %r866, 3;
	.loc	1 584 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:584:28
	setp.gt.s32 	%p49, %r245, 0;
	@%p49 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %.lr.ph402
	.loc	1 0 28                          // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:0:28
	shl.b32 	%r148, %r147, 1;
	.loc	1 582 61                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:582:61
	min.u32 	%r249, %r245, 4;
$L__tmp36:
	.loc	1 307 47                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:307:47
	shl.b32 	%r876, %r865, 7;
	.loc	1 310 36                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:310:36
	or.b32  	%r2444, %r876, %r145;
	or.b32  	%r2442, %r876, %r157;
	or.b32  	%r2441, %r876, %r152;
	shl.b32 	%r880, %r143, 5;
	and.b32  	%r881, %r880, 480;
	or.b32  	%r882, %r881, %r145;
	shl.b32 	%r883, %r154, 1;
	and.b32  	%r884, %r149, 248;
	or.b32  	%r885, %r884, %r153;
	shr.u32 	%r886, %r881, 1;
	add.s32 	%r887, %r369, 4096;
	add.s32 	%r888, %r887, %r886;
	shl.b32 	%r889, %r882, 2;
	add.s32 	%r1065, %r888, %r889;
	or.b32  	%r890, %r881, 8;
	shr.u32 	%r891, %r890, 1;
	add.s32 	%r892, %r887, %r891;
	add.s32 	%r893, %r892, %r889;
	add.s32 	%r1067, %r893, 32;
	or.b32  	%r894, %r881, 16;
	shr.u32 	%r895, %r894, 1;
	add.s32 	%r896, %r887, %r895;
	add.s32 	%r897, %r896, %r889;
	add.s32 	%r1069, %r897, 64;
	or.b32  	%r898, %r881, 24;
	shr.u32 	%r899, %r898, 1;
	add.s32 	%r900, %r887, %r899;
	add.s32 	%r901, %r900, %r889;
	add.s32 	%r1071, %r901, 96;
	shr.u32 	%r902, %r884, 1;
	add.s32 	%r903, %r887, %r902;
	shl.b32 	%r904, %r885, 2;
	add.s32 	%r259, %r903, %r904;
	or.b32  	%r905, %r884, 256;
	shr.u32 	%r906, %r905, 1;
	add.s32 	%r907, %r887, %r906;
	add.s32 	%r260, %r907, %r904;
	or.b32  	%r910, %r2395, %r2396;
	shl.b32 	%r911, %r910, 2;
	add.s32 	%r912, %r369, 9472;
	add.s32 	%r1087, %r912, %r911;
	xor.b32  	%r914, %r2397, %r163;
	or.b32  	%r915, %r914, %r165;
	xor.b32  	%r916, %r915, %r168;
	or.b32  	%r917, %r916, %r2396;
	shl.b32 	%r918, %r917, 2;
	add.s32 	%r1092, %r912, %r918;
	xor.b32  	%r920, %r2398, %r2391;
	or.b32  	%r921, %r920, %r2396;
	shl.b32 	%r922, %r921, 2;
	add.s32 	%r1097, %r912, %r922;
	or.b32  	%r924, %r2391, %r163;
	xor.b32  	%r925, %r924, %r2399;
	or.b32  	%r926, %r925, %r2396;
	shl.b32 	%r927, %r926, 2;
	add.s32 	%r1102, %r912, %r927;
	xor.b32  	%r929, %r2400, %r168;
	or.b32  	%r930, %r929, %r2396;
	shl.b32 	%r931, %r930, 2;
	add.s32 	%r1107, %r912, %r931;
	xor.b32  	%r933, %r2401, %r163;
	or.b32  	%r934, %r933, %r165;
	xor.b32  	%r935, %r934, %r168;
	or.b32  	%r936, %r935, %r2396;
	shl.b32 	%r937, %r936, 2;
	add.s32 	%r1112, %r912, %r937;
	xor.b32  	%r939, %r2402, %r2391;
	or.b32  	%r940, %r939, %r2396;
	shl.b32 	%r941, %r940, 2;
	add.s32 	%r1117, %r912, %r941;
	xor.b32  	%r943, %r924, %r2403;
	or.b32  	%r944, %r943, %r2396;
	shl.b32 	%r945, %r944, 2;
	add.s32 	%r1122, %r912, %r945;
	shr.u32 	%r946, %r156, 1;
	shr.u32 	%r947, %r144, 1;
	or.b32  	%r948, %r947, %r946;
	xor.b32  	%r949, %r948, %r166;
	shl.b32 	%r951, %r949, 2;
	shl.b32 	%r952, %r2405, 8;
	or.b32  	%r953, %r952, %r951;
	add.s32 	%r1127, %r369, %r953;
	or.b32  	%r954, %r165, %r948;
	xor.b32  	%r955, %r954, %r2398;
	shl.b32 	%r956, %r955, 2;
	add.s32 	%r957, %r369, %r956;
	add.s32 	%r1132, %r957, %r952;
	xor.b32  	%r958, %r948, %r2400;
	shl.b32 	%r959, %r958, 2;
	add.s32 	%r960, %r369, %r959;
	add.s32 	%r1137, %r960, %r952;
	xor.b32  	%r961, %r954, %r2402;
	shl.b32 	%r962, %r961, 2;
	add.s32 	%r963, %r369, %r962;
	add.s32 	%r1142, %r963, %r952;
	or.b32  	%r966, %r2407, %r167;
	or.b32  	%r968, %r966, %r2393;
	or.b32  	%r969, %r968, %r151;
	and.b32  	%r971, %r2408, 14;
	add.s32 	%r972, %r369, %r971;
	add.s32 	%r1191, %r972, %r2406;
	shr.u32 	%r973, %r968, 3;
	add.s32 	%r974, %r369, %r973;
	add.s32 	%r275, %r974, %r969;
	xor.b32  	%r975, %r150, %r946;
	shr.u32 	%r977, %r2390, 2;
	or.b32  	%r978, %r975, %r947;
	or.b32  	%r979, %r977, %r168;
	xor.b32  	%r980, %r978, %r151;
	shl.b32 	%r981, %r979, 6;
	shl.b32 	%r982, %r980, 2;
	or.b32  	%r983, %r981, %r982;
	add.s32 	%r984, %r369, 8448;
	add.s32 	%r276, %r984, %r983;
	or.b32  	%r985, %r983, 512;
	add.s32 	%r277, %r984, %r985;
	and.b32  	%r987, %r2404, 24;
	xor.b32  	%r988, %r2389, %r987;
	or.b32  	%r989, %r988, %r171;
	shl.b32 	%r990, %r989, 2;
	add.s32 	%r991, %r369, 4352;
	add.s32 	%r278, %r991, %r990;
	add.s32 	%r992, %r988, %r171;
	shl.b32 	%r993, %r992, 2;
	add.s32 	%r279, %r991, %r993;
	or.b32  	%r994, %r2389, %r2393;
	and.b32  	%r996, %r2394, 384;
	or.b32  	%r2446, %r994, %r996;
	shl.b32 	%r2447, %r143, 4;
	and.b32  	%r997, %r2447, 960;
	or.b32  	%r998, %r997, %r153;
	shr.u32 	%r999, %r2446, 4;
	and.b32  	%r2445, %r999, 28;
	shl.b32 	%r1000, %r2445, 2;
	add.s32 	%r1001, %r369, %r1000;
	shl.b32 	%r1002, %r2446, 2;
	add.s32 	%r1209, %r1001, %r1002;
	or.b32  	%r1003, %r2446, 512;
	shr.u32 	%r1004, %r1003, 2;
	and.b32  	%r1005, %r1004, 240;
	add.s32 	%r1006, %r369, %r1005;
	shl.b32 	%r1007, %r1003, 2;
	add.s32 	%r1214, %r1006, %r1007;
	shr.u32 	%r1008, %r997, 4;
	or.b32  	%r1009, %r1008, %r998;
	shl.b32 	%r1010, %r1009, 2;
	add.s32 	%r285, %r369, %r1010;
	shr.u32 	%r1011, %r997, 2;
	add.s32 	%r1012, %r369, %r1011;
	shl.b32 	%r1013, %r998, 2;
	add.s32 	%r286, %r1012, %r1013;
	or.b32  	%r1014, %r148, %r883;
	xor.b32  	%r1015, %r1014, %r168;
	shl.b32 	%r1016, %r157, 4;
	or.b32  	%r1017, %r1015, %r1016;
	shl.b32 	%r1018, %r1017, 2;
	add.s32 	%r1223, %r984, %r1018;
	or.b32  	%r1019, %r148, 8;
	or.b32  	%r1020, %r168, %r883;
	xor.b32  	%r1021, %r1020, %r1019;
	or.b32  	%r1022, %r1021, %r1016;
	shl.b32 	%r1023, %r1022, 2;
	add.s32 	%r1228, %r984, %r1023;
	shl.b32 	%r1024, %r143, 3;
	and.b32  	%r1025, %r1024, 24;
	or.b32  	%r1026, %r979, %r1025;
	xor.b32  	%r1027, %r170, %r1026;
	shl.b32 	%r1028, %r1027, 2;
	add.s32 	%r1029, %r991, %r1028;
	shl.b32 	%r1030, %r153, 8;
	add.s32 	%r289, %r1029, %r1030;
	shl.b32 	%r1031, %r143, 8;
	and.b32  	%r1032, %r1031, 768;
	add.s32 	%r290, %r1029, %r1032;
	or.b32  	%r1033, %r1026, 32;
	xor.b32  	%r1034, %r170, %r1033;
	shl.b32 	%r1035, %r1034, 2;
	add.s32 	%r1036, %r991, %r1035;
	add.s32 	%r291, %r1036, %r1030;
	add.s32 	%r292, %r1036, %r1032;
	add.s32 	%r1037, %r369, 13568;
	add.s32 	%r1259, %r1037, %r911;
	add.s32 	%r1264, %r1037, %r918;
	add.s32 	%r1269, %r1037, %r922;
	add.s32 	%r1274, %r1037, %r927;
	add.s32 	%r1279, %r1037, %r931;
	add.s32 	%r1284, %r1037, %r937;
	add.s32 	%r1289, %r1037, %r941;
	add.s32 	%r1294, %r1037, %r945;
	add.s32 	%r301, %r369, %r983;
	add.s32 	%r302, %r369, %r985;
	add.s32 	%r1347, %r369, %r1018;
	add.s32 	%r1352, %r369, %r1023;
$L__tmp37:
	.loc	1 584 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:584:28
	add.s32 	%r1039, %r2410, %r163;
	add.s32 	%r1040, %r1039, %r162;
	mul.wide.u32 	%rd63, %r1040, 4;
	or.b32  	%r1041, %r2444, 8;
	shl.b32 	%r1042, %r1041, 8;
	mul.wide.s32 	%rd146, %r1042, 4;
	add.s64 	%rd148, %rd146, %rd260;
	add.s64 	%rd279, %rd81, %rd148;
	shl.b32 	%r1043, %r865, 15;
	or.b32  	%r1045, %r1043, %r2411;
	mul.wide.s32 	%rd149, %r1045, 4;
	add.s64 	%rd150, %rd149, %rd260;
	add.s64 	%rd278, %rd81, %rd150;
	shl.b32 	%r1046, %r1041, 6;
	mul.wide.s32 	%rd151, %r1046, 4;
	add.s64 	%rd153, %rd151, %rd261;
	add.s64 	%rd277, %rd76, %rd153;
	shl.b32 	%r1047, %r865, 13;
	or.b32  	%r1048, %r1047, %r171;
	mul.wide.s32 	%rd154, %r1048, 4;
	add.s64 	%rd155, %rd261, %rd154;
	add.s64 	%rd276, %rd76, %rd155;
	mov.b32 	%r1053, 0;
	mov.u32 	%r2443, %r1053;
$L__BB0_14:                             // %__nv_exp2f.exit
                                        // =>This Inner Loop Header: Depth=1
	.loc	1 779 52                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:52
	add.s64 	%rd160, %rd279, %rd63;
	add.s64 	%rd159, %rd278, %rd63;
	add.s64 	%rd157, %rd277, %rd63;
	add.s64 	%rd156, %rd276, %rd63;
	setp.lt.s32 	%p50, %r2444, 64;
	add.s32 	%r1379, %r2444, 8;
	setp.lt.s32 	%p51, %r1379, 64;
	setp.lt.s32 	%p69, %r2442, 64;
	.loc	1 779 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:23
	// begin inline asm
	mov.u32 %r1066, %r1053;
	mov.u32 %r1068, %r1053;
	mov.u32 %r1070, %r1053;
	mov.u32 %r1072, %r1053;
	@%p50 ld.global.v4.b32 { %r1066, %r1068, %r1070, %r1072 }, [ %rd156 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r1074, %r1053;
	mov.u32 %r1076, %r1053;
	mov.u32 %r1078, %r1053;
	mov.u32 %r1080, %r1053;
	@%p51 ld.global.v4.b32 { %r1074, %r1076, %r1078, %r1080 }, [ %rd157 + 0 ];
	// end inline asm
	bar.sync 	0;
	st.shared.v4.u32 	[%r370], {%r1066, %r1068, %r1070, %r1072};
	st.shared.v4.u32 	[%r370+2048], {%r1074, %r1076, %r1078, %r1080};
	mov.pred 	%p52, -1;
	.loc	1 723 52                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:723:52
	// begin inline asm
	@%p52 st.shared.b32 [ %r1065 + 0 ], %r1066;
	// end inline asm
	// begin inline asm
	@%p52 st.shared.b32 [ %r1067 + 0 ], %r1068;
	// end inline asm
	// begin inline asm
	@%p52 st.shared.b32 [ %r1069 + 0 ], %r1070;
	// end inline asm
	// begin inline asm
	@%p52 st.shared.b32 [ %r1071 + 0 ], %r1072;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r1357, [%r259];
	ld.shared.u32 	%r1358, [%r259+16];
	ld.shared.u32 	%r1363, [%r260+1024];
	ld.shared.u32 	%r1364, [%r260+1040];
	bar.sync 	0;
	// begin inline asm
	@%p52 st.shared.b32 [ %r1065 + 0 ], %r1074;
	// end inline asm
	// begin inline asm
	@%p52 st.shared.b32 [ %r1067 + 0 ], %r1076;
	// end inline asm
	// begin inline asm
	@%p52 st.shared.b32 [ %r1069 + 0 ], %r1078;
	// end inline asm
	// begin inline asm
	@%p52 st.shared.b32 [ %r1071 + 0 ], %r1080;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r1369, [%r259];
	ld.shared.u32 	%r1370, [%r259+16];
	ld.shared.u32 	%r1375, [%r260+1024];
	ld.shared.u32 	%r1376, [%r260+1040];
	.loc	1 648 52                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:648:52
	setp.lt.s32 	%p60, %r2441, 64;
	.loc	1 648 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:648:28
	mul.wide.s32 	%rd164, %r2441, 4;
	add.s64 	%rd158, %rd43, %rd164;
	.loc	1 648 22                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:648:22
	// begin inline asm
	mov.u32 %r1081, 0x0;
	mov.u32 %r1082, 0x0;
	@%p60 ld.global.v2.b32 { %r1081, %r1082 }, [ %rd158 + 0 ];
	// end inline asm
	mov.b32 	%f575, %r1081;
	mov.b32 	%f576, %r1082;
	.loc	1 649 26                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:649:26
	setp.eq.f32 	%p70, %f575, 0fFF800000;
	setp.eq.f32 	%p71, %f576, 0fFF800000;
	.loc	1 649 46                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:649:46
	selp.f32 	%f577, 0f00000000, %f575, %p70;
	selp.f32 	%f578, 0f00000000, %f576, %p71;
$L__tmp38:
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1083, %r1084, %r1085, %r1086}, [%r1087];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1088, %r1089, %r1090, %r1091}, [%r1092];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1093, %r1094, %r1095, %r1096}, [%r1097];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1098, %r1099, %r1100, %r1101}, [%r1102];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1103, %r1104, %r1105, %r1106}, [%r1107];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1108, %r1109, %r1110, %r1111}, [%r1112];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1113, %r1114, %r1115, %r1116}, [%r1117];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1118, %r1119, %r1120, %r1121}, [%r1122];
	// end inline asm
$L__tmp39:
	.loc	1 779 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:779:23
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1123, %r1124, %r1125, %r1126}, [%r1127];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1128, %r1129, %r1130, %r1131}, [%r1132];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1133, %r1134, %r1135, %r1136}, [%r1137];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1138, %r1139, %r1140, %r1141}, [%r1142];
	// end inline asm
	mov.f32 	%f487, 0f00000000;
	.loc	1 650 20                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:650:20
	mov.f32 	%f391, %f487;
	mov.f32 	%f392, %f487;
	mov.f32 	%f393, %f487;
	mov.f32 	%f394, %f487;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f391, %f392, %f393, %f394 }, { %r1083, %r1084, %r1085, %r1086 }, { %r1123, %r1124 }, { %f391, %f392, %f393, %f394 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f391, %f392, %f393, %f394 }, { %r1088, %r1089, %r1090, %r1091 }, { %r1125, %r1126 }, { %f391, %f392, %f393, %f394 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f391, %f392, %f393, %f394 }, { %r1093, %r1094, %r1095, %r1096 }, { %r1128, %r1129 }, { %f391, %f392, %f393, %f394 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f391, %f392, %f393, %f394 }, { %r1098, %r1099, %r1100, %r1101 }, { %r1130, %r1131 }, { %f391, %f392, %f393, %f394 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f391, %f392, %f393, %f394 }, { %r1103, %r1104, %r1105, %r1106 }, { %r1133, %r1134 }, { %f391, %f392, %f393, %f394 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f391, %f392, %f393, %f394 }, { %r1108, %r1109, %r1110, %r1111 }, { %r1135, %r1136 }, { %f391, %f392, %f393, %f394 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f391, %f392, %f393, %f394 }, { %r1113, %r1114, %r1115, %r1116 }, { %r1138, %r1139 }, { %f391, %f392, %f393, %f394 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f391, %f392, %f393, %f394 }, { %r1118, %r1119, %r1120, %r1121 }, { %r1140, %r1141 }, { %f391, %f392, %f393, %f394 };
	// end inline asm
	.loc	1 652 15                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:652:15
	mul.f32 	%f579, %f391, 0f3E000000;
	mul.f32 	%f580, %f392, 0f3E000000;
	mul.f32 	%f581, %f393, 0f3E000000;
	mul.f32 	%f582, %f394, 0f3E000000;
	.loc	1 666 78                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:666:78
	bar.sync 	0;
	selp.u16 	%rs25, 1, 0, %p69;
	// begin inline asm
	@%p52 st.shared.b8 [ %r1191 + 0 ], %rs25;
	// end inline asm
	bar.sync 	0;
	ld.shared.u8 	%rs27, [%r275];
	and.b16  	%rs28, %rs27, 1;
	setp.eq.b16 	%p72, %rs28, 1;
	ld.shared.u8 	%rs29, [%r275+1];
	bar.sync 	0;
	// begin inline asm
	@%p52 st.shared.b8 [ %r1191 + 0 ], %rs25;
	// end inline asm
	bar.sync 	0;
	ld.shared.u8 	%rs30, [%r275];
	and.b16  	%rs31, %rs30, 1;
	setp.eq.b16 	%p73, %rs31, 1;
	ld.shared.u8 	%rs32, [%r275+1];
	and.b16  	%rs33, %rs29, 1;
	setp.eq.b16 	%p74, %rs33, 1;
	and.b16  	%rs34, %rs32, 1;
	setp.eq.b16 	%p75, %rs34, 1;
	.loc	1 687 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:687:27
	mul.f32 	%f583, %f579, 0f3FB8AA3B;
	.loc	1 666 78                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:666:78
	selp.f32 	%f584, %f583, 0fFF800000, %p72;
	.loc	1 687 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:687:27
	mul.f32 	%f585, %f580, 0f3FB8AA3B;
	.loc	1 666 78                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:666:78
	selp.f32 	%f586, %f585, 0fFF800000, %p74;
	.loc	1 687 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:687:27
	mul.f32 	%f587, %f581, 0f3FB8AA3B;
	.loc	1 666 78                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:666:78
	selp.f32 	%f588, %f587, 0fFF800000, %p73;
	.loc	1 687 27                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:687:27
	mul.f32 	%f589, %f582, 0f3FB8AA3B;
	.loc	1 666 78                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:666:78
	selp.f32 	%f590, %f589, 0fFF800000, %p75;
	.loc	1 688 40                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:688:40
	sub.f32 	%f591, %f584, %f577;
	sub.f32 	%f592, %f586, %f578;
	sub.f32 	%f593, %f588, %f577;
	sub.f32 	%f594, %f590, %f578;
	.loc	1 688 22                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:688:22
	ex2.approx.ftz.f32 	%f595, %f591;
	ex2.approx.ftz.f32 	%f596, %f592;
	ex2.approx.ftz.f32 	%f597, %f593;
	ex2.approx.ftz.f32 	%f598, %f594;
	st.shared.v2.f32 	[%r276], {%f595, %f596};
	st.shared.v2.f32 	[%r277], {%f597, %f598};
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	mov.u32 %r1210, %r1053;
	mov.u32 %r1211, %r1053;
	mov.u32 %r1212, %r1053;
	mov.u32 %r1213, %r1053;
	@%p50 ld.global.v4.b32 { %r1210, %r1211, %r1212, %r1213 }, [ %rd159 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r1215, %r1053;
	mov.u32 %r1216, %r1053;
	mov.u32 %r1217, %r1053;
	mov.u32 %r1218, %r1053;
	@%p51 ld.global.v4.b32 { %r1215, %r1216, %r1217, %r1218 }, [ %rd160 + 0 ];
	// end inline asm
	st.shared.v4.u32 	[%r278], {%r1210, %r1211, %r1212, %r1213};
	st.shared.v4.u32 	[%r279+2048], {%r1215, %r1216, %r1217, %r1218};
	.loc	1 698 29                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:698:29
	bar.sync 	0;
	// begin inline asm
	@%p52 st.shared.v4.b32 [ %r1209 + 0 ], { %r1210, %r1211, %r1212, %r1213 };
	// end inline asm
	// begin inline asm
	@%p52 st.shared.v4.b32 [ %r1214 + 0 ], { %r1215, %r1216, %r1217, %r1218 };
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r1299, [%r285];
	ld.shared.u32 	%r1300, [%r286+16];
	ld.shared.u32 	%r1305, [%r286+32];
	ld.shared.u32 	%r1306, [%r286+48];
	ld.shared.u32 	%r1311, [%r286+64];
	ld.shared.u32 	%r1312, [%r286+80];
	ld.shared.u32 	%r1317, [%r286+96];
	ld.shared.u32 	%r1318, [%r286+112];
	ld.shared.u32 	%r1323, [%r286+128];
	ld.shared.u32 	%r1324, [%r286+144];
	ld.shared.u32 	%r1329, [%r286+160];
	ld.shared.u32 	%r1330, [%r286+176];
	ld.shared.u32 	%r1335, [%r286+192];
	ld.shared.u32 	%r1336, [%r286+208];
	ld.shared.u32 	%r1341, [%r286+224];
	ld.shared.u32 	%r1342, [%r286+240];
	.loc	1 688 22                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:688:22
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1229, %r1230, %r1231, %r1232}, [%r1223];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1241, %r1242, %r1243, %r1244}, [%r1228];
	// end inline asm
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	ld.shared.u32 	%r1233, [%r289];
	ld.shared.u32 	%r1234, [%r290+1024];
	ld.shared.u32 	%r1245, [%r290+2048];
	ld.shared.u32 	%r1246, [%r290+3072];
	ld.shared.u32 	%r1239, [%r291];
	ld.shared.u32 	%r1240, [%r292+1024];
	ld.shared.u32 	%r1251, [%r292+2048];
	ld.shared.u32 	%r1252, [%r292+3072];
	.loc	1 692 43                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:692:43
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1049, %f1050, %f1051, %f1052 }, { %r1229, %r1230, %r1231, %r1232 }, { %r1233, %r1234 }, { %f1049, %f1050, %f1051, %f1052 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1053, %f1054, %f1055, %f1056 }, { %r1229, %r1230, %r1231, %r1232 }, { %r1239, %r1240 }, { %f1053, %f1054, %f1055, %f1056 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1049, %f1050, %f1051, %f1052 }, { %r1241, %r1242, %r1243, %r1244 }, { %r1245, %r1246 }, { %f1049, %f1050, %f1051, %f1052 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1053, %f1054, %f1055, %f1056 }, { %r1241, %r1242, %r1243, %r1244 }, { %r1251, %r1252 }, { %f1053, %f1054, %f1055, %f1056 };
	// end inline asm
	.loc	1 696 29                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:696:29
	add.s64 	%rd161, %rd44, %rd164;
	.loc	1 696 21                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:696:21
	// begin inline asm
	mov.u32 %r1253, 0x0;
	mov.u32 %r1254, 0x0;
	@%p60 ld.global.v2.b32 { %r1253, %r1254 }, [ %rd161 + 0 ];
	// end inline asm
$L__tmp40:
	.loc	1 781 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:781:23
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1255, %r1256, %r1257, %r1258}, [%r1259];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1260, %r1261, %r1262, %r1263}, [%r1264];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1265, %r1266, %r1267, %r1268}, [%r1269];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1270, %r1271, %r1272, %r1273}, [%r1274];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1275, %r1276, %r1277, %r1278}, [%r1279];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1280, %r1281, %r1282, %r1283}, [%r1284];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1285, %r1286, %r1287, %r1288}, [%r1289];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1290, %r1291, %r1292, %r1293}, [%r1294];
	// end inline asm
$L__tmp41:
	.loc	1 698 20                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:698:20
	mov.f32 	%f488, %f487;
	mov.f32 	%f489, %f487;
	mov.f32 	%f490, %f487;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f487, %f488, %f489, %f490 }, { %r1255, %r1256, %r1257, %r1258 }, { %r1299, %r1300 }, { %f487, %f488, %f489, %f490 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f487, %f488, %f489, %f490 }, { %r1260, %r1261, %r1262, %r1263 }, { %r1305, %r1306 }, { %f487, %f488, %f489, %f490 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f487, %f488, %f489, %f490 }, { %r1265, %r1266, %r1267, %r1268 }, { %r1311, %r1312 }, { %f487, %f488, %f489, %f490 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f487, %f488, %f489, %f490 }, { %r1270, %r1271, %r1272, %r1273 }, { %r1317, %r1318 }, { %f487, %f488, %f489, %f490 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f487, %f488, %f489, %f490 }, { %r1275, %r1276, %r1277, %r1278 }, { %r1323, %r1324 }, { %f487, %f488, %f489, %f490 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f487, %f488, %f489, %f490 }, { %r1280, %r1281, %r1282, %r1283 }, { %r1329, %r1330 }, { %f487, %f488, %f489, %f490 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f487, %f488, %f489, %f490 }, { %r1285, %r1286, %r1287, %r1288 }, { %r1335, %r1336 }, { %f487, %f488, %f489, %f490 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f487, %f488, %f489, %f490 }, { %r1290, %r1291, %r1292, %r1293 }, { %r1341, %r1342 }, { %f487, %f488, %f489, %f490 };
	// end inline asm
	.loc	1 696 21                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:696:21
	mov.b32 	%f599, %r1253;
	mov.b32 	%f600, %r1254;
	.loc	1 699 22                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:699:22
	sub.f32 	%f601, %f488, %f600;
	sub.f32 	%f602, %f487, %f599;
	.loc	1 699 16                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:699:16
	mul.f32 	%f603, %f595, %f602;
	mul.f32 	%f604, %f596, %f601;
	.loc	1 707 70                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:707:70
	selp.f32 	%f605, %f604, 0f00000000, %p74;
	selp.f32 	%f606, %f603, 0f00000000, %p72;
	.loc	1 699 22                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:699:22
	sub.f32 	%f607, %f490, %f600;
	sub.f32 	%f608, %f489, %f599;
	.loc	1 699 16                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:699:16
	mul.f32 	%f609, %f597, %f608;
	mul.f32 	%f610, %f598, %f607;
	.loc	1 707 70                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:707:70
	selp.f32 	%f611, %f610, 0f00000000, %p75;
	selp.f32 	%f612, %f609, 0f00000000, %p73;
	bar.sync 	0;
	st.shared.v2.f32 	[%r301], {%f606, %f605};
	st.shared.v2.f32 	[%r302], {%f612, %f611};
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1353, %r1354, %r1355, %r1356}, [%r1347];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r1365, %r1366, %r1367, %r1368}, [%r1352];
	// end inline asm
	.loc	1 723 43                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:723:43
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1057, %f1058, %f1059, %f1060 }, { %r1353, %r1354, %r1355, %r1356 }, { %r1357, %r1358 }, { %f1057, %f1058, %f1059, %f1060 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1061, %f1062, %f1063, %f1064 }, { %r1353, %r1354, %r1355, %r1356 }, { %r1363, %r1364 }, { %f1061, %f1062, %f1063, %f1064 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1057, %f1058, %f1059, %f1060 }, { %r1365, %r1366, %r1367, %r1368 }, { %r1369, %r1370 }, { %f1057, %f1058, %f1059, %f1060 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f32.tf32.tf32.f32 { %f1061, %f1062, %f1063, %f1064 }, { %r1365, %r1366, %r1367, %r1368 }, { %r1375, %r1376 }, { %f1061, %f1062, %f1063, %f1064 };
	// end inline asm
	.loc	1 736 33                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:736:33
	shr.u32 	%r1380, %r2443, 3;
	.loc	1 737 38                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:737:38
	mul.wide.u32 	%rd165, %r1380, 4;
	add.s64 	%rd162, %rd143, %rd165;
	.loc	1 737 24                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:737:24
	// begin inline asm
	mov.u32 %r1377, 0x0;
	ld.global.L1::evict_last.b32 { %r1377 }, [ %rd162 + 0 ];
	// end inline asm
	.loc	1 738 109                       // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:109
	add.s32 	%r1381, %r1380, 1;
	.loc	1 738 113                       // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:113
	setp.lt.s32 	%p68, %r1381, %r866;
	.loc	1 738 55                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:55
	add.s64 	%rd163, %rd162, 4;
	.loc	1 738 25                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:738:25
	// begin inline asm
	mov.u32 %r1378, 0x0;
	@%p68 ld.global.L1::evict_last.b32 { %r1378 }, [ %rd163 + 0 ];
	// end inline asm
	.loc	1 739 30                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:739:30
	add.s32 	%r2443, %r2443, 1;
	.loc	1 602 19                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:602:19
	add.s32 	%r2441, %r2441, 16;
	add.s32 	%r2442, %r2442, 16;
	.loc	1 584 28                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:584:28
	add.s64 	%rd279, %rd279, 16384;
	add.s64 	%rd278, %rd278, 16384;
	add.s64 	%rd277, %rd277, 4096;
	add.s64 	%rd276, %rd276, 4096;
	setp.ne.s32 	%p76, %r249, %r2443;
	add.s32 	%r2444, %r2444, 16;
	@%p76 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_15;
$L__tmp42:
$L__BB0_12:                             // %._crit_edge.._crit_edge403_crit_edge
	.loc	1 0 28                          // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:0:28
	shl.b32 	%r2447, %r143, 4;
	.loc	1 332 30                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:332:30
	or.b32  	%r869, %r2389, %r2393;
	and.b32  	%r871, %r2394, 384;
	or.b32  	%r2446, %r869, %r871;
	shr.u32 	%r872, %r2446, 4;
	and.b32  	%r2445, %r872, 28;
$L__BB0_15:                             // %._crit_edge403
	.loc	1 323 42                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:323:42
	shl.b32 	%r1422, %r158, 8;
	shl.b32 	%r1423, %r159, 8;
	.loc	1 323 23                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:323:23
	mul.wide.s32 	%rd170, %r1422, 4;
	add.s64 	%rd171, %rd6, %rd170;
	mul.wide.s32 	%rd172, %r1423, 4;
	add.s64 	%rd173, %rd6, %rd172;
	.loc	1 323 55                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:323:55
	shl.b64 	%rd174, %rd41, 2;
	add.s64 	%rd166, %rd171, %rd174;
	add.s64 	%rd167, %rd173, %rd174;
	.loc	1 332 30                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:332:30
	bar.sync 	0;
	and.b32  	%r1424, %r2447, 448;
	or.b32  	%r1425, %r1424, %r150;
	or.b32  	%r1426, %r1425, %r151;
	or.b32  	%r1427, %r1426, %r169;
	shr.u32 	%r1428, %r1424, 2;
	add.s32 	%r1430, %r369, %r1428;
	shl.b32 	%r1431, %r1427, 2;
	add.s32 	%r1382, %r1430, %r1431;
	mov.b32 	%r1383, %f1049;
	mov.b32 	%r1384, %f1050;
	mov.pred 	%p77, -1;
	// begin inline asm
	@%p77 st.shared.v2.b32 [ %r1382 + 0 ], { %r1383, %r1384 };
	// end inline asm
	add.s32 	%r1385, %r1382, 128;
	mov.b32 	%r1386, %f1053;
	mov.b32 	%r1387, %f1054;
	// begin inline asm
	@%p77 st.shared.v2.b32 [ %r1385 + 0 ], { %r1386, %r1387 };
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r1432, %r2445, 2;
	add.s32 	%r1433, %r369, %r1432;
	shl.b32 	%r1434, %r2446, 2;
	add.s32 	%r1435, %r1433, %r1434;
	ld.shared.v4.u32 	{%r1394, %r1395, %r1396, %r1397}, [%r1435];
	bar.sync 	0;
	mov.b32 	%r1389, %f1051;
	mov.b32 	%r1390, %f1052;
	// begin inline asm
	@%p77 st.shared.v2.b32 [ %r1382 + 0 ], { %r1389, %r1390 };
	// end inline asm
	mov.b32 	%r1392, %f1055;
	mov.b32 	%r1393, %f1056;
	// begin inline asm
	@%p77 st.shared.v2.b32 [ %r1385 + 0 ], { %r1392, %r1393 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r1398, %r1399, %r1400, %r1401}, [%r1435];
	// begin inline asm
	@%p81 st.global.v4.b32 [ %rd166 + 0 ], { %r1394, %r1395, %r1396, %r1397 };
	// end inline asm
	// begin inline asm
	@%p82 st.global.v4.b32 [ %rd167 + 0 ], { %r1398, %r1399, %r1400, %r1401 };
	// end inline asm
	.loc	1 334 14                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:334:14
	mul.f32 	%f613, %f1057, 0f3E000000;
	mul.f32 	%f614, %f1058, 0f3E000000;
	mul.f32 	%f615, %f1059, 0f3E000000;
	mul.f32 	%f616, %f1060, 0f3E000000;
	mul.f32 	%f617, %f1061, 0f3E000000;
	mul.f32 	%f618, %f1062, 0f3E000000;
	mul.f32 	%f619, %f1063, 0f3E000000;
	mul.f32 	%f620, %f1064, 0f3E000000;
	.loc	1 344 40                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:344:40
	or.b64  	%rd175, %rd42, %rd41;
	cvt.u32.u64 	%r1436, %rd175;
	.loc	1 344 55                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:344:55
	add.s32 	%r1437, %r1436, %r160;
	add.s32 	%r1438, %r1436, %r161;
	.loc	1 345 29                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:345:29
	mul.wide.s32 	%rd176, %r1437, 4;
	add.s64 	%rd168, %rd93, %rd176;
	mul.wide.s32 	%rd177, %r1438, 4;
	add.s64 	%rd169, %rd93, %rd177;
	.loc	1 345 69                        // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:345:69
	bar.sync 	0;
	mov.b32 	%r1403, %f613;
	mov.b32 	%r1404, %f614;
	// begin inline asm
	@%p77 st.shared.v2.b32 [ %r1382 + 0 ], { %r1403, %r1404 };
	// end inline asm
	mov.b32 	%r1406, %f617;
	mov.b32 	%r1407, %f618;
	// begin inline asm
	@%p77 st.shared.v2.b32 [ %r1385 + 0 ], { %r1406, %r1407 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r1414, %r1415, %r1416, %r1417}, [%r1435];
	bar.sync 	0;
	mov.b32 	%r1409, %f615;
	mov.b32 	%r1410, %f616;
	// begin inline asm
	@%p77 st.shared.v2.b32 [ %r1382 + 0 ], { %r1409, %r1410 };
	// end inline asm
	mov.b32 	%r1412, %f619;
	mov.b32 	%r1413, %f620;
	// begin inline asm
	@%p77 st.shared.v2.b32 [ %r1385 + 0 ], { %r1412, %r1413 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r1418, %r1419, %r1420, %r1421}, [%r1435];
	// begin inline asm
	@%p81 st.global.v4.b32 [ %rd168 + 0 ], { %r1414, %r1415, %r1416, %r1417 };
	// end inline asm
	// begin inline asm
	@%p82 st.global.v4.b32 [ %rd169 + 0 ], { %r1418, %r1419, %r1420, %r1421 };
	// end inline asm
$L__BB0_16:
	.loc	1 139 4                         // cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py:139:4
	ret;
$L__tmp43:
$L__func_end0:
                                        // -- End function
}
	.file	1 "./.inductor_cache\\my\\cmyo6yws5b32y3fxbgm2lyo3ys52vd45sa4cksnpgyq5yeddpulw.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 5                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 5                                   // DW_FORM_data2
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 360                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x161 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 109
.b8 121
.b8 111
.b8 54
.b8 121
.b8 119
.b8 115
.b8 53
.b8 98
.b8 51
.b8 50
.b8 121
.b8 51
.b8 102
.b8 120
.b8 98
.b8 103
.b8 109
.b8 50
.b8 108
.b8 121
.b8 111
.b8 51
.b8 121
.b8 115
.b8 53
.b8 50
.b8 118
.b8 100
.b8 52
.b8 53
.b8 115
.b8 97
.b8 52
.b8 99
.b8 107
.b8 115
.b8 110
.b8 112
.b8 103
.b8 121
.b8 113
.b8 53
.b8 121
.b8 101
.b8 100
.b8 100
.b8 112
.b8 117
.b8 108
.b8 119
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 46                                  // DW_AT_comp_dir
.b8 47
.b8 46
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 92
.b8 109
.b8 121
.b8 0
.b8 2                                   // Abbrev [2] 0x66:0x2b DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 116
.b8 101
.b8 109
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 116
.b8 114
.b8 97
.b8 110
.b8 115
.b8 112
.b8 111
.b8 115
.b8 101
.b8 95
.b8 118
.b8 105
.b8 101
.b8 119
.b8 95
.b8 122
.b8 101
.b8 114
.b8 111
.b8 115
.b8 95
.b8 49
.b8 49
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x91:0xda DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 102                                // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xa6:0x18 DW_TAG_inlined_subroutine
.b32 102                                // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp20                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 178                                 // DW_AT_call_line
.b8 107                                 // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xbe:0x18 DW_TAG_inlined_subroutine
.b32 102                                // DW_AT_abstract_origin
.b64 $L__tmp2                           // DW_AT_low_pc
.b64 $L__tmp22                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 179                                 // DW_AT_call_line
.b8 111                                 // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xd6:0x18 DW_TAG_inlined_subroutine
.b32 102                                // DW_AT_abstract_origin
.b64 $L__tmp4                           // DW_AT_low_pc
.b64 $L__tmp13                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 207                                 // DW_AT_call_line
.b8 12                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xee:0x18 DW_TAG_inlined_subroutine
.b32 102                                // DW_AT_abstract_origin
.b64 $L__tmp14                          // DW_AT_low_pc
.b64 $L__tmp23                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 226                                 // DW_AT_call_line
.b8 16                                  // DW_AT_call_column
.b8 5                                   // Abbrev [5] 0x106:0x19 DW_TAG_inlined_subroutine
.b32 102                                // DW_AT_abstract_origin
.b64 $L__tmp24                          // DW_AT_low_pc
.b64 $L__tmp39                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 0                                   // DW_AT_call_line
.b8 1
.b8 107                                 // DW_AT_call_column
.b8 5                                   // Abbrev [5] 0x11f:0x19 DW_TAG_inlined_subroutine
.b32 102                                // DW_AT_abstract_origin
.b64 $L__tmp25                          // DW_AT_low_pc
.b64 $L__tmp41                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 1                                   // DW_AT_call_line
.b8 1
.b8 107                                 // DW_AT_call_column
.b8 5                                   // Abbrev [5] 0x138:0x19 DW_TAG_inlined_subroutine
.b32 102                                // DW_AT_abstract_origin
.b64 $L__tmp27                          // DW_AT_low_pc
.b64 $L__tmp34                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 42                                  // DW_AT_call_line
.b8 1
.b8 16                                  // DW_AT_call_column
.b8 5                                   // Abbrev [5] 0x151:0x19 DW_TAG_inlined_subroutine
.b32 102                                // DW_AT_abstract_origin
.b64 $L__tmp35                          // DW_AT_low_pc
.b64 $L__tmp42                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 62                                  // DW_AT_call_line
.b8 1
.b8 20                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
