membistipg c1 -configfile /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/c1.membist  -library /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper.lib -library /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper.lib -library /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper.lib -clockPeriod 0.783 -failureLimit 65536 -compStat sharedwithgo -usemulticyclepaths on -parallelStaticRetentionTest on -controllertype programmable -extension sv -structuralExtension vg -bak off -flow tessent_shell -designName firebird7_in -pass_id gate1 -scratch_dir "/tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir" -outDir "/nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument" -log membistipg.log_c1 -multithreading -library /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib -library /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/IntelLVPMOVIFastx.algo_lib -xortreecapacity 3 

***************************************************************************************************
*                                                                                                 *
* This material contains trade secrets or otherwise confidential                                  *
* information owned by Siemens Industry Software Inc. or its affiliates                           *
* (collectively, "SISW"), or its licensors. Access to and use of this                             *
* information is strictly limited as set forth in the Customer's                                  *
* applicable agreements with SISW.                                                                *
*                                                                                                 *
* Unpublished work. Copyright 2022 Siemens                                                        *
*                                                                                                 *
* RESTRICTED RIGHTS USE (SHORT FORM)                                                              *
*                                                                                                 *
***************************************************************************************************


***************************************************************************************************
*                                                                                                 *
*                                        membistipGenerate                                        *
*                                         Version 2022.4                                          *
*                               (optimized for 64-bit architecture)                               *
*                                                                                                 *
***************************************************************************************************

 Parsing command line options...
 Reading the configuration file /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/c1.membist.
 Reading the library file /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper.lib.
 Reading the library file /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper.lib.
 Reading the library file /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper.lib.
 Reading the library file /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib.
 Reading the library file /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/IntelLVPMOVIFastx.algo_lib.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 170):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteAllSegOn), the signal EvenGroupWriteEnable will be ignored because there are no memory with port function GroupWriteEnable.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 170):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteAllSegOn), the signal OddGroupWriteEnable will be ignored because there are no memory with port function GroupWriteEnable.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 188):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteSegEvenOdd), the signal EvenGroupWriteEnable will be ignored because there are no memory with port function GroupWriteEnable.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 241):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadWrite_ShadowWriteRead), the signal ConcurrentWriteRowAddress will be ignored because there are no memory with ConcurrentWrite set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 241):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadWrite_ShadowWriteRead), the signal ConcurrentWriteEnable will be ignored because there are no memory with ConcurrentWrite set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 241):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadWrite_ShadowWriteRead), the signal ConcurrentReadEnable will be ignored because there are no memory with ConcurrentRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 241):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadWrite_ShadowWriteRead), the signal ConcurrentReadRowAddress will be ignored because there are no memory with ConcurrentRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 241):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadWrite_ShadowWriteRead), the signal ShadowReadEnable will be ignored because there are no memory with ShadowRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 241):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadWrite_ShadowWriteRead), the signal ShadowReadAddress will be ignored because there are no memory with ShadowRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 262):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadRead_ShadowWrite), the signal ConcurrentWriteRowAddress will be ignored because there are no memory with ConcurrentWrite set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 262):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadRead_ShadowWrite), the signal ConcurrentWriteEnable will be ignored because there are no memory with ConcurrentWrite set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 278):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteReadDP), the signal ConcurrentWriteRowAddress will be ignored because there are no memory with ConcurrentWrite set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 278):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteReadDP), the signal ConcurrentWriteEnable will be ignored because there are no memory with ConcurrentWrite set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 278):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteReadDP), the signal ConcurrentReadEnable will be ignored because there are no memory with ConcurrentRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 278):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteReadDP), the signal ConcurrentReadRowAddress will be ignored because there are no memory with ConcurrentRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 278):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteReadDP), the signal ShadowReadEnable will be ignored because there are no memory with ShadowRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 278):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteReadDP), the signal ShadowReadAddress will be ignored because there are no memory with ShadowRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 302):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadModifyWriteDP), the signal ConcurrentReadEnable will be ignored because there are no memory with ConcurrentRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 302):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadModifyWriteDP), the signal ShadowReadEnable will be ignored because there are no memory with ShadowRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 323):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadModifyWriteReadDP), the signal ConcurrentReadEnable will be ignored because there are no memory with ConcurrentRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 323):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadModifyWriteReadDP), the signal ShadowReadEnable will be ignored because there are no memory with ShadowRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 354):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadTwoDP), the signal ConcurrentReadEnable will be ignored because there are no memory with ConcurrentRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 354):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadTwoDP), the signal ShadowReadEnable will be ignored because there are no memory with ShadowRead set to On.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 438):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteFastColumn), the signal EvenGroupWriteEnable will be ignored because there are no memory with port function GroupWriteEnable.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 438):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteFastColumn), the signal OddGroupWriteEnable will be ignored because there are no memory with port function GroupWriteEnable.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 456):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteFastRow), the signal EvenGroupWriteEnable will be ignored because there are no memory with port function GroupWriteEnable.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 456):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteFastRow), the signal OddGroupWriteEnable will be ignored because there are no memory with port function GroupWriteEnable.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 474):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteFastDiag), the signal EvenGroupWriteEnable will be ignored because there are no memory with port function GroupWriteEnable.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 474):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteFastDiag), the signal OddGroupWriteEnable will be ignored because there are no memory with port function GroupWriteEnable.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 22):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteData)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 36):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadOne)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 51):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadOne_stretched)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 76):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadTwo)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 92):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadModifyWrite)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 107):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadModifyWrite_stretched)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 132):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadModifyWriteRead)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 155):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteRead)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 170):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteAllSegOn)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 188):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteSegEvenOdd)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 206):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteAllSegOff)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 224):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadSeg)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 241):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadWrite_ShadowWriteRead)::Tick{OUTPUTENABLE}, the signal 'OUTPUTENABLE' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 241):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadWrite_ShadowWriteRead)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 262):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadRead_ShadowWrite)::Tick{OUTPUTENABLE}, the signal 'OUTPUTENABLE' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 262):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadRead_ShadowWrite)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 278):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteReadDP)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 302):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadModifyWriteDP)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 323):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadModifyWriteReadDP)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 354):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadTwoDP)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 384):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(NoOperationRead)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 398):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(NoOperationWrite)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 411):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadNoOperation)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 425):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteNoOperation)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 438):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteFastColumn)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 456):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteFastRow)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 474):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteFastDiag)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 492):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadFastColumn)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 510):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadFastRow)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 528):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(NoOperationFastColumn)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 540):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(NoOperationAddr1WriteAddr2)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 553):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadAddr1WriteAddr2)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 567):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteAddr1ReadAddr2)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 581):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(WriteAddr1ReadAddr2Inv)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 596):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadAddr1ReadAddr2)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 611):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadAddr1ReadAddr2Inv)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.
Warning [GWRN00] : /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib(line 627):  In MemoryController(c1)::OperationSetFamily(Default)::OperationSet(SyncCustom)::Operation(ReadModifyWriteNoCDP)::Tick{SELECT}, the signal 'SELECT' is not a valid control function used in any MemoryCollar ports.

Including user algorithms to be hardcoded...
  INTELLVPMOVIFASTX


Checked out mtnsmemorybistf from mtnsmemorybist_c.
Checked out mtmbistipgsprog from mtmfieldprog_c.
Checked out mtmbistipgracb from mtmembrepair_c.
Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m1)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m2)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m3)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m4)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m5)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m6)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m7)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m8)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m9)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m10)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m11)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m12)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m13)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m14)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m15)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m16)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m17)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m18)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m19)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m20)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m21)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m22)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m23)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m24)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m25)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m26)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m27)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m28)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m29)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m30)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m31)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m32)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m33)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m34)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m35)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m36)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m37)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m38)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m39)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : The algorithm INTELLVPMOVIFASTX defined in the property MemoryCollar(m40)::RamAlgorithm supersedes the property MemoryTemplate::Algorithm::INTELLVMARCHCMINUSFX defined in the library file.

Warning [PPHW01] : REF# : For MemoryCollar(m1), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m2), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m3), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m4), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m5), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m6), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m7), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m8), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m9), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m10), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m11), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m12), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m13), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m14), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m15), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m16), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m17), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m18), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m19), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m20), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m21), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m22), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m23), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m24), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m25), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m26), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m27), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m28), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m29), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m30), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m31), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m32), changing the property MemoryTemplate(ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m33), changing the property MemoryTemplate(ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m34), changing the property MemoryTemplate(ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m35), changing the property MemoryTemplate(ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m36), changing the property MemoryTemplate(ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m37), changing the property MemoryTemplate(ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m38), changing the property MemoryTemplate(ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m39), changing the property MemoryTemplate(ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : REF# : For MemoryCollar(m40), changing the property MemoryTemplate(ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper):TransparentMode from NONE to SYNCMUX.

Warning [PPHW01] : Some operation sets used by this memoryBist controller use RowAddressCount : On and 
                   the EnableAddressSegmentX0Y0 property is turned Off.The EnableAddressSegmentX0Y0 property 
                   will be turned On for this controller. The X0 address segment is optimized for consecutive 
                   address changes. Please review all custom algorithms and make sure the X0 address 
                   segment is used when performing consecutive row address changes.
Warning [PPHW01] : Some operation sets used by this memoryBist controller use ColumnAddressCount : On 
                   and the EnableAddressSegmentX0Y0 property is turned Off.The EnableAddressSegmentX0Y0 
                   property will be turned On for this controller. The Y0 address segment is optimized 
                   for consecutive address changes. Please review all custom algorithms and make sure 
                   the Y0 address segment is used when performing consecutive row address changes.
Warning [PPHW01] : The MaxNumberY0Bits specified is 1. This is less that the minimum required Y0 segment 
                   size required for the LoadColumnAddressMax and LoadColumnAddressMin values specified 
                   in the algorithms. The maximum Y0 address segment size is limited to 1 bit.
Warning [PPHW01] : REF#40220010 : The countrange specified in the MemoryTemplate Wrappers (ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper, ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper, ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper) is AddressConfig::CountRange(ColumnAddress):[3'b000:3'b111] limits the Y0 Address Segmentation to 1 of 3 Y address bits since the Y0 address segment must always generate a full binary count.

Warning [PPHW01] : The MaxNumberX0Bits specified is 1. This is less that the minimum required X0 segment 
                   size required for the LoadRowAddressMax and LoadRowAddressMin values specified in 
                   the algorithms. The maximum X0 address segment size is limited to 1 bit.
Warning [PPHW01] : REF#40220020 : The countrange specified in the MemoryTemplate Wrappers (ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper, ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper, ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper) is AddressConfig::CountRange(RowAddress):[8'b00000000:8'b11111111] limits the X0 Address Segmentation to 1 of 8 X address bits since the X0 address segment must always generate a full binary count.

Warning [PPHW01] : In Algorithm(INTELLVPMOVIFASTX), one or more instructions select an operation that changes the address every cycle. Enabling the X0 address segment in the algorithm to utilize the optimized counting circuit for consecutive address changes.

Warning [PPHW01] : In Algorithm(INTELLVPMOVIFASTX), one or more instructions select an operation that changes the address every cycle. Enabling the Y0 address segment in the algorithm to utilize the optimized counting circuit for consecutive address changes.


User Options:                           
  Working Directory:                    /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/
  Source Directory:                     /p/hdk/cad/tessent/2022.4
  Configuration File:                   firebird7_in.membistpg
  Memory Library File:                  /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper.lib
  Memory Library File:                  /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper.lib
  Memory Library File:                  /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper.lib
  Memory Library File:                  /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/SyncCustom.ops_lib
  Memory Library File:                  /tmp/.tessent.tmp.scco022510.khiremat.14151/scratch/membistipg_workdir/firebird7_in_gate1_tessent_mbist_c1_controller/MemLibs/IntelLVPMOVIFastx.algo_lib
  Output Directory:                     /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument
  Log File:                             /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/membistipg.log_c1
  Language:                             VERILOG
  Extension:                            sv
  Structural Extension:                 vg
  Collar Generation:                    ON
  Controller Generation:                ON
  CompStat:                             SHAREDWITHGO
  Scan Model Generation:                ON
  Scan Chains:                          PREP
  Clock Period:                         0.783 ns
  Xor Tree Capacity:                    3
  Use MultiCycle Paths:                 ON
  Include Test Pattern Library:         ON
  Algorithm Summary:                    OFF

Including Algorithms from the Test Pattern Library...
  Including the Library Test Pattern LVMARCHX.
  Including the Library Test Pattern LVMARCHY.
  Including the Library Test Pattern LVMARCHCMINUS.
  Including the Library Test Pattern LVMARCHLA.
  Including the Library Test Pattern LVBITSURROUNDDISTURB.
  Including the Library Test Pattern LVGALCOLUMN.
  Including the Library Test Pattern LVGALPAT.
  Including the Library Test Pattern LVGALROW.
  Including the Library Test Pattern LVWALKINGPAT.
  Including the Library Test Pattern LVMASEST.
  Including the Library Test Pattern LVCOLUMNBAR.
  Including the Library Test Pattern LVROWBAR.
  Including the Library Test Pattern LVCHECKERBOARD1X1.
  Including the Library Test Pattern LVADDRESSINTERCONNECT.
  Including the Library Test Pattern SMARCHCHKBCI.

Controller Options:                     
  Controller Type:                      Programmable
  Soft-Algorithm Instructions:          8
  SoftAlgorithmAddressMinMax:           Yes
  EnableAEqualsBCommand:                Yes
  X0 Address Segment Bits:              1
  Y0 Address Segment Bits:              1
  InvertDataWithAddressBitRange:        0
  Data Register Bits:                   4
  Delay Counter Bits:                   8
  CounterA Bits:                        4
  Stop-On-Nth-Error Counter Bits:       16

Validating all user specified algorithms and any included algorithms from the library of test patterns...

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(INTELLVPMOVIFASTX)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10500205 : The number of bits specified in the binary value MemoryController(C1)::Algorithm(INTELLVPMOVIFASTX)::TestRegisterSetup::DataGenerator::ExpectData:32'b00000000000000000000000000000000 is incorrect.  The bit width must be 4 bits.

Warning [PPHW01] : REF#10500105 : The number of bits specified in the binary value MemoryController(C1)::Algorithm(INTELLVPMOVIFASTX)::TestRegisterSetup::DataGenerator::WriteData:32'b00000000000000000000000000000000 is incorrect.  The bit width must be 4 bits.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVMARCHX)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVMARCHY)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVMARCHCMINUS)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVMARCHLA)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVBITSURROUNDDISTURB)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVGALCOLUMN)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVGALPAT)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVGALROW)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVWALKINGPAT)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVMASEST)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVCOLUMNBAR)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVROWBAR)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVCHECKERBOARD1X1)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10400005 : MemoryController(C1)::Algorithm(LVADDRESSINTERCONNECT)::TestRegisterSetup::DataPolarityEnable:ON is ignored since the physical data map does not exist.

Warning [PPHW01] : REF#10610115 : Ignoring the binary value MemoryController(C1)::Algorithm(INTELLVPMOVIFASTX)::TestRegisterSetup::AddressGenerator::AddressRegister(A)::LoadBankAddress:MAXBANK since there are zero bits in the Z address register.

Warning [PPHW01] : REF#10610605 : The value specified for MemoryController(C1)::Algorithm(INTELLVPMOVIFASTX)::TestRegisterSetup::AddressGenerator::AddressRegister(A)::ZCarryIn:Y1CARRYOUT will be ignored since there are zero Z address register bits.

  Calculating the run length for algorithm INTELLVPMOVIFASTX...
    Run Length Summary for Algorithm INTELLVPMOVIFASTX and OperationSet SYNCCUSTOM used in Step 0 with BitSlice 1
      Instruction(M0_W0)
        Total Instruction Executions:        1024.0
        Total Clocks:                        2048.0
      Instruction(M1_R0_W1)
        Total Instruction Executions:        7168.0
        Total Clocks:                        21504.0
      Instruction(M1_DUMMY)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(CLEAR_ARRAYS)
        Total Instruction Executions:        1024.0
        Total Clocks:                        2048.0
      Instruction(4)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(5)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(6)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(7)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(8)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(9)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(10)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(11)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(12)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(13)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(14)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(15)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(16)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(17)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(18)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(19)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(20)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(21)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(22)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(23)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(24)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(25)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(26)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Total Clocks:                          25648.0
      Total Time(@0.783ns period):           20.082384 us
      Max Number of Strobes:                 14336.0

Summary for Hard Coded Algorithm(SMARCHCHKBCI)
  Calculating the run length for algorithm SMARCHCHKBCI...
    Run Length Summary                       
      Instruction(INST0_IDLE_PH_1)
        Total Instruction Executions:        1.0
        Total Clocks:                        4.0
      Instruction(INS1_PH_2)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(INS2_PH_2)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(INS3_PH_3)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(INS4_PH_3)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(INS5_IDLE_PH_4)
        Total Instruction Executions:        1.0
        Total Clocks:                        4.0
      Instruction(INS6_PH_5)
        Total Instruction Executions:        2048.0
        Total Clocks:                        4096.0
      Instruction(INS7_PH_5.5)
        Total Instruction Executions:        2048.0
        Total Clocks:                        4096.0
      Instruction(INS8_PH_6)
        Total Instruction Executions:        2048.0
        Total Clocks:                        4096.0
      Instruction(INS9_PH_6.5)
        Total Instruction Executions:        2048.0
        Total Clocks:                        4096.0
      Instruction(INS10_PH_7)
        Total Instruction Executions:        2048.0
        Total Clocks:                        4096.0
      Instruction(INST11_IDLE_PH_8)
        Total Instruction Executions:        1.0
        Total Clocks:                        4.0
      Instruction(INS12_PH_9)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(INS13_PH_9)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(INS14_PH_10)
        Total Instruction Executions:        2047.0
        Total Clocks:                        4094.0
      Instruction(INS15_PH_11)
        Total Instruction Executions:        4096.0
        Total Clocks:                        8192.0
      Instruction(INS16_PH_11)
        Total Instruction Executions:        4096.0
        Total Clocks:                        8192.0
      Instruction(INS17_PH_13)
        Total Instruction Executions:        4096.0
        Total Clocks:                        8192.0
      Instruction(INS18_PH_13)
        Total Instruction Executions:        4096.0
        Total Clocks:                        8192.0
      Instruction(INS19_PH_15)
        Total Instruction Executions:        2048.0
        Total Clocks:                        4096.0
      Instruction(INS20_PH_16)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(INS21_PH_16)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(INS22_PH_17)
        Total Instruction Executions:        2047.0
        Total Clocks:                        4094.0
      Instruction(INS23_PH_18)
        Total Instruction Executions:        2048.0
        Total Clocks:                        4096.0
      Instruction(INS24_PH_19)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(INS25_PH_19)
        Total Instruction Executions:        1.0
        Total Clocks:                        2.0
      Instruction(INS26_PH_20)
        Total Instruction Executions:        2047.0
        Total Clocks:                        4094.0
      Total Clocks:                          73754.0
      Total Time(@0.783ns period):           57.749382 us

Warning [PPHW01] : REF# : You have defined the custom operation set(s) SYNCCUSTOM. If you intend to use 
                   them with any of the built-in library algorithms, make sure the operations defined 
                   in your OperationSet wrapper(s) conform to the following format. The first 4 operations 
                   must be in the sequence shown below. Otherwise, an incorrect operation will be selected 
                   during the algorithm execution.
                       OperationSet( ... ) { 
                           Operation(NoOperation)     { ... }       
                           Operation(Write)           { ... }       
                           Operation(Read)            { ... }       
                           Operation(ReadModifyWrite) { ... }       
                           Operation( ... )           { ... }       
                       }                                            
Warning [PPHW01] : REF# : You have specified the custom algorithm(s) INTELLVPMOVIFASTX to be used with 
                   the custom operation set(s) SYNCCUSTOM. The format of operations defined in these 
                   custom operation set(s) does not conform to the format of operations in the standard 
                   library operation sets. The custom algorithms INTELLVPMOVIFASTX will work with the 
                   custom operation set(s) SYNCCUSTOM. However, if you intend to use any of these algorithm(s) 
                   with any of the built-in operation sets as well, make sure the operations defined 
                   in your OperationSet wrapper(s) conform to the following format. The first 4 operations 
                   must be in the sequence shown below. Otherwise, an incorrect operation may be selected 
                   when the built-in operation set is applied to your custom algorithm(s).
                       OperationSet( ... ) { 
                           Operation(NoOperation)     { ... }       
                           Operation(Write)           { ... }       
                           Operation(Read)            { ... }       
                           Operation(ReadModifyWrite) { ... }       
                           Operation( ... )           { ... }       
                       }                                            
Memory Configurations:                  

Memory:                                 m1

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m2

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m3

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m4

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m5

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m6

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m7

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m8

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m9

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m10

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m11

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m12

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m13

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m14

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m15

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m16

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m17

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m18

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m19

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m20

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m21

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m22

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m23

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m24

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m25

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m26

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m27

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m28

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m29

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m30

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m31

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m32

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[2:0] Countrange:        Maximum[3'b111]
                                        Minimum[3'b000]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[6]       adr[9]
  Address[8]                       RowAddress[5]       adr[8]
  Address[7]                       RowAddress[4]       adr[7]
  Address[6]                       RowAddress[3]       adr[6]
  Address[5]                       RowAddress[2]       adr[5]
  Address[4]                       RowAddress[1]       adr[4]
  Address[3]                       RowAddress[0]       adr[3]
  Address[2]                       ColumnAddress[2]    adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m33

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 
    GO_ID[22] <- LocalComparator[22] <- DATA[22] 
    GO_ID[23] <- LocalComparator[23] <- DATA[23] 
    GO_ID[24] <- LocalComparator[24] <- DATA[24] 
    GO_ID[25] <- LocalComparator[25] <- DATA[25] 
    GO_ID[26] <- LocalComparator[26] <- DATA[26] 
    GO_ID[27] <- LocalComparator[27] <- DATA[27] 
    GO_ID[28] <- LocalComparator[28] <- DATA[28] 
    GO_ID[29] <- LocalComparator[29] <- DATA[29] 
    GO_ID[30] <- LocalComparator[30] <- DATA[30] 
    GO_ID[31] <- LocalComparator[31] <- DATA[31] 
    GO_ID[32] <- LocalComparator[32] <- DATA[32] 
    GO_ID[33] <- LocalComparator[33] <- DATA[33] 
    GO_ID[34] <- LocalComparator[34] <- DATA[34] 
    GO_ID[35] <- LocalComparator[35] <- DATA[35] 
    GO_ID[36] <- LocalComparator[36] <- DATA[36] 
    GO_ID[37] <- LocalComparator[37] <- DATA[37] 
    GO_ID[38] <- LocalComparator[38] <- DATA[38] 
    GO_ID[39] <- LocalComparator[39] <- DATA[39] 
    GO_ID[40] <- LocalComparator[40] <- DATA[40] 
    GO_ID[41] <- LocalComparator[41] <- DATA[41] 
    GO_ID[42] <- LocalComparator[42] <- DATA[42] 
    GO_ID[43] <- LocalComparator[43] <- DATA[43] 
    GO_ID[44] <- LocalComparator[44] <- DATA[44] 
    GO_ID[45] <- LocalComparator[45] <- DATA[45] 
    GO_ID[46] <- LocalComparator[46] <- DATA[46] 
    GO_ID[47] <- LocalComparator[47] <- DATA[47] 
    GO_ID[48] <- LocalComparator[48] <- DATA[48] 
    GO_ID[49] <- LocalComparator[49] <- DATA[49] 
    GO_ID[50] <- LocalComparator[50] <- DATA[50] 
    GO_ID[51] <- LocalComparator[51] <- DATA[51] 
    GO_ID[52] <- LocalComparator[52] <- DATA[52] 
    GO_ID[53] <- LocalComparator[53] <- DATA[53] 
    GO_ID[54] <- LocalComparator[54] <- DATA[54] 
    GO_ID[55] <- LocalComparator[55] <- DATA[55] 
    GO_ID[56] <- LocalComparator[56] <- DATA[56] 
    GO_ID[57] <- LocalComparator[57] <- DATA[57] 
    GO_ID[58] <- LocalComparator[58] <- DATA[58] 
    GO_ID[59] <- LocalComparator[59] <- DATA[59] 
    GO_ID[60] <- LocalComparator[60] <- DATA[60] 
    GO_ID[61] <- LocalComparator[61] <- DATA[61] 
    GO_ID[62] <- LocalComparator[62] <- DATA[62] 
    GO_ID[63] <- LocalComparator[63] <- DATA[63] 
    GO_ID[64] <- LocalComparator[64] <- DATA[64] 
    GO_ID[65] <- LocalComparator[65] <- DATA[65] 
    GO_ID[66] <- LocalComparator[66] <- DATA[66] 
    GO_ID[67] <- LocalComparator[67] <- DATA[67] 
    GO_ID[68] <- LocalComparator[68] <- DATA[68] 
    GO_ID[69] <- LocalComparator[69] <- DATA[69] 
    GO_ID[70] <- LocalComparator[70] <- DATA[70] 
    GO_ID[71] <- LocalComparator[71] <- DATA[71] 

  Address Counter
  ---------------
  RowAddress[7:0] Countrange:           Maximum[8'b11111111]
                                        Minimum[8'b00000000]
  ColumnAddress[1:0] Countrange:        Maximum[2'b11]
                                        Minimum[2'b00]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[71] (INPUT)      WRITE[3]           din[71]
  d[70] (INPUT)      WRITE[2]           din[70]
  d[69] (INPUT)      WRITE[1]           din[69]
  d[68] (INPUT)      WRITE[0]           din[68]
  d[67] (INPUT)      WRITE[3]           din[67]
  d[66] (INPUT)      WRITE[2]           din[66]
  d[65] (INPUT)      WRITE[1]           din[65]
  d[64] (INPUT)      WRITE[0]           din[64]
  d[63] (INPUT)      WRITE[3]           din[63]
  d[62] (INPUT)      WRITE[2]           din[62]
  d[61] (INPUT)      WRITE[1]           din[61]
  d[60] (INPUT)      WRITE[0]           din[60]
  d[59] (INPUT)      WRITE[3]           din[59]
  d[58] (INPUT)      WRITE[2]           din[58]
  d[57] (INPUT)      WRITE[1]           din[57]
  d[56] (INPUT)      WRITE[0]           din[56]
  d[55] (INPUT)      WRITE[3]           din[55]
  d[54] (INPUT)      WRITE[2]           din[54]
  d[53] (INPUT)      WRITE[1]           din[53]
  d[52] (INPUT)      WRITE[0]           din[52]
  d[51] (INPUT)      WRITE[3]           din[51]
  d[50] (INPUT)      WRITE[2]           din[50]
  d[49] (INPUT)      WRITE[1]           din[49]
  d[48] (INPUT)      WRITE[0]           din[48]
  d[47] (INPUT)      WRITE[3]           din[47]
  d[46] (INPUT)      WRITE[2]           din[46]
  d[45] (INPUT)      WRITE[1]           din[45]
  d[44] (INPUT)      WRITE[0]           din[44]
  d[43] (INPUT)      WRITE[3]           din[43]
  d[42] (INPUT)      WRITE[2]           din[42]
  d[41] (INPUT)      WRITE[1]           din[41]
  d[40] (INPUT)      WRITE[0]           din[40]
  d[39] (INPUT)      WRITE[3]           din[39]
  d[38] (INPUT)      WRITE[2]           din[38]
  d[37] (INPUT)      WRITE[1]           din[37]
  d[36] (INPUT)      WRITE[0]           din[36]
  d[35] (INPUT)      WRITE[3]           din[35]
  d[34] (INPUT)      WRITE[2]           din[34]
  d[33] (INPUT)      WRITE[1]           din[33]
  d[32] (INPUT)      WRITE[0]           din[32]
  d[31] (INPUT)      WRITE[3]           din[31]
  d[30] (INPUT)      WRITE[2]           din[30]
  d[29] (INPUT)      WRITE[1]           din[29]
  d[28] (INPUT)      WRITE[0]           din[28]
  d[27] (INPUT)      WRITE[3]           din[27]
  d[26] (INPUT)      WRITE[2]           din[26]
  d[25] (INPUT)      WRITE[1]           din[25]
  d[24] (INPUT)      WRITE[0]           din[24]
  d[23] (INPUT)      WRITE[3]           din[23]
  d[22] (INPUT)      WRITE[2]           din[22]
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[71] (OUTPUT)     EXPECT[3]          q[71]
  d[70] (OUTPUT)     EXPECT[2]          q[70]
  d[69] (OUTPUT)     EXPECT[1]          q[69]
  d[68] (OUTPUT)     EXPECT[0]          q[68]
  d[67] (OUTPUT)     EXPECT[3]          q[67]
  d[66] (OUTPUT)     EXPECT[2]          q[66]
  d[65] (OUTPUT)     EXPECT[1]          q[65]
  d[64] (OUTPUT)     EXPECT[0]          q[64]
  d[63] (OUTPUT)     EXPECT[3]          q[63]
  d[62] (OUTPUT)     EXPECT[2]          q[62]
  d[61] (OUTPUT)     EXPECT[1]          q[61]
  d[60] (OUTPUT)     EXPECT[0]          q[60]
  d[59] (OUTPUT)     EXPECT[3]          q[59]
  d[58] (OUTPUT)     EXPECT[2]          q[58]
  d[57] (OUTPUT)     EXPECT[1]          q[57]
  d[56] (OUTPUT)     EXPECT[0]          q[56]
  d[55] (OUTPUT)     EXPECT[3]          q[55]
  d[54] (OUTPUT)     EXPECT[2]          q[54]
  d[53] (OUTPUT)     EXPECT[1]          q[53]
  d[52] (OUTPUT)     EXPECT[0]          q[52]
  d[51] (OUTPUT)     EXPECT[3]          q[51]
  d[50] (OUTPUT)     EXPECT[2]          q[50]
  d[49] (OUTPUT)     EXPECT[1]          q[49]
  d[48] (OUTPUT)     EXPECT[0]          q[48]
  d[47] (OUTPUT)     EXPECT[3]          q[47]
  d[46] (OUTPUT)     EXPECT[2]          q[46]
  d[45] (OUTPUT)     EXPECT[1]          q[45]
  d[44] (OUTPUT)     EXPECT[0]          q[44]
  d[43] (OUTPUT)     EXPECT[3]          q[43]
  d[42] (OUTPUT)     EXPECT[2]          q[42]
  d[41] (OUTPUT)     EXPECT[1]          q[41]
  d[40] (OUTPUT)     EXPECT[0]          q[40]
  d[39] (OUTPUT)     EXPECT[3]          q[39]
  d[38] (OUTPUT)     EXPECT[2]          q[38]
  d[37] (OUTPUT)     EXPECT[1]          q[37]
  d[36] (OUTPUT)     EXPECT[0]          q[36]
  d[35] (OUTPUT)     EXPECT[3]          q[35]
  d[34] (OUTPUT)     EXPECT[2]          q[34]
  d[33] (OUTPUT)     EXPECT[1]          q[33]
  d[32] (OUTPUT)     EXPECT[0]          q[32]
  d[31] (OUTPUT)     EXPECT[3]          q[31]
  d[30] (OUTPUT)     EXPECT[2]          q[30]
  d[29] (OUTPUT)     EXPECT[1]          q[29]
  d[28] (OUTPUT)     EXPECT[0]          q[28]
  d[27] (OUTPUT)     EXPECT[3]          q[27]
  d[26] (OUTPUT)     EXPECT[2]          q[26]
  d[25] (OUTPUT)     EXPECT[1]          q[25]
  d[24] (OUTPUT)     EXPECT[0]          q[24]
  d[23] (OUTPUT)     EXPECT[3]          q[23]
  d[22] (OUTPUT)     EXPECT[2]          q[22]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[7]       adr[9]
  Address[8]                       RowAddress[6]       adr[8]
  Address[7]                       RowAddress[5]       adr[7]
  Address[6]                       RowAddress[4]       adr[6]
  Address[5]                       RowAddress[3]       adr[5]
  Address[4]                       RowAddress[2]       adr[4]
  Address[3]                       RowAddress[1]       adr[3]
  Address[2]                       RowAddress[0]       adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m34

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 
    GO_ID[22] <- LocalComparator[22] <- DATA[22] 
    GO_ID[23] <- LocalComparator[23] <- DATA[23] 
    GO_ID[24] <- LocalComparator[24] <- DATA[24] 
    GO_ID[25] <- LocalComparator[25] <- DATA[25] 
    GO_ID[26] <- LocalComparator[26] <- DATA[26] 
    GO_ID[27] <- LocalComparator[27] <- DATA[27] 
    GO_ID[28] <- LocalComparator[28] <- DATA[28] 
    GO_ID[29] <- LocalComparator[29] <- DATA[29] 
    GO_ID[30] <- LocalComparator[30] <- DATA[30] 
    GO_ID[31] <- LocalComparator[31] <- DATA[31] 
    GO_ID[32] <- LocalComparator[32] <- DATA[32] 
    GO_ID[33] <- LocalComparator[33] <- DATA[33] 
    GO_ID[34] <- LocalComparator[34] <- DATA[34] 
    GO_ID[35] <- LocalComparator[35] <- DATA[35] 
    GO_ID[36] <- LocalComparator[36] <- DATA[36] 
    GO_ID[37] <- LocalComparator[37] <- DATA[37] 
    GO_ID[38] <- LocalComparator[38] <- DATA[38] 
    GO_ID[39] <- LocalComparator[39] <- DATA[39] 
    GO_ID[40] <- LocalComparator[40] <- DATA[40] 
    GO_ID[41] <- LocalComparator[41] <- DATA[41] 
    GO_ID[42] <- LocalComparator[42] <- DATA[42] 
    GO_ID[43] <- LocalComparator[43] <- DATA[43] 
    GO_ID[44] <- LocalComparator[44] <- DATA[44] 
    GO_ID[45] <- LocalComparator[45] <- DATA[45] 
    GO_ID[46] <- LocalComparator[46] <- DATA[46] 
    GO_ID[47] <- LocalComparator[47] <- DATA[47] 
    GO_ID[48] <- LocalComparator[48] <- DATA[48] 
    GO_ID[49] <- LocalComparator[49] <- DATA[49] 
    GO_ID[50] <- LocalComparator[50] <- DATA[50] 
    GO_ID[51] <- LocalComparator[51] <- DATA[51] 
    GO_ID[52] <- LocalComparator[52] <- DATA[52] 
    GO_ID[53] <- LocalComparator[53] <- DATA[53] 
    GO_ID[54] <- LocalComparator[54] <- DATA[54] 
    GO_ID[55] <- LocalComparator[55] <- DATA[55] 
    GO_ID[56] <- LocalComparator[56] <- DATA[56] 
    GO_ID[57] <- LocalComparator[57] <- DATA[57] 
    GO_ID[58] <- LocalComparator[58] <- DATA[58] 
    GO_ID[59] <- LocalComparator[59] <- DATA[59] 
    GO_ID[60] <- LocalComparator[60] <- DATA[60] 
    GO_ID[61] <- LocalComparator[61] <- DATA[61] 
    GO_ID[62] <- LocalComparator[62] <- DATA[62] 
    GO_ID[63] <- LocalComparator[63] <- DATA[63] 
    GO_ID[64] <- LocalComparator[64] <- DATA[64] 
    GO_ID[65] <- LocalComparator[65] <- DATA[65] 
    GO_ID[66] <- LocalComparator[66] <- DATA[66] 
    GO_ID[67] <- LocalComparator[67] <- DATA[67] 
    GO_ID[68] <- LocalComparator[68] <- DATA[68] 
    GO_ID[69] <- LocalComparator[69] <- DATA[69] 
    GO_ID[70] <- LocalComparator[70] <- DATA[70] 
    GO_ID[71] <- LocalComparator[71] <- DATA[71] 

  Address Counter
  ---------------
  RowAddress[7:0] Countrange:           Maximum[8'b11111111]
                                        Minimum[8'b00000000]
  ColumnAddress[1:0] Countrange:        Maximum[2'b11]
                                        Minimum[2'b00]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[71] (INPUT)      WRITE[3]           din[71]
  d[70] (INPUT)      WRITE[2]           din[70]
  d[69] (INPUT)      WRITE[1]           din[69]
  d[68] (INPUT)      WRITE[0]           din[68]
  d[67] (INPUT)      WRITE[3]           din[67]
  d[66] (INPUT)      WRITE[2]           din[66]
  d[65] (INPUT)      WRITE[1]           din[65]
  d[64] (INPUT)      WRITE[0]           din[64]
  d[63] (INPUT)      WRITE[3]           din[63]
  d[62] (INPUT)      WRITE[2]           din[62]
  d[61] (INPUT)      WRITE[1]           din[61]
  d[60] (INPUT)      WRITE[0]           din[60]
  d[59] (INPUT)      WRITE[3]           din[59]
  d[58] (INPUT)      WRITE[2]           din[58]
  d[57] (INPUT)      WRITE[1]           din[57]
  d[56] (INPUT)      WRITE[0]           din[56]
  d[55] (INPUT)      WRITE[3]           din[55]
  d[54] (INPUT)      WRITE[2]           din[54]
  d[53] (INPUT)      WRITE[1]           din[53]
  d[52] (INPUT)      WRITE[0]           din[52]
  d[51] (INPUT)      WRITE[3]           din[51]
  d[50] (INPUT)      WRITE[2]           din[50]
  d[49] (INPUT)      WRITE[1]           din[49]
  d[48] (INPUT)      WRITE[0]           din[48]
  d[47] (INPUT)      WRITE[3]           din[47]
  d[46] (INPUT)      WRITE[2]           din[46]
  d[45] (INPUT)      WRITE[1]           din[45]
  d[44] (INPUT)      WRITE[0]           din[44]
  d[43] (INPUT)      WRITE[3]           din[43]
  d[42] (INPUT)      WRITE[2]           din[42]
  d[41] (INPUT)      WRITE[1]           din[41]
  d[40] (INPUT)      WRITE[0]           din[40]
  d[39] (INPUT)      WRITE[3]           din[39]
  d[38] (INPUT)      WRITE[2]           din[38]
  d[37] (INPUT)      WRITE[1]           din[37]
  d[36] (INPUT)      WRITE[0]           din[36]
  d[35] (INPUT)      WRITE[3]           din[35]
  d[34] (INPUT)      WRITE[2]           din[34]
  d[33] (INPUT)      WRITE[1]           din[33]
  d[32] (INPUT)      WRITE[0]           din[32]
  d[31] (INPUT)      WRITE[3]           din[31]
  d[30] (INPUT)      WRITE[2]           din[30]
  d[29] (INPUT)      WRITE[1]           din[29]
  d[28] (INPUT)      WRITE[0]           din[28]
  d[27] (INPUT)      WRITE[3]           din[27]
  d[26] (INPUT)      WRITE[2]           din[26]
  d[25] (INPUT)      WRITE[1]           din[25]
  d[24] (INPUT)      WRITE[0]           din[24]
  d[23] (INPUT)      WRITE[3]           din[23]
  d[22] (INPUT)      WRITE[2]           din[22]
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[71] (OUTPUT)     EXPECT[3]          q[71]
  d[70] (OUTPUT)     EXPECT[2]          q[70]
  d[69] (OUTPUT)     EXPECT[1]          q[69]
  d[68] (OUTPUT)     EXPECT[0]          q[68]
  d[67] (OUTPUT)     EXPECT[3]          q[67]
  d[66] (OUTPUT)     EXPECT[2]          q[66]
  d[65] (OUTPUT)     EXPECT[1]          q[65]
  d[64] (OUTPUT)     EXPECT[0]          q[64]
  d[63] (OUTPUT)     EXPECT[3]          q[63]
  d[62] (OUTPUT)     EXPECT[2]          q[62]
  d[61] (OUTPUT)     EXPECT[1]          q[61]
  d[60] (OUTPUT)     EXPECT[0]          q[60]
  d[59] (OUTPUT)     EXPECT[3]          q[59]
  d[58] (OUTPUT)     EXPECT[2]          q[58]
  d[57] (OUTPUT)     EXPECT[1]          q[57]
  d[56] (OUTPUT)     EXPECT[0]          q[56]
  d[55] (OUTPUT)     EXPECT[3]          q[55]
  d[54] (OUTPUT)     EXPECT[2]          q[54]
  d[53] (OUTPUT)     EXPECT[1]          q[53]
  d[52] (OUTPUT)     EXPECT[0]          q[52]
  d[51] (OUTPUT)     EXPECT[3]          q[51]
  d[50] (OUTPUT)     EXPECT[2]          q[50]
  d[49] (OUTPUT)     EXPECT[1]          q[49]
  d[48] (OUTPUT)     EXPECT[0]          q[48]
  d[47] (OUTPUT)     EXPECT[3]          q[47]
  d[46] (OUTPUT)     EXPECT[2]          q[46]
  d[45] (OUTPUT)     EXPECT[1]          q[45]
  d[44] (OUTPUT)     EXPECT[0]          q[44]
  d[43] (OUTPUT)     EXPECT[3]          q[43]
  d[42] (OUTPUT)     EXPECT[2]          q[42]
  d[41] (OUTPUT)     EXPECT[1]          q[41]
  d[40] (OUTPUT)     EXPECT[0]          q[40]
  d[39] (OUTPUT)     EXPECT[3]          q[39]
  d[38] (OUTPUT)     EXPECT[2]          q[38]
  d[37] (OUTPUT)     EXPECT[1]          q[37]
  d[36] (OUTPUT)     EXPECT[0]          q[36]
  d[35] (OUTPUT)     EXPECT[3]          q[35]
  d[34] (OUTPUT)     EXPECT[2]          q[34]
  d[33] (OUTPUT)     EXPECT[1]          q[33]
  d[32] (OUTPUT)     EXPECT[0]          q[32]
  d[31] (OUTPUT)     EXPECT[3]          q[31]
  d[30] (OUTPUT)     EXPECT[2]          q[30]
  d[29] (OUTPUT)     EXPECT[1]          q[29]
  d[28] (OUTPUT)     EXPECT[0]          q[28]
  d[27] (OUTPUT)     EXPECT[3]          q[27]
  d[26] (OUTPUT)     EXPECT[2]          q[26]
  d[25] (OUTPUT)     EXPECT[1]          q[25]
  d[24] (OUTPUT)     EXPECT[0]          q[24]
  d[23] (OUTPUT)     EXPECT[3]          q[23]
  d[22] (OUTPUT)     EXPECT[2]          q[22]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[7]       adr[9]
  Address[8]                       RowAddress[6]       adr[8]
  Address[7]                       RowAddress[5]       adr[7]
  Address[6]                       RowAddress[4]       adr[6]
  Address[5]                       RowAddress[3]       adr[5]
  Address[4]                       RowAddress[2]       adr[4]
  Address[3]                       RowAddress[1]       adr[3]
  Address[2]                       RowAddress[0]       adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m35

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 
    GO_ID[22] <- LocalComparator[22] <- DATA[22] 
    GO_ID[23] <- LocalComparator[23] <- DATA[23] 
    GO_ID[24] <- LocalComparator[24] <- DATA[24] 
    GO_ID[25] <- LocalComparator[25] <- DATA[25] 
    GO_ID[26] <- LocalComparator[26] <- DATA[26] 
    GO_ID[27] <- LocalComparator[27] <- DATA[27] 
    GO_ID[28] <- LocalComparator[28] <- DATA[28] 
    GO_ID[29] <- LocalComparator[29] <- DATA[29] 
    GO_ID[30] <- LocalComparator[30] <- DATA[30] 
    GO_ID[31] <- LocalComparator[31] <- DATA[31] 
    GO_ID[32] <- LocalComparator[32] <- DATA[32] 
    GO_ID[33] <- LocalComparator[33] <- DATA[33] 
    GO_ID[34] <- LocalComparator[34] <- DATA[34] 
    GO_ID[35] <- LocalComparator[35] <- DATA[35] 
    GO_ID[36] <- LocalComparator[36] <- DATA[36] 
    GO_ID[37] <- LocalComparator[37] <- DATA[37] 
    GO_ID[38] <- LocalComparator[38] <- DATA[38] 
    GO_ID[39] <- LocalComparator[39] <- DATA[39] 
    GO_ID[40] <- LocalComparator[40] <- DATA[40] 
    GO_ID[41] <- LocalComparator[41] <- DATA[41] 
    GO_ID[42] <- LocalComparator[42] <- DATA[42] 
    GO_ID[43] <- LocalComparator[43] <- DATA[43] 
    GO_ID[44] <- LocalComparator[44] <- DATA[44] 
    GO_ID[45] <- LocalComparator[45] <- DATA[45] 
    GO_ID[46] <- LocalComparator[46] <- DATA[46] 
    GO_ID[47] <- LocalComparator[47] <- DATA[47] 
    GO_ID[48] <- LocalComparator[48] <- DATA[48] 
    GO_ID[49] <- LocalComparator[49] <- DATA[49] 
    GO_ID[50] <- LocalComparator[50] <- DATA[50] 
    GO_ID[51] <- LocalComparator[51] <- DATA[51] 
    GO_ID[52] <- LocalComparator[52] <- DATA[52] 
    GO_ID[53] <- LocalComparator[53] <- DATA[53] 
    GO_ID[54] <- LocalComparator[54] <- DATA[54] 
    GO_ID[55] <- LocalComparator[55] <- DATA[55] 
    GO_ID[56] <- LocalComparator[56] <- DATA[56] 
    GO_ID[57] <- LocalComparator[57] <- DATA[57] 
    GO_ID[58] <- LocalComparator[58] <- DATA[58] 
    GO_ID[59] <- LocalComparator[59] <- DATA[59] 
    GO_ID[60] <- LocalComparator[60] <- DATA[60] 
    GO_ID[61] <- LocalComparator[61] <- DATA[61] 
    GO_ID[62] <- LocalComparator[62] <- DATA[62] 
    GO_ID[63] <- LocalComparator[63] <- DATA[63] 
    GO_ID[64] <- LocalComparator[64] <- DATA[64] 
    GO_ID[65] <- LocalComparator[65] <- DATA[65] 
    GO_ID[66] <- LocalComparator[66] <- DATA[66] 
    GO_ID[67] <- LocalComparator[67] <- DATA[67] 
    GO_ID[68] <- LocalComparator[68] <- DATA[68] 
    GO_ID[69] <- LocalComparator[69] <- DATA[69] 
    GO_ID[70] <- LocalComparator[70] <- DATA[70] 
    GO_ID[71] <- LocalComparator[71] <- DATA[71] 

  Address Counter
  ---------------
  RowAddress[7:0] Countrange:           Maximum[8'b11111111]
                                        Minimum[8'b00000000]
  ColumnAddress[1:0] Countrange:        Maximum[2'b11]
                                        Minimum[2'b00]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[71] (INPUT)      WRITE[3]           din[71]
  d[70] (INPUT)      WRITE[2]           din[70]
  d[69] (INPUT)      WRITE[1]           din[69]
  d[68] (INPUT)      WRITE[0]           din[68]
  d[67] (INPUT)      WRITE[3]           din[67]
  d[66] (INPUT)      WRITE[2]           din[66]
  d[65] (INPUT)      WRITE[1]           din[65]
  d[64] (INPUT)      WRITE[0]           din[64]
  d[63] (INPUT)      WRITE[3]           din[63]
  d[62] (INPUT)      WRITE[2]           din[62]
  d[61] (INPUT)      WRITE[1]           din[61]
  d[60] (INPUT)      WRITE[0]           din[60]
  d[59] (INPUT)      WRITE[3]           din[59]
  d[58] (INPUT)      WRITE[2]           din[58]
  d[57] (INPUT)      WRITE[1]           din[57]
  d[56] (INPUT)      WRITE[0]           din[56]
  d[55] (INPUT)      WRITE[3]           din[55]
  d[54] (INPUT)      WRITE[2]           din[54]
  d[53] (INPUT)      WRITE[1]           din[53]
  d[52] (INPUT)      WRITE[0]           din[52]
  d[51] (INPUT)      WRITE[3]           din[51]
  d[50] (INPUT)      WRITE[2]           din[50]
  d[49] (INPUT)      WRITE[1]           din[49]
  d[48] (INPUT)      WRITE[0]           din[48]
  d[47] (INPUT)      WRITE[3]           din[47]
  d[46] (INPUT)      WRITE[2]           din[46]
  d[45] (INPUT)      WRITE[1]           din[45]
  d[44] (INPUT)      WRITE[0]           din[44]
  d[43] (INPUT)      WRITE[3]           din[43]
  d[42] (INPUT)      WRITE[2]           din[42]
  d[41] (INPUT)      WRITE[1]           din[41]
  d[40] (INPUT)      WRITE[0]           din[40]
  d[39] (INPUT)      WRITE[3]           din[39]
  d[38] (INPUT)      WRITE[2]           din[38]
  d[37] (INPUT)      WRITE[1]           din[37]
  d[36] (INPUT)      WRITE[0]           din[36]
  d[35] (INPUT)      WRITE[3]           din[35]
  d[34] (INPUT)      WRITE[2]           din[34]
  d[33] (INPUT)      WRITE[1]           din[33]
  d[32] (INPUT)      WRITE[0]           din[32]
  d[31] (INPUT)      WRITE[3]           din[31]
  d[30] (INPUT)      WRITE[2]           din[30]
  d[29] (INPUT)      WRITE[1]           din[29]
  d[28] (INPUT)      WRITE[0]           din[28]
  d[27] (INPUT)      WRITE[3]           din[27]
  d[26] (INPUT)      WRITE[2]           din[26]
  d[25] (INPUT)      WRITE[1]           din[25]
  d[24] (INPUT)      WRITE[0]           din[24]
  d[23] (INPUT)      WRITE[3]           din[23]
  d[22] (INPUT)      WRITE[2]           din[22]
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[71] (OUTPUT)     EXPECT[3]          q[71]
  d[70] (OUTPUT)     EXPECT[2]          q[70]
  d[69] (OUTPUT)     EXPECT[1]          q[69]
  d[68] (OUTPUT)     EXPECT[0]          q[68]
  d[67] (OUTPUT)     EXPECT[3]          q[67]
  d[66] (OUTPUT)     EXPECT[2]          q[66]
  d[65] (OUTPUT)     EXPECT[1]          q[65]
  d[64] (OUTPUT)     EXPECT[0]          q[64]
  d[63] (OUTPUT)     EXPECT[3]          q[63]
  d[62] (OUTPUT)     EXPECT[2]          q[62]
  d[61] (OUTPUT)     EXPECT[1]          q[61]
  d[60] (OUTPUT)     EXPECT[0]          q[60]
  d[59] (OUTPUT)     EXPECT[3]          q[59]
  d[58] (OUTPUT)     EXPECT[2]          q[58]
  d[57] (OUTPUT)     EXPECT[1]          q[57]
  d[56] (OUTPUT)     EXPECT[0]          q[56]
  d[55] (OUTPUT)     EXPECT[3]          q[55]
  d[54] (OUTPUT)     EXPECT[2]          q[54]
  d[53] (OUTPUT)     EXPECT[1]          q[53]
  d[52] (OUTPUT)     EXPECT[0]          q[52]
  d[51] (OUTPUT)     EXPECT[3]          q[51]
  d[50] (OUTPUT)     EXPECT[2]          q[50]
  d[49] (OUTPUT)     EXPECT[1]          q[49]
  d[48] (OUTPUT)     EXPECT[0]          q[48]
  d[47] (OUTPUT)     EXPECT[3]          q[47]
  d[46] (OUTPUT)     EXPECT[2]          q[46]
  d[45] (OUTPUT)     EXPECT[1]          q[45]
  d[44] (OUTPUT)     EXPECT[0]          q[44]
  d[43] (OUTPUT)     EXPECT[3]          q[43]
  d[42] (OUTPUT)     EXPECT[2]          q[42]
  d[41] (OUTPUT)     EXPECT[1]          q[41]
  d[40] (OUTPUT)     EXPECT[0]          q[40]
  d[39] (OUTPUT)     EXPECT[3]          q[39]
  d[38] (OUTPUT)     EXPECT[2]          q[38]
  d[37] (OUTPUT)     EXPECT[1]          q[37]
  d[36] (OUTPUT)     EXPECT[0]          q[36]
  d[35] (OUTPUT)     EXPECT[3]          q[35]
  d[34] (OUTPUT)     EXPECT[2]          q[34]
  d[33] (OUTPUT)     EXPECT[1]          q[33]
  d[32] (OUTPUT)     EXPECT[0]          q[32]
  d[31] (OUTPUT)     EXPECT[3]          q[31]
  d[30] (OUTPUT)     EXPECT[2]          q[30]
  d[29] (OUTPUT)     EXPECT[1]          q[29]
  d[28] (OUTPUT)     EXPECT[0]          q[28]
  d[27] (OUTPUT)     EXPECT[3]          q[27]
  d[26] (OUTPUT)     EXPECT[2]          q[26]
  d[25] (OUTPUT)     EXPECT[1]          q[25]
  d[24] (OUTPUT)     EXPECT[0]          q[24]
  d[23] (OUTPUT)     EXPECT[3]          q[23]
  d[22] (OUTPUT)     EXPECT[2]          q[22]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[7]       adr[9]
  Address[8]                       RowAddress[6]       adr[8]
  Address[7]                       RowAddress[5]       adr[7]
  Address[6]                       RowAddress[4]       adr[6]
  Address[5]                       RowAddress[3]       adr[5]
  Address[4]                       RowAddress[2]       adr[4]
  Address[3]                       RowAddress[1]       adr[3]
  Address[2]                       RowAddress[0]       adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m36

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 
    GO_ID[22] <- LocalComparator[22] <- DATA[22] 
    GO_ID[23] <- LocalComparator[23] <- DATA[23] 
    GO_ID[24] <- LocalComparator[24] <- DATA[24] 
    GO_ID[25] <- LocalComparator[25] <- DATA[25] 
    GO_ID[26] <- LocalComparator[26] <- DATA[26] 
    GO_ID[27] <- LocalComparator[27] <- DATA[27] 
    GO_ID[28] <- LocalComparator[28] <- DATA[28] 
    GO_ID[29] <- LocalComparator[29] <- DATA[29] 
    GO_ID[30] <- LocalComparator[30] <- DATA[30] 
    GO_ID[31] <- LocalComparator[31] <- DATA[31] 
    GO_ID[32] <- LocalComparator[32] <- DATA[32] 
    GO_ID[33] <- LocalComparator[33] <- DATA[33] 
    GO_ID[34] <- LocalComparator[34] <- DATA[34] 
    GO_ID[35] <- LocalComparator[35] <- DATA[35] 
    GO_ID[36] <- LocalComparator[36] <- DATA[36] 
    GO_ID[37] <- LocalComparator[37] <- DATA[37] 
    GO_ID[38] <- LocalComparator[38] <- DATA[38] 
    GO_ID[39] <- LocalComparator[39] <- DATA[39] 
    GO_ID[40] <- LocalComparator[40] <- DATA[40] 
    GO_ID[41] <- LocalComparator[41] <- DATA[41] 
    GO_ID[42] <- LocalComparator[42] <- DATA[42] 
    GO_ID[43] <- LocalComparator[43] <- DATA[43] 
    GO_ID[44] <- LocalComparator[44] <- DATA[44] 
    GO_ID[45] <- LocalComparator[45] <- DATA[45] 
    GO_ID[46] <- LocalComparator[46] <- DATA[46] 
    GO_ID[47] <- LocalComparator[47] <- DATA[47] 
    GO_ID[48] <- LocalComparator[48] <- DATA[48] 
    GO_ID[49] <- LocalComparator[49] <- DATA[49] 
    GO_ID[50] <- LocalComparator[50] <- DATA[50] 
    GO_ID[51] <- LocalComparator[51] <- DATA[51] 
    GO_ID[52] <- LocalComparator[52] <- DATA[52] 
    GO_ID[53] <- LocalComparator[53] <- DATA[53] 
    GO_ID[54] <- LocalComparator[54] <- DATA[54] 
    GO_ID[55] <- LocalComparator[55] <- DATA[55] 
    GO_ID[56] <- LocalComparator[56] <- DATA[56] 
    GO_ID[57] <- LocalComparator[57] <- DATA[57] 
    GO_ID[58] <- LocalComparator[58] <- DATA[58] 
    GO_ID[59] <- LocalComparator[59] <- DATA[59] 
    GO_ID[60] <- LocalComparator[60] <- DATA[60] 
    GO_ID[61] <- LocalComparator[61] <- DATA[61] 
    GO_ID[62] <- LocalComparator[62] <- DATA[62] 
    GO_ID[63] <- LocalComparator[63] <- DATA[63] 
    GO_ID[64] <- LocalComparator[64] <- DATA[64] 
    GO_ID[65] <- LocalComparator[65] <- DATA[65] 
    GO_ID[66] <- LocalComparator[66] <- DATA[66] 
    GO_ID[67] <- LocalComparator[67] <- DATA[67] 
    GO_ID[68] <- LocalComparator[68] <- DATA[68] 
    GO_ID[69] <- LocalComparator[69] <- DATA[69] 
    GO_ID[70] <- LocalComparator[70] <- DATA[70] 
    GO_ID[71] <- LocalComparator[71] <- DATA[71] 

  Address Counter
  ---------------
  RowAddress[7:0] Countrange:           Maximum[8'b11111111]
                                        Minimum[8'b00000000]
  ColumnAddress[1:0] Countrange:        Maximum[2'b11]
                                        Minimum[2'b00]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[71] (INPUT)      WRITE[3]           din[71]
  d[70] (INPUT)      WRITE[2]           din[70]
  d[69] (INPUT)      WRITE[1]           din[69]
  d[68] (INPUT)      WRITE[0]           din[68]
  d[67] (INPUT)      WRITE[3]           din[67]
  d[66] (INPUT)      WRITE[2]           din[66]
  d[65] (INPUT)      WRITE[1]           din[65]
  d[64] (INPUT)      WRITE[0]           din[64]
  d[63] (INPUT)      WRITE[3]           din[63]
  d[62] (INPUT)      WRITE[2]           din[62]
  d[61] (INPUT)      WRITE[1]           din[61]
  d[60] (INPUT)      WRITE[0]           din[60]
  d[59] (INPUT)      WRITE[3]           din[59]
  d[58] (INPUT)      WRITE[2]           din[58]
  d[57] (INPUT)      WRITE[1]           din[57]
  d[56] (INPUT)      WRITE[0]           din[56]
  d[55] (INPUT)      WRITE[3]           din[55]
  d[54] (INPUT)      WRITE[2]           din[54]
  d[53] (INPUT)      WRITE[1]           din[53]
  d[52] (INPUT)      WRITE[0]           din[52]
  d[51] (INPUT)      WRITE[3]           din[51]
  d[50] (INPUT)      WRITE[2]           din[50]
  d[49] (INPUT)      WRITE[1]           din[49]
  d[48] (INPUT)      WRITE[0]           din[48]
  d[47] (INPUT)      WRITE[3]           din[47]
  d[46] (INPUT)      WRITE[2]           din[46]
  d[45] (INPUT)      WRITE[1]           din[45]
  d[44] (INPUT)      WRITE[0]           din[44]
  d[43] (INPUT)      WRITE[3]           din[43]
  d[42] (INPUT)      WRITE[2]           din[42]
  d[41] (INPUT)      WRITE[1]           din[41]
  d[40] (INPUT)      WRITE[0]           din[40]
  d[39] (INPUT)      WRITE[3]           din[39]
  d[38] (INPUT)      WRITE[2]           din[38]
  d[37] (INPUT)      WRITE[1]           din[37]
  d[36] (INPUT)      WRITE[0]           din[36]
  d[35] (INPUT)      WRITE[3]           din[35]
  d[34] (INPUT)      WRITE[2]           din[34]
  d[33] (INPUT)      WRITE[1]           din[33]
  d[32] (INPUT)      WRITE[0]           din[32]
  d[31] (INPUT)      WRITE[3]           din[31]
  d[30] (INPUT)      WRITE[2]           din[30]
  d[29] (INPUT)      WRITE[1]           din[29]
  d[28] (INPUT)      WRITE[0]           din[28]
  d[27] (INPUT)      WRITE[3]           din[27]
  d[26] (INPUT)      WRITE[2]           din[26]
  d[25] (INPUT)      WRITE[1]           din[25]
  d[24] (INPUT)      WRITE[0]           din[24]
  d[23] (INPUT)      WRITE[3]           din[23]
  d[22] (INPUT)      WRITE[2]           din[22]
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[71] (OUTPUT)     EXPECT[3]          q[71]
  d[70] (OUTPUT)     EXPECT[2]          q[70]
  d[69] (OUTPUT)     EXPECT[1]          q[69]
  d[68] (OUTPUT)     EXPECT[0]          q[68]
  d[67] (OUTPUT)     EXPECT[3]          q[67]
  d[66] (OUTPUT)     EXPECT[2]          q[66]
  d[65] (OUTPUT)     EXPECT[1]          q[65]
  d[64] (OUTPUT)     EXPECT[0]          q[64]
  d[63] (OUTPUT)     EXPECT[3]          q[63]
  d[62] (OUTPUT)     EXPECT[2]          q[62]
  d[61] (OUTPUT)     EXPECT[1]          q[61]
  d[60] (OUTPUT)     EXPECT[0]          q[60]
  d[59] (OUTPUT)     EXPECT[3]          q[59]
  d[58] (OUTPUT)     EXPECT[2]          q[58]
  d[57] (OUTPUT)     EXPECT[1]          q[57]
  d[56] (OUTPUT)     EXPECT[0]          q[56]
  d[55] (OUTPUT)     EXPECT[3]          q[55]
  d[54] (OUTPUT)     EXPECT[2]          q[54]
  d[53] (OUTPUT)     EXPECT[1]          q[53]
  d[52] (OUTPUT)     EXPECT[0]          q[52]
  d[51] (OUTPUT)     EXPECT[3]          q[51]
  d[50] (OUTPUT)     EXPECT[2]          q[50]
  d[49] (OUTPUT)     EXPECT[1]          q[49]
  d[48] (OUTPUT)     EXPECT[0]          q[48]
  d[47] (OUTPUT)     EXPECT[3]          q[47]
  d[46] (OUTPUT)     EXPECT[2]          q[46]
  d[45] (OUTPUT)     EXPECT[1]          q[45]
  d[44] (OUTPUT)     EXPECT[0]          q[44]
  d[43] (OUTPUT)     EXPECT[3]          q[43]
  d[42] (OUTPUT)     EXPECT[2]          q[42]
  d[41] (OUTPUT)     EXPECT[1]          q[41]
  d[40] (OUTPUT)     EXPECT[0]          q[40]
  d[39] (OUTPUT)     EXPECT[3]          q[39]
  d[38] (OUTPUT)     EXPECT[2]          q[38]
  d[37] (OUTPUT)     EXPECT[1]          q[37]
  d[36] (OUTPUT)     EXPECT[0]          q[36]
  d[35] (OUTPUT)     EXPECT[3]          q[35]
  d[34] (OUTPUT)     EXPECT[2]          q[34]
  d[33] (OUTPUT)     EXPECT[1]          q[33]
  d[32] (OUTPUT)     EXPECT[0]          q[32]
  d[31] (OUTPUT)     EXPECT[3]          q[31]
  d[30] (OUTPUT)     EXPECT[2]          q[30]
  d[29] (OUTPUT)     EXPECT[1]          q[29]
  d[28] (OUTPUT)     EXPECT[0]          q[28]
  d[27] (OUTPUT)     EXPECT[3]          q[27]
  d[26] (OUTPUT)     EXPECT[2]          q[26]
  d[25] (OUTPUT)     EXPECT[1]          q[25]
  d[24] (OUTPUT)     EXPECT[0]          q[24]
  d[23] (OUTPUT)     EXPECT[3]          q[23]
  d[22] (OUTPUT)     EXPECT[2]          q[22]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[9]                       RowAddress[7]       adr[9]
  Address[8]                       RowAddress[6]       adr[8]
  Address[7]                       RowAddress[5]       adr[7]
  Address[6]                       RowAddress[4]       adr[6]
  Address[5]                       RowAddress[3]       adr[5]
  Address[4]                       RowAddress[2]       adr[4]
  Address[3]                       RowAddress[1]       adr[3]
  Address[2]                       RowAddress[0]       adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m37

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 
    GO_ID[22] <- LocalComparator[22] <- DATA[22] 
    GO_ID[23] <- LocalComparator[23] <- DATA[23] 
    GO_ID[24] <- LocalComparator[24] <- DATA[24] 
    GO_ID[25] <- LocalComparator[25] <- DATA[25] 
    GO_ID[26] <- LocalComparator[26] <- DATA[26] 
    GO_ID[27] <- LocalComparator[27] <- DATA[27] 
    GO_ID[28] <- LocalComparator[28] <- DATA[28] 
    GO_ID[29] <- LocalComparator[29] <- DATA[29] 
    GO_ID[30] <- LocalComparator[30] <- DATA[30] 
    GO_ID[31] <- LocalComparator[31] <- DATA[31] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[1:0] Countrange:        Maximum[2'b11]
                                        Minimum[2'b00]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[31] (INPUT)      WRITE[3]           din[31]
  d[30] (INPUT)      WRITE[2]           din[30]
  d[29] (INPUT)      WRITE[1]           din[29]
  d[28] (INPUT)      WRITE[0]           din[28]
  d[27] (INPUT)      WRITE[3]           din[27]
  d[26] (INPUT)      WRITE[2]           din[26]
  d[25] (INPUT)      WRITE[1]           din[25]
  d[24] (INPUT)      WRITE[0]           din[24]
  d[23] (INPUT)      WRITE[3]           din[23]
  d[22] (INPUT)      WRITE[2]           din[22]
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[31] (OUTPUT)     EXPECT[3]          q[31]
  d[30] (OUTPUT)     EXPECT[2]          q[30]
  d[29] (OUTPUT)     EXPECT[1]          q[29]
  d[28] (OUTPUT)     EXPECT[0]          q[28]
  d[27] (OUTPUT)     EXPECT[3]          q[27]
  d[26] (OUTPUT)     EXPECT[2]          q[26]
  d[25] (OUTPUT)     EXPECT[1]          q[25]
  d[24] (OUTPUT)     EXPECT[0]          q[24]
  d[23] (OUTPUT)     EXPECT[3]          q[23]
  d[22] (OUTPUT)     EXPECT[2]          q[22]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[8]                       RowAddress[6]       adr[8]
  Address[7]                       RowAddress[5]       adr[7]
  Address[6]                       RowAddress[4]       adr[6]
  Address[5]                       RowAddress[3]       adr[5]
  Address[4]                       RowAddress[2]       adr[4]
  Address[3]                       RowAddress[1]       adr[3]
  Address[2]                       RowAddress[0]       adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m38

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 
    GO_ID[22] <- LocalComparator[22] <- DATA[22] 
    GO_ID[23] <- LocalComparator[23] <- DATA[23] 
    GO_ID[24] <- LocalComparator[24] <- DATA[24] 
    GO_ID[25] <- LocalComparator[25] <- DATA[25] 
    GO_ID[26] <- LocalComparator[26] <- DATA[26] 
    GO_ID[27] <- LocalComparator[27] <- DATA[27] 
    GO_ID[28] <- LocalComparator[28] <- DATA[28] 
    GO_ID[29] <- LocalComparator[29] <- DATA[29] 
    GO_ID[30] <- LocalComparator[30] <- DATA[30] 
    GO_ID[31] <- LocalComparator[31] <- DATA[31] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[1:0] Countrange:        Maximum[2'b11]
                                        Minimum[2'b00]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[31] (INPUT)      WRITE[3]           din[31]
  d[30] (INPUT)      WRITE[2]           din[30]
  d[29] (INPUT)      WRITE[1]           din[29]
  d[28] (INPUT)      WRITE[0]           din[28]
  d[27] (INPUT)      WRITE[3]           din[27]
  d[26] (INPUT)      WRITE[2]           din[26]
  d[25] (INPUT)      WRITE[1]           din[25]
  d[24] (INPUT)      WRITE[0]           din[24]
  d[23] (INPUT)      WRITE[3]           din[23]
  d[22] (INPUT)      WRITE[2]           din[22]
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[31] (OUTPUT)     EXPECT[3]          q[31]
  d[30] (OUTPUT)     EXPECT[2]          q[30]
  d[29] (OUTPUT)     EXPECT[1]          q[29]
  d[28] (OUTPUT)     EXPECT[0]          q[28]
  d[27] (OUTPUT)     EXPECT[3]          q[27]
  d[26] (OUTPUT)     EXPECT[2]          q[26]
  d[25] (OUTPUT)     EXPECT[1]          q[25]
  d[24] (OUTPUT)     EXPECT[0]          q[24]
  d[23] (OUTPUT)     EXPECT[3]          q[23]
  d[22] (OUTPUT)     EXPECT[2]          q[22]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[8]                       RowAddress[6]       adr[8]
  Address[7]                       RowAddress[5]       adr[7]
  Address[6]                       RowAddress[4]       adr[6]
  Address[5]                       RowAddress[3]       adr[5]
  Address[4]                       RowAddress[2]       adr[4]
  Address[3]                       RowAddress[1]       adr[3]
  Address[2]                       RowAddress[0]       adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m39

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 
    GO_ID[22] <- LocalComparator[22] <- DATA[22] 
    GO_ID[23] <- LocalComparator[23] <- DATA[23] 
    GO_ID[24] <- LocalComparator[24] <- DATA[24] 
    GO_ID[25] <- LocalComparator[25] <- DATA[25] 
    GO_ID[26] <- LocalComparator[26] <- DATA[26] 
    GO_ID[27] <- LocalComparator[27] <- DATA[27] 
    GO_ID[28] <- LocalComparator[28] <- DATA[28] 
    GO_ID[29] <- LocalComparator[29] <- DATA[29] 
    GO_ID[30] <- LocalComparator[30] <- DATA[30] 
    GO_ID[31] <- LocalComparator[31] <- DATA[31] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[1:0] Countrange:        Maximum[2'b11]
                                        Minimum[2'b00]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[31] (INPUT)      WRITE[3]           din[31]
  d[30] (INPUT)      WRITE[2]           din[30]
  d[29] (INPUT)      WRITE[1]           din[29]
  d[28] (INPUT)      WRITE[0]           din[28]
  d[27] (INPUT)      WRITE[3]           din[27]
  d[26] (INPUT)      WRITE[2]           din[26]
  d[25] (INPUT)      WRITE[1]           din[25]
  d[24] (INPUT)      WRITE[0]           din[24]
  d[23] (INPUT)      WRITE[3]           din[23]
  d[22] (INPUT)      WRITE[2]           din[22]
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[31] (OUTPUT)     EXPECT[3]          q[31]
  d[30] (OUTPUT)     EXPECT[2]          q[30]
  d[29] (OUTPUT)     EXPECT[1]          q[29]
  d[28] (OUTPUT)     EXPECT[0]          q[28]
  d[27] (OUTPUT)     EXPECT[3]          q[27]
  d[26] (OUTPUT)     EXPECT[2]          q[26]
  d[25] (OUTPUT)     EXPECT[1]          q[25]
  d[24] (OUTPUT)     EXPECT[0]          q[24]
  d[23] (OUTPUT)     EXPECT[3]          q[23]
  d[22] (OUTPUT)     EXPECT[2]          q[22]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[8]                       RowAddress[6]       adr[8]
  Address[7]                       RowAddress[5]       adr[7]
  Address[6]                       RowAddress[4]       adr[6]
  Address[5]                       RowAddress[3]       adr[5]
  Address[4]                       RowAddress[2]       adr[4]
  Address[3]                       RowAddress[1]       adr[3]
  Address[2]                       RowAddress[0]       adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Memory:                                 m40

  Status Information
  ------------------
    DataComparatorMap
    -----------------
    -----------------
    GO_ID[0] <- LocalComparator[0] <- DATA[0] 
    GO_ID[1] <- LocalComparator[1] <- DATA[1] 
    GO_ID[2] <- LocalComparator[2] <- DATA[2] 
    GO_ID[3] <- LocalComparator[3] <- DATA[3] 
    GO_ID[4] <- LocalComparator[4] <- DATA[4] 
    GO_ID[5] <- LocalComparator[5] <- DATA[5] 
    GO_ID[6] <- LocalComparator[6] <- DATA[6] 
    GO_ID[7] <- LocalComparator[7] <- DATA[7] 
    GO_ID[8] <- LocalComparator[8] <- DATA[8] 
    GO_ID[9] <- LocalComparator[9] <- DATA[9] 
    GO_ID[10] <- LocalComparator[10] <- DATA[10] 
    GO_ID[11] <- LocalComparator[11] <- DATA[11] 
    GO_ID[12] <- LocalComparator[12] <- DATA[12] 
    GO_ID[13] <- LocalComparator[13] <- DATA[13] 
    GO_ID[14] <- LocalComparator[14] <- DATA[14] 
    GO_ID[15] <- LocalComparator[15] <- DATA[15] 
    GO_ID[16] <- LocalComparator[16] <- DATA[16] 
    GO_ID[17] <- LocalComparator[17] <- DATA[17] 
    GO_ID[18] <- LocalComparator[18] <- DATA[18] 
    GO_ID[19] <- LocalComparator[19] <- DATA[19] 
    GO_ID[20] <- LocalComparator[20] <- DATA[20] 
    GO_ID[21] <- LocalComparator[21] <- DATA[21] 
    GO_ID[22] <- LocalComparator[22] <- DATA[22] 
    GO_ID[23] <- LocalComparator[23] <- DATA[23] 
    GO_ID[24] <- LocalComparator[24] <- DATA[24] 
    GO_ID[25] <- LocalComparator[25] <- DATA[25] 
    GO_ID[26] <- LocalComparator[26] <- DATA[26] 
    GO_ID[27] <- LocalComparator[27] <- DATA[27] 
    GO_ID[28] <- LocalComparator[28] <- DATA[28] 
    GO_ID[29] <- LocalComparator[29] <- DATA[29] 
    GO_ID[30] <- LocalComparator[30] <- DATA[30] 
    GO_ID[31] <- LocalComparator[31] <- DATA[31] 

  Address Counter
  ---------------
  RowAddress[6:0] Countrange:           Maximum[7'b1111111]
                                        Minimum[7'b0000000]
  ColumnAddress[1:0] Countrange:        Maximum[2'b11]
                                        Minimum[2'b00]

  Function Data Bus  Data Register Bit  Port
  ----------------   -----------------  ----
  d[31] (INPUT)      WRITE[3]           din[31]
  d[30] (INPUT)      WRITE[2]           din[30]
  d[29] (INPUT)      WRITE[1]           din[29]
  d[28] (INPUT)      WRITE[0]           din[28]
  d[27] (INPUT)      WRITE[3]           din[27]
  d[26] (INPUT)      WRITE[2]           din[26]
  d[25] (INPUT)      WRITE[1]           din[25]
  d[24] (INPUT)      WRITE[0]           din[24]
  d[23] (INPUT)      WRITE[3]           din[23]
  d[22] (INPUT)      WRITE[2]           din[22]
  d[21] (INPUT)      WRITE[1]           din[21]
  d[20] (INPUT)      WRITE[0]           din[20]
  d[19] (INPUT)      WRITE[3]           din[19]
  d[18] (INPUT)      WRITE[2]           din[18]
  d[17] (INPUT)      WRITE[1]           din[17]
  d[16] (INPUT)      WRITE[0]           din[16]
  d[15] (INPUT)      WRITE[3]           din[15]
  d[14] (INPUT)      WRITE[2]           din[14]
  d[13] (INPUT)      WRITE[1]           din[13]
  d[12] (INPUT)      WRITE[0]           din[12]
  d[11] (INPUT)      WRITE[3]           din[11]
  d[10] (INPUT)      WRITE[2]           din[10]
  d[9] (INPUT)       WRITE[1]           din[9]
  d[8] (INPUT)       WRITE[0]           din[8]
  d[7] (INPUT)       WRITE[3]           din[7]
  d[6] (INPUT)       WRITE[2]           din[6]
  d[5] (INPUT)       WRITE[1]           din[5]
  d[4] (INPUT)       WRITE[0]           din[4]
  d[3] (INPUT)       WRITE[3]           din[3]
  d[2] (INPUT)       WRITE[2]           din[2]
  d[1] (INPUT)       WRITE[1]           din[1]
  d[0] (INPUT)       WRITE[0]           din[0]
  d[31] (OUTPUT)     EXPECT[3]          q[31]
  d[30] (OUTPUT)     EXPECT[2]          q[30]
  d[29] (OUTPUT)     EXPECT[1]          q[29]
  d[28] (OUTPUT)     EXPECT[0]          q[28]
  d[27] (OUTPUT)     EXPECT[3]          q[27]
  d[26] (OUTPUT)     EXPECT[2]          q[26]
  d[25] (OUTPUT)     EXPECT[1]          q[25]
  d[24] (OUTPUT)     EXPECT[0]          q[24]
  d[23] (OUTPUT)     EXPECT[3]          q[23]
  d[22] (OUTPUT)     EXPECT[2]          q[22]
  d[21] (OUTPUT)     EXPECT[1]          q[21]
  d[20] (OUTPUT)     EXPECT[0]          q[20]
  d[19] (OUTPUT)     EXPECT[3]          q[19]
  d[18] (OUTPUT)     EXPECT[2]          q[18]
  d[17] (OUTPUT)     EXPECT[1]          q[17]
  d[16] (OUTPUT)     EXPECT[0]          q[16]
  d[15] (OUTPUT)     EXPECT[3]          q[15]
  d[14] (OUTPUT)     EXPECT[2]          q[14]
  d[13] (OUTPUT)     EXPECT[1]          q[13]
  d[12] (OUTPUT)     EXPECT[0]          q[12]
  d[11] (OUTPUT)     EXPECT[3]          q[11]
  d[10] (OUTPUT)     EXPECT[2]          q[10]
  d[9] (OUTPUT)      EXPECT[1]          q[9]
  d[8] (OUTPUT)      EXPECT[0]          q[8]
  d[7] (OUTPUT)      EXPECT[3]          q[7]
  d[6] (OUTPUT)      EXPECT[2]          q[6]
  d[5] (OUTPUT)      EXPECT[1]          q[5]
  d[4] (OUTPUT)      EXPECT[0]          q[4]
  d[3] (OUTPUT)      EXPECT[3]          q[3]
  d[2] (OUTPUT)      EXPECT[2]          q[2]
  d[1] (OUTPUT)      EXPECT[1]          q[1]
  d[0] (OUTPUT)      EXPECT[0]          q[0]

  Function Address Bus             Logical Bit         Port
  --------------------             -----------         ----
  Address[8]                       RowAddress[6]       adr[8]
  Address[7]                       RowAddress[5]       adr[7]
  Address[6]                       RowAddress[4]       adr[6]
  Address[5]                       RowAddress[3]       adr[5]
  Address[4]                       RowAddress[2]       adr[4]
  Address[3]                       RowAddress[1]       adr[3]
  Address[2]                       RowAddress[0]       adr[2]
  Address[1]                       ColumnAddress[1]    adr[1]
  Address[0]                       ColumnAddress[0]    adr[0]

  Test Port                        Logical Read/Write Ports
  ---------                        ------------------------
  0                                (All ports)


Summary of Operations                   
---------------------

  OperationSetFamily:                   DEFAULT

    OperationSet:                       SYNCCUSTOM


      Operation:                        NOOPERATION
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        NOOPERATIONPIPELINEDEPTH
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        WRITEDATA
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    11
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        READONE
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     11
        STROBEDATAOUT:                  10

      Operation:                        READONE_STRETCHED
        Tick:                           1234
        COLUMNADDRESSCOUNT:             0000
        ROWADDRESSCOUNT:                0000
        SWITCHADDRESSREGISTER:          0000
        INVERTEXPECTDATA:               0000
        INVERTWRITEDATA:                0000
        WRITEENABLE:                    0000
        READENABLE:                     1111
        STROBEDATAOUT:                  1000

      Operation:                        READTWO
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     11
        STROBEDATAOUT:                  11

      Operation:                        READMODIFYWRITE
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    01
        READENABLE:                     10
        STROBEDATAOUT:                  10

      Operation:                        READMODIFYWRITE_STRETCHED
        Tick:                           1234
        COLUMNADDRESSCOUNT:             0000
        ROWADDRESSCOUNT:                0000
        SWITCHADDRESSREGISTER:          0000
        INVERTEXPECTDATA:               0000
        INVERTWRITEDATA:                0000
        WRITEENABLE:                    0001
        READENABLE:                     1110
        STROBEDATAOUT:                  1000

      Operation:                        READMODIFYWRITEREAD
        Tick:                           123
        COLUMNADDRESSCOUNT:             000
        ROWADDRESSCOUNT:                000
        SWITCHADDRESSREGISTER:          000
        INVERTEXPECTDATA:               001
        INVERTWRITEDATA:                000
        WRITEENABLE:                    010
        READENABLE:                     101
        STROBEDATAOUT:                  101

      Operation:                        WRITEREAD
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    10
        READENABLE:                     01
        STROBEDATAOUT:                  01

      Operation:                        WRITEALLSEGON
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    11
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        WRITESEGEVENODD
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    11
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        WRITEALLSEGOFF
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    11
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        READSEG
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     10
        STROBEDATAOUT:                  10

      Operation:                        READWRITE_SHADOWWRITEREAD
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                01
        WRITEENABLE:                    01
        READENABLE:                     10
        STROBEDATAOUT:                  11

      Operation:                        READREAD_SHADOWWRITE
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     11
        STROBEDATAOUT:                  11

      Operation:                        WRITEREADDP
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    10
        READENABLE:                     01
        STROBEDATAOUT:                  01

      Operation:                        READMODIFYWRITEDP
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    01
        READENABLE:                     10
        STROBEDATAOUT:                  10

      Operation:                        READMODIFYWRITEREADDP
        Tick:                           123
        COLUMNADDRESSCOUNT:             000
        ROWADDRESSCOUNT:                000
        SWITCHADDRESSREGISTER:          000
        INVERTEXPECTDATA:               001
        INVERTWRITEDATA:                000
        WRITEENABLE:                    010
        READENABLE:                     101
        STROBEDATAOUT:                  101

      Operation:                        READTWODP
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     11
        STROBEDATAOUT:                  11

      Operation:                        NOOPERATION2
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        NOOPERATIONREAD
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     01
        STROBEDATAOUT:                  01

      Operation:                        NOOPERATIONWRITE
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    01
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        READNOOPERATION
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     10
        STROBEDATAOUT:                  10

      Operation:                        WRITENOOPERATION
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    10
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        WRITEFASTCOLUMN
        Tick:                           12
        COLUMNADDRESSCOUNT:             11
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    11
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        WRITEFASTROW
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                11
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    11
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        WRITEFASTDIAG
        Tick:                           12
        COLUMNADDRESSCOUNT:             11
        ROWADDRESSCOUNT:                11
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    11
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        READFASTCOLUMN
        Tick:                           12
        COLUMNADDRESSCOUNT:             11
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     11
        STROBEDATAOUT:                  11

      Operation:                        READFASTROW
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                11
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     11
        STROBEDATAOUT:                  11

      Operation:                        NOOPERATIONFASTCOLUMN
        Tick:                           12
        COLUMNADDRESSCOUNT:             11
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        NOOPERATIONADDR1WRITEADDR2
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          01
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    01
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        READADDR1WRITEADDR2
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          01
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    01
        READENABLE:                     10
        STROBEDATAOUT:                  10

      Operation:                        WRITEADDR1READADDR2
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          01
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    10
        READENABLE:                     01
        STROBEDATAOUT:                  01

      Operation:                        WRITEADDR1READADDR2INV
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          01
        INVERTEXPECTDATA:               01
        INVERTWRITEDATA:                00
        WRITEENABLE:                    10
        READENABLE:                     01
        STROBEDATAOUT:                  01

      Operation:                        READADDR1READADDR2
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          01
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     11
        STROBEDATAOUT:                  11

      Operation:                        READADDR1READADDR2INV
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          01
        INVERTEXPECTDATA:               01
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     11
        STROBEDATAOUT:                  11

      Operation:                        READMODIFYWRITENOCDP
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    01
        READENABLE:                     10
        STROBEDATAOUT:                  10

    OperationSet:                       SYNC

      Operation:                        NOOPERATION
        Tick:                           1234
        COLUMNADDRESSCOUNT:             0000
        ROWADDRESSCOUNT:                0000
        SWITCHADDRESSREGISTER:          0000
        INVERTEXPECTDATA:               0000
        INVERTWRITEDATA:                0000
        WRITEENABLE:                    0000
        READENABLE:                     0000
        STROBEDATAOUT:                  0000

      Operation:                        WRITE
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    11
        READENABLE:                     00
        STROBEDATAOUT:                  00

      Operation:                        READ
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    00
        READENABLE:                     11
        STROBEDATAOUT:                  01

      Operation:                        READMODIFYWRITE
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    01
        READENABLE:                     10
        STROBEDATAOUT:                  01

      Operation:                        WRITEREAD
        Tick:                           12
        COLUMNADDRESSCOUNT:             00
        ROWADDRESSCOUNT:                00
        SWITCHADDRESSREGISTER:          00
        INVERTEXPECTDATA:               00
        INVERTWRITEDATA:                00
        WRITEENABLE:                    10
        READENABLE:                     01
        STROBEDATAOUT:                  00


 Generating design files...
   Registering firebird7_in_gate1_tessent_mbist_c1_controller.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m1.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m1.icl for generation.
   Registering ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper.scan for generation.
   Registering ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper.syn for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m2.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m2.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m3.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m3.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m4.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m4.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m5.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m5.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m6.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m6.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m7.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m7.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m8.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m8.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m9.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m9.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m10.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m10.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m11.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m11.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m12.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m12.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m13.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m13.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m14.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m14.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m15.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m15.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m16.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m16.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m17.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m17.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m18.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m18.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m19.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m19.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m20.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m20.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m21.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m21.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m22.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m22.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m23.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m23.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m24.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m24.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m25.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m25.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m26.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m26.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m27.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m27.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m28.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m28.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m29.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m29.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m30.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m30.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m31.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m31.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m32.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m32.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m33.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m33.icl for generation.
   Registering ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper.scan for generation.
   Registering ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper.syn for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m34.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m34.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m35.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m35.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m36.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m36.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m37.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m37.icl for generation.
   Registering ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper.scan for generation.
   Registering ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper.syn for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m38.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m38.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m39.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m39.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m40.sv for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_interface_m40.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_controller.gtool_info for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_controller.icl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_controller.pdl for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1_controller.tcd for generation.
   Registering firebird7_in_gate1_tessent_mbist_c1.designa for generation.
   Generating controller module:                     /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_controller.sv
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m1.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m1.icl
   Generating memory scan model:                     /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper.scan
   Generating memory synthesis model:                /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper.syn
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m2.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m2.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m3.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m3.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m4.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m4.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m5.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m5.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m6.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m6.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m7.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m7.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m8.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m8.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m9.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m9.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m10.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m10.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m11.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m11.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m12.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m12.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m13.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m13.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m14.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m14.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m15.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m15.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m16.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m16.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m17.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m17.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m18.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m18.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m19.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m19.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m20.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m20.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m21.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m21.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m22.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m22.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m23.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m23.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m24.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m24.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m25.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m25.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m26.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m26.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m27.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m27.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m28.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m28.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m29.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m29.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m30.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m30.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m31.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m31.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m32.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m32.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m33.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m33.icl
   Generating memory scan model:                     /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper.scan
   Generating memory synthesis model:                /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper.syn
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m34.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m34.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m35.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m35.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m36.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m36.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m37.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m37.icl
   Generating memory scan model:                     /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper.scan
   Generating memory synthesis model:                /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper.syn
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m38.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m38.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m39.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m39.icl
   Generating interface module:                      /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m40.sv
   Generating interface ICL:                         /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_interface_m40.icl
   Generating gtool_info file:                       /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_controller.gtool_info
   Generating ICL file:                              /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_controller.icl
   Generating PDL file:                              /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_controller.pdl
   Generating Tessent Instrument Description file:   /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1_controller.tcd
   Generating designa file:                          /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/firebird7_in_gate1_tessent_mbist_c1.designa

 Error Summary:

	Total Warnings	: 175

 Log file is /nfs/site/disks/zsc14.xne_irw_003/khiremat/clean_clone_learn_tessent/firebird7_in/tsdb_outdir/instruments/firebird7_in_gate1_mbist.instrument/membistipg.log_c1.

 Done.

