Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Fri Feb 23 19:08:08 2018
| Host             : luigilinux running 64-bit openSUSE Leap 42.3
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.231        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.159        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        9 |       --- |             --- |
| Slice Logic              |     0.008 |    21204 |       --- |             --- |
|   LUT as Logic           |     0.007 |     7741 |     20800 |           37.22 |
|   CARRY4                 |    <0.001 |      540 |      8150 |            6.63 |
|   LUT as Distributed RAM |    <0.001 |      172 |      9600 |            1.79 |
|   Register               |    <0.001 |     9193 |     41600 |           22.10 |
|   F7/F8 Muxes            |    <0.001 |      129 |     32600 |            0.40 |
|   LUT as Shift Register  |    <0.001 |      355 |      9600 |            3.70 |
|   Others                 |     0.000 |     1322 |       --- |             --- |
| Signals                  |     0.009 |    15509 |       --- |             --- |
| Block RAM                |     0.002 |       11 |        50 |           22.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| DSPs                     |     0.010 |       22 |        90 |           24.44 |
| I/O                      |    <0.001 |       20 |       106 |           18.87 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.231 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.063 |       0.053 |      0.010 |
| Vccaux    |       1.800 |     0.071 |       0.059 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                     | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------+
| clk_ap_design_1_clk_wiz_0_0                                                                | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0   |            10.0 |
| clk_vid_design_1_clk_wiz_0_0                                                               | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0  |            25.0 |
| clkfbout_design_1_clk_wiz_0_0                                                              | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs       |            33.0 |
| design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i               |            33.3 |
| design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE              | design_1_wrapper_i/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE      |            33.3 |
| sys_clock                                                                                  | sys_clock                                                                  |            10.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------+-----------+
| Name                                                                                 | Power (W) |
+--------------------------------------------------------------------------------------+-----------+
| main                                                                                 |     0.159 |
|   dbg_hub                                                                            |     0.002 |
|     inst                                                                             |     0.002 |
|       BSCANID.u_xsdbm_id                                                             |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                         |     0.001 |
|           U_ICON_INTERFACE                                                           |    <0.001 |
|             U_CMD1                                                                   |    <0.001 |
|             U_CMD2                                                                   |    <0.001 |
|             U_CMD3                                                                   |    <0.001 |
|             U_CMD4                                                                   |    <0.001 |
|             U_CMD5                                                                   |    <0.001 |
|             U_CMD6_RD                                                                |    <0.001 |
|               U_RD_FIFO                                                              |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                |    <0.001 |
|                   inst_fifo_gen                                                      |    <0.001 |
|                     gconvfifo.rf                                                     |    <0.001 |
|                       grf.rf                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                           gr1.gr1_int.rfwft                                          |    <0.001 |
|                           gras.rsts                                                  |    <0.001 |
|                           rpntr                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                           gwas.wsts                                                  |    <0.001 |
|                           wpntr                                                      |    <0.001 |
|                         gntv_or_sync_fifo.mem                                        |    <0.001 |
|                           gdm.dm_gen.dm                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                         |    <0.001 |
|                             RAM_reg_0_15_12_15                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                        |    <0.001 |
|                         rstblk                                                       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|             U_CMD6_WR                                                                |    <0.001 |
|               U_WR_FIFO                                                              |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                |    <0.001 |
|                   inst_fifo_gen                                                      |    <0.001 |
|                     gconvfifo.rf                                                     |    <0.001 |
|                       grf.rf                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                           gras.rsts                                                  |    <0.001 |
|                           rpntr                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                           gwas.wsts                                                  |    <0.001 |
|                           wpntr                                                      |    <0.001 |
|                         gntv_or_sync_fifo.mem                                        |    <0.001 |
|                           gdm.dm_gen.dm                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                         |    <0.001 |
|                             RAM_reg_0_15_12_15                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                        |    <0.001 |
|                         rstblk                                                       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|             U_CMD7_CTL                                                               |    <0.001 |
|             U_CMD7_STAT                                                              |    <0.001 |
|             U_STATIC_STATUS                                                          |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                  |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                             |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                      |    <0.001 |
|             U_RD_ABORT_FLAG                                                          |    <0.001 |
|             U_RD_REQ_FLAG                                                            |    <0.001 |
|             U_TIMER                                                                  |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                              |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                         |    <0.001 |
|         CORE_XSDB.U_ICON                                                             |    <0.001 |
|           U_CMD                                                                      |    <0.001 |
|           U_STAT                                                                     |    <0.001 |
|           U_SYNC                                                                     |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                              |    <0.001 |
|   design_1_wrapper_i                                                                 |     0.150 |
|     design_1_i                                                                       |     0.150 |
|       axi_gpio_0                                                                     |    <0.001 |
|         U0                                                                           |    <0.001 |
|           AXI_LITE_IPIF_I                                                            |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|               I_DECODER                                                              |    <0.001 |
|           gpio_core_1                                                                |    <0.001 |
|             Dual.INPUT_DOUBLE_REGS5                                                  |    <0.001 |
|       axi_uartlite_0                                                                 |    <0.001 |
|         U0                                                                           |    <0.001 |
|           AXI_LITE_IPIF_I                                                            |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|               I_DECODER                                                              |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |     0.000 |
|           UARTLITE_CORE_I                                                            |    <0.001 |
|             BAUD_RATE_I                                                              |    <0.001 |
|             UARTLITE_RX_I                                                            |    <0.001 |
|               DELAY_16_I                                                             |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|               SRL_FIFO_I                                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                   DYNSHREG_F_I                                                       |    <0.001 |
|             UARTLITE_TX_I                                                            |    <0.001 |
|               MID_START_BIT_SRL16_I                                                  |    <0.001 |
|               SRL_FIFO_I                                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                   DYNSHREG_F_I                                                       |    <0.001 |
|       clk_wiz_0                                                                      |     0.106 |
|         inst                                                                         |     0.106 |
|       mdm_1                                                                          |    <0.001 |
|         U0                                                                           |    <0.001 |
|           MDM_Core_I1                                                                |    <0.001 |
|             JTAG_CONTROL_I                                                           |    <0.001 |
|               Use_BSCAN.FDC_I                                                        |    <0.001 |
|               Use_BSCAN.SYNC_FDRE                                                    |    <0.001 |
|               Use_Config_SRL16E.SRL16E_1                                             |    <0.001 |
|               Use_Config_SRL16E.SRL16E_2                                             |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_1                                              |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_2                                              |    <0.001 |
|           No_Dbg_Reg_Access.BUFG_DRCK                                                |    <0.001 |
|           Use_E2.BSCAN_I                                                             |    <0.001 |
|       microblaze_0                                                                   |     0.006 |
|         U0                                                                           |     0.006 |
|           MicroBlaze_Core_I                                                          |     0.006 |
|             Area.Core                                                                |     0.006 |
|               Byte_Doublet_Handle_I                                                  |    <0.001 |
|                 BYTE_0_1_I                                                           |    <0.001 |
|                   Using_FPGA.Native                                                  |    <0.001 |
|                 BYTE_2_3_I                                                           |    <0.001 |
|                   Using_FPGA.Native                                                  |    <0.001 |
|                 LOW_ADDR_OUT_LUT6                                                    |    <0.001 |
|                   Using_FPGA.Native                                                  |    <0.001 |
|                 byte_selects_i_INST                                                  |    <0.001 |
|                   Using_FPGA.Native                                                  |    <0.001 |
|                 low_addr_i_INST                                                      |    <0.001 |
|                   Using_FPGA.Native                                                  |    <0.001 |
|               Data_Flow_I                                                            |     0.004 |
|                 ALU_I                                                                |    <0.001 |
|                   No_Carry_Decoding.CarryIn_MUXCY                                    |    <0.001 |
|                   No_Carry_Decoding.alu_carry_select_LUT                             |     0.000 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                  |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                             |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Last_Bit.MULT_AND_I                                              |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                     Last_Bit.Pre_MUXCY_I                                             |    <0.001 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 MSR_Reg_I                                                            |    <0.001 |
|                   MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                       |    <0.001 |
|                     MSR_I                                                            |    <0.001 |
|                   MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                       |    <0.001 |
|                     MSR_I                                                            |    <0.001 |
|                   MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                       |    <0.001 |
|                     MSR_I                                                            |    <0.001 |
|                 Operand_Select_I                                                     |    <0.001 |
|                   OpSelect_Bits[0].Operand_Select_Bit_I                              |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[10].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[11].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[12].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[13].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[14].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[15].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[16].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[17].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[18].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[19].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[1].Operand_Select_Bit_I                              |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[20].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[21].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[22].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[23].Operand_Select_Bit_I                             |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[24].Operand_Select_Bit_I                             |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[25].Operand_Select_Bit_I                             |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[26].Operand_Select_Bit_I                             |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[27].Operand_Select_Bit_I                             |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[28].Operand_Select_Bit_I                             |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[29].Operand_Select_Bit_I                             |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[2].Operand_Select_Bit_I                              |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[30].Operand_Select_Bit_I                             |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[31].Operand_Select_Bit_I                             |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[3].Operand_Select_Bit_I                              |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[4].Operand_Select_Bit_I                              |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[5].Operand_Select_Bit_I                              |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[6].Operand_Select_Bit_I                              |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[7].Operand_Select_Bit_I                              |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[8].Operand_Select_Bit_I                              |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                   OpSelect_Bits[9].Operand_Select_Bit_I                              |    <0.001 |
|                     Only_PC.Op1_LUT6                                                 |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Op1_DFF                                                          |    <0.001 |
|                     Op1_Reg_DFF                                                      |    <0.001 |
|                     Op2_DFF                                                          |    <0.001 |
|                 PC_Module_I                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                             |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |    <0.001 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |    <0.001 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |    <0.001 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                             |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |    <0.001 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |    <0.001 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |    <0.001 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                             |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     Reset_DFF.PC_IF_DFF                                              |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                   All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                            |    <0.001 |
|                     MUXCY_XOR_I                                                      |    <0.001 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     Reset_DFF.PC_IF_DFF                                              |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                   All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                             |    <0.001 |
|                     MUXCY_XOR_I                                                      |    <0.001 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                             |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                             |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                             |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                             |    <0.001 |
|                     MUXCY_XOR_I                                                      |    <0.001 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                             |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                             |    <0.001 |
|                     MUXCY_XOR_I                                                      |     0.000 |
|                     NewPC_Mux                                                        |    <0.001 |
|                     PC_EX_DFF                                                        |    <0.001 |
|                     PC_OF_Buffer                                                     |    <0.001 |
|                     SUM_I                                                            |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 Register_File_I                                                      |     0.001 |
|                   Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                      |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                      |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                      |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                     |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                      |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                      |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                      |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                      |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                      |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                      |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                   Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                      |    <0.001 |
|                     RegFile_X1                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     RegFile_X2                                                       |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                 Result_Mux_I                                                         |    <0.001 |
|                   Result_Mux_Bits[0].Result_Mux_Bit_I                                |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[10].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[11].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[12].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[13].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[14].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[15].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[16].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[17].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[18].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[19].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[1].Result_Mux_Bit_I                                |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[20].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[21].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[22].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[23].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[24].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[25].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[26].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[27].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[28].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[29].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[2].Result_Mux_Bit_I                                |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[30].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[31].Result_Mux_Bit_I                               |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[3].Result_Mux_Bit_I                                |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[4].Result_Mux_Bit_I                                |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[5].Result_Mux_Bit_I                                |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[6].Result_Mux_Bit_I                                |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[7].Result_Mux_Bit_I                                |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[8].Result_Mux_Bit_I                                |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                   Result_Mux_Bits[9].Result_Mux_Bit_I                                |    <0.001 |
|                     Data_Shift_Mux                                                   |    <0.001 |
|                     EX_Result_DFF                                                    |    <0.001 |
|                     Mul_ALU_Mux                                                      |    <0.001 |
|                 Shift_Logic_Module_I                                                 |    <0.001 |
|                   Shift_Logic_Bits[0].Shift_Logic_Bit_I                              |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[10].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[11].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[12].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[13].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[14].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[15].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[16].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[17].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[18].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[19].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[1].Shift_Logic_Bit_I                              |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[20].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[21].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[22].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[23].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[24].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[25].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[26].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[27].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[28].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[29].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[2].Shift_Logic_Bit_I                              |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[30].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[31].Shift_Logic_Bit_I                             |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[3].Shift_Logic_Bit_I                              |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[4].Shift_Logic_Bit_I                              |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[5].Shift_Logic_Bit_I                              |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[6].Shift_Logic_Bit_I                              |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[7].Shift_Logic_Bit_I                              |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[8].Shift_Logic_Bit_I                              |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                   Shift_Logic_Bits[9].Shift_Logic_Bit_I                              |    <0.001 |
|                     Logic_LUT                                                        |    <0.001 |
|                     Shift_LUT                                                        |    <0.001 |
|                     Shift_Logic_Mux                                                  |    <0.001 |
|                 Zero_Detect_I                                                        |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                           |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                            |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                            |    <0.001 |
|               Decode_I                                                               |    <0.001 |
|                 PreFetch_Buffer_I                                                    |    <0.001 |
|                   Buffer_DFFs[1].FDS_I                                               |    <0.001 |
|                   Buffer_DFFs[1].MUXCY_XOR_I                                         |     0.000 |
|                   Buffer_DFFs[2].FDS_I                                               |    <0.001 |
|                   Buffer_DFFs[2].MUXCY_XOR_I                                         |     0.000 |
|                   Buffer_DFFs[3].FDS_I                                               |    <0.001 |
|                   Buffer_DFFs[3].MUXCY_XOR_I                                         |     0.000 |
|                   PreFetch_Buffers[0].SRL16E_I                                       |    <0.001 |
|                   PreFetch_Buffers[10].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[11].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[12].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[13].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[14].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[15].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[16].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[17].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[18].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[19].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[1].SRL16E_I                                       |    <0.001 |
|                   PreFetch_Buffers[20].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[21].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[22].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[23].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[24].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[25].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[26].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[27].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[28].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[29].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[2].SRL16E_I                                       |    <0.001 |
|                   PreFetch_Buffers[30].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[31].SRL16E_I                                      |    <0.001 |
|                   PreFetch_Buffers[3].SRL16E_I                                       |    <0.001 |
|                   PreFetch_Buffers[4].SRL16E_I                                       |    <0.001 |
|                   PreFetch_Buffers[5].SRL16E_I                                       |    <0.001 |
|                   PreFetch_Buffers[6].SRL16E_I                                       |    <0.001 |
|                   PreFetch_Buffers[7].SRL16E_I                                       |    <0.001 |
|                   PreFetch_Buffers[8].SRL16E_I                                       |    <0.001 |
|                   PreFetch_Buffers[9].SRL16E_I                                       |    <0.001 |
|                   of_valid_FDR_I                                                     |    <0.001 |
|                 Using_FPGA.ALU_Carry_FDRE                                            |    <0.001 |
|                 Using_FPGA.ALU_Carry_MUXCY                                           |    <0.001 |
|                 Using_FPGA.ALU_OP0_FDRE                                              |    <0.001 |
|                 Using_FPGA.ALU_OP1_FDRE                                              |    <0.001 |
|                 Using_FPGA.Correct_Carry_MUXCY                                       |    <0.001 |
|                 Using_FPGA.Force1_FDRE                                               |    <0.001 |
|                 Using_FPGA.Force2_FDRE                                               |    <0.001 |
|                 Using_FPGA.Force_Val1_FDRE                                           |    <0.001 |
|                 Using_FPGA.Force_Val2_FDRSE                                          |    <0.001 |
|                 Using_FPGA.I_correct_Carry_Select                                    |     0.000 |
|                 Using_FPGA.Intr_Carry_MUXCY                                          |     0.000 |
|                 Using_FPGA.MULT_AND_I                                                |    <0.001 |
|                 Using_FPGA.MUXCY_JUMP_CARRY                                          |     0.000 |
|                 Using_FPGA.MUXCY_JUMP_CARRY2                                         |    <0.001 |
|                 Using_FPGA.MUXCY_JUMP_CARRY3                                         |    <0.001 |
|                 Using_FPGA.New_Carry_MUXCY                                           |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_1                                   |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_2                                   |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_3                                   |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_4                                   |    <0.001 |
|                 Using_FPGA.Reg_Test_Equal_FDSE                                       |    <0.001 |
|                 Using_FPGA.Reg_Test_Equal_N_FDRE                                     |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT1                                         |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT2                                         |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT3                                         |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT4                                         |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT1                                         |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT2                                         |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT3                                         |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT4                                         |    <0.001 |
|                 Using_FPGA.Use_Reg_Neg_DI_FDRE                                       |    <0.001 |
|                 Using_FPGA.Use_Reg_Neg_S_FDRE                                        |    <0.001 |
|                 Using_FPGA.clean_iReady_MuxCY                                        |    <0.001 |
|                 Using_FPGA.force_di1_LUT3                                            |    <0.001 |
|                 Using_FPGA.force_di2_LUT4                                            |    <0.001 |
|                 Using_FPGA.force_jump1_LUT3                                          |    <0.001 |
|                 Using_FPGA.force_jump2_LUT4                                          |    <0.001 |
|                 Using_FPGA.iFetch_MuxCY_1                                            |     0.000 |
|                 Using_FPGA.iFetch_MuxCY_2                                            |    <0.001 |
|                 Using_FPGA.iFetch_MuxCY_3                                            |    <0.001 |
|                 Using_FPGA.of_PipeRun_MuxCY_1                                        |    <0.001 |
|                 Using_FPGA.of_PipeRun_Select_LUT5                                    |    <0.001 |
|                 Using_FPGA.of_PipeRun_without_dready_LUT5                            |    <0.001 |
|                 write_Reg_I_LUT                                                      |    <0.001 |
|               Implement_Debug_Logic.Master_Core.Debug_Area                           |    <0.001 |
|                 Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                              |    <0.001 |
|                 Area_Debug_Control.Stop_CPU_FDRSE                                    |    <0.001 |
|                 Area_Debug_Control.Stop_Instr_Fetch_FDRSE                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_1                                             |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_2                                             |     0.000 |
|                 Serial_Dbg_Intf.SRL16E_3                                             |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                             |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_7                                             |     0.000 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                     |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                         |    <0.001 |
|                   sync_bits[0].sync_bit                                              |    <0.001 |
|                 Serial_Dbg_Intf.sync_pause                                           |     0.000 |
|                 Serial_Dbg_Intf.sync_running_clock                                   |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                          |    <0.001 |
|                   sync_bits[0].sync_bit                                              |    <0.001 |
|                   sync_bits[1].sync_bit                                              |    <0.001 |
|                   sync_bits[2].sync_bit                                              |    <0.001 |
|                   sync_bits[3].sync_bit                                              |    <0.001 |
|                   sync_bits[4].sync_bit                                              |    <0.001 |
|                   sync_bits[5].sync_bit                                              |    <0.001 |
|                   sync_bits[6].sync_bit                                              |    <0.001 |
|                   sync_bits[7].sync_bit                                              |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                           |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                        |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I |    <0.001 |
|                   Compare[0].MUXCY_I                                                 |    <0.001 |
|                   Compare[0].SRLC16E_I                                               |    <0.001 |
|                   Compare[1].MUXCY_I                                                 |     0.000 |
|                   Compare[1].SRLC16E_I                                               |    <0.001 |
|                   Compare[2].MUXCY_I                                                 |     0.000 |
|                   Compare[2].SRLC16E_I                                               |    <0.001 |
|                   Compare[3].MUXCY_I                                                 |     0.000 |
|                   Compare[3].SRLC16E_I                                               |    <0.001 |
|                   Compare[4].MUXCY_I                                                 |    <0.001 |
|                   Compare[4].SRLC16E_I                                               |    <0.001 |
|                   Compare[5].MUXCY_I                                                 |     0.000 |
|                   Compare[5].SRLC16E_I                                               |    <0.001 |
|                   Compare[6].MUXCY_I                                                 |     0.000 |
|                   Compare[6].SRLC16E_I                                               |    <0.001 |
|                   Compare[7].MUXCY_I                                                 |     0.000 |
|                   Compare[7].SRLC16E_I                                               |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                   |    <0.001 |
|               Using_Ext_Databus.DAXI_Interface_I1                                    |    <0.001 |
|               instr_mux_I1                                                           |    <0.001 |
|                 Mux_LD.LD_inst                                                       |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                            |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                            |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                            |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                            |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                            |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                            |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|             Reset_DFF                                                                |    <0.001 |
|             Using_Async_Wakeup_0.Wakeup_DFF                                          |    <0.001 |
|             Using_Async_Wakeup_1.Wakeup_DFF                                          |    <0.001 |
|       microblaze_0_axi_periph                                                        |     0.002 |
|         xbar                                                                         |     0.002 |
|           inst                                                                       |     0.002 |
|             gen_sasd.crossbar_sasd_0                                                 |     0.002 |
|               addr_arbiter_inst                                                      |     0.001 |
|               gen_decerr.decerr_slave_inst                                           |    <0.001 |
|               reg_slice_r                                                            |    <0.001 |
|               splitter_ar                                                            |    <0.001 |
|               splitter_aw                                                            |    <0.001 |
|       microblaze_0_local_memory                                                      |    <0.001 |
|         dlmb_bram_if_cntlr                                                           |    <0.001 |
|           U0                                                                         |    <0.001 |
|         dlmb_v10                                                                     |     0.000 |
|           U0                                                                         |     0.000 |
|         ilmb_bram_if_cntlr                                                           |    <0.001 |
|           U0                                                                         |    <0.001 |
|         ilmb_v10                                                                     |     0.000 |
|           U0                                                                         |     0.000 |
|         lmb_bram                                                                     |    <0.001 |
|           U0                                                                         |    <0.001 |
|             inst_blk_mem_gen                                                         |    <0.001 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |    <0.001 |
|                 valid.cstr                                                           |    <0.001 |
|                   ramloop[0].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[1].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[2].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[3].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|       proc_sys_reset_0                                                               |    <0.001 |
|         U0                                                                           |    <0.001 |
|           EXT_LPF                                                                    |    <0.001 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT                                               |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|           SEQ                                                                        |    <0.001 |
|             SEQ_COUNTER                                                              |    <0.001 |
|       rst_clk_wiz_0_100M                                                             |    <0.001 |
|         U0                                                                           |    <0.001 |
|           EXT_LPF                                                                    |    <0.001 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT                                               |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|           SEQ                                                                        |    <0.001 |
|             SEQ_COUNTER                                                              |    <0.001 |
|       v_axi4s_vid_out_0                                                              |     0.001 |
|         inst                                                                         |     0.001 |
|           COUPLER_INST                                                               |    <0.001 |
|             generate_async_fifo.FIFO_INST                                            |    <0.001 |
|               XPM_FIFO_ASYNC_INST                                                    |    <0.001 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                 |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                      |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                          |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                          |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                       |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                   |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                      |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                    |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                        |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                      |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                      |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26                      |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                       |    <0.001 |
|                   rdp_inst                                                           |    <0.001 |
|                   rdpp1_inst                                                         |    <0.001 |
|                   rst_d1_inst                                                        |    <0.001 |
|                   wrp_inst                                                           |    <0.001 |
|                   wrpp1_inst                                                         |    <0.001 |
|                   wrpp2_inst                                                         |    <0.001 |
|                   xpm_fifo_rst_inst                                                  |    <0.001 |
|                     gen_rst_ic.rrst_rd_inst                                          |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst                                  |    <0.001 |
|                       gen_pipe_bit[2].pipe_bit_inst                                  |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                          |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                          |    <0.001 |
|                     gen_rst_ic.wrst_wr_inst                                          |    <0.001 |
|                       gen_pipe_bit[0].pipe_bit_inst                                  |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst                                  |    <0.001 |
|           FORMATTER_INST                                                             |    <0.001 |
|           SYNC_INST                                                                  |    <0.001 |
|       v_tc_0                                                                         |    <0.001 |
|         U0                                                                           |    <0.001 |
|           U_TC_TOP                                                                   |    <0.001 |
|             GEN_GENERATOR.U_TC_GEN                                                   |    <0.001 |
|           U_VIDEO_CTRL                                                               |     0.000 |
|       v_tpg_0                                                                        |     0.012 |
|         inst                                                                         |     0.012 |
|           MultiPixStream2AXIvi_U0                                                    |     0.001 |
|             grp_reg_unsigned_short_s_fu_223                                          |    <0.001 |
|             grp_reg_unsigned_short_s_fu_229                                          |    <0.001 |
|           bckgndYUV_V_val_0_V_U                                                      |    <0.001 |
|             U_design_1_v_tpg_0_0_fifo_w8_d1_A_ram                                    |    <0.001 |
|           bckgndYUV_V_val_1_V_U                                                      |    <0.001 |
|             U_design_1_v_tpg_0_0_fifo_w8_d1_A_ram                                    |    <0.001 |
|           bckgndYUV_V_val_2_V_U                                                      |    <0.001 |
|             U_design_1_v_tpg_0_0_fifo_w8_d1_A_ram                                    |    <0.001 |
|           ovrlayYUV_V_val_0_V_U                                                      |    <0.001 |
|             U_design_1_v_tpg_0_0_fifo_w8_d1_A_ram                                    |    <0.001 |
|           ovrlayYUV_V_val_1_V_U                                                      |    <0.001 |
|             U_design_1_v_tpg_0_0_fifo_w8_d1_A_ram                                    |    <0.001 |
|           ovrlayYUV_V_val_2_V_U                                                      |    <0.001 |
|             U_design_1_v_tpg_0_0_fifo_w8_d1_A_ram                                    |    <0.001 |
|           tpgBackground_U0                                                           |     0.006 |
|             call_ret13_tpgPatternVerticalHo_fu_659                                   |    <0.001 |
|             call_ret15_tpgPRBS_fu_625                                                |    <0.001 |
|             call_ret16_tpgPatternDPColorRam_fu_614                                   |    <0.001 |
|             call_ret2_tpgPatternHorizontal_fu_707                                    |    <0.001 |
|             call_ret3_tpgPatternVerticalRa_fu_638                                    |    <0.001 |
|             grp_tpgPatternCheckerBoa_fu_503                                          |    <0.001 |
|               tpgBarSelRgb_g362_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColordEe_rom_U                        |    <0.001 |
|               tpgCheckerBoardArray_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternCheckerocq_rom_U                        |    <0.001 |
|             grp_tpgPatternColorBars_fu_590                                           |    <0.001 |
|               tpgBarSelRgb_b363_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom_U                        |    <0.001 |
|               tpgBarSelRgb_g360_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColordEe_rom_U                        |    <0.001 |
|               tpgBarSelRgb_r357_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColorcud_rom_U                        |    <0.001 |
|               tpgBarSelYuv_u351_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternCheckertde_rom_U                        |    <0.001 |
|               tpgBarSelYuv_v348_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternCheckersc4_rom_U                        |    <0.001 |
|               tpgBarSelYuv_y354_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U                        |    <0.001 |
|             grp_tpgPatternCrossHatch_fu_569                                          |    <0.001 |
|               grp_reg_ap_uint_10_s_fu_189                                            |    <0.001 |
|               whiYuv_1_U                                                             |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U                        |    <0.001 |
|             grp_tpgPatternDPColorSqu_fu_438                                          |    <0.001 |
|               DPtpgBarArray_U                                                        |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom_U                        |    <0.001 |
|               DPtpgBarSelRgb_CEA_g_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColorg8j_rom_U                        |    <0.001 |
|               DPtpgBarSelRgb_CEA_r_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColorfYi_rom_U                        |    <0.001 |
|               DPtpgBarSelRgb_VESA_4_U                                                |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColordEe_rom_U                        |    <0.001 |
|               DPtpgBarSelRgb_VESA_5_U                                                |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColorcud_rom_U                        |    <0.001 |
|               DPtpgBarSelYuv_601_u_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom_U                        |    <0.001 |
|               DPtpgBarSelYuv_601_v_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColorlbW_rom_U                        |    <0.001 |
|               DPtpgBarSelYuv_601_y_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColoribs_rom_U                        |    <0.001 |
|               DPtpgBarSelYuv_709_u_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColormb6_rom_U                        |    <0.001 |
|               DPtpgBarSelYuv_709_v_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColorncg_rom_U                        |    <0.001 |
|               DPtpgBarSelYuv_709_y_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U                        |    <0.001 |
|             grp_tpgPatternRainbow_fu_429                                             |    <0.001 |
|               tpgSinTableArray_9bi_1_U                                               |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U                        |    <0.001 |
|               v_tpg_mac_muladd_Aem_U42                                               |     0.000 |
|                 design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U                    |     0.000 |
|               v_tpg_mac_muladd_Bew_U43                                               |    <0.001 |
|                 design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U                    |    <0.001 |
|               v_tpg_mac_muladd_wdI_U38                                               |     0.000 |
|                 design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U                    |     0.000 |
|               v_tpg_mac_muladd_zec_U41                                               |     0.000 |
|                 design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U                    |     0.000 |
|             grp_tpgPatternSolidBlack_fu_698                                          |    <0.001 |
|               blkYuv_U                                                               |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U                        |    <0.001 |
|             grp_tpgPatternSolidBlue_fu_671                                           |    <0.001 |
|               bluYuv_U                                                               |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom_U                        |    <0.001 |
|             grp_tpgPatternSolidGreen_fu_680                                          |    <0.001 |
|               grnYuv_U                                                               |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom_U                        |    <0.001 |
|             grp_tpgPatternSolidRed_fu_650                                            |    <0.001 |
|               redYuv_U                                                               |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U                        |    <0.001 |
|             grp_tpgPatternSolidWhite_fu_689                                          |    <0.001 |
|               whiYuv_U                                                               |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U                        |    <0.001 |
|             grp_tpgPatternTartanColo_fu_536                                          |    <0.001 |
|               tpgBarSelRgb_b364_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColoreOg_rom_U                        |    <0.001 |
|               tpgBarSelRgb_g361_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColordEe_rom_U                        |    <0.001 |
|               tpgBarSelRgb_r358_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternDPColorcud_rom_U                        |    <0.001 |
|               tpgBarSelYuv_u352_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternCheckertde_rom_U                        |    <0.001 |
|               tpgBarSelYuv_v349_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternCheckersc4_rom_U                        |    <0.001 |
|               tpgBarSelYuv_y355_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U                        |    <0.001 |
|               tpgTartanBarArray_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternTartanCEe0_rom_U                        |    <0.001 |
|             grp_tpgPatternZonePlate_fu_483                                           |     0.003 |
|               v_tpg_am_addmul_1Mgi_U68                                               |     0.001 |
|                 design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6_U                    |     0.001 |
|               v_tpg_mac_muladd_Ngs_U69                                               |    <0.001 |
|                 design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U                    |    <0.001 |
|               v_tpg_mac_muladd_OgC_U70                                               |     0.001 |
|                 design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U                    |     0.001 |
|               v_tpg_mul_mul_9nsPgM_U71                                               |     0.000 |
|                 design_1_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U                    |     0.000 |
|           tpgForeground_U0                                                           |     0.002 |
|             grp_tpgPatternBox_fu_349                                                 |    <0.001 |
|             grp_tpgPatternCrossHair_fu_376                                           |    <0.001 |
|               whiYuv_2_U                                                             |    <0.001 |
|                 design_1_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U                        |    <0.001 |
|           v_tpg_CTRL_s_axi_U                                                         |     0.002 |
|       v_tpg_1                                                                        |     0.021 |
|         inst                                                                         |     0.021 |
|           AXIvideo2MultiPixStr_U0                                                    |     0.002 |
|             grp_reg_unsigned_short_s_fu_343                                          |    <0.001 |
|             grp_reg_unsigned_short_s_fu_349                                          |    <0.001 |
|           MultiPixStream2AXIvi_U0                                                    |    <0.001 |
|             grp_reg_unsigned_short_s_fu_223                                          |    <0.001 |
|             grp_reg_unsigned_short_s_fu_229                                          |    <0.001 |
|           bckgndYUV_V_val_0_V_U                                                      |    <0.001 |
|             U_design_1_v_tpg_0_1_fifo_w8_d1_A_ram                                    |    <0.001 |
|           bckgndYUV_V_val_1_V_U                                                      |    <0.001 |
|             U_design_1_v_tpg_0_1_fifo_w8_d1_A_ram                                    |    <0.001 |
|           bckgndYUV_V_val_2_V_U                                                      |    <0.001 |
|             U_design_1_v_tpg_0_1_fifo_w8_d1_A_ram                                    |    <0.001 |
|           ovrlayYUV_V_val_0_V_U                                                      |    <0.001 |
|             U_design_1_v_tpg_0_1_fifo_w8_d1_A_ram                                    |    <0.001 |
|           ovrlayYUV_V_val_1_V_U                                                      |    <0.001 |
|             U_design_1_v_tpg_0_1_fifo_w8_d1_A_ram                                    |    <0.001 |
|           ovrlayYUV_V_val_2_V_U                                                      |    <0.001 |
|             U_design_1_v_tpg_0_1_fifo_w8_d1_A_ram                                    |    <0.001 |
|           srcYUV_V_val_0_V_U                                                         |    <0.001 |
|             U_design_1_v_tpg_0_1_fifo_w8_d1_A_ram                                    |    <0.001 |
|           srcYUV_V_val_1_V_U                                                         |    <0.001 |
|             U_design_1_v_tpg_0_1_fifo_w8_d1_A_ram                                    |    <0.001 |
|           srcYUV_V_val_2_V_U                                                         |    <0.001 |
|             U_design_1_v_tpg_0_1_fifo_w8_d1_A_ram                                    |    <0.001 |
|           tpgBackground_U0                                                           |     0.012 |
|             call_ret13_tpgPatternVerticalHo_fu_955                                   |    <0.001 |
|             call_ret15_tpgPRBS_fu_921                                                |    <0.001 |
|             call_ret16_tpgPatternDPColorRam_fu_910                                   |    <0.001 |
|             call_ret2_tpgPatternHorizontal_fu_1003                                   |    <0.001 |
|             call_ret3_tpgPatternVerticalRa_fu_934                                    |    <0.001 |
|             grp_tpgPatternCheckerBoa_fu_799                                          |    <0.001 |
|               tpgBarSelRgb_b401_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom_U                        |    <0.001 |
|               tpgCheckerBoardArray_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternCheckerocq_rom_U                        |    <0.001 |
|             grp_tpgPatternColorBars_fu_886                                           |    <0.001 |
|               tpgBarSelRgb_b399_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom_U                        |    <0.001 |
|               tpgBarSelRgb_r393_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColorcud_rom_U                        |    <0.001 |
|               tpgBarSelYuv_u387_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U                        |    <0.001 |
|               tpgBarSelYuv_v384_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U                        |    <0.001 |
|               tpgBarSelYuv_y390_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U                        |    <0.001 |
|             grp_tpgPatternCrossHatch_fu_865                                          |    <0.001 |
|               grp_reg_ap_uint_10_s_fu_189                                            |    <0.001 |
|               whiYuv_1_U                                                             |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U                        |    <0.001 |
|             grp_tpgPatternDPColorSqu_fu_734                                          |    <0.001 |
|               DPtpgBarArray_U                                                        |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColorbkb_rom_U                        |    <0.001 |
|               DPtpgBarSelRgb_CEA_b_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U                        |    <0.001 |
|               DPtpgBarSelRgb_CEA_g_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom_U                        |    <0.001 |
|               DPtpgBarSelRgb_CEA_r_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColorfYi_rom_U                        |    <0.001 |
|               DPtpgBarSelRgb_VESA_1_U                                                |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom_U                        |    <0.001 |
|               DPtpgBarSelRgb_VESA_5_U                                                |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColorcud_rom_U                        |    <0.001 |
|               DPtpgBarSelYuv_601_u_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColorkbM_rom_U                        |    <0.001 |
|               DPtpgBarSelYuv_601_v_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColorlbW_rom_U                        |    <0.001 |
|               DPtpgBarSelYuv_601_y_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColoribs_rom_U                        |    <0.001 |
|               DPtpgBarSelYuv_709_u_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColormb6_rom_U                        |    <0.001 |
|               DPtpgBarSelYuv_709_v_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColorncg_rom_U                        |    <0.001 |
|               DPtpgBarSelYuv_709_y_U                                                 |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColorjbC_rom_U                        |    <0.001 |
|             grp_tpgPatternRainbow_fu_725                                             |     0.006 |
|               tpgSinTableArray_9bi_1_U                                               |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternRainbowvdy_rom_U                        |    <0.001 |
|               v_tpg_mac_muladd_Aem_U57                                               |    <0.001 |
|                 design_1_v_tpg_0_1_v_tpg_mac_muladd_Aem_DSP48_4_U                    |    <0.001 |
|               v_tpg_mac_muladd_Bew_U58                                               |     0.001 |
|                 design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5_U                    |     0.001 |
|               v_tpg_mac_muladd_wdI_U53                                               |    <0.001 |
|                 design_1_v_tpg_0_1_v_tpg_mac_muladd_wdI_DSP48_0_U                    |    <0.001 |
|               v_tpg_mac_muladd_zec_U56                                               |    <0.001 |
|                 design_1_v_tpg_0_1_v_tpg_mac_muladd_zec_DSP48_3_U                    |    <0.001 |
|             grp_tpgPatternSolidBlack_fu_994                                          |    <0.001 |
|               blkYuv_U                                                               |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U                        |    <0.001 |
|             grp_tpgPatternSolidBlue_fu_967                                           |    <0.001 |
|               bluYuv_U                                                               |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom_U                        |    <0.001 |
|             grp_tpgPatternSolidGreen_fu_976                                          |    <0.001 |
|               grnYuv_U                                                               |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom_U                        |    <0.001 |
|             grp_tpgPatternSolidRed_fu_946                                            |    <0.001 |
|               redYuv_U                                                               |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom_U                        |    <0.001 |
|             grp_tpgPatternSolidWhite_fu_985                                          |    <0.001 |
|               whiYuv_U                                                               |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U                        |    <0.001 |
|             grp_tpgPatternTartanColo_fu_832                                          |    <0.001 |
|               tpgBarSelRgb_b400_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom_U                        |    <0.001 |
|               tpgBarSelRgb_r394_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternDPColorcud_rom_U                        |    <0.001 |
|               tpgBarSelYuv_u388_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U                        |    <0.001 |
|               tpgBarSelYuv_v385_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U                        |    <0.001 |
|               tpgBarSelYuv_y391_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U                        |    <0.001 |
|               tpgTartanBarArray_U                                                    |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternTartanCEe0_rom_U                        |    <0.001 |
|             grp_tpgPatternZonePlate_fu_779                                           |     0.003 |
|               v_tpg_am_addmul_1Mgi_U83                                               |     0.001 |
|                 design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi_DSP48_6_U                    |     0.001 |
|               v_tpg_mac_muladd_Ngs_U84                                               |    <0.001 |
|                 design_1_v_tpg_0_1_v_tpg_mac_muladd_Ngs_DSP48_7_U                    |    <0.001 |
|               v_tpg_mac_muladd_OgC_U85                                               |     0.001 |
|                 design_1_v_tpg_0_1_v_tpg_mac_muladd_OgC_DSP48_8_U                    |     0.001 |
|               v_tpg_mul_mul_9nsPgM_U86                                               |     0.000 |
|                 design_1_v_tpg_0_1_v_tpg_mul_mul_9nsPgM_DSP48_9_U                    |     0.000 |
|           tpgForeground_U0                                                           |     0.002 |
|             grp_tpgPatternBox_fu_349                                                 |    <0.001 |
|             grp_tpgPatternCrossHair_fu_376                                           |    <0.001 |
|               whiYuv_2_U                                                             |    <0.001 |
|                 design_1_v_tpg_0_1_tpgPatternCrossHa1iI_rom_U                        |    <0.001 |
|           v_tpg_CTRL_s_axi_U                                                         |     0.002 |
|       xlconstant_0                                                                   |     0.000 |
|       xlconstant_1                                                                   |     0.000 |
|   u_ila_0                                                                            |     0.005 |
|     inst                                                                             |     0.005 |
|       ila_core_inst                                                                  |     0.005 |
|         ila_trace_memory_inst                                                        |     0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                   |     0.001 |
|             inst_blk_mem_gen                                                         |     0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                   |     0.001 |
|                 valid.cstr                                                           |     0.001 |
|                   ramloop[0].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[1].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|         u_ila_cap_ctrl                                                               |    <0.001 |
|           U_CDONE                                                                    |    <0.001 |
|           U_NS0                                                                      |    <0.001 |
|           U_NS1                                                                      |    <0.001 |
|           u_cap_addrgen                                                              |    <0.001 |
|             U_CMPRESET                                                               |    <0.001 |
|             u_cap_sample_counter                                                     |    <0.001 |
|               U_SCE                                                                  |    <0.001 |
|               U_SCMPCE                                                               |    <0.001 |
|               U_SCRST                                                                |    <0.001 |
|               u_scnt_cmp                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|             u_cap_window_counter                                                     |    <0.001 |
|               U_WCE                                                                  |    <0.001 |
|               U_WHCMPCE                                                              |    <0.001 |
|               U_WLCMPCE                                                              |    <0.001 |
|               u_wcnt_hcmp                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               u_wcnt_lcmp                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|         u_ila_regs                                                                   |     0.002 |
|           MU_SRL[0].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                       |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                       |    <0.001 |
|           U_XSDB_SLAVE                                                               |    <0.001 |
|           reg_15                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_16                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_17                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_18                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_19                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_1a                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_6                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_7                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_8                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_80                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_81                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_82                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_83                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_84                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_85                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_887                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_88d                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_890                                                                    |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                     |     0.000 |
|           reg_9                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_srl_fff                                                                |    <0.001 |
|           reg_stream_ffd                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_stream_ffe                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|         u_ila_reset_ctrl                                                             |    <0.001 |
|           arm_detection_inst                                                         |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                 |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                               |    <0.001 |
|           halt_detection_inst                                                        |    <0.001 |
|         u_trig                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|               DUT                                                                    |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                   u_srlA                                                             |    <0.001 |
|                   u_srlB                                                             |    <0.001 |
|                   u_srlC                                                             |    <0.001 |
|                   u_srlD                                                             |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                   u_srlA                                                             |    <0.001 |
|                   u_srlB                                                             |    <0.001 |
|                   u_srlC                                                             |    <0.001 |
|                   u_srlD                                                             |    <0.001 |
|           U_TM                                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|         xsdb_memory_read_inst                                                        |    <0.001 |
|   u_ila_1                                                                            |     0.003 |
|     inst                                                                             |     0.003 |
|       ila_core_inst                                                                  |     0.003 |
|         ila_trace_memory_inst                                                        |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                   |    <0.001 |
|             inst_blk_mem_gen                                                         |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                 valid.cstr                                                           |    <0.001 |
|                   ramloop[0].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|         u_ila_cap_ctrl                                                               |    <0.001 |
|           U_CDONE                                                                    |    <0.001 |
|           U_NS0                                                                      |    <0.001 |
|           U_NS1                                                                      |    <0.001 |
|           u_cap_addrgen                                                              |    <0.001 |
|             U_CMPRESET                                                               |    <0.001 |
|             u_cap_sample_counter                                                     |    <0.001 |
|               U_SCE                                                                  |    <0.001 |
|               U_SCMPCE                                                               |    <0.001 |
|               U_SCRST                                                                |    <0.001 |
|               u_scnt_cmp                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|             u_cap_window_counter                                                     |    <0.001 |
|               U_WCE                                                                  |    <0.001 |
|               U_WHCMPCE                                                              |    <0.001 |
|               U_WLCMPCE                                                              |    <0.001 |
|               u_wcnt_hcmp                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               u_wcnt_lcmp                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|         u_ila_regs                                                                   |     0.002 |
|           MU_SRL[0].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                       |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                       |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                       |    <0.001 |
|           U_XSDB_SLAVE                                                               |    <0.001 |
|           reg_15                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_16                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_17                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_18                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_19                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_1a                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_6                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_7                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_8                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_80                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_81                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_82                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_83                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_84                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_85                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_887                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_88d                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_890                                                                    |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                     |     0.000 |
|           reg_9                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_srl_fff                                                                |    <0.001 |
|           reg_stream_ffd                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_stream_ffe                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|         u_ila_reset_ctrl                                                             |    <0.001 |
|           arm_detection_inst                                                         |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                 |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                               |    <0.001 |
|           halt_detection_inst                                                        |    <0.001 |
|         u_trig                                                                       |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|               DUT                                                                    |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                   u_srlA                                                             |    <0.001 |
|                   u_srlB                                                             |    <0.001 |
|                   u_srlC                                                             |    <0.001 |
|                   u_srlD                                                             |    <0.001 |
|           U_TM                                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|         xsdb_memory_read_inst                                                        |    <0.001 |
+--------------------------------------------------------------------------------------+-----------+


