arch                                   	circuit        	vpr_status	min_chan_width	pack_time	place_time	min_chan_width_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	error
k6_N8_I80_fleI10_fleO2_ff2_nmodes_2.xml	ch_intrinsics.v	success   	36            	0.58     	0.09      	0.28                     	363                	493                  	249                 	14     	99    	130        	1           	0       	0                     	0                    	316062.                          	2612.08                             
