 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 05:14:38 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_9 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_69 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_9/CK (DFFR_X2)                       0.0000     0.0000 r
  R_9/Q (DFFR_X2)                        0.7790     0.7790 f
  U851/ZN (XNOR2_X1)                     0.2820     1.0610 f
  U561/ZN (INV_X2)                       0.1192     1.1802 r
  U1174/ZN (XNOR2_X2)                    0.2892     1.4694 r
  U1175/ZN (XNOR2_X2)                    0.3032     1.7726 r
  U537/ZN (INV_X2)                       0.0567     1.8293 f
  U501/ZN (NAND4_X1)                     0.3165     2.1458 r
  R_69/D (DFF_X1)                        0.0000     2.1458 r
  data arrival time                                 2.1458

  clock clk (rise edge)                  2.4500     2.4500
  clock network delay (ideal)            0.0000     2.4500
  clock uncertainty                     -0.0500     2.4000
  R_69/CK (DFF_X1)                       0.0000     2.4000 r
  library setup time                    -0.2532     2.1468
  data required time                                2.1468
  -----------------------------------------------------------
  data required time                                2.1468
  data arrival time                                -2.1458
  -----------------------------------------------------------
  slack (MET)                                       0.0010


1
