Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 23 22:47:51 2024
| Host         : DESKTOP-PGGP91I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       115         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (115)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1172)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (115)
--------------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk_uart_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1172)
---------------------------------------------------
 There are 1172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.099        0.000                      0                  948        0.095        0.000                      0                  948        3.000        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clock_synthesis/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_vga_clk_wiz_0           {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0          {0.000 5.000}        10.000          100.000         
sys_clk_pin                   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_synthesis/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_vga_clk_wiz_0                 1.099        0.000                      0                  944        0.095        0.000                      0                  944        4.130        0.000                       0                   178  
  clkfbout_clk_wiz_0                                                                                                                                                            7.845        0.000                       0                     3  
sys_clk_pin                         8.582        0.000                      0                    4        0.280        0.000                      0                    4        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_vga_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_vga_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_synthesis/inst/clk_in1
  To Clock:  clock_synthesis/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_synthesis/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_synthesis/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_synthesis/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock_synthesis/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_synthesis/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_synthesis/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_synthesis/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_synthesis/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_clk_wiz_0
  To Clock:  clk_vga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            grayscale_inst/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_clk_wiz_0 rise@9.259ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.031ns  (logic 2.166ns (26.970%)  route 5.865ns (73.030%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 6.338 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.615    -2.341    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882    -1.459 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.187     0.728    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[28].ram.ram_doutb[0]
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.124     0.852 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     0.852    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_11_n_0
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     1.099 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.099    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X34Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     1.197 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.254     2.451    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.319     2.770 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=6, routed)           0.686     3.456    grayscale_inst/doutb[2]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.580 r  grayscale_inst/data_out[10]_i_5/O
                         net (fo=2, routed)           0.365     3.945    grayscale_inst/data_out[10]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.069 r  grayscale_inst/data_out[10]_i_4/O
                         net (fo=3, routed)           0.688     4.757    grayscale_inst/data_out[10]_i_4_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.881 r  grayscale_inst/data_out[10]_i_1__0/O
                         net (fo=3, routed)           0.685     5.566    grayscale_inst/data_out0[2]
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.690 r  grayscale_inst/data_out[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.690    grayscale_inst/data_out0[0]
    SLICE_X33Y46         FDRE                                         r  grayscale_inst/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    10.421    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     3.217 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.798    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.889 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.448     6.338    grayscale_inst/clk_vga
    SLICE_X33Y46         FDRE                                         r  grayscale_inst/data_out_reg[8]/C
                         clock pessimism              0.493     6.831    
                         clock uncertainty           -0.073     6.758    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.031     6.789    grayscale_inst/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.789    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            grayscale_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_clk_wiz_0 rise@9.259ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.950ns  (logic 2.166ns (27.246%)  route 5.784ns (72.754%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 6.338 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.615    -2.341    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882    -1.459 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.187     0.728    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[28].ram.ram_doutb[0]
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.124     0.852 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     0.852    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_11_n_0
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     1.099 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.099    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X34Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     1.197 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.254     2.451    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.319     2.770 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=6, routed)           0.686     3.456    grayscale_inst/doutb[2]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.580 r  grayscale_inst/data_out[10]_i_5/O
                         net (fo=2, routed)           0.365     3.945    grayscale_inst/data_out[10]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.069 r  grayscale_inst/data_out[10]_i_4/O
                         net (fo=3, routed)           0.688     4.757    grayscale_inst/data_out[10]_i_4_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.881 r  grayscale_inst/data_out[10]_i_1__0/O
                         net (fo=3, routed)           0.604     5.485    grayscale_inst/data_out0[2]
    SLICE_X33Y46         LUT5 (Prop_lut5_I4_O)        0.124     5.609 r  grayscale_inst/data_out[9]_i_1__0/O
                         net (fo=1, routed)           0.000     5.609    grayscale_inst/data_out0[1]
    SLICE_X33Y46         FDRE                                         r  grayscale_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    10.421    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     3.217 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.798    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.889 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.448     6.338    grayscale_inst/clk_vga
    SLICE_X33Y46         FDRE                                         r  grayscale_inst/data_out_reg[9]/C
                         clock pessimism              0.493     6.831    
                         clock uncertainty           -0.073     6.758    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.031     6.789    grayscale_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          6.789    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            grayscale_inst/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_clk_wiz_0 rise@9.259ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 2.042ns (26.946%)  route 5.536ns (73.054%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 6.337 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.615    -2.341    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882    -1.459 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.187     0.728    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[28].ram.ram_doutb[0]
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.124     0.852 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     0.852    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_11_n_0
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     1.099 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.099    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X34Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     1.197 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.254     2.451    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.319     2.770 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=6, routed)           0.686     3.456    grayscale_inst/doutb[2]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.580 r  grayscale_inst/data_out[10]_i_5/O
                         net (fo=2, routed)           0.365     3.945    grayscale_inst/data_out[10]_i_5_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.069 r  grayscale_inst/data_out[10]_i_4/O
                         net (fo=3, routed)           0.688     4.757    grayscale_inst/data_out[10]_i_4_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.881 r  grayscale_inst/data_out[10]_i_1__0/O
                         net (fo=3, routed)           0.356     5.237    grayscale_inst/data_out0[2]
    SLICE_X34Y46         FDRE                                         r  grayscale_inst/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    10.421    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     3.217 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.798    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.889 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.447     6.337    grayscale_inst/clk_vga
    SLICE_X34Y46         FDRE                                         r  grayscale_inst/data_out_reg[10]/C
                         clock pessimism              0.493     6.830    
                         clock uncertainty           -0.073     6.757    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.031     6.726    grayscale_inst/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 bram_read_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_clk_wiz_0 rise@9.259ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 0.642ns (9.183%)  route 6.349ns (90.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.892ns = ( 6.368 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.570    -2.385    clk_vga
    SLICE_X46Y49         FDRE                                         r  bram_read_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.867 f  bram_read_addr_reg[16]/Q
                         net (fo=46, routed)          5.050     3.183    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15/O
                         net (fo=1, routed)           1.299     4.606    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ramloop[22].ram.ram_enb
    RAMB36_X0Y18         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    10.421    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     3.217 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.798    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.889 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.478     6.368    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.414     6.782    
                         clock uncertainty           -0.073     6.709    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     6.266    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 bram_read_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_clk_wiz_0 rise@9.259ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 0.642ns (9.215%)  route 6.325ns (90.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 6.380 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.570    -2.385    clk_vga
    SLICE_X46Y48         FDRE                                         r  bram_read_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.867 f  bram_read_addr_reg[15]/Q
                         net (fo=52, routed)          5.696     3.829    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124     3.953 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           0.629     4.581    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/ramloop[28].ram.ram_enb
    RAMB36_X0Y0          RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    10.421    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     3.217 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.798    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.889 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.491     6.380    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.421     6.801    
                         clock uncertainty           -0.073     6.728    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     6.285    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.285    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_clk_wiz_0 rise@9.259ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.606ns (9.065%)  route 6.079ns (90.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 6.383 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.550    -2.406    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X31Y58         FDRE                                         r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456    -1.950 f  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=46, routed)          5.201     3.251    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X54Y7          LUT2 (Prop_lut2_I0_O)        0.150     3.401 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_164/O
                         net (fo=1, routed)           0.878     4.279    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_108
    RAMB36_X2Y0          RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    10.421    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     3.217 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.798    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.889 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.494     6.383    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.414     6.797    
                         clock uncertainty           -0.073     6.724    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564     6.160    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 bram_read_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_clk_wiz_0 rise@9.259ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 0.642ns (9.692%)  route 5.982ns (90.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 6.345 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.570    -2.385    clk_vga
    SLICE_X46Y49         FDRE                                         r  bram_read_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.867 f  bram_read_addr_reg[16]/Q
                         net (fo=46, routed)          5.065     3.198    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124     3.322 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22/O
                         net (fo=1, routed)           0.917     4.238    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ramloop[11].ram.ram_enb
    RAMB36_X0Y15         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    10.421    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     3.217 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.798    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.889 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.456     6.345    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.414     6.759    
                         clock uncertainty           -0.073     6.686    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     6.243    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.243    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 bram_read_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_clk_wiz_0 rise@9.259ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.642ns (9.694%)  route 5.981ns (90.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.896ns = ( 6.364 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.570    -2.385    clk_vga
    SLICE_X46Y49         FDRE                                         r  bram_read_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.867 f  bram_read_addr_reg[16]/Q
                         net (fo=46, routed)          4.911     3.044    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           1.070     4.237    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ramloop[18].ram.ram_enb
    RAMB36_X0Y17         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    10.421    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     3.217 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.798    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.889 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.474     6.364    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.414     6.778    
                         clock uncertainty           -0.073     6.705    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     6.262    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 bram_read_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_clk_wiz_0 rise@9.259ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 0.518ns (8.062%)  route 5.908ns (91.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.892ns = ( 6.368 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.570    -2.385    clk_vga
    SLICE_X46Y47         FDRE                                         r  bram_read_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.867 r  bram_read_addr_reg[11]/Q
                         net (fo=50, routed)          5.908     4.040    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y18         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    10.421    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     3.217 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.798    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.889 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.478     6.368    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.414     6.782    
                         clock uncertainty           -0.073     6.709    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     6.143    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.143    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 bram_read_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_clk_wiz_0 rise@9.259ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 0.642ns (9.868%)  route 5.864ns (90.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.908ns = ( 6.351 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.570    -2.385    clk_vga
    SLICE_X46Y49         FDRE                                         r  bram_read_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.867 f  bram_read_addr_reg[16]/Q
                         net (fo=46, routed)          4.902     3.035    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124     3.159 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.962     4.121    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ramloop[17].ram.ram_enb
    RAMB36_X0Y16         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    10.421    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     3.217 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.798    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.889 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.462     6.351    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.414     6.765    
                         clock uncertainty           -0.073     6.692    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     6.249    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.249    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                  2.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bram_read_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (24.000%)  route 0.447ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.566    -0.838    clk_vga
    SLICE_X43Y47         FDRE                                         r  bram_read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  bram_read_addr_reg[3]/Q
                         net (fo=49, routed)          0.447    -0.250    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y10         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.875    -1.224    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.696    -0.529    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.346    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 grayscale_inst/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.557%)  route 0.250ns (54.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.564    -0.840    grayscale_inst/clk_vga
    SLICE_X34Y46         FDRE                                         r  grayscale_inst/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.676 r  grayscale_inst/data_out_reg[7]/Q
                         net (fo=2, routed)           0.250    -0.426    invert_inst/Q[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.381 r  invert_inst/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    invert_inst_n_7
    SLICE_X39Y47         FDRE                                         r  pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.835    -1.265    clk_vga
    SLICE_X39Y47         FDRE                                         r  pixel_reg[3]/C
                         clock pessimism              0.691    -0.574    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091    -0.483    pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bram_read_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.793%)  route 0.270ns (62.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.567    -0.837    clk_vga
    SLICE_X46Y48         FDRE                                         r  bram_read_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.673 r  bram_read_addr_reg[14]/Q
                         net (fo=48, routed)          0.270    -0.403    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[3]
    SLICE_X36Y52         FDRE                                         r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828    -1.271    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y52         FDRE                                         r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.696    -0.575    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.070    -0.505    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bram_read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.442%)  route 0.434ns (72.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.566    -0.838    clk_vga
    SLICE_X46Y46         FDRE                                         r  bram_read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.674 r  bram_read_addr_reg[4]/Q
                         net (fo=49, routed)          0.434    -0.240    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y10         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.875    -1.224    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.696    -0.529    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.346    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bram_read_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.196%)  route 0.439ns (72.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.566    -0.838    clk_vga
    SLICE_X46Y46         FDRE                                         r  bram_read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.674 r  bram_read_addr_reg[7]/Q
                         net (fo=49, routed)          0.439    -0.235    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y10         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.875    -1.224    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.696    -0.529    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.346    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bram_read_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.164ns (26.975%)  route 0.444ns (73.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.567    -0.837    clk_vga
    SLICE_X46Y47         FDRE                                         r  bram_read_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.673 r  bram_read_addr_reg[9]/Q
                         net (fo=49, routed)          0.444    -0.229    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y10         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.875    -1.224    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.696    -0.529    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.346    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bram_read_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.769%)  route 0.449ns (73.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.567    -0.837    clk_vga
    SLICE_X46Y47         FDRE                                         r  bram_read_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.673 r  bram_read_addr_reg[10]/Q
                         net (fo=49, routed)          0.449    -0.224    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y10         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.875    -1.224    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.696    -0.529    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.346    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 invert_inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.566    -0.838    invert_inst/clk_vga
    SLICE_X36Y47         FDRE                                         r  invert_inst/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  invert_inst/data_out_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.644    invert_inst/data_out_reg_n_0_[6]
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.045    -0.599 r  invert_inst/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.599    invert_inst_n_4
    SLICE_X37Y47         FDRE                                         r  pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.835    -1.265    clk_vga
    SLICE_X37Y47         FDRE                                         r  pixel_reg[6]/C
                         clock pessimism              0.440    -0.825    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092    -0.733    pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.063%)  route 0.344ns (70.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.557    -0.847    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y61         FDRE                                         r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=42, routed)          0.344    -0.362    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]
    SLICE_X36Y52         FDRE                                         r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828    -1.271    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y52         FDRE                                         r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.691    -0.580    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.066    -0.514    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bram_read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.353%)  route 0.264ns (61.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.219ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.567    -0.837    clk_vga
    SLICE_X46Y47         FDRE                                         r  bram_read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.673 r  bram_read_addr_reg[8]/Q
                         net (fo=49, routed)          0.264    -0.409    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y9          RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.880    -1.219    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.757    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.574    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock_synthesis/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         9.259       5.896      RAMB36_X2Y5      data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         9.259       5.896      RAMB36_X2Y6      data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         9.259       5.896      RAMB36_X1Y0      data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         9.259       5.896      RAMB36_X1Y1      data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         9.259       5.896      RAMB36_X2Y2      data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         9.259       5.896      RAMB36_X2Y3      data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         9.259       5.896      RAMB36_X2Y0      data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         9.259       5.896      RAMB36_X2Y1      data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.259       6.315      RAMB36_X1Y14     data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.259       6.315      RAMB36_X0Y15     data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y1  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y48     bram_read_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y48     bram_read_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y47     bram_read_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y47     bram_read_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y47     bram_read_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y47     bram_read_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y48     bram_read_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y48     bram_read_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y48     bram_read_addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y48     bram_read_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y48     bram_read_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y48     bram_read_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y47     bram_read_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y47     bram_read_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y47     bram_read_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y47     bram_read_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y48     bram_read_addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y48     bram_read_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y48     bram_read_addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y48     bram_read_addr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_synthesis/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clock_synthesis/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_synthesis/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_synthesis/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock_synthesis/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock_synthesis/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.582ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_uart_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.715ns (50.643%)  route 0.697ns (49.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 13.292 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.204     3.693    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     4.112 r  counter_reg[1]/Q
                         net (fo=3, routed)           0.697     4.809    counter[1]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.296     5.105 r  clk_uart_i_1/O
                         net (fo=1, routed)           0.000     5.105    clk_uart_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_uart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.874    13.292    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  clk_uart_reg/C
                         clock pessimism              0.401    13.693    
                         clock uncertainty           -0.035    13.657    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    13.686    clk_uart_reg
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                  8.582    

Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.743ns (51.602%)  route 0.697ns (48.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 13.292 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.204     3.693    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     4.112 r  counter_reg[1]/Q
                         net (fo=3, routed)           0.697     4.809    counter[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.324     5.133 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.133    counter[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.874    13.292    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.401    13.693    
                         clock uncertainty           -0.035    13.657    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    13.732    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.732    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  8.600    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 13.292 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.204     3.693    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     4.112 r  counter_reg[1]/Q
                         net (fo=3, routed)           0.690     4.801    counter[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.324     5.125 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.125    counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.874    13.292    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.401    13.693    
                         clock uncertainty           -0.035    13.657    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    13.732    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.732    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 13.292 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.204     3.693    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     4.149 f  counter_reg[0]/Q
                         net (fo=4, routed)           0.672     4.820    counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.944 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.944    counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.874    13.292    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.401    13.693    
                         clock uncertainty           -0.035    13.657    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    13.688    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  8.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_uart_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.892     1.148    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  clk_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.289 r  clk_uart_reg/Q
                         net (fo=2, routed)           0.185     1.474    clk_uart
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.519 r  clk_uart_i_1/O
                         net (fo=1, routed)           0.000     1.519    clk_uart_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_uart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.048     1.492    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  clk_uart_reg/C
                         clock pessimism             -0.344     1.148    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.239    clk_uart_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.892     1.148    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.276 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.172     1.448    counter[2]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.102     1.550 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.550    counter[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.048     1.492    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.344     1.148    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.255    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.892     1.148    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.276 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.173     1.449    counter[2]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.103     1.552 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.552    counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.048     1.492    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.344     1.148    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.255    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.892     1.148    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.289 f  counter_reg[0]/Q
                         net (fo=4, routed)           0.236     1.525    counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.570 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.570    counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.048     1.492    clk_IBUF
    SLICE_X36Y46         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.344     1.148    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.240    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46  clk_uart_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46  counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46  counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46  counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  clk_uart_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  clk_uart_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  clk_uart_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  clk_uart_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46  counter_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1173 Endpoints
Min Delay          1173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bram_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.593ns  (logic 0.456ns (4.753%)  route 9.137ns (95.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE                         0.000     0.000 r  bram_write_addr_reg[1]/C
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_write_addr_reg[1]/Q
                         net (fo=51, routed)          9.137     9.593    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y18         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.255ns  (logic 0.456ns (4.927%)  route 8.799ns (95.073%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE                         0.000     0.000 r  bram_write_addr_reg[1]/C
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_write_addr_reg[1]/Q
                         net (fo=51, routed)          8.799     9.255    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y17         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_write_addr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.217ns  (logic 0.456ns (4.947%)  route 8.761ns (95.053%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE                         0.000     0.000 r  bram_write_addr_reg[11]/C
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_write_addr_reg[11]/Q
                         net (fo=52, routed)          8.761     9.217    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y18         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_write_addr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.142ns  (logic 0.609ns (6.662%)  route 8.533ns (93.338%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE                         0.000     0.000 r  bram_write_addr_reg[14]/C
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_write_addr_reg[14]/Q
                         net (fo=45, routed)          7.039     7.495    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[14]
    SLICE_X8Y68          LUT5 (Prop_lut5_I3_O)        0.153     7.648 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           1.494     9.142    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ramloop[22].ram.ram_ena
    RAMB36_X0Y18         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_write_addr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 0.580ns (6.357%)  route 8.543ns (93.643%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE                         0.000     0.000 r  bram_write_addr_reg[14]/C
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bram_write_addr_reg[14]/Q
                         net (fo=45, routed)          7.202     7.658    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[14]
    SLICE_X8Y68          LUT5 (Prop_lut5_I3_O)        0.124     7.782 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.341     9.123    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ramloop[10].ram.ram_ena
    RAMB36_X1Y14         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 0.456ns (5.114%)  route 8.461ns (94.886%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE                         0.000     0.000 r  bram_write_addr_reg[1]/C
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_write_addr_reg[1]/Q
                         net (fo=51, routed)          8.461     8.917    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y16         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.902ns  (logic 0.456ns (5.122%)  route 8.446ns (94.878%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE                         0.000     0.000 r  bram_write_addr_reg[2]/C
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_write_addr_reg[2]/Q
                         net (fo=51, routed)          8.446     8.902    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_write_addr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.879ns  (logic 0.456ns (5.136%)  route 8.423ns (94.864%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE                         0.000     0.000 r  bram_write_addr_reg[11]/C
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_write_addr_reg[11]/Q
                         net (fo=52, routed)          8.423     8.879    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y17         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_write_addr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.862ns  (logic 0.608ns (6.860%)  route 8.254ns (93.140%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE                         0.000     0.000 r  bram_write_addr_reg[14]/C
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bram_write_addr_reg[14]/Q
                         net (fo=45, routed)          7.192     7.648    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[14]
    SLICE_X8Y68          LUT5 (Prop_lut5_I3_O)        0.152     7.800 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=1, routed)           1.062     8.862    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ramloop[17].ram.ram_ena
    RAMB36_X0Y16         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_write_addr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.800ns  (logic 0.580ns (6.591%)  route 8.220ns (93.409%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE                         0.000     0.000 r  bram_write_addr_reg[14]/C
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bram_write_addr_reg[14]/Q
                         net (fo=45, routed)          7.039     7.495    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addra[14]
    SLICE_X8Y68          LUT5 (Prop_lut5_I3_O)        0.124     7.619 r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=1, routed)           1.181     8.800    data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ramloop[18].ram.ram_ena
    RAMB36_X0Y17         RAMB36E1                                     r  data_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_data_buffer1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_write_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE                         0.000     0.000 r  rx_data_buffer1_reg[2]/C
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_data_buffer1_reg[2]/Q
                         net (fo=1, routed)           0.100     0.241    rx_data_buffer1[2]
    SLICE_X52Y47         FDRE                                         r  bram_write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_uart_data_1843200/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_write_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE                         0.000     0.000 r  input_uart_data_1843200/data_reg[1]/C
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  input_uart_data_1843200/data_reg[1]/Q
                         net (fo=2, routed)           0.122     0.263    data[1]
    SLICE_X52Y47         FDRE                                         r  bram_write_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_uart_data_1843200/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_data_buffer1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE                         0.000     0.000 r  input_uart_data_1843200/data_reg[1]/C
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  input_uart_data_1843200/data_reg[1]/Q
                         net (fo=2, routed)           0.122     0.263    data[1]
    SLICE_X53Y46         FDRE                                         r  rx_data_buffer1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_uart_data_1843200/sampled_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_uart_data_1843200/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE                         0.000     0.000 r  input_uart_data_1843200/sampled_rx_data_reg[4]/C
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  input_uart_data_1843200/sampled_rx_data_reg[4]/Q
                         net (fo=2, routed)           0.127     0.291    input_uart_data_1843200/sampled_rx_data_reg_n_0_[4]
    SLICE_X53Y49         FDRE                                         r  input_uart_data_1843200/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_uart_data_1843200/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_uart_data_1843200/insert_location_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE                         0.000     0.000 r  input_uart_data_1843200/FSM_sequential_state_reg[0]/C
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  input_uart_data_1843200/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.115     0.256    input_uart_data_1843200/state_0[0]
    SLICE_X50Y50         LUT5 (Prop_lut5_I2_O)        0.045     0.301 r  input_uart_data_1843200/insert_location[1]_i_1/O
                         net (fo=1, routed)           0.000     0.301    input_uart_data_1843200/insert_location[1]_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  input_uart_data_1843200/insert_location_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_uart_data_1843200/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_write_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE                         0.000     0.000 r  input_uart_data_1843200/data_reg[5]/C
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  input_uart_data_1843200/data_reg[5]/Q
                         net (fo=1, routed)           0.166     0.307    data[5]
    SLICE_X52Y48         FDRE                                         r  bram_write_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_buffer1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_write_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE                         0.000     0.000 r  rx_data_buffer1_reg[0]/C
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_data_buffer1_reg[0]/Q
                         net (fo=1, routed)           0.170     0.311    rx_data_buffer1[0]
    SLICE_X52Y46         FDRE                                         r  bram_write_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_uart_data_1843200/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_write_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.089%)  route 0.179ns (55.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE                         0.000     0.000 r  input_uart_data_1843200/data_reg[2]/C
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  input_uart_data_1843200/data_reg[2]/Q
                         net (fo=2, routed)           0.179     0.320    data[2]
    SLICE_X52Y47         FDRE                                         r  bram_write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_uart_data_1843200/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_data_buffer1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.655%)  route 0.182ns (56.345%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE                         0.000     0.000 r  input_uart_data_1843200/data_reg[2]/C
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  input_uart_data_1843200/data_reg[2]/Q
                         net (fo=2, routed)           0.182     0.323    data[2]
    SLICE_X53Y46         FDRE                                         r  rx_data_buffer1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_uart_data_1843200/sampled_rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            input_uart_data_1843200/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.322%)  route 0.184ns (56.678%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE                         0.000     0.000 r  input_uart_data_1843200/sampled_rx_data_reg[2]/C
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  input_uart_data_1843200/sampled_rx_data_reg[2]/Q
                         net (fo=2, routed)           0.184     0.325    input_uart_data_1843200/sampled_rx_data_reg_n_0_[2]
    SLICE_X53Y49         FDRE                                         r  input_uart_data_1843200/data_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_vga_clk_wiz_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_module/vga_gen/hc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            RED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.934ns  (logic 4.248ns (38.856%)  route 6.685ns (61.144%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.569    -2.386    vga_module/vga_gen/clk_vga
    SLICE_X47Y45         FDRE                                         r  vga_module/vga_gen/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  vga_module/vga_gen/hc_reg[6]/Q
                         net (fo=38, routed)          1.006    -0.925    vga_module/vga_gen/hc[6]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124    -0.801 r  vga_module/vga_gen/RED_out_OBUF[3]_inst_i_3/O
                         net (fo=29, routed)          1.655     0.854    vga_module/vga_gen/RED_out_OBUF[3]_inst_i_3_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.978 r  vga_module/vga_gen/RED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.024     5.003    RED_out_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.544     8.547 r  RED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.547    RED_out[2]
    C5                                                                r  RED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            GREEN_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.737ns  (logic 4.630ns (43.125%)  route 6.106ns (56.875%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.569    -2.387    vga_module/vga_gen/clk_vga
    SLICE_X41Y47         FDRE                                         r  vga_module/vga_gen/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.968 r  vga_module/vga_gen/vc_reg[7]/Q
                         net (fo=8, routed)           1.028    -0.939    vga_module/vga_gen/vc[7]
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.297    -0.642 r  vga_module/vga_gen/RED_out_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.206     0.564    vga_module/vga_gen/RED_out_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.152     0.716 r  vga_module/vga_gen/GREEN_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.872     4.588    GREEN_out_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.762     8.350 r  GREEN_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.350    GREEN_out[3]
    A6                                                                r  GREEN_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            GREEN_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.707ns  (logic 4.633ns (43.269%)  route 6.074ns (56.731%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.569    -2.387    vga_module/vga_gen/clk_vga
    SLICE_X41Y47         FDRE                                         r  vga_module/vga_gen/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.968 r  vga_module/vga_gen/vc_reg[7]/Q
                         net (fo=8, routed)           1.028    -0.939    vga_module/vga_gen/vc[7]
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.297    -0.642 r  vga_module/vga_gen/RED_out_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.188     0.545    vga_module/vga_gen/RED_out_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.152     0.697 r  vga_module/vga_gen/GREEN_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.858     4.556    GREEN_out_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.765     8.320 r  GREEN_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.320    GREEN_out[1]
    A5                                                                r  GREEN_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/hc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            RED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.650ns  (logic 4.500ns (42.250%)  route 6.150ns (57.750%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.569    -2.386    vga_module/vga_gen/clk_vga
    SLICE_X47Y45         FDRE                                         r  vga_module/vga_gen/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  vga_module/vga_gen/hc_reg[6]/Q
                         net (fo=38, routed)          1.006    -0.925    vga_module/vga_gen/hc[6]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124    -0.801 r  vga_module/vga_gen/RED_out_OBUF[3]_inst_i_3/O
                         net (fo=29, routed)          1.654     0.853    vga_module/vga_gen/RED_out_OBUF[3]_inst_i_3_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.154     1.007 r  vga_module/vga_gen/RED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.491     4.498    RED_out_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.766     8.264 r  RED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.264    RED_out[1]
    B4                                                                r  RED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            GREEN_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.646ns  (logic 4.399ns (41.323%)  route 6.247ns (58.677%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.569    -2.387    vga_module/vga_gen/clk_vga
    SLICE_X41Y47         FDRE                                         r  vga_module/vga_gen/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.968 r  vga_module/vga_gen/vc_reg[7]/Q
                         net (fo=8, routed)           1.028    -0.939    vga_module/vga_gen/vc[7]
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.297    -0.642 r  vga_module/vga_gen/RED_out_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.206     0.564    vga_module/vga_gen/RED_out_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.124     0.688 r  vga_module/vga_gen/GREEN_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.012     4.700    GREEN_out_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.559     8.260 r  GREEN_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.260    GREEN_out[2]
    B6                                                                r  GREEN_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/hc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            RED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.629ns  (logic 4.498ns (42.315%)  route 6.132ns (57.685%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.569    -2.386    vga_module/vga_gen/clk_vga
    SLICE_X47Y45         FDRE                                         r  vga_module/vga_gen/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  vga_module/vga_gen/hc_reg[6]/Q
                         net (fo=38, routed)          1.006    -0.925    vga_module/vga_gen/hc[6]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124    -0.801 r  vga_module/vga_gen/RED_out_OBUF[3]_inst_i_3/O
                         net (fo=29, routed)          1.655     0.854    vga_module/vga_gen/RED_out_OBUF[3]_inst_i_3_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.149     1.003 r  vga_module/vga_gen/RED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.471     4.474    RED_out_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.769     8.243 r  RED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.243    RED_out[3]
    A4                                                                r  RED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BLUE_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.575ns  (logic 4.631ns (43.790%)  route 5.944ns (56.210%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.569    -2.387    vga_module/vga_gen/clk_vga
    SLICE_X41Y47         FDRE                                         r  vga_module/vga_gen/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.968 r  vga_module/vga_gen/vc_reg[7]/Q
                         net (fo=8, routed)           1.028    -0.939    vga_module/vga_gen/vc[7]
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.297    -0.642 r  vga_module/vga_gen/RED_out_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.026     0.384    vga_module/vga_gen/RED_out_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.152     0.536 r  vga_module/vga_gen/BLUE_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.890     4.426    BLUE_out_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.763     8.188 r  BLUE_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.188    BLUE_out[0]
    B7                                                                r  BLUE_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/vc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BLUE_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.540ns  (logic 4.628ns (43.910%)  route 5.912ns (56.090%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.569    -2.387    vga_module/vga_gen/clk_vga
    SLICE_X41Y47         FDRE                                         r  vga_module/vga_gen/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.968 r  vga_module/vga_gen/vc_reg[7]/Q
                         net (fo=8, routed)           1.028    -0.939    vga_module/vga_gen/vc[7]
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.297    -0.642 r  vga_module/vga_gen/RED_out_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.195     0.552    vga_module/vga_gen/RED_out_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.152     0.704 r  vga_module/vga_gen/BLUE_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.689     4.394    BLUE_out_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.760     8.154 r  BLUE_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.154    BLUE_out[1]
    C7                                                                r  BLUE_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/hc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            RED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.380ns  (logic 4.271ns (41.143%)  route 6.110ns (58.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.569    -2.386    vga_module/vga_gen/clk_vga
    SLICE_X47Y45         FDRE                                         r  vga_module/vga_gen/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  vga_module/vga_gen/hc_reg[6]/Q
                         net (fo=38, routed)          1.006    -0.925    vga_module/vga_gen/hc[6]
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124    -0.801 r  vga_module/vga_gen/RED_out_OBUF[3]_inst_i_3/O
                         net (fo=29, routed)          1.654     0.853    vga_module/vga_gen/RED_out_OBUF[3]_inst_i_3_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.977 r  vga_module/vga_gen/RED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.450     4.427    RED_out_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.567     7.994 r  RED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.994    RED_out[0]
    A3                                                                r  RED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.359ns  (logic 4.531ns (43.739%)  route 5.828ns (56.261%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.569    -2.386    vga_module/vga_gen/clk_vga
    SLICE_X46Y45         FDRE                                         r  vga_module/vga_gen/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518    -1.868 r  vga_module/vga_gen/hc_reg[5]/Q
                         net (fo=15, routed)          1.358    -0.511    vga_module/vga_gen/hc[5]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.387 r  vga_module/vga_gen/h_sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.469     0.082    vga_module/vga_gen/h_sync_OBUF_inst_i_2_n_0
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.118     0.200 r  vga_module/vga_gen/h_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.001     4.201    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.771     7.972 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     7.972    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BLUE_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.980ns  (logic 1.453ns (48.773%)  route 1.527ns (51.227%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.565    -0.839    clk_vga
    SLICE_X34Y47         FDRE                                         r  pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.675 r  pixel_reg[2]/Q
                         net (fo=1, routed)           0.280    -0.395    vga_module/vga_gen/Q[2]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.350 r  vga_module/vga_gen/BLUE_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.247     0.897    BLUE_out_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.244     2.141 r  BLUE_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.141    BLUE_out[2]
    D7                                                                r  BLUE_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            RED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.997ns  (logic 1.453ns (48.484%)  route 1.544ns (51.516%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.566    -0.838    clk_vga
    SLICE_X39Y47         FDRE                                         r  pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  pixel_reg[7]/Q
                         net (fo=1, routed)           0.330    -0.367    vga_module/vga_gen/Q[7]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.322 r  vga_module/vga_gen/RED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.214     0.892    RED_out_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.267     2.159 r  RED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.159    RED_out[0]
    A3                                                                r  RED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BLUE_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.003ns  (logic 1.445ns (48.102%)  route 1.559ns (51.898%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.566    -0.838    clk_vga
    SLICE_X39Y47         FDRE                                         r  pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  pixel_reg[3]/Q
                         net (fo=1, routed)           0.274    -0.422    vga_module/vga_gen/Q[3]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.377 r  vga_module/vga_gen/BLUE_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.284     0.907    BLUE_out_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.259     2.165 r  BLUE_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.165    BLUE_out[3]
    D8                                                                r  BLUE_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            RED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.035ns  (logic 1.520ns (50.087%)  route 1.515ns (49.913%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.565    -0.839    clk_vga
    SLICE_X35Y47         FDRE                                         r  pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  pixel_reg[8]/Q
                         net (fo=1, routed)           0.287    -0.411    vga_module/vga_gen/Q[8]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.051    -0.360 r  vga_module/vga_gen/RED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.228     0.868    RED_out_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.328     2.196 r  RED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.196    RED_out[1]
    B4                                                                r  RED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            RED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.091ns  (logic 1.534ns (49.638%)  route 1.557ns (50.362%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.565    -0.839    clk_vga
    SLICE_X34Y47         FDRE                                         r  pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.675 r  pixel_reg[10]/Q
                         net (fo=1, routed)           0.343    -0.332    vga_module/vga_gen/Q[10]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.042    -0.290 r  vga_module/vga_gen/RED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.214     0.924    RED_out_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.328     2.252 r  RED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.252    RED_out[3]
    A4                                                                r  RED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.100ns  (logic 1.450ns (46.758%)  route 1.651ns (53.242%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.565    -0.839    vga_module/vga_gen/clk_vga
    SLICE_X41Y46         FDRE                                         r  vga_module/vga_gen/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.698 f  vga_module/vga_gen/vc_reg[0]/Q
                         net (fo=9, routed)           0.336    -0.362    vga_module/vga_gen/vc[0]
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  vga_module/vga_gen/v_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.314     0.998    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.264     2.261 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     2.261    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/vc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            GREEN_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.100ns  (logic 1.446ns (46.639%)  route 1.654ns (53.361%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.566    -0.838    vga_module/vga_gen/clk_vga
    SLICE_X41Y47         FDRE                                         r  vga_module/vga_gen/vc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.697 f  vga_module/vga_gen/vc_reg[10]/Q
                         net (fo=15, routed)          0.199    -0.498    vga_module/vga_gen/vc[10]
    SLICE_X40Y48         LUT4 (Prop_lut4_I1_O)        0.045    -0.453 r  vga_module/vga_gen/GREEN_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.455     1.003    GREEN_out_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.260     2.263 r  GREEN_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.263    GREEN_out[2]
    B6                                                                r  GREEN_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BLUE_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.105ns  (logic 1.504ns (48.425%)  route 1.602ns (51.575%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.566    -0.838    clk_vga
    SLICE_X37Y47         FDRE                                         r  pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  pixel_reg[1]/Q
                         net (fo=1, routed)           0.291    -0.405    vga_module/vga_gen/Q[1]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.042    -0.363 r  vga_module/vga_gen/BLUE_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.310     0.947    BLUE_out_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.321     2.268 r  BLUE_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.268    BLUE_out[1]
    C7                                                                r  BLUE_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/vc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            GREEN_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.115ns  (logic 1.512ns (48.535%)  route 1.603ns (51.465%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.566    -0.838    vga_module/vga_gen/clk_vga
    SLICE_X41Y47         FDRE                                         r  vga_module/vga_gen/vc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.697 f  vga_module/vga_gen/vc_reg[10]/Q
                         net (fo=15, routed)          0.199    -0.498    vga_module/vga_gen/vc[10]
    SLICE_X40Y48         LUT4 (Prop_lut4_I1_O)        0.048    -0.450 r  vga_module/vga_gen/GREEN_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.404     0.954    GREEN_out_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.323     2.277 r  GREEN_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.277    GREEN_out[3]
    A6                                                                r  GREEN_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_module/vga_gen/vc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BLUE_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.160ns  (logic 1.506ns (47.673%)  route 1.653ns (52.327%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.566    -0.838    vga_module/vga_gen/clk_vga
    SLICE_X41Y47         FDRE                                         r  vga_module/vga_gen/vc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.697 f  vga_module/vga_gen/vc_reg[10]/Q
                         net (fo=15, routed)          0.258    -0.439    vga_module/vga_gen/vc[10]
    SLICE_X41Y48         LUT4 (Prop_lut4_I1_O)        0.042    -0.397 r  vga_module/vga_gen/BLUE_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.395     0.999    BLUE_out_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.323     2.322 r  BLUE_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.322    BLUE_out[0]
    B7                                                                r  BLUE_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_synthesis/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_synthesis/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     5.480    clock_synthesis/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.342 f  clock_synthesis/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     2.872    clock_synthesis/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.901 f  clock_synthesis/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     3.713    clock_synthesis/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clock_synthesis/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_synthesis/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_synthesis/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.162    clock_synthesis/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -6.042 r  clock_synthesis/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.461    clock_synthesis/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_synthesis/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -2.926    clock_synthesis/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clock_synthesis/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_vga_clk_wiz_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.598ns (32.636%)  route 3.299ns (67.364%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    R17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  start_grayscale_IBUF_inst/O
                         net (fo=11, routed)          3.299     4.773    invert_inst/start_grayscale_IBUF
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.124     4.897 r  invert_inst/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     4.897    invert_inst_n_3
    SLICE_X39Y47         FDRE                                         r  pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.162    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.449    -2.920    clk_vga
    SLICE_X39Y47         FDRE                                         r  pixel_reg[7]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.895ns  (logic 1.598ns (32.649%)  route 3.297ns (67.351%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    R17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  start_grayscale_IBUF_inst/O
                         net (fo=11, routed)          3.297     4.771    invert_inst/start_grayscale_IBUF
    SLICE_X39Y47         LUT5 (Prop_lut5_I3_O)        0.124     4.895 r  invert_inst/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000     4.895    invert_inst_n_7
    SLICE_X39Y47         FDRE                                         r  pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.162    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.449    -2.920    clk_vga
    SLICE_X39Y47         FDRE                                         r  pixel_reg[3]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.705ns  (logic 1.598ns (33.966%)  route 3.107ns (66.034%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    R17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  start_grayscale_IBUF_inst/O
                         net (fo=11, routed)          3.107     4.581    invert_inst/start_grayscale_IBUF
    SLICE_X37Y47         LUT5 (Prop_lut5_I3_O)        0.124     4.705 r  invert_inst/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000     4.705    invert_inst_n_4
    SLICE_X37Y47         FDRE                                         r  pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.162    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.449    -2.920    clk_vga
    SLICE_X37Y47         FDRE                                         r  pixel_reg[6]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.468ns  (logic 1.598ns (35.768%)  route 2.870ns (64.232%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    R17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  start_grayscale_IBUF_inst/O
                         net (fo=11, routed)          2.870     4.344    invert_inst/start_grayscale_IBUF
    SLICE_X37Y47         LUT5 (Prop_lut5_I3_O)        0.124     4.468 r  invert_inst/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000     4.468    invert_inst_n_10
    SLICE_X37Y47         FDRE                                         r  pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.162    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.449    -2.920    clk_vga
    SLICE_X37Y47         FDRE                                         r  pixel_reg[0]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 1.598ns (36.124%)  route 2.826ns (63.876%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    R17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  start_grayscale_IBUF_inst/O
                         net (fo=11, routed)          2.826     4.300    invert_inst/start_grayscale_IBUF
    SLICE_X34Y47         LUT5 (Prop_lut5_I3_O)        0.124     4.424 r  invert_inst/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000     4.424    invert_inst_n_5
    SLICE_X34Y47         FDRE                                         r  pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.162    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.448    -2.921    clk_vga
    SLICE_X34Y47         FDRE                                         r  pixel_reg[5]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 1.615ns (36.623%)  route 2.795ns (63.377%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  start_inverse_IBUF_inst/O
                         net (fo=11, routed)          2.795     4.286    invert_inst/start_inverse_IBUF
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.124     4.410 r  invert_inst/pixel[10]_i_2/O
                         net (fo=1, routed)           0.000     4.410    invert_inst_n_0
    SLICE_X34Y47         FDRE                                         r  pixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.162    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.448    -2.921    clk_vga
    SLICE_X34Y47         FDRE                                         r  pixel_reg[10]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.405ns  (logic 1.598ns (36.280%)  route 2.807ns (63.720%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    R17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  start_grayscale_IBUF_inst/O
                         net (fo=11, routed)          2.807     4.281    invert_inst/start_grayscale_IBUF
    SLICE_X34Y47         LUT5 (Prop_lut5_I3_O)        0.124     4.405 r  invert_inst/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000     4.405    invert_inst_n_6
    SLICE_X34Y47         FDRE                                         r  pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.162    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.448    -2.921    clk_vga
    SLICE_X34Y47         FDRE                                         r  pixel_reg[4]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 1.615ns (36.706%)  route 2.785ns (63.294%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  start_inverse_IBUF_inst/O
                         net (fo=11, routed)          2.785     4.276    invert_inst/start_inverse_IBUF
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  invert_inst/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000     4.400    invert_inst_n_8
    SLICE_X34Y47         FDRE                                         r  pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.162    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.448    -2.921    clk_vga
    SLICE_X34Y47         FDRE                                         r  pixel_reg[2]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.233ns  (logic 1.598ns (37.754%)  route 2.635ns (62.246%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    R17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  start_grayscale_IBUF_inst/O
                         net (fo=11, routed)          2.635     4.109    invert_inst/start_grayscale_IBUF
    SLICE_X35Y47         LUT5 (Prop_lut5_I3_O)        0.124     4.233 r  invert_inst/pixel[9]_i_1/O
                         net (fo=1, routed)           0.000     4.233    invert_inst_n_1
    SLICE_X35Y47         FDRE                                         r  pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.162    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.448    -2.921    clk_vga
    SLICE_X35Y47         FDRE                                         r  pixel_reg[9]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 1.615ns (38.508%)  route 2.579ns (61.492%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  start_inverse_IBUF_inst/O
                         net (fo=11, routed)          2.579     4.070    invert_inst/start_inverse_IBUF
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124     4.194 r  invert_inst/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000     4.194    invert_inst_n_2
    SLICE_X35Y47         FDRE                                         r  pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.162    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         1.448    -2.921    clk_vga
    SLICE_X35Y47         FDRE                                         r  pixel_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 show_second_image_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_read_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.251ns (41.895%)  route 0.348ns (58.105%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  show_second_image_reg/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  show_second_image_reg/Q
                         net (fo=11, routed)          0.348     0.489    vga_module/vga_gen/bram_read_addr_reg[17]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.534 r  vga_module/vga_gen/bram_read_addr[11]_i_5/O
                         net (fo=1, routed)           0.000     0.534    vga_module/vga_gen/bram_read_addr[11]_i_5_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.599 r  vga_module/vga_gen/bram_read_addr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.599    p_1_out[10]
    SLICE_X46Y47         FDRE                                         r  bram_read_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.837    -1.263    clk_vga
    SLICE_X46Y47         FDRE                                         r  bram_read_addr_reg[10]/C

Slack:                    inf
  Source:                 show_second_image_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_read_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.286ns (45.102%)  route 0.348ns (54.898%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  show_second_image_reg/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  show_second_image_reg/Q
                         net (fo=11, routed)          0.348     0.489    vga_module/vga_gen/bram_read_addr_reg[17]
    SLICE_X46Y47         LUT1 (Prop_lut1_I0_O)        0.049     0.538 r  vga_module/vga_gen/bram_read_addr[11]_i_2/O
                         net (fo=1, routed)           0.000     0.538    vga_module/vga_gen/bram_read_addr[11]_i_2_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.096     0.634 r  vga_module/vga_gen/bram_read_addr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.634    p_1_out[11]
    SLICE_X46Y47         FDRE                                         r  bram_read_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.837    -1.263    clk_vga
    SLICE_X46Y47         FDRE                                         r  bram_read_addr_reg[11]/C

Slack:                    inf
  Source:                 show_second_image_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_read_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.327ns (48.436%)  route 0.348ns (51.564%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  show_second_image_reg/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  show_second_image_reg/Q
                         net (fo=11, routed)          0.348     0.489    vga_module/vga_gen/bram_read_addr_reg[17]
    SLICE_X46Y47         LUT1 (Prop_lut1_I0_O)        0.049     0.538 r  vga_module/vga_gen/bram_read_addr[11]_i_2/O
                         net (fo=1, routed)           0.000     0.538    vga_module/vga_gen/bram_read_addr[11]_i_2_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.622 r  vga_module/vga_gen/bram_read_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.622    vga_module/vga_gen/bram_read_addr_reg[11]_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.675 r  vga_module/vga_gen/bram_read_addr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.675    p_1_out[12]
    SLICE_X46Y48         FDRE                                         r  bram_read_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.837    -1.263    clk_vga
    SLICE_X46Y48         FDRE                                         r  bram_read_addr_reg[12]/C

Slack:                    inf
  Source:                 show_second_image_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_read_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.340ns (49.411%)  route 0.348ns (50.589%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  show_second_image_reg/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  show_second_image_reg/Q
                         net (fo=11, routed)          0.348     0.489    vga_module/vga_gen/bram_read_addr_reg[17]
    SLICE_X46Y47         LUT1 (Prop_lut1_I0_O)        0.049     0.538 r  vga_module/vga_gen/bram_read_addr[11]_i_2/O
                         net (fo=1, routed)           0.000     0.538    vga_module/vga_gen/bram_read_addr[11]_i_2_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.622 r  vga_module/vga_gen/bram_read_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.622    vga_module/vga_gen/bram_read_addr_reg[11]_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.688 r  vga_module/vga_gen/bram_read_addr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.688    p_1_out[14]
    SLICE_X46Y48         FDRE                                         r  bram_read_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.837    -1.263    clk_vga
    SLICE_X46Y48         FDRE                                         r  bram_read_addr_reg[14]/C

Slack:                    inf
  Source:                 show_second_image_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_read_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.363ns (51.047%)  route 0.348ns (48.953%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  show_second_image_reg/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  show_second_image_reg/Q
                         net (fo=11, routed)          0.348     0.489    vga_module/vga_gen/bram_read_addr_reg[17]
    SLICE_X46Y47         LUT1 (Prop_lut1_I0_O)        0.049     0.538 r  vga_module/vga_gen/bram_read_addr[11]_i_2/O
                         net (fo=1, routed)           0.000     0.538    vga_module/vga_gen/bram_read_addr[11]_i_2_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.622 r  vga_module/vga_gen/bram_read_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.622    vga_module/vga_gen/bram_read_addr_reg[11]_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.711 r  vga_module/vga_gen/bram_read_addr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.711    p_1_out[13]
    SLICE_X46Y48         FDRE                                         r  bram_read_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.837    -1.263    clk_vga
    SLICE_X46Y48         FDRE                                         r  bram_read_addr_reg[13]/C

Slack:                    inf
  Source:                 show_second_image_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_read_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.365ns (51.184%)  route 0.348ns (48.816%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  show_second_image_reg/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  show_second_image_reg/Q
                         net (fo=11, routed)          0.348     0.489    vga_module/vga_gen/bram_read_addr_reg[17]
    SLICE_X46Y47         LUT1 (Prop_lut1_I0_O)        0.049     0.538 r  vga_module/vga_gen/bram_read_addr[11]_i_2/O
                         net (fo=1, routed)           0.000     0.538    vga_module/vga_gen/bram_read_addr[11]_i_2_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.622 r  vga_module/vga_gen/bram_read_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.622    vga_module/vga_gen/bram_read_addr_reg[11]_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.713 r  vga_module/vga_gen/bram_read_addr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.713    p_1_out[15]
    SLICE_X46Y48         FDRE                                         r  bram_read_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.837    -1.263    clk_vga
    SLICE_X46Y48         FDRE                                         r  bram_read_addr_reg[15]/C

Slack:                    inf
  Source:                 show_second_image_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_read_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.367ns (51.321%)  route 0.348ns (48.679%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  show_second_image_reg/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  show_second_image_reg/Q
                         net (fo=11, routed)          0.348     0.489    vga_module/vga_gen/bram_read_addr_reg[17]
    SLICE_X46Y47         LUT1 (Prop_lut1_I0_O)        0.049     0.538 r  vga_module/vga_gen/bram_read_addr[11]_i_2/O
                         net (fo=1, routed)           0.000     0.538    vga_module/vga_gen/bram_read_addr[11]_i_2_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.622 r  vga_module/vga_gen/bram_read_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.622    vga_module/vga_gen/bram_read_addr_reg[11]_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.662 r  vga_module/vga_gen/bram_read_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.662    vga_module/vga_gen/bram_read_addr_reg[15]_i_1_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.715 r  vga_module/vga_gen/bram_read_addr_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.715    p_1_out[16]
    SLICE_X46Y49         FDRE                                         r  bram_read_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.837    -1.263    clk_vga
    SLICE_X46Y49         FDRE                                         r  bram_read_addr_reg[16]/C

Slack:                    inf
  Source:                 show_second_image_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_read_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.403ns (53.654%)  route 0.348ns (46.346%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE                         0.000     0.000 r  show_second_image_reg/C
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  show_second_image_reg/Q
                         net (fo=11, routed)          0.348     0.489    vga_module/vga_gen/bram_read_addr_reg[17]
    SLICE_X46Y47         LUT1 (Prop_lut1_I0_O)        0.049     0.538 r  vga_module/vga_gen/bram_read_addr[11]_i_2/O
                         net (fo=1, routed)           0.000     0.538    vga_module/vga_gen/bram_read_addr[11]_i_2_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.622 r  vga_module/vga_gen/bram_read_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.622    vga_module/vga_gen/bram_read_addr_reg[11]_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.662 r  vga_module/vga_gen/bram_read_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.662    vga_module/vga_gen/bram_read_addr_reg[15]_i_1_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.751 r  vga_module/vga_gen/bram_read_addr_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.751    p_1_out[17]
    SLICE_X46Y49         FDRE                                         r  bram_read_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.837    -1.263    clk_vga
    SLICE_X46Y49         FDRE                                         r  bram_read_addr_reg[17]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.304ns (21.944%)  route 1.081ns (78.056%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  start_inverse_IBUF_inst/O
                         net (fo=11, routed)          1.081     1.340    invert_inst/start_inverse_IBUF
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.385 r  invert_inst/pixel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.385    invert_inst_n_9
    SLICE_X37Y47         FDRE                                         r  pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.835    -1.265    clk_vga
    SLICE_X37Y47         FDRE                                         r  pixel_reg[1]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.304ns (21.912%)  route 1.083ns (78.088%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  start_inverse_IBUF_inst/O
                         net (fo=11, routed)          1.083     1.342    invert_inst/start_inverse_IBUF
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.387 r  invert_inst/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000     1.387    invert_inst_n_4
    SLICE_X37Y47         FDRE                                         r  pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    clock_synthesis/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_synthesis/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_synthesis/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_synthesis/inst/clkout1_buf/O
                         net (fo=176, routed)         0.835    -1.265    clk_vga
    SLICE_X37Y47         FDRE                                         r  pixel_reg[6]/C





