{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606129987600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606129987608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 16:43:07 2020 " "Processing started: Mon Nov 23 16:43:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606129987608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606129987608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606129987609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606129988105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606129988105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reg_addr REG_ADDR I2C_Core_Verilog.v(9) " "Verilog HDL Declaration information at I2C_Core_Verilog.v(9): object \"reg_addr\" differs only in case from object \"REG_ADDR\" in the same scope" {  } { { "I2C_Core_Verilog.v" "" { Text "C:/Quartus/SM#1705_Task2/I2C/I2C_Core_Verilog.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606129997905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_core_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_core_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Core_Verilog " "Found entity 1: I2C_Core_Verilog" {  } { { "I2C_Core_Verilog.v" "" { Text "C:/Quartus/SM#1705_Task2/I2C/I2C_Core_Verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606129997906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606129997906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_control_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_control_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Control_Verilog " "Found entity 1: I2C_Control_Verilog" {  } { { "I2C_Control_Verilog.v" "" { Text "C:/Quartus/SM#1705_Task2/I2C/I2C_Control_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606129997908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606129997908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.bdf" "" { Schematic "C:/Quartus/SM#1705_Task2/I2C/I2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606129997910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606129997910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_Control_Verilog " "Elaborating entity \"I2C_Control_Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606129997955 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw VCC " "Pin \"rw\" is stuck at VCC" {  } { { "I2C_Control_Verilog.v" "" { Text "C:/Quartus/SM#1705_Task2/I2C/I2C_Control_Verilog.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606129998544 "|I2C_Control_Verilog|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_addr\[0\] GND " "Pin \"slave_addr\[0\]\" is stuck at GND" {  } { { "I2C_Control_Verilog.v" "" { Text "C:/Quartus/SM#1705_Task2/I2C/I2C_Control_Verilog.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606129998544 "|I2C_Control_Verilog|slave_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_addr\[4\] GND " "Pin \"slave_addr\[4\]\" is stuck at GND" {  } { { "I2C_Control_Verilog.v" "" { Text "C:/Quartus/SM#1705_Task2/I2C/I2C_Control_Verilog.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606129998544 "|I2C_Control_Verilog|slave_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_addr\[2\] GND " "Pin \"reg_addr\[2\]\" is stuck at GND" {  } { { "I2C_Control_Verilog.v" "" { Text "C:/Quartus/SM#1705_Task2/I2C/I2C_Control_Verilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606129998544 "|I2C_Control_Verilog|reg_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_addr\[3\] GND " "Pin \"reg_addr\[3\]\" is stuck at GND" {  } { { "I2C_Control_Verilog.v" "" { Text "C:/Quartus/SM#1705_Task2/I2C/I2C_Control_Verilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606129998544 "|I2C_Control_Verilog|reg_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_addr\[6\] GND " "Pin \"reg_addr\[6\]\" is stuck at GND" {  } { { "I2C_Control_Verilog.v" "" { Text "C:/Quartus/SM#1705_Task2/I2C/I2C_Control_Verilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606129998544 "|I2C_Control_Verilog|reg_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_addr\[7\] GND " "Pin \"reg_addr\[7\]\" is stuck at GND" {  } { { "I2C_Control_Verilog.v" "" { Text "C:/Quartus/SM#1705_Task2/I2C/I2C_Control_Verilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606129998544 "|I2C_Control_Verilog|reg_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data\[6\] GND " "Pin \"reg_data\[6\]\" is stuck at GND" {  } { { "I2C_Control_Verilog.v" "" { Text "C:/Quartus/SM#1705_Task2/I2C/I2C_Control_Verilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606129998544 "|I2C_Control_Verilog|reg_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data\[7\] GND " "Pin \"reg_data\[7\]\" is stuck at GND" {  } { { "I2C_Control_Verilog.v" "" { Text "C:/Quartus/SM#1705_Task2/I2C/I2C_Control_Verilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606129998544 "|I2C_Control_Verilog|reg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606129998544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606129998607 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606129998922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus/SM#1705_Task2/I2C/output_files/I2C.map.smsg " "Generated suppressed messages file C:/Quartus/SM#1705_Task2/I2C/output_files/I2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606129998990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606129999236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606129999236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606129999375 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606129999375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606129999375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606129999375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606129999451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 16:43:19 2020 " "Processing ended: Mon Nov 23 16:43:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606129999451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606129999451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606129999451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606129999451 ""}
