# Example designs
Example designs are complete designs that can be integrated with one's project. These designs are
typically based on a Vivado Block Design, might contain a processor and additional RTL blocks.
Example designs are self consistent.

## List of available designs
| DESIGN NAME | BRIEF DESCRIPTION | NOTES |
|-|-|-|
| [Firmware Upgrade](modules/exdes/firmware_upgrade.md) | Support for in-field upgrade of an FPGA bitstream | Validated on Ultrascale FPGA only. Ultrascale+ family has given errors, still to be examined. |

