<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/TargetSchedule.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L99'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- llvm/Target/TargetSchedule.cpp - Sched Machine Model ---------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements a wrapper around MCSchedModel that allows the interface</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// to benefit from information currently only available in TargetInstrInfo.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetSchedule.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrItineraries.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCSchedule.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;algorithm&gt;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;numeric&gt;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; EnableSchedModel(&quot;schedmodel&quot;, cl::Hidden, cl::init(true),</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::desc(&quot;Use TargetSchedModel for latency lookup&quot;));</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; EnableSchedItins(&quot;scheditins&quot;, cl::Hidden, cl::init(true),</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::desc(&quot;Use InstrItineraryData for latency lookup&quot;));</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; ForceEnableIntervals(</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;sched-model-force-enable-intervals&quot;, cl::Hidden, cl::init(false),</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Force the use of resource intervals in the schedule model&quot;));</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>212M</pre></td><td class='code'><pre>bool TargetSchedModel::hasInstrSchedModel() const {</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>212M</pre></td><td class='code'><pre>  return EnableSchedModel &amp;&amp; <div class='tooltip'>SchedModel.hasInstrSchedModel()<span class='tooltip-content'>212M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L44' href='#L44'><span>44:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>212M</span>, <span class='None'>False</span>: <span class='covered-line'>1.26k</span>]
  Branch (<span class='line-number'><a name='L44' href='#L44'><span>44:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115M</span>, <span class='None'>False</span>: <span class='covered-line'>97.0M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L44'><span>44:10</span></a></span>) to (<span class='line-number'><a href='#L44'><span>44:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (44:10)
     Condition C2 --> (44:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>212M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>94.1M</pre></td><td class='code'><pre>bool TargetSchedModel::hasInstrItineraries() const {</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>94.1M</pre></td><td class='code'><pre>  return EnableSchedItins &amp;&amp; <div class='tooltip'>!InstrItins.isEmpty()<span class='tooltip-content'>94.1M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L48' href='#L48'><span>48:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94.1M</span>, <span class='None'>False</span>: <span class='covered-line'>993</span>]
  Branch (<span class='line-number'><a name='L48' href='#L48'><span>48:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.45M</span>, <span class='None'>False</span>: <span class='covered-line'>90.7M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L48'><span>48:10</span></a></span>) to (<span class='line-number'><a href='#L48'><span>48:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (48:10)
     Condition C2 --> (48:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>94.1M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>void TargetSchedModel::init(const TargetSubtargetInfo *TSInfo) {</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>  STI = TSInfo;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>  SchedModel = TSInfo-&gt;getSchedModel();</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>  TII = TSInfo-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>  STI-&gt;initInstrItins(InstrItins);</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>  unsigned NumRes = SchedModel.getNumProcResourceKinds();</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>  ResourceFactors.resize(NumRes);</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>  ResourceLCM = SchedModel.IssueWidth;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>28.8M</pre></td><td class='code'><pre>  for (unsigned Idx = 0; Idx &lt; NumRes; <div class='tooltip'>++Idx<span class='tooltip-content'>24.9M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.9M</span>, <span class='None'>False</span>: <span class='covered-line'>3.93M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>24.9M</pre></td><td class='code'><pre>    unsigned NumUnits = SchedModel.getProcResource(Idx)-&gt;NumUnits;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>24.9M</pre></td><td class='code'><pre>    if (NumUnits &gt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.1M</span>, <span class='None'>False</span>: <span class='covered-line'>1.80M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>23.1M</pre></td><td class='code'><pre>      ResourceLCM = std::lcm(ResourceLCM, NumUnits);</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>24.9M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>  MicroOpFactor = ResourceLCM / SchedModel.IssueWidth;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>28.8M</pre></td><td class='code'><pre>  for (unsigned Idx = 0; Idx &lt; NumRes; <div class='tooltip'>++Idx<span class='tooltip-content'>24.9M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.9M</span>, <span class='None'>False</span>: <span class='covered-line'>3.93M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>24.9M</pre></td><td class='code'><pre>    unsigned NumUnits = SchedModel.getProcResource(Idx)-&gt;NumUnits;</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>24.9M</pre></td><td class='code'><pre>    ResourceFactors[Idx] = NumUnits ? <div class='tooltip'>(ResourceLCM / NumUnits)<span class='tooltip-content'>23.1M</span></div> : <div class='tooltip'>0<span class='tooltip-content'>1.80M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L68' href='#L68'><span>68:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.1M</span>, <span class='None'>False</span>: <span class='covered-line'>1.80M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>24.9M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns true only if instruction is specified as single issue.</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TargetSchedModel::mustBeginGroup(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>6.61M</pre></td><td class='code'><pre>                                     const MCSchedClassDesc *SC) const {</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>6.61M</pre></td><td class='code'><pre>  if (hasInstrSchedModel()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.41M</span>, <span class='None'>False</span>: <span class='covered-line'>3.20M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>3.41M</pre></td><td class='code'><pre>    if (!SC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L76' href='#L76'><span>76:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.41M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>3.41M</pre></td><td class='code'><pre>      SC = resolveSchedClass(MI);</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>3.41M</pre></td><td class='code'><pre>    if (SC-&gt;isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.31M</span>, <span class='None'>False</span>: <span class='covered-line'>95.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>      return SC-&gt;BeginGroup;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>3.41M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>3.30M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>6.61M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TargetSchedModel::mustEndGroup(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>14.1M</pre></td><td class='code'><pre>                                     const MCSchedClassDesc *SC) const {</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>14.1M</pre></td><td class='code'><pre>  if (hasInstrSchedModel()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.34M</span>, <span class='None'>False</span>: <span class='covered-line'>10.7M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>3.34M</pre></td><td class='code'><pre>    if (!SC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.34M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>3.34M</pre></td><td class='code'><pre>      SC = resolveSchedClass(MI);</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>3.34M</pre></td><td class='code'><pre>    if (SC-&gt;isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.16M</span>, <span class='None'>False</span>: <span class='covered-line'>181k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>3.16M</pre></td><td class='code'><pre>      return SC-&gt;EndGroup;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>3.34M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>10.9M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>14.1M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned TargetSchedModel::getNumMicroOps(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>62.9M</pre></td><td class='code'><pre>                                          const MCSchedClassDesc *SC) const {</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>62.9M</pre></td><td class='code'><pre>  if (hasInstrItineraries()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>693k</span>, <span class='None'>False</span>: <span class='covered-line'>62.2M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>693k</pre></td><td class='code'><pre>    int UOps = InstrItins.getNumMicroOps(MI-&gt;getDesc().getSchedClass());</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>693k</pre></td><td class='code'><pre>    return (UOps &gt;= 0) ? UOps : <div class='tooltip'><span class='red'>TII-&gt;getNumMicroOps(&amp;InstrItins, *MI)</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L99' href='#L99'><span>99:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>693k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>693k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>62.2M</pre></td><td class='code'><pre>  if (hasInstrSchedModel()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35.0M</span>, <span class='None'>False</span>: <span class='covered-line'>27.1M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>35.0M</pre></td><td class='code'><pre>    if (!SC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L102' href='#L102'><span>102:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.3M</span>, <span class='None'>False</span>: <span class='covered-line'>3.76M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>31.3M</pre></td><td class='code'><pre>      SC = resolveSchedClass(MI);</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>35.0M</pre></td><td class='code'><pre>    if (SC-&gt;isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L104' href='#L104'><span>104:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.9M</span>, <span class='None'>False</span>: <span class='covered-line'>1.10M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>33.9M</pre></td><td class='code'><pre>      return SC-&gt;NumMicroOps;</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>35.0M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>28.2M</pre></td><td class='code'><pre>  return MI-&gt;isTransient() ? <div class='tooltip'>0<span class='tooltip-content'>8.39M</span></div> : <div class='tooltip'>1<span class='tooltip-content'>19.8M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.39M</span>, <span class='None'>False</span>: <span class='covered-line'>19.8M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>62.2M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The machine model may explicitly specify an invalid latency, which</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// effectively means infinite latency. Since users of the TargetSchedule API</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// don&apos;t know how to handle this, we convert it to a very large latency that is</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// easy to distinguish when debugging the DAG but won&apos;t induce overflow.</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>16.4M</pre></td><td class='code'><pre>static unsigned capLatency(int Cycles) {</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>16.4M</pre></td><td class='code'><pre>  return Cycles &gt;= 0 ? Cycles : <div class='tooltip'><span class='red'>1000</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.4M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>16.4M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the MCSchedClassDesc for this instruction. Some SchedClasses require</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// evaluation of predicates that depend on instruction operands or flags.</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const MCSchedClassDesc *TargetSchedModel::</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>63.2M</pre></td><td class='code'><pre>resolveSchedClass(const MachineInstr *MI) const {</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the definition&apos;s scheduling class descriptor from this machine model.</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>63.2M</pre></td><td class='code'><pre>  unsigned SchedClass = MI-&gt;getDesc().getSchedClass();</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>63.2M</pre></td><td class='code'><pre>  const MCSchedClassDesc *SCDesc = SchedModel.getSchedClassDesc(SchedClass);</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>63.2M</pre></td><td class='code'><pre>  if (!SCDesc-&gt;isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.75M</span>, <span class='None'>False</span>: <span class='covered-line'>61.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>1.75M</pre></td><td class='code'><pre>    return SCDesc;</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>61.5M</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>61.5M</pre></td><td class='code'><pre>  unsigned NIter = 0;</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>61.5M</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>70.9M</pre></td><td class='code'><pre>  while (SCDesc-&gt;isVariant()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.43M</span>, <span class='None'>False</span>: <span class='covered-line'>61.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>9.43M</pre></td><td class='code'><pre>    assert(++NIter &lt; 6 &amp;&amp; &quot;Variants are nested deeper than the magic number&quot;);</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>9.43M</pre></td><td class='code'><pre>    SchedClass = STI-&gt;resolveSchedClass(SchedClass, MI, this);</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>9.43M</pre></td><td class='code'><pre>    SCDesc = SchedModel.getSchedClassDesc(SchedClass);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>9.43M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>61.5M</pre></td><td class='code'><pre>  return SCDesc;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>61.5M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Find the def index of this operand. This index maps to the machine model and</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// is independent of use operands. Def operands may be reordered with uses or</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// merged with uses without affecting the def index (e.g. before/after</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// regalloc). However, an instruction&apos;s def operands must never be reordered</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// with respect to each other.</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>5.85M</pre></td><td class='code'><pre>static unsigned findDefIdx(const MachineInstr *MI, unsigned DefOperIdx) {</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>5.85M</pre></td><td class='code'><pre>  unsigned DefIdx = 0;</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>6.53M</pre></td><td class='code'><pre>  for (unsigned i = 0; i != DefOperIdx; <div class='tooltip'>++i<span class='tooltip-content'>684k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>684k</span>, <span class='None'>False</span>: <span class='covered-line'>5.85M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>684k</pre></td><td class='code'><pre>    const MachineOperand &amp;MO = MI-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>684k</pre></td><td class='code'><pre>    if (MO.isReg() &amp;&amp; <div class='tooltip'>MO.isDef()<span class='tooltip-content'>550k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>550k</span>, <span class='None'>False</span>: <span class='covered-line'>133k</span>]
  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>162k</span>, <span class='None'>False</span>: <span class='covered-line'>388k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L149'><span>149:9</span></a></span>) to (<span class='line-number'><a href='#L149'><span>149:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (149:9)
     Condition C2 --> (149:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>      ++DefIdx;</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>684k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>5.85M</pre></td><td class='code'><pre>  return DefIdx;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>5.85M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Find the use index of this operand. This is independent of the instruction&apos;s</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// def operands.</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Note that uses are not determined by the operand&apos;s isUse property, which</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// is simply the inverse of isDef. Here we consider any readsReg operand to be</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// a &quot;use&quot;. The machine model allows an operand to be both a Def and Use.</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>221k</pre></td><td class='code'><pre>static unsigned findUseIdx(const MachineInstr *MI, unsigned UseOperIdx) {</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>221k</pre></td><td class='code'><pre>  unsigned UseIdx = 0;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>575k</pre></td><td class='code'><pre>  for (unsigned i = 0; i != UseOperIdx; <div class='tooltip'>++i<span class='tooltip-content'>353k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>353k</span>, <span class='None'>False</span>: <span class='covered-line'>221k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>    const MachineOperand &amp;MO = MI-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>    if (MO.isReg() &amp;&amp; <div class='tooltip'>MO.readsReg()<span class='tooltip-content'>338k</span></div> &amp;&amp; <div class='tooltip'>!MO.isDef()<span class='tooltip-content'>135k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>338k</span>, <span class='None'>False</span>: <span class='covered-line'>15.0k</span>]
  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135k</span>, <span class='None'>False</span>: <span class='covered-line'>203k</span>]
  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L165'><span>165:9</span></a></span>) to (<span class='line-number'><a href='#L165'><span>165:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (165:9)
     Condition C2 --> (165:23)
     Condition C3 --> (165:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>      ++UseIdx;</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>221k</pre></td><td class='code'><pre>  return UseIdx;</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>221k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Top-level API for clients that know the operand indices. This doesn&apos;t need to</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// return std::optional&lt;unsigned&gt;, as it always returns a valid latency.</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned TargetSchedModel::computeOperandLatency(</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const MachineInstr *DefMI, unsigned DefOperIdx,</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>10.4M</pre></td><td class='code'><pre>  const MachineInstr *UseMI, unsigned UseOperIdx) const {</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>10.4M</pre></td><td class='code'><pre>  const unsigned InstrLatency = computeInstrLatency(DefMI);</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>10.4M</pre></td><td class='code'><pre>  const unsigned DefaultDefLatency = TII-&gt;defaultDefLatency(SchedModel, *DefMI);</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>10.4M</pre></td><td class='code'><pre>  if (!hasInstrSchedModel() &amp;&amp; <div class='tooltip'>!hasInstrItineraries()<span class='tooltip-content'>4.63M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.63M</span>, <span class='None'>False</span>: <span class='covered-line'>5.85M</span>]
  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.95M</span>, <span class='None'>False</span>: <span class='covered-line'>682k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L180'><span>180:7</span></a></span>) to (<span class='line-number'><a href='#L180'><span>180:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (180:7)
     Condition C2 --> (180:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>3.95M</pre></td><td class='code'><pre>    return DefaultDefLatency;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>6.53M</pre></td><td class='code'><pre>  if (hasInstrItineraries()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L183' href='#L183'><span>183:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>684k</span>, <span class='None'>False</span>: <span class='covered-line'>5.85M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>684k</pre></td><td class='code'><pre>    std::optional&lt;unsigned&gt; OperLatency;</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>684k</pre></td><td class='code'><pre>    if (UseMI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L185' href='#L185'><span>185:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>573k</span>, <span class='None'>False</span>: <span class='covered-line'>111k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>573k</pre></td><td class='code'><pre>      OperLatency = TII-&gt;getOperandLatency(&amp;InstrItins, *DefMI, DefOperIdx,</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>573k</pre></td><td class='code'><pre>                                           *UseMI, UseOperIdx);</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>573k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>      unsigned DefClass = DefMI-&gt;getDesc().getSchedClass();</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>      OperLatency = InstrItins.getOperandCycle(DefClass, DefOperIdx);</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Expected latency is the max of InstrLatency and DefaultDefLatency, if we</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // didn&apos;t find an operand latency.</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>684k</pre></td><td class='code'><pre>    return OperLatency ? <div class='tooltip'>*OperLatency<span class='tooltip-content'>260k</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>260k</span>, <span class='None'>False</span>: <span class='covered-line'>423k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>684k</pre></td><td class='code'><pre>                       : <div class='tooltip'>std::max(InstrLatency, DefaultDefLatency)<span class='tooltip-content'>423k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>684k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // hasInstrSchedModel()</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>5.85M</pre></td><td class='code'><pre>  const MCSchedClassDesc *SCDesc = resolveSchedClass(DefMI);</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>5.85M</pre></td><td class='code'><pre>  unsigned DefIdx = findDefIdx(DefMI, DefOperIdx);</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>5.85M</pre></td><td class='code'><pre>  if (DefIdx &lt; SCDesc-&gt;NumWriteLatencyEntries) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.71M</span>, <span class='None'>False</span>: <span class='covered-line'>135k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Lookup the definition&apos;s write latency in SubtargetInfo.</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>5.71M</pre></td><td class='code'><pre>    const MCWriteLatencyEntry *WLEntry =</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>5.71M</pre></td><td class='code'><pre>      STI-&gt;getWriteLatencyEntry(SCDesc, DefIdx);</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>5.71M</pre></td><td class='code'><pre>    unsigned WriteID = WLEntry-&gt;WriteResourceID;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>5.71M</pre></td><td class='code'><pre>    unsigned Latency = capLatency(WLEntry-&gt;Cycles);</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>5.71M</pre></td><td class='code'><pre>    if (!UseMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03M</span>, <span class='None'>False</span>: <span class='covered-line'>4.68M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>      return Latency;</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Lookup the use&apos;s latency adjustment in SubtargetInfo.</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>4.68M</pre></td><td class='code'><pre>    const MCSchedClassDesc *UseDesc = resolveSchedClass(UseMI);</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>4.68M</pre></td><td class='code'><pre>    if (UseDesc-&gt;NumReadAdvanceEntries == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.46M</span>, <span class='None'>False</span>: <span class='covered-line'>221k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>4.46M</pre></td><td class='code'><pre>      return Latency;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>221k</pre></td><td class='code'><pre>    unsigned UseIdx = findUseIdx(UseMI, UseOperIdx);</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>221k</pre></td><td class='code'><pre>    int Advance = STI-&gt;getReadAdvanceCycles(UseDesc, UseIdx, WriteID);</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>221k</pre></td><td class='code'><pre>    if (Advance &gt; 0 &amp;&amp; <div class='tooltip'>(unsigned)Advance &gt; Latency<span class='tooltip-content'>59.9k</span></div>) // unsigned wrap</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59.9k</span>, <span class='None'>False</span>: <span class='covered-line'>161k</span>]
  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.81k</span>, <span class='None'>False</span>: <span class='covered-line'>57.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L218'><span>218:9</span></a></span>) to (<span class='line-number'><a href='#L218'><span>218:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (218:9)
     Condition C2 --> (218:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>2.81k</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>    return Latency - Advance;</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>221k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If DefIdx does not exist in the model (e.g. implicit defs), then return</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // unit latency (defaultDefLatency may be too conservative).</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>135k</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>135k</pre></td><td class='code'><pre>  if (SCDesc-&gt;isValid() &amp;&amp; <div class='tooltip'>!DefMI-&gt;getOperand(DefOperIdx).isImplicit()<span class='tooltip-content'>49.7k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L225' href='#L225'><span>225:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>135k</span>]
  Branch (<span class='line-number'><a name='L225' href='#L225'><span>225:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.7k</span>, <span class='None'>False</span>: <span class='covered-line'>85.3k</span>]
  Branch (<span class='line-number'><a name='L225' href='#L225'><span>225:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>364</span>, <span class='None'>False</span>: <span class='covered-line'>49.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>135k</pre></td><td class='code'><pre>      <div class='tooltip'>!DefMI-&gt;getDesc().operands()[DefOperIdx].isOptionalDef()<span class='tooltip-content'>364</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L226' href='#L226'><span>226:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>248</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>135k</pre></td><td class='code'><pre>      <div class='tooltip'>SchedModel.isComplete()<span class='tooltip-content'>248</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L227' href='#L227'><span>227:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>248</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L225'><span>225:7</span></a></span>) to (<span class='line-number'><a href='#L225'><span>227:30</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (225:7)
     Condition C2 --> (225:28)
     Condition C3 --> (226:7)
     Condition C4 --> (227:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    errs() &lt;&lt; &quot;DefIdx &quot; &lt;&lt; DefIdx &lt;&lt; &quot; exceeds machine model writes for &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           &lt;&lt; *DefMI &lt;&lt; &quot; (Try with MCSchedModel.CompleteModel set to false)&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;incomplete machine model&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>135k</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Automatically giving all implicit defs defaultDefLatency is</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // undesirable. We should only do it for defs that are known to the MC</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // desc like flags. Truly implicit defs should get 1 cycle latency.</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>135k</pre></td><td class='code'><pre>  return DefMI-&gt;isTransient() ? <div class='tooltip'>0<span class='tooltip-content'>44.7k</span></div> : <div class='tooltip'>DefaultDefLatency<span class='tooltip-content'>90.4k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L236' href='#L236'><span>236:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44.7k</span>, <span class='None'>False</span>: <span class='covered-line'>90.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>5.85M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>10.3M</pre></td><td class='code'><pre>TargetSchedModel::computeInstrLatency(const MCSchedClassDesc &amp;SCDesc) const {</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>10.3M</pre></td><td class='code'><pre>  return capLatency(MCSchedModel::computeInstrLatency(*STI, SCDesc));</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>10.3M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>382k</pre></td><td class='code'><pre>unsigned TargetSchedModel::computeInstrLatency(unsigned Opcode) const {</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>382k</pre></td><td class='code'><pre>  assert(hasInstrSchedModel() &amp;&amp; &quot;Only call this function with a SchedModel&quot;);</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>382k</pre></td><td class='code'><pre>  unsigned SCIdx = TII-&gt;get(Opcode).getSchedClass();</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>382k</pre></td><td class='code'><pre>  return capLatency(SchedModel.computeInstrLatency(*STI, SCIdx));</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>382k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>unsigned TargetSchedModel::computeInstrLatency(const MCInst &amp;Inst) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>hasInstrSchedModel()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L251' href='#L251'><span>251:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return capLatency(SchedModel.computeInstrLatency(*STI, *TII, Inst))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>return computeInstrLatency(Inst.getOpcode())</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>TargetSchedModel::computeInstrLatency(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>                                      bool UseDefaultDefLatency) const {</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For the itinerary model, fall back to the old subtarget hook.</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Allow subtargets to compute Bundle latencies outside the machine model.</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>  if (hasInstrItineraries() || <div class='tooltip'>MI-&gt;isBundle()<span class='tooltip-content'>17.7M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.36M</span>, <span class='None'>False</span>: <span class='covered-line'>17.7M</span>]
  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.7k</span>, <span class='None'>False</span>: <span class='covered-line'>17.7M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>17.7M</span></div><div class='tooltip'>!hasInstrSchedModel()<span class='tooltip-content'>17.7M</span></div> &amp;&amp; <div class='tooltip'>!UseDefaultDefLatency<span class='tooltip-content'>7.14M</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L262' href='#L262'><span>262:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.14M</span>, <span class='None'>False</span>: <span class='covered-line'>10.6M</span>]
  Branch (<span class='line-number'><a name='L262' href='#L262'><span>262:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.61k</span>, <span class='None'>False</span>: <span class='covered-line'>7.13M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L261'><span>261:7</span></a></span>) to (<span class='line-number'><a href='#L261'><span>262:55</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (261:7)
     Condition C2 --> (261:32)
     Condition C3 --> (262:8)
     Condition C4 --> (262:33)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  -  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  T,  F  = F      }
  4 { F,  T,  -,  -  = T      }
  5 { F,  F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>1.40M</pre></td><td class='code'><pre>    return TII-&gt;getInstrLatency(&amp;InstrItins, *MI);</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>17.7M</pre></td><td class='code'><pre>  if (hasInstrSchedModel()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L265' href='#L265'><span>265:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.6M</span>, <span class='None'>False</span>: <span class='covered-line'>7.13M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>10.6M</pre></td><td class='code'><pre>    const MCSchedClassDesc *SCDesc = resolveSchedClass(MI);</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>10.6M</pre></td><td class='code'><pre>    if (SCDesc-&gt;isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.3M</span>, <span class='None'>False</span>: <span class='covered-line'>217k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>10.3M</pre></td><td class='code'><pre>      return computeInstrLatency(*SCDesc);</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>10.6M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>7.35M</pre></td><td class='code'><pre>  return TII-&gt;defaultDefLatency(SchedModel, *MI);</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>17.7M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned TargetSchedModel::</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>computeOutputLatency(const MachineInstr *DefMI, unsigned DefOperIdx,</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>2.50M</pre></td><td class='code'><pre>                     const MachineInstr *DepMI) const {</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>2.50M</pre></td><td class='code'><pre>  if (!SchedModel.isOutOfOrder())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L276' href='#L276'><span>276:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.80M</span>, <span class='None'>False</span>: <span class='covered-line'>699k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>1.80M</pre></td><td class='code'><pre>    return 1;</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Out-of-order processor can dispatch WAW dependencies in the same cycle.</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Treat predication as a data dependency for out-of-order cpus. In-order</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // cpus do not need to treat predicated writes specially.</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: The following hack exists because predication passes do not</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // correctly append imp-use operands, and readsReg() strangely returns false</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for predicated defs.</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>699k</pre></td><td class='code'><pre>  Register Reg = DefMI-&gt;getOperand(DefOperIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>699k</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *DefMI-&gt;getMF();</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>699k</pre></td><td class='code'><pre>  const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>699k</pre></td><td class='code'><pre>  if (!DepMI-&gt;readsRegister(Reg, TRI) &amp;&amp; <div class='tooltip'>TII-&gt;isPredicated(*DepMI)<span class='tooltip-content'>126k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126k</span>, <span class='None'>False</span>: <span class='covered-line'>573k</span>]
  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>126k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L290'><span>290:7</span></a></span>) to (<span class='line-number'><a href='#L290'><span>290:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (290:7)
     Condition C2 --> (290:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return computeInstrLatency(DefMI);</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have a per operand scheduling model, check if this def is writing</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // an unbuffered resource. If so, it treated like an in-order cpu.</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>699k</pre></td><td class='code'><pre>  if (hasInstrSchedModel()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>185k</span>, <span class='None'>False</span>: <span class='covered-line'>514k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>    const MCSchedClassDesc *SCDesc = resolveSchedClass(DefMI);</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>    if (SCDesc-&gt;isValid()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>175k</span>, <span class='None'>False</span>: <span class='covered-line'>9.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>175k</pre></td><td class='code'><pre>      for (const MCWriteProcResEntry *PRI = STI-&gt;getWriteProcResBegin(SCDesc),</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>630k</pre></td><td class='code'><pre>             *PRE = STI-&gt;getWriteProcResEnd(SCDesc); PRI != PRE; <div class='tooltip'>++PRI<span class='tooltip-content'>455k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>455k</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>455k</pre></td><td class='code'><pre>        if (!SchedModel.getProcResource(PRI-&gt;ProcResourceIdx)-&gt;BufferSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L300' href='#L300'><span>300:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>368</span>, <span class='None'>False</span>: <span class='covered-line'>455k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>          return 1;</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>455k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>175k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>699k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>699k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>double</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>TargetSchedModel::computeReciprocalThroughput(const MachineInstr *MI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>hasInstrItineraries()</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned SchedClass = MI-&gt;getDesc().getSchedClass();</span></pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return MCSchedModel::getReciprocalThroughput(SchedClass,</span></pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                 *getInstrItineraries());</span></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>hasInstrSchedModel()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return MCSchedModel::getReciprocalThroughput(*STI, *resolveSchedClass(MI))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return 0.0</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>double</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>TargetSchedModel::computeReciprocalThroughput(unsigned Opcode) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned SchedClass = TII-&gt;get(Opcode).getSchedClass();</span></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>hasInstrItineraries()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return MCSchedModel::getReciprocalThroughput(SchedClass,</span></pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                 *getInstrItineraries())</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>hasInstrSchedModel()</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const MCSchedClassDesc &amp;SCDesc = *SchedModel.getSchedClassDesc(SchedClass);</span></pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>SCDesc.isValid()</span><span class='red'> &amp;&amp; </span><span class='red'>!SCDesc.isVariant()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L330' href='#L330'><span>330:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L330' href='#L330'><span>330:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L330'><span>330:9</span></a></span>) to (<span class='line-number'><a href='#L330'><span>330:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (330:9)
     Condition C2 --> (330:29)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return MCSchedModel::getReciprocalThroughput(*STI, SCDesc)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return 0.0</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>double</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>TargetSchedModel::computeReciprocalThroughput(const MCInst &amp;MI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>hasInstrSchedModel()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L339' href='#L339'><span>339:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return SchedModel.getReciprocalThroughput(*STI, *TII, MI)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>return computeReciprocalThroughput(MI.getOpcode())</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>16.3M</pre></td><td class='code'><pre>bool TargetSchedModel::enableIntervals() const {</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>16.3M</pre></td><td class='code'><pre>  if (ForceEnableIntervals)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L345' href='#L345'><span>345:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>16.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>16.3M</pre></td><td class='code'><pre>  return SchedModel.EnableIntervals;</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>16.3M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>