Project Information                          d:\maxplus2\max2lib\lab4\d8_1.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/26/2010 22:59:24

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

d8_1      EP910ILC-12      19       8        0       8           33 %

User Pins:                 19       8        0  



Project Information                          d:\maxplus2\max2lib\lab4\d8_1.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"


Project Information                          d:\maxplus2\max2lib\lab4\d8_1.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'C' chosen for auto global Clock


Project Information                          d:\maxplus2\max2lib\lab4\d8_1.rpt

** FILE HIERARCHY **



|d1:24|
|d1:30|
|d1:31|
|d1:28|
|d1:29|
|d1:27|
|d1:26|
|d1:25|


Device-Specific Information:                 d:\maxplus2\max2lib\lab4\d8_1.rpt
d8_1

***** Logic for device 'd8_1' compiled without errors.




Device: EP910ILC-12

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                            R  
                                            E  
                                            S  
                                            E  
                                            R  
                             V  V           V  
              Q  P  Q  Q     C  C  C  C  P  E  
              2  7  0  1  C  C  C  X  Y  0  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
      Q3 |  7                                39 | N.C. 
      Q4 |  8                                38 | RESERVED 
      Q5 |  9                                37 | RESERVED 
      O7 | 10                                36 | RESERVED 
      O6 | 11                                35 | RESERVED 
      O5 | 12          EP910ILC-12           34 | RESERVED 
      O4 | 13                                33 | RESERVED 
      O3 | 14                                32 | RESERVED 
      O2 | 15                                31 | RESERVED 
      O1 | 16                                30 | RESERVED 
    N.C. | 17                                29 | Q7 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              O  P  P  P  G  G  G  P  P  P  Q  
              0  6  5  4  N  N  N  3  2  1  6  
                          D  D  D              
                                               
                                               
                                               
                                               
                                               


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                 d:\maxplus2\max2lib\lab4\d8_1.rpt
d8_1

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   2/12( 16%) 
B:    LC13 - LC24     8/12( 66%)  12/12(100%) 


Total dedicated input pins used:                12/12     (100%)
Total I/O pins used:                            14/24     ( 58%)
Total logic cells used:                          8/24     ( 33%)
Average fan-in:                                  5.00
Total fan-in:                                    40

Total input pins required:                      19
Total output pins required:                      8
Total bidirectional pins required:               0
Total logic cells required:                      8
Total flipflops required:                        8

Synthesized logic cells:                         0/  24   (  0%)



Device-Specific Information:                 d:\maxplus2\max2lib\lab4\d8_1.rpt
d8_1

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43      -   -       INPUT              0    0    8    0  CX
  42      -   -       INPUT              0    0    8    0  CY
  41      -   -       INPUT              0    0    1    0  P0
  27      -   -       INPUT              0    0    1    0  P1
  26      -   -       INPUT              0    0    1    0  P2
  25      -   -       INPUT              0    0    1    0  P3
  21      -   -       INPUT              0    0    1    0  P4
  20      -   -       INPUT              0    0    1    0  P5
  19      -   -       INPUT              0    0    1    0  P6
   5      -   -       INPUT              0    0    1    0  P7
   4      -   -       INPUT              0    0    1    0  Q0
   3      -   -       INPUT              0    0    1    0  Q1
   6   (13)  (B)      INPUT              0    0    1    0  Q2
   7   (14)  (B)      INPUT              0    0    1    0  Q3
   8   (15)  (B)      INPUT              0    0    1    0  Q4
   9   (16)  (B)      INPUT              0    0    1    0  Q5
  28   (12)  (A)      INPUT              0    0    1    0  Q6
  29   (11)  (A)      INPUT              0    0    1    0  Q7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 d:\maxplus2\max2lib\lab4\d8_1.rpt
d8_1

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  18     24    B         FF   +          4    0    0    0  O0 (|d1:31|:9)
  16     23    B         FF   +          4    0    0    0  O1 (|d1:30|:9)
  15     22    B         FF   +          4    0    0    0  O2 (|d1:29|:9)
  14     21    B         FF   +          4    0    0    0  O3 (|d1:28|:9)
  13     20    B         FF   +          4    0    0    0  O4 (|d1:27|:9)
  12     19    B         FF   +          4    0    0    0  O5 (|d1:26|:9)
  11     18    B         FF   +          4    0    0    0  O6 (|d1:25|:9)
  10     17    B         FF   +          4    0    0    0  O7 (|d1:24|:9)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 d:\maxplus2\max2lib\lab4\d8_1.rpt
d8_1

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'B'
        +--------------- LC24 O0
        | +------------- LC23 O1
        | | +----------- LC22 O2
        | | | +--------- LC21 O3
        | | | | +------- LC20 O4
        | | | | | +----- LC19 O5
        | | | | | | +--- LC18 O6
        | | | | | | | +- LC17 O7
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | 
LC24 -> - - - - - - - - | <-- O0
LC23 -> - - - - - - - - | <-- O1
LC22 -> - - - - - - - - | <-- O2
LC21 -> - - - - - - - - | <-- O3
LC20 -> - - - - - - - - | <-- O4
LC19 -> - - - - - - - - | <-- O5
LC18 -> - - - - - - - - | <-- O6
LC17 -> - - - - - - - - | <-- O7

Pin
43   -> @ @ @ @ @ @ @ @ | <-- CX
42   -> @ @ @ @ @ @ @ @ | <-- CY
41   -> @ - - - - - - - | <-- P0
27   -> - @ - - - - - - | <-- P1
26   -> - - @ - - - - - | <-- P2
25   -> - - - @ - - - - | <-- P3
21   -> - - - - @ - - - | <-- P4
20   -> - - - - - @ - - | <-- P5
19   -> - - - - - - @ - | <-- P6
5    -> - - - - - - - @ | <-- P7
4    -> @ - - - - - - - | <-- Q0
3    -> - @ - - - - - - | <-- Q1
6    -> - - * - - - - - | <-- Q2
7    -> - - - * - - - - | <-- Q3
8    -> - - - - * - - - | <-- Q4
9    -> - - - - - * - - | <-- Q5
28   -> - - - - - - * - | <-- Q6
29   -> - - - - - - - * | <-- Q7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab4\d8_1.rpt
d8_1

** EQUATIONS **

C        : INPUT;
CX       : INPUT;
CY       : INPUT;
P0       : INPUT;
P1       : INPUT;
P2       : INPUT;
P3       : INPUT;
P4       : INPUT;
P5       : INPUT;
P6       : INPUT;
P7       : INPUT;
Q0       : INPUT;
Q1       : INPUT;
Q2       : INPUT;
Q3       : INPUT;
Q4       : INPUT;
Q5       : INPUT;
Q6       : INPUT;
Q7       : INPUT;

-- Node name is 'O0' = '|d1:31|O' 
-- Equation name is 'O0', type is output 
 O0      = DFF( _EQ001, GLOBAL( C),  VCC,  VCC);
  _EQ001 =  CX &  Q0
         #  CY &  P0;

-- Node name is 'O1' = '|d1:30|O' 
-- Equation name is 'O1', type is output 
 O1      = DFF( _EQ002, GLOBAL( C),  VCC,  VCC);
  _EQ002 =  CX &  Q1
         #  CY &  P1;

-- Node name is 'O2' = '|d1:29|O' 
-- Equation name is 'O2', type is output 
 O2      = DFF( _EQ003, GLOBAL( C),  VCC,  VCC);
  _EQ003 =  CX &  Q2
         #  CY &  P2;

-- Node name is 'O3' = '|d1:28|O' 
-- Equation name is 'O3', type is output 
 O3      = DFF( _EQ004, GLOBAL( C),  VCC,  VCC);
  _EQ004 =  CX &  Q3
         #  CY &  P3;

-- Node name is 'O4' = '|d1:27|O' 
-- Equation name is 'O4', type is output 
 O4      = DFF( _EQ005, GLOBAL( C),  VCC,  VCC);
  _EQ005 =  CX &  Q4
         #  CY &  P4;

-- Node name is 'O5' = '|d1:26|O' 
-- Equation name is 'O5', type is output 
 O5      = DFF( _EQ006, GLOBAL( C),  VCC,  VCC);
  _EQ006 =  CX &  Q5
         #  CY &  P5;

-- Node name is 'O6' = '|d1:25|O' 
-- Equation name is 'O6', type is output 
 O6      = DFF( _EQ007, GLOBAL( C),  VCC,  VCC);
  _EQ007 =  CX &  Q6
         #  CY &  P6;

-- Node name is 'O7' = '|d1:24|O' 
-- Equation name is 'O7', type is output 
 O7      = DFF( _EQ008, GLOBAL( C),  VCC,  VCC);
  _EQ008 =  CX &  Q7
         #  CY &  P7;



Project Information                          d:\maxplus2\max2lib\lab4\d8_1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 9,090K
