

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Tue Nov 10 09:08:15 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       Pipeline_2ports
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.249|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2738|  2738|  2738|  2738|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1294|  1294|        20|          5|          1|   256|    yes   |
        |- Loop 2  |  1440|  1440|         4|          3|          1|   480|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    339|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        0|      8|    856|   1600|    -|
|Memory           |        2|      -|      0|      0|    -|
|Multiplexer      |        -|      -|      -|    613|    -|
|Register         |        0|      -|   1611|    288|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|      8|   2467|   2840|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|     10|      7|     16|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Reorder_fft_AXILiteS_s_axi_U  |Reorder_fft_AXILiteS_s_axi  |        0|      0|   36|   40|    0|
    |Reorder_fft_fadd_dEe_U1       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U2       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U3       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U4       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Total                         |                            |        0|      8|  856| 1600|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_reorder_I_U  |Reorder_fft_lut_rbkb  |        1|  0|   0|    0|   480|   10|     1|         4800|
    |lut_reorder_J_U  |Reorder_fft_lut_rcud  |        1|  0|   0|    0|   480|   10|     1|         4800|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        2|  0|   0|    0|   960|   20|     2|         9600|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |c_fu_376_p2           |     +    |      0|  0|  13|           3|          11|
    |i_fu_444_p2           |     +    |      0|  0|  15|           9|           1|
    |icmp_ln91_fu_438_p2   |   icmp   |      0|  0|  13|           9|           7|
    |ind1_fu_278_p2        |    or    |      0|  0|  10|          10|           1|
    |ind2_fu_284_p2        |    or    |      0|  0|  10|          10|           2|
    |ind3_fu_290_p2        |    or    |      0|  0|  10|          10|           2|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln74_fu_323_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln75_fu_337_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln76_1_fu_427_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln76_fu_399_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln80_fu_351_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln81_fu_365_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln82_1_fu_413_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln82_fu_385_p2    |    xor   |      0|  0|  33|          32|          33|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 339|         309|         292|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |Imag_Addr_A_orig              |  41|          8|   32|        256|
    |Imag_Addr_B_orig              |  41|          8|   32|        256|
    |Imag_Din_A                    |  21|          4|   32|        128|
    |Imag_Din_B                    |  21|          4|   32|        128|
    |Imag_WEN_A                    |   9|          2|    4|          8|
    |Imag_WEN_B                    |   9|          2|    4|          8|
    |Real_r_Addr_A_orig            |  38|          7|   32|        224|
    |Real_r_Addr_B_orig            |  38|          7|   32|        224|
    |Real_r_Din_A                  |  21|          4|   32|        128|
    |Real_r_Din_B                  |  21|          4|   32|        128|
    |Real_r_WEN_A                  |   9|          2|    4|          8|
    |Real_r_WEN_B                  |   9|          2|    4|          8|
    |ap_NS_fsm                     |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_210_p4  |   9|          2|   11|         22|
    |ap_phi_mux_i_0_phi_fu_222_p4  |   9|          2|    9|         18|
    |c_0_reg_206                   |   9|          2|   11|         22|
    |grp_fu_229_p0                 |  27|          5|   32|        160|
    |grp_fu_229_p1                 |  27|          5|   32|        160|
    |grp_fu_233_p0                 |  27|          5|   32|        160|
    |grp_fu_233_p1                 |  27|          5|   32|        160|
    |grp_fu_237_p0                 |  27|          5|   32|        160|
    |grp_fu_237_p1                 |  27|          5|   32|        160|
    |grp_fu_241_p0                 |  27|          5|   32|        160|
    |grp_fu_241_p1                 |  21|          4|   32|        128|
    |i_0_reg_218                   |   9|          2|    9|         18|
    |reg_245                       |   9|          2|   32|         64|
    |reg_253                       |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 613|        121|  635|       2976|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |IM_vec_128_a_reg_537     |  32|   0|   32|          0|
    |IM_vec_128_b_reg_543     |  32|   0|   32|          0|
    |Imag_addr_1_reg_500      |   8|   0|   10|          2|
    |Imag_addr_2_reg_505      |  10|   0|   10|          0|
    |Imag_addr_3_reg_510      |   9|   0|   10|          1|
    |Imag_addr_4_reg_715      |  10|   0|   10|          0|
    |Imag_addr_5_reg_725      |  10|   0|   10|          0|
    |Imag_addr_reg_489        |   9|   0|   10|          1|
    |Imag_load_1_reg_522      |  32|   0|   32|          0|
    |Imag_load_4_reg_559      |  32|   0|   32|          0|
    |Imag_load_5_reg_569      |  32|   0|   32|          0|
    |RE_vec_128_b_reg_516     |  32|   0|   32|          0|
    |Real_addr_1_reg_477      |   9|   0|   10|          1|
    |Real_addr_2_reg_483      |   9|   0|   10|          1|
    |Real_addr_3_reg_495      |   8|   0|   10|          2|
    |Real_addr_4_reg_710      |  10|   0|   10|          0|
    |Real_addr_5_reg_720      |  10|   0|   10|          0|
    |Real_addr_reg_472        |  10|   0|   10|          0|
    |Real_load_1_reg_532      |  32|   0|   32|          0|
    |Real_load_2_reg_564      |  32|   0|   32|          0|
    |Real_load_3_reg_574      |  32|   0|   32|          0|
    |Real_load_reg_527        |  32|   0|   32|          0|
    |ap_CS_fsm                |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |c_0_reg_206              |  11|   0|   11|          0|
    |c_reg_589                |  11|   0|   11|          0|
    |i_0_reg_218              |   9|   0|    9|          0|
    |i_reg_695                |   9|   0|    9|          0|
    |icmp_ln91_reg_691        |   1|   0|    1|          0|
    |reg_245                  |  32|   0|   32|          0|
    |reg_253                  |  32|   0|   32|          0|
    |reg_260                  |  32|   0|   32|          0|
    |tmp_10_2_reg_676         |  32|   0|   32|          0|
    |tmp_10_3_reg_686         |  32|   0|   32|          0|
    |tmp_1_1_reg_600          |  32|   0|   32|          0|
    |tmp_1_reg_594            |  32|   0|   32|          0|
    |tmp_3_1_reg_606          |  32|   0|   32|          0|
    |tmp_3_reg_612            |  32|   0|   32|          0|
    |tmp_4_reg_666            |  32|   0|   32|          0|
    |tmp_5_2_reg_671          |  32|   0|   32|          0|
    |tmp_5_3_reg_681          |  32|   0|   32|          0|
    |tmp_5_reg_661            |  32|   0|   32|          0|
    |tmp_6_reg_468            |   1|   0|    1|          0|
    |tmp_7_1_reg_624          |  32|   0|   32|          0|
    |tmp_7_reg_618            |  32|   0|   32|          0|
    |tmp_9_1_reg_635          |  32|   0|   32|          0|
    |tmp_9_reg_629            |  32|   0|   32|          0|
    |Imag_addr_1_reg_500      |  64|  32|   10|          2|
    |Imag_addr_2_reg_505      |  64|  32|   10|          0|
    |Imag_addr_3_reg_510      |  64|  32|   10|          1|
    |Imag_addr_reg_489        |  64|  32|   10|          1|
    |Real_addr_1_reg_477      |  64|  32|   10|          1|
    |Real_addr_2_reg_483      |  64|  32|   10|          1|
    |Real_addr_3_reg_495      |  64|  32|   10|          2|
    |Real_addr_reg_472        |  64|  32|   10|          0|
    |tmp_6_reg_468            |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1611| 288| 1124|         16|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|interrupt               | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|Real_r_Addr_A           | out |   32|    bram    |    Real_r    |     array    |
|Real_r_EN_A             | out |    1|    bram    |    Real_r    |     array    |
|Real_r_WEN_A            | out |    4|    bram    |    Real_r    |     array    |
|Real_r_Din_A            | out |   32|    bram    |    Real_r    |     array    |
|Real_r_Dout_A           |  in |   32|    bram    |    Real_r    |     array    |
|Real_r_Clk_A            | out |    1|    bram    |    Real_r    |     array    |
|Real_r_Rst_A            | out |    1|    bram    |    Real_r    |     array    |
|Real_r_Addr_B           | out |   32|    bram    |    Real_r    |     array    |
|Real_r_EN_B             | out |    1|    bram    |    Real_r    |     array    |
|Real_r_WEN_B            | out |    4|    bram    |    Real_r    |     array    |
|Real_r_Din_B            | out |   32|    bram    |    Real_r    |     array    |
|Real_r_Dout_B           |  in |   32|    bram    |    Real_r    |     array    |
|Real_r_Clk_B            | out |    1|    bram    |    Real_r    |     array    |
|Real_r_Rst_B            | out |    1|    bram    |    Real_r    |     array    |
|Imag_Addr_A             | out |   32|    bram    |     Imag     |     array    |
|Imag_EN_A               | out |    1|    bram    |     Imag     |     array    |
|Imag_WEN_A              | out |    4|    bram    |     Imag     |     array    |
|Imag_Din_A              | out |   32|    bram    |     Imag     |     array    |
|Imag_Dout_A             |  in |   32|    bram    |     Imag     |     array    |
|Imag_Clk_A              | out |    1|    bram    |     Imag     |     array    |
|Imag_Rst_A              | out |    1|    bram    |     Imag     |     array    |
|Imag_Addr_B             | out |   32|    bram    |     Imag     |     array    |
|Imag_EN_B               | out |    1|    bram    |     Imag     |     array    |
|Imag_WEN_B              | out |    4|    bram    |     Imag     |     array    |
|Imag_Din_B              | out |   32|    bram    |     Imag     |     array    |
|Imag_Dout_B             |  in |   32|    bram    |     Imag     |     array    |
|Imag_Clk_B              | out |    1|    bram    |     Imag     |     array    |
|Imag_Rst_B              | out |    1|    bram    |     Imag     |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

