Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Monson, J.S., Hutchings, B.","Using shadow pointers to trace C pointer values in FPGA circuits",2016,"2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015",,, 7393364,"","",,1,10.1109/ReConFig.2015.7393364,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964354839&doi=10.1109%2fReConFig.2015.7393364&partnerID=40&md5=c76ef216749a64b149073ce9c8d91463",Conference Paper,Scopus,2-s2.0-84964354839
"Monson, J.S., Hutchings, B.","Using source-To-source compilation to instrument circuits for debug with High Level Synthesis",2016,"2015 International Conference on Field Programmable Technology, FPT 2015",,, 7393129,"48","55",,3,10.1109/FPT.2015.7393129,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963622918&doi=10.1109%2fFPT.2015.7393129&partnerID=40&md5=c01dfe5b0780eae8a3da1b02ea38e257",Conference Paper,Scopus,2-s2.0-84963622918
"Haroldsen, T., Nelson, B., Hutchings, B.","Packing a modern Xilinx FPGA using RapidSmith",2016,"2016 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2016",,, 7857180,"","",,,10.1109/ReConFig.2016.7857180,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015084554&doi=10.1109%2fReConFig.2016.7857180&partnerID=40&md5=40b806c3a04e7e8005ac9c8628096842",Conference Paper,Scopus,2-s2.0-85015084554
"Monson, J., Hutchings, B.","Using source-level transformations to improve high-level synthesis debug and validation on FPGAs",2015,"FPGA 2015 - 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"5","8",,8,10.1145/2684746.2689087,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962789045&doi=10.1145%2f2684746.2689087&partnerID=40&md5=b20ad139d151f40b5bf2e48ffe05a547",Conference Paper,Scopus,2-s2.0-84962789045
"Haroldsen, T., Nelson, B., Hutchings, B.","RapidSmith 2: A framework for BEL-level CAD exploration on Xilinx FPGAs",2015,"FPGA 2015 - 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"66","69",,3,10.1145/2684746.2689085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962850880&doi=10.1145%2f2684746.2689085&partnerID=40&md5=3b75ee986dda69bbaddbd016dd2e322c",Conference Paper,Scopus,2-s2.0-84962850880
"Monson, J.S., Hutchings, B.","New approaches for in-system debug of behaviorally-synthesized FPGA circuits",2014,"Conference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014",,, 6927495,"","",,9,10.1109/FPL.2014.6927495,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84911191366&doi=10.1109%2fFPL.2014.6927495&partnerID=40&md5=2a607d914c909070497bb5181dfa8101",Conference Paper,Scopus,2-s2.0-84911191366
"Hutchings, B.L., Keeley, J.","Rapid post-map insertion of embedded logic analyzers for Xilinx FPGAs",2014,"Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",,, 6861591,"72","79",,6,10.1109/FCCM.2014.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912532086&doi=10.1109%2fFCCM.2014.29&partnerID=40&md5=58ac1e863e23203a98695194a312f154",Conference Paper,Scopus,2-s2.0-84912532086
"Hutchings, B.L., Monson, J., Savory, D., Keeley, J.","A power side-channel-based digital to analog converter for xilinx FPGAs",2014,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"113","116",,1,10.1145/2554688.2554770,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898992673&doi=10.1145%2f2554688.2554770&partnerID=40&md5=2bbcef35a40abd53b761b8c8d4a6b404",Conference Paper,Scopus,2-s2.0-84898992673
"Lavin, C., Nelson, B., Hutchings, B.","Improving clock-rate of hard-macro designs",2013,"FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology",,, 6718361,"246","253",,2,10.1109/FPT.2013.6718361,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894148319&doi=10.1109%2fFPT.2013.6718361&partnerID=40&md5=e39b6999df660a24a700ac4929e4e9eb",Conference Paper,Scopus,2-s2.0-84894148319
"Monson, J., Wirthlin, M., Hutchings, B.L.","Implementing high-performance, low-power FPGA-based optical flow accelerators in C",2013,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6567602,"363","369",,9,10.1109/ASAP.2013.6567602,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883383537&doi=10.1109%2fASAP.2013.6567602&partnerID=40&md5=811abe1d196c468eb549b3778bcf1cd0",Conference Paper,Scopus,2-s2.0-84883383537
"Hutchings, B., Betz, V.","ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA: Foreword",2013,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874517098&partnerID=40&md5=7eaa21ba07c416b89db0e2f25e27f38e",Editorial,Scopus,2-s2.0-84874517098
"Lavin, C., Nelson, B., Hutchings, B.","Impact of hard macro size on FPGA clock rate and place/route time",2013,"2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings",,, 6645510,"","",,6,10.1109/FPL.2013.6645510,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898627415&doi=10.1109%2fFPL.2013.6645510&partnerID=40&md5=79557029c740b5e6ba2da92d3daff9fb",Conference Paper,Scopus,2-s2.0-84898627415
"Monson, J., Wirthlin, M., Hutchings, B.L.","Optimization techniques for a high level synthesis implementation of the Sobel filter",2013,"2013 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2013",,, 6732315,"","",,9,10.1109/ReConFig.2013.6732315,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894431197&doi=10.1109%2fReConFig.2013.6732315&partnerID=40&md5=b4f0f5da77f412ec003f643e9263f100",Conference Paper,Scopus,2-s2.0-84894431197
"Lamprecht, J., Hutchings, B.","Profiling FPGA floor-planning effects on timing closure",2012,"Proceedings - 22nd International Conference on Field Programmable Logic and Applications, FPL 2012",,, 6339254,"151","156",,3,10.1109/FPL.2012.6339254,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870665742&doi=10.1109%2fFPL.2012.6339254&partnerID=40&md5=a21f81bde53ab88d2eaf9792f88ecff0",Conference Paper,Scopus,2-s2.0-84870665742
"Compton, K., Hutchings, B.","ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA: Foreword",2012,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858255023&partnerID=40&md5=9716384d008c614e96b7aed9c75e8384",Editorial,Scopus,2-s2.0-84858255023
"Monson, J.S., Wirthlin, M., Hutchings, B.","A fault injection analysis of Linux operating on an FPGA-embedded platform",2012,"International Journal of Reconfigurable Computing","2012",, 850487,"","",,9,10.1155/2012/850487,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855602454&doi=10.1155%2f2012%2f850487&partnerID=40&md5=6c82a2de618ba62692e094a718d40f69",Article,Scopus,2-s2.0-84855602454
"Lavin, C., Padilla, M., Lamprecht, J., Lundrigan, P., Nelson, B., Hutchings, B.","RapidSmith: Do-it-yourself CAD tools for Xilinx FPGAs",2011,"Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011",,, 6044842,"349","355",,59,10.1109/FPL.2011.69,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80455168410&doi=10.1109%2fFPL.2011.69&partnerID=40&md5=3c3218601497d87938c180235e983187",Conference Paper,Scopus,2-s2.0-80455168410
"Lieber, P., Hutchings, B.","FPGA communication framework",2011,"Proceedings - IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2011",,, 5771250,"69","72",,3,10.1109/FCCM.2011.39,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79958725345&doi=10.1109%2fFCCM.2011.39&partnerID=40&md5=72c41ff8a398ada6e632c46ac33c4ab3",Conference Paper,Scopus,2-s2.0-79958725345
"Lavin, C., Padilla, M., Lamprecht, J., Lundrigan, P., Nelson, B., Hutchings, B.","HMFlow: Accelerating FPGA compilation with hard macros for rapid prototyping",2011,"Proceedings - IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2011",,, 5771262,"117","124",,41,10.1109/FCCM.2011.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79958734459&doi=10.1109%2fFCCM.2011.17&partnerID=40&md5=5d49a0ffd0fdeeb659d9ddbe03917d2a",Conference Paper,Scopus,2-s2.0-79958734459
"Monson, J.S., Wirthlin, M., Hutchings, B.","Fault injection results of linux operating on an FPGA embedded platform",2010,"Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010",,, 5695278,"37","42",,7,10.1109/ReConFig.2010.79,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951764313&doi=10.1109%2fReConFig.2010.79&partnerID=40&md5=e9df2a8671ba658db1d88719a931e5b2",Conference Paper,Scopus,2-s2.0-79951764313
"Lavin, C., Padilla, M., Lundrigan, P., Nelson, B., Hutchings, B.","Rapid prototyping tools for FPGA designs: RapidSmith",2010,"Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10",,, 5681429,"353","356",,29,10.1109/FPT.2010.5681429,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79551549324&doi=10.1109%2fFPT.2010.5681429&partnerID=40&md5=adb91191b4dec5cc50fe4290ca813abb",Conference Paper,Scopus,2-s2.0-79551549324
"Lavin, C., Padilla, M., Ghosh, S., Nelson, B., Hutchings, B., Wirthlin, M.","Using hard macros to reduce FPGA compilation time",2010,"Proceedings - 2010 International Conference on Field Programmable Logic and Applications, FPL 2010",,, 5694290,"438","441",,7,10.1109/FPL.2010.90,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951740392&doi=10.1109%2fFPL.2010.90&partnerID=40&md5=6774192dd4cfd190e0009673aee2b1e8",Conference Paper,Scopus,2-s2.0-79951740392
"Hutchings, B., Nelson, B., West, S., Curtis, R.","Optical flow on the Ambric Massively Parallel Processor Array (MPPA)",2009,"Proceedings - IEEE Symposium on Field Programmable Custom Computing Machines, FCCM 2009",,, 5290939,"141","148",,5,10.1109/FCCM.2009.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74349121710&doi=10.1109%2fFCCM.2009.21&partnerID=40&md5=734d903698af1b7687d704d3941c305c",Conference Paper,Scopus,2-s2.0-74349121710
"Hutchings, B., Nelson, B., West, S., Curtis, R.","Comparing fine-grained performance On the ambric MPPA against an FPGA",2009,"FPL 09: 19th International Conference on Field Programmable Logic and Applications",,, 5272505,"174","179",,6,10.1109/FPL.2009.5272505,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449894120&doi=10.1109%2fFPL.2009.5272505&partnerID=40&md5=8f9ea797bac1153f3b582b89d5c32727",Conference Paper,Scopus,2-s2.0-70449894120
"Hutchings, B.L., Nelson, B.E.","Implementing Applications with FPGAs",2008,"Reconfigurable Computing",,,,"439","454",,,10.1016/B978-012370522-8.50029-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882489292&doi=10.1016%2fB978-012370522-8.50029-7&partnerID=40&md5=aba10333953b4688cd0aad5955ad3d3b",Book Chapter,Scopus,2-s2.0-84882489292
"Nelson, B., Hutchings, B.","The JHDL Design and Debug System",2008,"Reconfigurable Computing",,,,"255","273",,,10.1016/B978-012370522-8.50017-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882540577&doi=10.1016%2fB978-012370522-8.50017-0&partnerID=40&md5=50845bc6cc3f47a418bf03e954155884",Book Chapter,Scopus,2-s2.0-84882540577
"Nelson, B., Wirthlin, M., Hutchings, B., Athanas, P., Bohner, S.","Design Productivity for configurable computing",2008,"Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008",,,,"57","66",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62649168371&partnerID=40&md5=5ba9ddf59d97c1193eb89864278bbfeb",Conference Paper,Scopus,2-s2.0-62649168371
"Nelson, B.E., Hutchings, B.L., Wirthlin, M.J.","Design, debug, deploy: The creation of configurable computing applications",2008,"Journal of Signal Processing Systems","53","1-2 SPEC. ISS.",,"187","196",,,10.1007/s11265-008-0167-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249112776&doi=10.1007%2fs11265-008-0167-9&partnerID=40&md5=e11647b63e991fcb60ae66ad64eb679a",Conference Paper,Scopus,2-s2.0-54249112776
"Hutchings, B.L., Nelson, B.E.","GigaOp DSP on FPGA",2004,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","36","1",,"41","55",,5,10.1023/B:VLSI.0000008069.78914.5e,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0742286210&doi=10.1023%2fB%3aVLSI.0000008069.78914.5e&partnerID=40&md5=4f91a30a9b5ff39e04431f1dbbf14cf9",Conference Paper,Scopus,2-s2.0-0742286210
"Hemmert, K.S., Hutchings, B.","Issues in debugging highly parallel FPGA-based applications derived from source code",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",, 1195064,"483","488",,1,10.1109/ASPDAC.2003.1195064,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891378958&doi=10.1109%2fASPDAC.2003.1195064&partnerID=40&md5=da3cd670607dcac618b5f6c2778ba6ac",Conference Paper,Scopus,2-s2.0-84891378958
"Jackson, P.A., Hutchings, B.L., Tripp, J.L.","Simulation and synthesis of CSP-based interprocess communication",2003,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2003-January",, 1227257,"218","227",,,10.1109/FPGA.2003.1227257,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942922671&doi=10.1109%2fFPGA.2003.1227257&partnerID=40&md5=3e1ea8ac1404e059add11447981ea14a",Conference Paper,Scopus,2-s2.0-84942922671
"Slade, A.L., Nelson, B.E., Hutchings, B.L.","Reconfigurable computing application frameworks",2003,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2003-January",, 1227260,"251","260",,12,10.1109/FPGA.2003.1227260,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942935350&doi=10.1109%2fFPGA.2003.1227260&partnerID=40&md5=97d6eee2c9b5ec14c8a8234f8e4d9009",Conference Paper,Scopus,2-s2.0-84942935350
"Hemmert, K.S., Tripp, J.L., Hutchings, B.L., Jackson, P.A.","Source level debugger for the Sea Cucumber synthesizing compiler",2003,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2003-January",, 1227258,"228","237",,27,10.1109/FPGA.2003.1227258,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942942731&doi=10.1109%2fFPGA.2003.1227258&partnerID=40&md5=4636ad62ea0f9dc7658d750c23ef02ea",Conference Paper,Scopus,2-s2.0-84942942731
"Landaker, W.J., Wirthlin, M.J., Hutchings, B.L.","Multitasking hardware on the SLAAC1-v reconfigurable computing system",2002,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2438 LNCS",,,"806","815",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955149113&partnerID=40&md5=c23f3d9da1e0f81a846e5abc1c7d5a5b",Conference Paper,Scopus,2-s2.0-79955149113
"Hutchings, B.L., Franklin, R., Carver, D.","Assisting network intrusion detection with reconfigurable hardware",2002,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2002-January",, 1106666,"111","120",,199,10.1109/FPGA.2002.1106666,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84950138443&doi=10.1109%2fFPGA.2002.1106666&partnerID=40&md5=ebc30239aac87141ac48bcfe5c531f3f",Conference Paper,Scopus,2-s2.0-84950138443
"Tripp, J.L., Jackson, P.A., Hutchings, B.L.","Sea cucumber: A synthesizing compiler for FPGAs",2002,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2438",,,"875","885",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955141866&partnerID=40&md5=5e941aedb87574bbe6aff4fcfa92a49b",Article,Scopus,2-s2.0-79955141866
"Hutchings, B.L., Nelson, B.E.","GIGAOP DSP on FPGA",2001,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","2",,,"885","888",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034855039&partnerID=40&md5=f68500058512b469c351152f75c56b31",Conference Paper,Scopus,2-s2.0-0034855039
"Hutchings, B.L., Nelson, B.E.","Unifying simulation and execution in a design environment for FPGA systems",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","1",,"201","205",,11,10.1109/92.920834,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035242929&doi=10.1109%2f92.920834&partnerID=40&md5=bb71f7cd0d7fc742c05e2156feec23b1",Article,Scopus,2-s2.0-0035242929
"Bellows, P., Hutchings, B.","Designing run-time reconfigurable systems with JHDL",2001,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","28","1-2",,"29","45",,5,10.1023/A:1008107104782,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035341714&doi=10.1023%2fA%3a1008107104782&partnerID=40&md5=f975b858183f6aef2d8bebf0cc09be6c",Article,Scopus,2-s2.0-0035341714
"Wirthlin, M.J., Hutchings, B.L., Worth, C.","Synthesizing RTL hardware from java byte codes",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2147",,,"123","132",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949205202&partnerID=40&md5=c0fbf58ffb1ca54ee6fe514924a5c033",Conference Paper,Scopus,2-s2.0-84949205202
"Wheeler, T., Graham, P., Nelson, B., Hutchings, B.","Using design-level scan to improve FPGA design observability and controllability for functional verification",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2147",,,"483","492",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949222573&partnerID=40&md5=03b209742d69060d468afc1a5457254a",Conference Paper,Scopus,2-s2.0-84949222573
"Graham, P., Nelson, B., Hutchings, B.","Instrumenting Bitstreams for Debugging FPGA Circuits",2001,"Proceedings - 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2001",,, 1420900,"41","50",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963969092&partnerID=40&md5=4bcff73c19207eb614ec44b30c0a05ee",Conference Paper,Scopus,2-s2.0-84963969092
"Hemmert, S., Hutchings, B., Malvi, A.","An Application-Specific Compiler for High-Speed Binary Image Morphology",2001,"Proceedings - 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2001",,, 1420916,"199","208",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963943981&partnerID=40&md5=10c66ba57915d4184e8971f9fa63e50d",Conference Paper,Scopus,2-s2.0-84963943981
"Hutchings, Brad L., Nelson, Brent E.","Using general-purpose programming languages for FPGA design",2000,"Proceedings - Design Automation Conference",,,,"561","566",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033716233&partnerID=40&md5=b0a065e442132c11203c54abab57a72c",Conference Paper,Scopus,2-s2.0-0033716233
"Hutchings, B., Nelson, B., Wirthlin, M.J.","Designing and debugging custom computing applications",2000,"IEEE Design and Test of Computers","17","1",,"20","28",,9,10.1109/54.825674,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033901306&doi=10.1109%2f54.825674&partnerID=40&md5=2ef6bf2d1e73befa2320255f108c1b5a",Article,Scopus,2-s2.0-0033901306
"Graham, P., Hutchings, B., Nelson, B.","Improving the FPGA design process through determining and applying logical-to-physical design mappings",2000,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2000-January",, 903429,"305","306",,5,10.1109/FPGA.2000.903429,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949792121&doi=10.1109%2fFPGA.2000.903429&partnerID=40&md5=78750ff9c477d4ff8435b716dea16f47",Conference Paper,Scopus,2-s2.0-84949792121
"Hutchings, Brad, Nelson, Brent","Developing and debugging FPGA applications in hardware with JHDL",1999,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","1",,,"554","558",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033330993&partnerID=40&md5=2852a7c552039d38174d30924fc624df",Article,Scopus,2-s2.0-0033330993
"Hutchings, B., Bellows, P., Hawkins, J., Hemmert, S., Nelson, B., Rytting, M.","A CAD suite for high-performance FPGA design",1999,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"12","24",,83,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033488532&partnerID=40&md5=740cf5826c4ee78b5a3f92b973ba0e58",Conference Paper,Scopus,2-s2.0-0033488532
"Marshall, Alan, Stansfield, Tony, Kostarnov, Igor, Vuillemin, Jean, Hutchings, Brad","Reconfigurable arithmetic array for multimedia applications",1999,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"135","143",,106,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032672691&partnerID=40&md5=10b4f5870f5ecc4116ce4faec7a765f5",Article,Scopus,2-s2.0-0032672691
"Villasenor, J., Hutchings, B.","The flexibility of configurable computing",1998,"IEEE Signal Processing Magazine","15","5",,"67","84",,58,10.1109/79.708541,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032166897&doi=10.1109%2f79.708541&partnerID=40&md5=dce3fcb5d24545b731e179961fb31398",Article,Scopus,2-s2.0-0032166897
"Wirthlin, M.J., Hutchings, B.L.","Improving functional density using run-time circuit reconfiguration",1998,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","6","2",,"247","256",,55,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032097108&partnerID=40&md5=e0d4a9a02facd7a271c9da57f316e577",Article,Scopus,2-s2.0-0032097108
"Hutchings, Brad L.","ASICs, processors, and configurable computing",1997,"Proceedings of the Hawaii International Conference on System Sciences","1",,,"719","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031343811&partnerID=40&md5=f57b2663077118899d7c20c643e8cd70",Conference Paper,Scopus,2-s2.0-0031343811
"Rencher, Michael, Hutchings, Brad L.","Automated target recognition on Splash 2",1997,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"192","200",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031345906&partnerID=40&md5=a14e8bbee78d1b314a84f91941aa7ce0",Conference Paper,Scopus,2-s2.0-0031345906
"Mangione-Smith, W.H., Hutchings, B., Andrews, D., DeHon, A., Ebeling, C., Hartenstein, R., Mencer, O., Morris, J., Palem, K., Prasanna, V.K., Spaanenburg, H.A.E.","Seeking solutions in configurable computing",1997,"Computer","30","12",,"38","43",,79,10.1109/2.642810,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031343311&doi=10.1109%2f2.642810&partnerID=40&md5=c9c373e91f8e8bd4ab5818f7806ea5fc",Review,Scopus,2-s2.0-0031343311
"Hutchings, B.L.","Exploiting reconfigurability through domain-specific systems",1997,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1304",,,"193","202",,5,10.1007/3-540-63465-7_224,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0342341169&doi=10.1007%2f3-540-63465-7_224&partnerID=40&md5=4d23b6f9e27e20dd2bd15900980822bf",Conference Paper,Scopus,2-s2.0-0342341169
"Wirthlin, Michael J., Hutchings, Brad L.","Improving functional density through run-time constant propagation",1997,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"86","92",,51,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030710702&partnerID=40&md5=83e01df5c25a31296b6da958e30a8c99",Conference Paper,Scopus,2-s2.0-0030710702
"Eldredge, J.G., Hutchings, B.L.","Run-time reconfiguration: A method for enhancing the functional density of SRAM-based FPGAs",1996,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","12","1",,"67","86",,29,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029754038&partnerID=40&md5=ccbf45cf053dd1667a94f059a9b10068",Article,Scopus,2-s2.0-0029754038
"Clark, David A., Hutchings, Brad L.","Supporting FPGA microprocessors through retargettable software tools",1996,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"195","203",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030394521&partnerID=40&md5=80a6241aaeb6db11847676a4de0a81a6",Conference Paper,Scopus,2-s2.0-0030394521
"Bakkes, P.J., du Plessis, J.J., Hutchings, B.L.","Mixing fixed and reconfigurable logic for array processing",1996,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"118","125",,2,10.1109/TAI.1996.560441,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030421943&doi=10.1109%2fTAI.1996.560441&partnerID=40&md5=4e5bfd5c704a46ba1e44bd72a20a8056",Conference Paper,Scopus,2-s2.0-0030421943
"Wirthlin, Michael J., Hutchings, Brad L.","Sequencing run-time reconfigured hardware with software",1996,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"122","128",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029725184&partnerID=40&md5=2b131cda646d75dd3655e147fefa9c28",Conference Paper,Scopus,2-s2.0-0029725184
"Hadley, J.D., Hutchings, B.L.","Design methodologies for partially reconfigured systems",1995,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"78","84",,51,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029490721&partnerID=40&md5=98fc0e78ed8bc5ab3ed203e6d2bf7981",Conference Paper,Scopus,2-s2.0-0029490721
"Wirthlin, Michael J., Hutchings, Brad L.","DISC: the dynamic instruction set computer",1995,"Proceedings of SPIE - The International Society for Optical Engineering","2607",,,"92","103",,38,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029521829&partnerID=40&md5=fed06aae9c7cbbeab349126736e478ab",Conference Paper,Scopus,2-s2.0-0029521829
"Wirthlin, Michael J., Hutchings, Brad L.","Dynamic instruction set computer",1995,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"99","107",,154,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029545190&partnerID=40&md5=5204125ef19874056175b9580d503ca7",Conference Paper,Scopus,2-s2.0-0029545190
"Hadley, J.D., Hutchings, Brad L.","Designing a partially reconfigured system",1995,"Proceedings of SPIE - The International Society for Optical Engineering","2607",,,"222","232",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029490152&partnerID=40&md5=8e5c3cf3ad84eaee28e25ec9a9519160",Conference Paper,Scopus,2-s2.0-0029490152
"Petersen, R.J., Hutchings, B.L.","An assessment of the suitability of FPGA-based systems for use in digital signal processing",1995,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","975",,,"293","302",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947944005&partnerID=40&md5=26cef736d700aecddd331687c2d64e9c",Conference Paper,Scopus,2-s2.0-84947944005
"Hutchings, B.L., Wirthlin, M.J.","Implementation approaches for reconfigurable logic applications",1995,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","975",,,"419","428",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947929293&partnerID=40&md5=510f13aac6c159eaf69275cc19e0bfdb",Conference Paper,Scopus,2-s2.0-84947929293
"Eldredge, James G., Hutchings, Brad L.","RRANN: a hardware implementation of the backpropagation algorithm using reconfigurable FPGAs",1994,"IEEE International Conference on Neural Networks - Conference Proceedings","4",,,"2097","2102",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028752759&partnerID=40&md5=aeb38d7e8d98285044ad2a1e6f51af4b",Conference Paper,Scopus,2-s2.0-0028752759
"Eldredge, James G., Hutchings, Brad L.","Density enhancement of a neural network using FPGAs and run-time reconfiguration",1994,,,,,"180","188",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028737766&partnerID=40&md5=0935982c60e4a955849552b487108420",Article,Scopus,2-s2.0-0028737766
"Bade, Stephen L., Hutchings, Brad L.","FPGA-based stochastic neural networks-implementation",1994,,,,,"189","198",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028757429&partnerID=40&md5=acc15685697fdc3d4b859bbafc7a229a",Article,Scopus,2-s2.0-0028757429
"Hutchings, Brad L., Petersen, Russel J.","Real-time control using tactile feedback and fuzzy logic",1994,"IEEE International Conference on Fuzzy Systems","2",,,"1326","1331",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028740001&partnerID=40&md5=6c0dde24e239e18c7d1ba75821318f10",Conference Paper,Scopus,2-s2.0-0028740001
"Wirthlin, Michael J., Hutchings, Brad L., Gilson, Kent L.","Nano processor: a low resource reconfigurable processor",1994,,,,,"23","30",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028746550&partnerID=40&md5=3dcd0ab30a98a2be41d396935a9054a4",Article,Scopus,2-s2.0-0028746550
"Hutchings, Brad L., Grahn, Allen R., Petersen, Russell J.","Multiple-layer cross-field ultrasonic tactile sensor",1994,"Proceedings - IEEE International Conference on Robotics and Automation",,"pt 3",,"2522","2528",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028571666&partnerID=40&md5=4fa3c8427a1b2d3618e0e7b6cf86d1d4",Conference Paper,Scopus,2-s2.0-0028571666
"Hutchings, Brad L., Carter, Tony M.","High-speed circuit design: CAD tools and computational challenges",1994,"Proceedings of the Hawaii International Conference on System Sciences","1",,,"26","35",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028015173&partnerID=40&md5=9e13dc7325366b1093b56e1c32cfeeeb",Conference Paper,Scopus,2-s2.0-0028015173
"Eldredge, James G., Hutchings, Brad L.","RRANN: the run-time reconfiguration artificial neural network",1994,"Proceedings of the Custom Integrated Circuits Conference",,,,"77","80",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028076566&partnerID=40&md5=bc14f06fc357589959dfe34b658d7987",Conference Paper,Scopus,2-s2.0-0028076566
"Bhanu, B., Hutchings, B.L., Smith, K.F.","VLSI design and implementation of a real-time image segmentation processor",1990,"Machine Vision and Applications","3","1",,"21","44",,4,10.1007/BF01211450,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025652517&doi=10.1007%2fBF01211450&partnerID=40&md5=4e2c0ab131db7694d5f553192bb99d83",Article,Scopus,2-s2.0-0025652517
