/*! @file
 *
 *  @brief I/O routines for UART communications on the TWR-K70F120M.
 *
 *  Implementation of the UART module for handling UART communication.
 *
 *  @author Mohammad Yasin Azimi, Scott Williams
 *  @date 2016-09-20
 */
/*!
 * @addtogroup UART_module UART module documentation
 * @{
*/
#include "UART.h"
#include "types.h"
#include "MK70F12.h"

BOOL UART_Init(const uint32_t baudRate, const uint32_t moduleClk)
{
  // UART setup

  SIM_SCGC4 |= SIM_SCGC4_UART2_MASK;	// Enable system clock gate for UART2
  SIM_SCGC5 |= SIM_SCGC5_PORTE_MASK;	// Enable system clock gate for PORTE
  PORTE_PCR16 |= PORT_PCR_MUX(3);	// Set pin control register 16 PORTE bits 8 and 9, to enable MUX alternative 3 (Transmitter)
  PORTE_PCR17 |= PORT_PCR_MUX(3);	// Set pin control register 17 PORTE bits 8 and 9, to enable MUX alternative 3 (Receiver)

  // Enabling C1 control registers

  UART2_C1 &= ~UART_C1_PT_MASK; 		// Disabled
  UART2_C1 &= ~UART_C1_PE_MASK; 		// Disabled
  UART2_C1 &= ~UART_C1_ILT_MASK;		// Disabled
  UART2_C1 &= ~UART_C1_WAKE_MASK; 		// Disabled
  UART2_C1 &= ~UART_C1_M_MASK;      		// Disabled
  UART2_C1 &= ~UART_C1_RSRC_MASK; 		// Disabled
  UART2_C1 &= ~UART_C1_UARTSWAI_MASK; 		// Disabled
  UART2_C1 &= ~UART_C1_LOOPS_MASK; 		// Disabled

  // Enabling C2 control registers

  UART2_C2 &= ~UART_C2_SBK_MASK; 		// Disabled
  UART2_C2 &= ~UART_C2_RWU_MASK; 		// Disabled
  UART2_C2 |= UART_C2_RE_MASK; 			// Enable UART2 receive
  UART2_C2 |= UART_C2_TE_MASK; 			// Enabled UART2 transmit
  UART2_C2 &= ~UART_C2_ILIE_MASK; 		// Disabled
  UART2_C2 &= ~UART_C2_RIE_MASK; 		// Disabled
  UART2_C2 &= ~UART_C2_TCIE_MASK; 		// Disabled
  UART2_C2 &= ~UART_C2_TIE_MASK; 		// Disabled

  // Setting the baud rate fine adjust
  uint8_t fine_adjust = (uint8_t)(moduleClk * 2) / (baudRate) % 32;
  UART2_C4 = (fine_adjust & 0x1F);

  // Requested baud rate setup
  uint16union_t setting;				// Setting the unions to efficiently access high(Hi) and low(Lo) parts of integers and words
  setting.l  = (uint16_t)(moduleClk/(baudRate * 16));	// Setting the baud rate which is synchronized with the module clock
  UART2_BDH |= (uint8_t)(setting.s.Hi & 0x1F);		// Buffers the high half of the new value
  UART2_BDL = (uint8_t)setting.s.Lo;			// Reset to a nonzero value (fraction of 4/32)

  // Initializes the FIFO buffers
  FIFO_Init(&RxFIFO);
  FIFO_Init(&TxFIFO);
  return bTRUE;
}

// Fetching the next byte from the receive FIFO
BOOL UART_InChar(uint8_t * const dataPtr)
{
  return FIFO_Get(&RxFIFO, dataPtr);
}

// Transmitting the next byte in the transmit FIFO
BOOL UART_OutChar(const uint8_t data)
{
  return FIFO_Put(&TxFIFO, data);
}

void UART_Poll(void)
{
  // Checks for the status of the transmit register
  if (UART2_S1 & UART_S1_TDRE_MASK)
  {
    FIFO_Get(&TxFIFO, (uint8_t *)&UART2_D);
  }
  // Checks for the status of the receive register
  if (UART2_S1 & UART_S1_RDRF_MASK)
  {
    FIFO_Put(&RxFIFO, UART2_D);
  }
}

/*!
 * @}
*/
