#! /home/cad/xilinx/iverilog/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/cad/iverilog/lib/ivl/system.vpi";
:vpi_module "/home/cad/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/cad/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/cad/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/home/cad/iverilog/lib/ivl/va_math.vpi";
S_0x2431f50 .scope module, "top_tb" "top_tb" 2 1;
 .timescale 0 0;
v0x24f8d00_0 .var "clk", 0 0;
v0x24f8da0_0 .var "reset", 0 0;
S_0x24ac980 .scope module, "dut" "Top_Module" 2 5, 3 1 0, S_0x2431f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x24f7d50_0 .net "ALUControl", 3 0, v0x24bf310_0;  1 drivers
v0x24f7ea0_0 .net "ALUResult", 31 0, L_0x250b0e0;  1 drivers
v0x24f7ff0_0 .net "ALUSrc", 0 0, v0x24ebf70_0;  1 drivers
v0x24f8120_0 .net "ImmSrc", 1 0, v0x24ec0b0_0;  1 drivers
v0x24f8250_0 .net "Instr", 31 0, L_0x24f8fa0;  1 drivers
v0x24f83a0_0 .net "MemWrite", 0 0, v0x24ec2a0_0;  1 drivers
v0x24f8440_0 .net "PC", 31 0, v0x24f2bf0_0;  1 drivers
v0x24f8500_0 .net "PCSrc", 0 0, L_0x24f91d0;  1 drivers
v0x24f85a0_0 .net "ReadData", 31 0, L_0x250e350;  1 drivers
v0x24f86f0_0 .net "RegWrite", 0 0, v0x24ec360_0;  1 drivers
v0x24f8820_0 .net "ResultSrc", 1 0, v0x24ec420_0;  1 drivers
v0x24f8970_0 .net "WriteData", 31 0, L_0x2509690;  1 drivers
v0x24f8a30_0 .net "Zero", 0 0, L_0x250b2c0;  1 drivers
v0x24f8ad0_0 .net "clk", 0 0, v0x24f8d00_0;  1 drivers
v0x24f8c00_0 .net "reset", 0 0, v0x24f8da0_0;  1 drivers
S_0x24c2b60 .scope module, "ctrl" "control_path" 3 24, 4 1 0, S_0x24ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 4 "ALUControl";
    .port_info 8 /OUTPUT 1 "MemWrite";
L_0x24f90b0 .functor AND 1, L_0x250b2c0, v0x24ec010_0, C4<1>, C4<1>;
L_0x24f91d0 .functor OR 1, L_0x24f90b0, v0x24ec190_0, C4<0>, C4<0>;
v0x24ec700_0 .net "ALUControl", 3 0, v0x24bf310_0;  alias, 1 drivers
v0x24ec7e0_0 .net "ALUOp", 1 0, v0x24ebe90_0;  1 drivers
v0x24ec880_0 .net "ALUSrc", 0 0, v0x24ebf70_0;  alias, 1 drivers
v0x24ec920_0 .net "Branch", 0 0, v0x24ec010_0;  1 drivers
v0x24ec9c0_0 .net "ImmSrc", 1 0, v0x24ec0b0_0;  alias, 1 drivers
v0x24ecab0_0 .net "Instr", 31 0, L_0x24f8fa0;  alias, 1 drivers
v0x24ecb50_0 .net "Jump", 0 0, v0x24ec190_0;  1 drivers
v0x24ecbf0_0 .net "MemWrite", 0 0, v0x24ec2a0_0;  alias, 1 drivers
v0x24ecc90_0 .net "PCSrc", 0 0, L_0x24f91d0;  alias, 1 drivers
v0x24ecd30_0 .net "RegWrite", 0 0, v0x24ec360_0;  alias, 1 drivers
v0x24ecdd0_0 .net "ResultSrc", 1 0, v0x24ec420_0;  alias, 1 drivers
v0x24ecea0_0 .net *"_ivl_2", 0 0, L_0x24f90b0;  1 drivers
v0x24ecf40_0 .net "zero", 0 0, L_0x250b2c0;  alias, 1 drivers
L_0x24f9010 .part L_0x24f8fa0, 0, 7;
L_0x24f92f0 .part L_0x24f8fa0, 12, 3;
L_0x24f9390 .part L_0x24f8fa0, 30, 1;
L_0x24f9540 .part L_0x24f8fa0, 5, 1;
S_0x24c2fc0 .scope module, "aludec" "ALUDecoder" 4 32, 5 1 0, S_0x24c2b60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "ALUControl";
v0x24bf310_0 .var "ALUControl", 3 0;
v0x24eb730_0 .net "ALUOp", 1 0, v0x24ebe90_0;  alias, 1 drivers
v0x24eb810_0 .net "funct3", 2 0, L_0x24f92f0;  1 drivers
v0x24eb8d0_0 .net "funct7b5", 0 0, L_0x24f9390;  1 drivers
v0x24eb990_0 .net "opb5", 0 0, L_0x24f9540;  1 drivers
E_0x2470b30 .event anyedge, v0x24eb730_0, v0x24eb810_0, v0x24eb8d0_0, v0x24eb990_0;
S_0x24ebb40 .scope module, "decoder" "Main_Decoder" 4 18, 6 1 0, S_0x24c2b60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v0x24ebe90_0 .var "ALUOp", 1 0;
v0x24ebf70_0 .var "ALUSrc", 0 0;
v0x24ec010_0 .var "Branch", 0 0;
v0x24ec0b0_0 .var "ImmSrc", 1 0;
v0x24ec190_0 .var "Jump", 0 0;
v0x24ec2a0_0 .var "MemWrite", 0 0;
v0x24ec360_0 .var "RegWrite", 0 0;
v0x24ec420_0 .var "ResultSrc", 1 0;
v0x24ec500_0 .net "op", 6 0, L_0x24f9010;  1 drivers
E_0x2470820 .event anyedge, v0x24ec500_0;
S_0x24ed100 .scope module, "dmem" "data_memory" 3 51, 7 1 0, S_0x24ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x250e350 .functor BUFZ 32, L_0x250e1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x24ed380 .array "RAM", 63 0, 31 0;
v0x24ed460_0 .net *"_ivl_0", 31 0, L_0x250e1c0;  1 drivers
v0x24ed540_0 .net *"_ivl_3", 29 0, L_0x250e260;  1 drivers
v0x24ed630_0 .net "a", 31 0, L_0x250b0e0;  alias, 1 drivers
v0x24ed710_0 .net "clk", 0 0, v0x24f8d00_0;  alias, 1 drivers
v0x24ed820_0 .var/i "i", 31 0;
v0x24ed900_0 .net "rd", 31 0, L_0x250e350;  alias, 1 drivers
v0x24ed9e0_0 .net "wd", 31 0, L_0x2509690;  alias, 1 drivers
v0x24edac0_0 .net "we", 0 0, v0x24ec2a0_0;  alias, 1 drivers
E_0x2454ed0 .event posedge, v0x24ed710_0;
L_0x250e1c0 .array/port v0x24ed380, L_0x250e260;
L_0x250e260 .part L_0x250b0e0, 2, 30;
S_0x24edc90 .scope module, "dp" "datapath" 3 35, 8 1 0, S_0x24ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 1 "ALUSrc";
    .port_info 4 /INPUT 1 "PCSrc";
    .port_info 5 /INPUT 2 "ResultSrc";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 4 "ALUControl";
    .port_info 8 /INPUT 32 "Instr";
    .port_info 9 /INPUT 32 "ReadData";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /OUTPUT 1 "Zero";
L_0x2509690 .functor BUFZ 32, L_0x250a5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x24f5f80_0 .net "ALUControl", 3 0, v0x24bf310_0;  alias, 1 drivers
v0x24f6060_0 .net "ALUResult", 31 0, L_0x250b0e0;  alias, 1 drivers
v0x24f6120_0 .net "ALUSrc", 0 0, v0x24ebf70_0;  alias, 1 drivers
v0x24f61c0_0 .net "ImmExt", 31 0, v0x24f1b00_0;  1 drivers
v0x24f6260_0 .net "ImmShift", 31 0, L_0x2509950;  1 drivers
v0x24f6340_0 .net "ImmSrc", 1 0, v0x24ec0b0_0;  alias, 1 drivers
v0x24f6400_0 .net "Instr", 31 0, L_0x24f8fa0;  alias, 1 drivers
v0x24f6510_0 .net "PC", 31 0, v0x24f2bf0_0;  alias, 1 drivers
v0x24f65d0_0 .net "PCNext", 31 0, L_0x25099f0;  1 drivers
v0x24f6690_0 .net "PCPlus4", 31 0, L_0x25095f0;  1 drivers
v0x24f6750_0 .net "PCSrc", 0 0, L_0x24f91d0;  alias, 1 drivers
v0x24f6840_0 .net "PCTarget", 31 0, L_0x2509700;  1 drivers
v0x24f6950_0 .net "RD1", 31 0, L_0x2509ee0;  1 drivers
v0x24f6a60_0 .net "RD2", 31 0, L_0x250a5a0;  1 drivers
v0x24f6b70_0 .net "ReadData", 31 0, L_0x250e350;  alias, 1 drivers
v0x24f6c80_0 .net "RegWrite", 0 0, v0x24ec360_0;  alias, 1 drivers
v0x24f6d20_0 .net "Result", 31 0, L_0x250e090;  1 drivers
v0x24f6e30_0 .net "ResultSrc", 1 0, v0x24ec420_0;  alias, 1 drivers
v0x24f6ef0_0 .net "SrcB", 31 0, L_0x250a9e0;  1 drivers
v0x24f7000_0 .net "WriteData", 31 0, L_0x2509690;  alias, 1 drivers
v0x24f70c0_0 .net "Zero", 0 0, L_0x250b2c0;  alias, 1 drivers
v0x24f71b0_0 .net *"_ivl_2", 30 0, L_0x25098b0;  1 drivers
L_0x7fd0afbb7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24f7270_0 .net *"_ivl_4", 0 0, L_0x7fd0afbb7060;  1 drivers
v0x24f7350_0 .net "clk", 0 0, v0x24f8d00_0;  alias, 1 drivers
v0x24f73f0_0 .net "reset", 0 0, v0x24f8da0_0;  alias, 1 drivers
L_0x25098b0 .part v0x24f1b00_0, 0, 31;
L_0x2509950 .concat [ 1 31 0 0], L_0x7fd0afbb7060, L_0x25098b0;
L_0x250a740 .part L_0x24f8fa0, 15, 5;
L_0x250a7e0 .part L_0x24f8fa0, 20, 5;
L_0x250a8b0 .part L_0x24f8fa0, 7, 5;
S_0x24ee050 .scope module, "alu" "ALU" 8 89, 9 1 0, S_0x24edc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Carry";
    .port_info 6 /OUTPUT 1 "Overflow";
    .port_info 7 /OUTPUT 1 "Negative";
L_0x250ace0 .functor XNOR 1, L_0x250aa80, L_0x250abb0, C4<0>, C4<0>;
L_0x250b770 .functor NOT 1, L_0x250b550, C4<0>, C4<0>, C4<0>;
L_0x250b900 .functor NOT 1, L_0x250b860, C4<0>, C4<0>, C4<0>;
L_0x250b9f0 .functor AND 1, L_0x250b770, L_0x250b900, C4<1>, C4<1>;
L_0x250b700 .functor AND 1, L_0x250b9f0, L_0x250bb30, C4<1>, C4<1>;
L_0x250c0e0 .functor AND 1, L_0x250be00, L_0x250bea0, C4<1>, C4<1>;
L_0x250c300 .functor NOT 1, L_0x250c260, C4<0>, C4<0>, C4<0>;
L_0x250c3c0 .functor AND 1, L_0x250c0e0, L_0x250c300, C4<1>, C4<1>;
L_0x250c520 .functor OR 1, L_0x250b700, L_0x250c3c0, C4<0>, C4<0>;
L_0x250c9b0 .functor NOT 1, L_0x250c860, C4<0>, C4<0>, C4<0>;
L_0x250cad0 .functor AND 1, L_0x250c7c0, L_0x250c9b0, C4<1>, C4<1>;
L_0x250cb90 .functor NOT 1, L_0x250c720, C4<0>, C4<0>, C4<0>;
L_0x250ccc0 .functor AND 1, L_0x250cad0, L_0x250cb90, C4<1>, C4<1>;
L_0x250cf30 .functor NOT 1, L_0x250cdd0, C4<0>, C4<0>, C4<0>;
L_0x250cc50 .functor AND 1, L_0x250cf30, L_0x250d070, C4<1>, C4<1>;
L_0x250d350 .functor AND 1, L_0x250cc50, L_0x250d1e0, C4<1>, C4<1>;
L_0x250d4f0 .functor OR 1, L_0x250ccc0, L_0x250d350, C4<0>, C4<0>;
v0x24ee3a0_0 .net "A", 31 0, L_0x2509ee0;  alias, 1 drivers
v0x24ee4a0_0 .net "ALUControl", 3 0, v0x24bf310_0;  alias, 1 drivers
v0x24ee5b0_0 .net "B", 31 0, L_0x250a9e0;  alias, 1 drivers
v0x24ee670_0 .net "Carry", 0 0, L_0x250b180;  1 drivers
v0x24ee730_0 .net "Negative", 0 0, L_0x250b3b0;  1 drivers
v0x24ee840_0 .net "Overflow", 0 0, L_0x250d790;  1 drivers
v0x24ee900_0 .net "Result", 31 0, L_0x250b0e0;  alias, 1 drivers
v0x24ee9c0_0 .net "Zero", 0 0, L_0x250b2c0;  alias, 1 drivers
v0x24eea60_0 .net *"_ivl_1", 0 0, L_0x250aa80;  1 drivers
L_0x7fd0afbb72e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24eeb90_0 .net/2u *"_ivl_18", 31 0, L_0x7fd0afbb72e8;  1 drivers
L_0x7fd0afbb7330 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x24eec70_0 .net/2u *"_ivl_24", 3 0, L_0x7fd0afbb7330;  1 drivers
v0x24eed50_0 .net *"_ivl_26", 0 0, L_0x250b4b0;  1 drivers
v0x24eee10_0 .net *"_ivl_29", 0 0, L_0x250b550;  1 drivers
v0x24eeef0_0 .net *"_ivl_3", 0 0, L_0x250abb0;  1 drivers
v0x24eefd0_0 .net *"_ivl_30", 0 0, L_0x250b770;  1 drivers
v0x24ef0b0_0 .net *"_ivl_33", 0 0, L_0x250b860;  1 drivers
v0x24ef190_0 .net *"_ivl_34", 0 0, L_0x250b900;  1 drivers
v0x24ef270_0 .net *"_ivl_36", 0 0, L_0x250b9f0;  1 drivers
v0x24ef350_0 .net *"_ivl_39", 0 0, L_0x250bb30;  1 drivers
v0x24ef430_0 .net *"_ivl_4", 0 0, L_0x250ace0;  1 drivers
v0x24ef4f0_0 .net *"_ivl_40", 0 0, L_0x250b700;  1 drivers
v0x24ef5d0_0 .net *"_ivl_43", 0 0, L_0x250be00;  1 drivers
v0x24ef6b0_0 .net *"_ivl_45", 0 0, L_0x250bea0;  1 drivers
v0x24ef790_0 .net *"_ivl_46", 0 0, L_0x250c0e0;  1 drivers
v0x24ef870_0 .net *"_ivl_49", 0 0, L_0x250c260;  1 drivers
v0x24ef950_0 .net *"_ivl_50", 0 0, L_0x250c300;  1 drivers
v0x24efa30_0 .net *"_ivl_52", 0 0, L_0x250c3c0;  1 drivers
v0x24efb10_0 .net *"_ivl_54", 0 0, L_0x250c520;  1 drivers
L_0x7fd0afbb7378 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x24efbf0_0 .net/2u *"_ivl_56", 3 0, L_0x7fd0afbb7378;  1 drivers
v0x24efcd0_0 .net *"_ivl_58", 0 0, L_0x250c630;  1 drivers
v0x24efd90_0 .net *"_ivl_6", 0 0, L_0x250ad50;  1 drivers
v0x24efe50_0 .net *"_ivl_61", 0 0, L_0x250c7c0;  1 drivers
v0x24eff30_0 .net *"_ivl_63", 0 0, L_0x250c860;  1 drivers
v0x24f0220_0 .net *"_ivl_64", 0 0, L_0x250c9b0;  1 drivers
v0x24f0300_0 .net *"_ivl_66", 0 0, L_0x250cad0;  1 drivers
v0x24f03e0_0 .net *"_ivl_69", 0 0, L_0x250c720;  1 drivers
v0x24f04c0_0 .net *"_ivl_70", 0 0, L_0x250cb90;  1 drivers
v0x24f05a0_0 .net *"_ivl_72", 0 0, L_0x250ccc0;  1 drivers
v0x24f0680_0 .net *"_ivl_75", 0 0, L_0x250cdd0;  1 drivers
v0x24f0760_0 .net *"_ivl_76", 0 0, L_0x250cf30;  1 drivers
v0x24f0840_0 .net *"_ivl_79", 0 0, L_0x250d070;  1 drivers
v0x24f0920_0 .net *"_ivl_80", 0 0, L_0x250cc50;  1 drivers
v0x24f0a00_0 .net *"_ivl_83", 0 0, L_0x250d1e0;  1 drivers
v0x24f0ae0_0 .net *"_ivl_84", 0 0, L_0x250d350;  1 drivers
v0x24f0bc0_0 .net *"_ivl_86", 0 0, L_0x250d4f0;  1 drivers
L_0x7fd0afbb73c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24f0ca0_0 .net/2u *"_ivl_88", 0 0, L_0x7fd0afbb73c0;  1 drivers
v0x24f0d80_0 .net *"_ivl_9", 0 0, L_0x250adf0;  1 drivers
v0x24f0e60_0 .net *"_ivl_90", 0 0, L_0x250d600;  1 drivers
v0x24f0f40_0 .net "slt", 0 0, L_0x250aec0;  1 drivers
v0x24f1000_0 .net "sltu", 0 0, L_0x250b000;  1 drivers
v0x24f10c0_0 .var "tmp", 32 0;
E_0x24d5bb0/0 .event anyedge, v0x24bf310_0, v0x24ee3a0_0, v0x24ee5b0_0, v0x24f0f40_0;
E_0x24d5bb0/1 .event anyedge, v0x24f1000_0;
E_0x24d5bb0 .event/or E_0x24d5bb0/0, E_0x24d5bb0/1;
L_0x250aa80 .part L_0x2509ee0, 31, 1;
L_0x250abb0 .part L_0x250a9e0, 31, 1;
L_0x250ad50 .cmp/gt 32, L_0x250a9e0, L_0x2509ee0;
L_0x250adf0 .part L_0x2509ee0, 31, 1;
L_0x250aec0 .functor MUXZ 1, L_0x250adf0, L_0x250ad50, L_0x250ace0, C4<>;
L_0x250b000 .cmp/gt 32, L_0x250a9e0, L_0x2509ee0;
L_0x250b0e0 .part v0x24f10c0_0, 0, 32;
L_0x250b180 .part v0x24f10c0_0, 32, 1;
L_0x250b2c0 .cmp/eq 32, L_0x250b0e0, L_0x7fd0afbb72e8;
L_0x250b3b0 .part L_0x250b0e0, 31, 1;
L_0x250b4b0 .cmp/eq 4, v0x24bf310_0, L_0x7fd0afbb7330;
L_0x250b550 .part L_0x2509ee0, 31, 1;
L_0x250b860 .part L_0x250a9e0, 31, 1;
L_0x250bb30 .part L_0x250b0e0, 31, 1;
L_0x250be00 .part L_0x2509ee0, 31, 1;
L_0x250bea0 .part L_0x250a9e0, 31, 1;
L_0x250c260 .part L_0x250b0e0, 31, 1;
L_0x250c630 .cmp/eq 4, v0x24bf310_0, L_0x7fd0afbb7378;
L_0x250c7c0 .part L_0x2509ee0, 31, 1;
L_0x250c860 .part L_0x250a9e0, 31, 1;
L_0x250c720 .part L_0x250b0e0, 31, 1;
L_0x250cdd0 .part L_0x2509ee0, 31, 1;
L_0x250d070 .part L_0x250a9e0, 31, 1;
L_0x250d1e0 .part L_0x250b0e0, 31, 1;
L_0x250d600 .functor MUXZ 1, L_0x7fd0afbb73c0, L_0x250d4f0, L_0x250c630, C4<>;
L_0x250d790 .functor MUXZ 1, L_0x250d600, L_0x250c520, L_0x250b4b0, C4<>;
S_0x24f12a0 .scope module, "alusrc" "ALUSrcMux" 8 82, 10 1 0, S_0x24edc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RD2";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "SrcB";
v0x24f1480_0 .net "ALUSrc", 0 0, v0x24ebf70_0;  alias, 1 drivers
v0x24f1570_0 .net "ImmExt", 31 0, v0x24f1b00_0;  alias, 1 drivers
v0x24f1650_0 .net "RD2", 31 0, L_0x250a5a0;  alias, 1 drivers
v0x24f1710_0 .net "SrcB", 31 0, L_0x250a9e0;  alias, 1 drivers
L_0x250a9e0 .functor MUXZ 32, L_0x250a5a0, v0x24f1b00_0, v0x24ebf70_0, C4<>;
S_0x24f1890 .scope module, "immgen" "sign_extension" 8 54, 11 1 0, S_0x24edc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x24f1b00_0 .var "ImmExt", 31 0;
v0x24f1c10_0 .net "ImmSrc", 1 0, v0x24ec0b0_0;  alias, 1 drivers
v0x24f1d00_0 .net "Instr", 31 0, L_0x24f8fa0;  alias, 1 drivers
E_0x24d5bf0 .event anyedge, v0x24ec0b0_0, v0x24ecab0_0;
S_0x24f1e30 .scope module, "pc4" "pc_plus_4" 8 43, 12 1 0, S_0x24edc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCPlus4";
v0x24f2050_0 .net "PC", 31 0, v0x24f2bf0_0;  alias, 1 drivers
v0x24f2150_0 .net "PCPlus4", 31 0, L_0x25095f0;  alias, 1 drivers
L_0x7fd0afbb7018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x24f2230_0 .net/2u *"_ivl_0", 31 0, L_0x7fd0afbb7018;  1 drivers
L_0x25095f0 .arith/sum 32, v0x24f2bf0_0, L_0x7fd0afbb7018;
S_0x24f2380 .scope module, "pc_adder" "Adder" 8 48, 13 1 0, S_0x24edc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /OUTPUT 32 "PCTarget";
v0x24f2600_0 .net "ImmExt", 31 0, v0x24f1b00_0;  alias, 1 drivers
v0x24f2730_0 .net "PC", 31 0, v0x24f2bf0_0;  alias, 1 drivers
v0x24f27f0_0 .net "PCTarget", 31 0, L_0x2509700;  alias, 1 drivers
L_0x2509700 .arith/sum 32, v0x24f2bf0_0, v0x24f1b00_0;
S_0x24f2910 .scope module, "pc_reg" "PC" 8 35, 14 1 0, S_0x24edc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCNext";
    .port_info 3 /OUTPUT 32 "PC";
v0x24f2bf0_0 .var "PC", 31 0;
v0x24f2d20_0 .net "PCNext", 31 0, L_0x25099f0;  alias, 1 drivers
v0x24f2e00_0 .net "clk", 0 0, v0x24f8d00_0;  alias, 1 drivers
v0x24f2ed0_0 .net "reset", 0 0, v0x24f8da0_0;  alias, 1 drivers
E_0x24f2b90 .event posedge, v0x24f2ed0_0, v0x24ed710_0;
S_0x24f3000 .scope module, "pcmux" "PCMux" 8 61, 15 1 0, S_0x24edc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCPlus4";
    .port_info 1 /INPUT 32 "PCTarget";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /OUTPUT 32 "PCNext";
v0x24f3250_0 .net "PCNext", 31 0, L_0x25099f0;  alias, 1 drivers
v0x24f3360_0 .net "PCPlus4", 31 0, L_0x25095f0;  alias, 1 drivers
v0x24f3430_0 .net "PCSrc", 0 0, L_0x24f91d0;  alias, 1 drivers
v0x24f3530_0 .net "PCTarget", 31 0, L_0x2509700;  alias, 1 drivers
L_0x25099f0 .functor MUXZ 32, L_0x25095f0, L_0x2509700, L_0x24f91d0, C4<>;
S_0x24f3650 .scope module, "resultmux" "ResultMux" 8 100, 16 1 0, S_0x24edc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "ReadData";
    .port_info 2 /INPUT 32 "PCPlus4";
    .port_info 3 /INPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 32 "Result";
v0x24f38b0_0 .net "ALUResult", 31 0, L_0x250b0e0;  alias, 1 drivers
v0x24f39e0_0 .net "PCPlus4", 31 0, L_0x25095f0;  alias, 1 drivers
v0x24f3af0_0 .net "ReadData", 31 0, L_0x250e350;  alias, 1 drivers
v0x24f3b90_0 .net "Result", 31 0, L_0x250e090;  alias, 1 drivers
v0x24f3c50_0 .net "ResultSrc", 1 0, v0x24ec420_0;  alias, 1 drivers
L_0x7fd0afbb7408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x24f3db0_0 .net/2u *"_ivl_0", 1 0, L_0x7fd0afbb7408;  1 drivers
v0x24f3e90_0 .net *"_ivl_10", 0 0, L_0x250dcf0;  1 drivers
L_0x7fd0afbb74e0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x24f3f50_0 .net *"_ivl_12", 31 0, L_0x7fd0afbb74e0;  1 drivers
v0x24f4030_0 .net *"_ivl_14", 31 0, L_0x250dde0;  1 drivers
v0x24f4110_0 .net *"_ivl_16", 31 0, L_0x250df50;  1 drivers
v0x24f41f0_0 .net *"_ivl_2", 0 0, L_0x250da00;  1 drivers
L_0x7fd0afbb7450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x24f42b0_0 .net/2u *"_ivl_4", 1 0, L_0x7fd0afbb7450;  1 drivers
v0x24f4390_0 .net *"_ivl_6", 0 0, L_0x250daf0;  1 drivers
L_0x7fd0afbb7498 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x24f4450_0 .net/2u *"_ivl_8", 1 0, L_0x7fd0afbb7498;  1 drivers
L_0x250da00 .cmp/eq 2, v0x24ec420_0, L_0x7fd0afbb7408;
L_0x250daf0 .cmp/eq 2, v0x24ec420_0, L_0x7fd0afbb7450;
L_0x250dcf0 .cmp/eq 2, v0x24ec420_0, L_0x7fd0afbb7498;
L_0x250dde0 .functor MUXZ 32, L_0x7fd0afbb74e0, L_0x25095f0, L_0x250dcf0, C4<>;
L_0x250df50 .functor MUXZ 32, L_0x250dde0, L_0x250e350, L_0x250daf0, C4<>;
L_0x250e090 .functor MUXZ 32, L_0x250df50, L_0x250b0e0, L_0x250da00, C4<>;
S_0x24f45d0 .scope module, "rf" "RegFile" 8 69, 17 2 0, S_0x24edc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
v0x24f48c0_0 .net "A1", 4 0, L_0x250a740;  1 drivers
v0x24f49c0_0 .net "A2", 4 0, L_0x250a7e0;  1 drivers
v0x24f4aa0_0 .net "A3", 4 0, L_0x250a8b0;  1 drivers
v0x24f4b60_0 .net "RD1", 31 0, L_0x2509ee0;  alias, 1 drivers
v0x24f4c20_0 .net "RD2", 31 0, L_0x250a5a0;  alias, 1 drivers
v0x24f4d10_0 .net "RegWrite", 0 0, v0x24ec360_0;  alias, 1 drivers
v0x24f4e00_0 .net "WD3", 31 0, L_0x250e090;  alias, 1 drivers
v0x24f4ea0_0 .net *"_ivl_0", 31 0, L_0x2509b20;  1 drivers
v0x24f4f60_0 .net *"_ivl_10", 31 0, L_0x2509cb0;  1 drivers
v0x24f50d0_0 .net *"_ivl_12", 6 0, L_0x2509d50;  1 drivers
L_0x7fd0afbb7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x24f51b0_0 .net *"_ivl_15", 1 0, L_0x7fd0afbb7180;  1 drivers
v0x24f5290_0 .net *"_ivl_18", 31 0, L_0x250a070;  1 drivers
L_0x7fd0afbb71c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f5370_0 .net *"_ivl_21", 26 0, L_0x7fd0afbb71c8;  1 drivers
L_0x7fd0afbb7210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f5450_0 .net/2u *"_ivl_22", 31 0, L_0x7fd0afbb7210;  1 drivers
v0x24f5530_0 .net *"_ivl_24", 0 0, L_0x250a1a0;  1 drivers
L_0x7fd0afbb7258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f55f0_0 .net/2u *"_ivl_26", 31 0, L_0x7fd0afbb7258;  1 drivers
v0x24f56d0_0 .net *"_ivl_28", 31 0, L_0x250a370;  1 drivers
L_0x7fd0afbb70a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f57b0_0 .net *"_ivl_3", 26 0, L_0x7fd0afbb70a8;  1 drivers
v0x24f5890_0 .net *"_ivl_30", 6 0, L_0x250a460;  1 drivers
L_0x7fd0afbb72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x24f5970_0 .net *"_ivl_33", 1 0, L_0x7fd0afbb72a0;  1 drivers
L_0x7fd0afbb70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f5a50_0 .net/2u *"_ivl_4", 31 0, L_0x7fd0afbb70f0;  1 drivers
v0x24f5b30_0 .net *"_ivl_6", 0 0, L_0x2509bc0;  1 drivers
L_0x7fd0afbb7138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f5bf0_0 .net/2u *"_ivl_8", 31 0, L_0x7fd0afbb7138;  1 drivers
v0x24f5cd0_0 .net "clk", 0 0, v0x24f8d00_0;  alias, 1 drivers
v0x24f5d70 .array "rf", 0 31, 31 0;
L_0x2509b20 .concat [ 5 27 0 0], L_0x250a740, L_0x7fd0afbb70a8;
L_0x2509bc0 .cmp/eq 32, L_0x2509b20, L_0x7fd0afbb70f0;
L_0x2509cb0 .array/port v0x24f5d70, L_0x2509d50;
L_0x2509d50 .concat [ 5 2 0 0], L_0x250a740, L_0x7fd0afbb7180;
L_0x2509ee0 .functor MUXZ 32, L_0x2509cb0, L_0x7fd0afbb7138, L_0x2509bc0, C4<>;
L_0x250a070 .concat [ 5 27 0 0], L_0x250a7e0, L_0x7fd0afbb71c8;
L_0x250a1a0 .cmp/eq 32, L_0x250a070, L_0x7fd0afbb7210;
L_0x250a370 .array/port v0x24f5d70, L_0x250a460;
L_0x250a460 .concat [ 5 2 0 0], L_0x250a7e0, L_0x7fd0afbb72a0;
L_0x250a5a0 .functor MUXZ 32, L_0x250a370, L_0x7fd0afbb7258, L_0x250a1a0, C4<>;
S_0x24f76b0 .scope module, "imem" "InstrMem" 3 20, 18 1 0, S_0x24ac980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_0x24f8fa0 .functor BUFZ 32, L_0x24f8e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x24f78f0_0 .net "A", 31 0, v0x24f2bf0_0;  alias, 1 drivers
v0x24f79d0_0 .net "RD", 31 0, L_0x24f8fa0;  alias, 1 drivers
v0x24f7a90_0 .net *"_ivl_0", 31 0, L_0x24f8e60;  1 drivers
v0x24f7b50_0 .net *"_ivl_3", 29 0, L_0x24f8f00;  1 drivers
v0x24f7c30 .array "mem", 9 0, 31 0;
L_0x24f8e60 .array/port v0x24f7c30, L_0x24f8f00;
L_0x24f8f00 .part v0x24f2bf0_0, 2, 30;
    .scope S_0x24f76b0;
T_0 ;
    %pushi/vec4 179, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24f7c30, 4, 0;
    %pushi/vec4 563, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24f7c30, 4, 0;
    %pushi/vec4 10518803, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24f7c30, 4, 0;
    %pushi/vec4 33203, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24f7c30, 4, 0;
    %pushi/vec4 2197603, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24f7c30, 4, 0;
    %pushi/vec4 4293171, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24f7c30, 4, 0;
    %pushi/vec4 1147283, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24f7c30, 4, 0;
    %pushi/vec4 4261415651, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24f7c30, 4, 0;
    %pushi/vec4 131251, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24f7c30, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x24ebb40;
T_1 ;
    %wait E_0x2470820;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ec360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x24ec0b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ebf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ec2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x24ec420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ec010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x24ebe90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ec190_0, 0, 1;
    %load/vec4 v0x24ec500_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.10;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ec360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x24ec0b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ebf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ec2a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x24ec420_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x24ebe90_0, 0, 2;
    %jmp T_1.10;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ec360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x24ec0b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ebf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ec2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x24ec420_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x24ebe90_0, 0, 2;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ec360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ebf70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x24ebe90_0, 0, 2;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ec360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x24ec0b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ebf70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x24ebe90_0, 0, 2;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ec360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x24ec0b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ebf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ec010_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x24ebe90_0, 0, 2;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ec360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x24ec0b0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x24ec420_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ec190_0, 0, 1;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ec360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x24ec0b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ebf70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x24ec420_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ec190_0, 0, 1;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ec360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ebf70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x24ebe90_0, 0, 2;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ec360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ebf70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x24ebe90_0, 0, 2;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x24c2fc0;
T_2 ;
    %wait E_0x2470b30;
    %load/vec4 v0x24eb730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x24eb810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.15;
T_2.6 ;
    %load/vec4 v0x24eb8d0_0;
    %load/vec4 v0x24eb990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.15;
T_2.7 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.15;
T_2.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.15;
T_2.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.15;
T_2.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.15;
T_2.11 ;
    %load/vec4 v0x24eb8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 12, 0, 4;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.15;
T_2.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.15;
T_2.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x24eb810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.23;
T_2.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.23;
T_2.21 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x24bf310_0, 0, 4;
    %jmp T_2.23;
T_2.23 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x24f2910;
T_3 ;
    %wait E_0x24f2b90;
    %load/vec4 v0x24f2ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x24f2bf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x24f2d20_0;
    %assign/vec4 v0x24f2bf0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x24f1890;
T_4 ;
    %wait E_0x24d5bf0;
    %load/vec4 v0x24f1c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x24f1b00_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x24f1d00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x24f1d00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x24f1b00_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x24f1d00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x24f1d00_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24f1d00_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x24f1b00_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x24f1d00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x24f1d00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24f1d00_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24f1d00_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x24f1b00_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x24f1d00_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x24f1d00_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24f1d00_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24f1d00_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x24f1b00_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x24f45d0;
T_5 ;
    %wait E_0x2454ed0;
    %load/vec4 v0x24f4d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x24f4aa0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x24f4e00_0;
    %load/vec4 v0x24f4aa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x24f5d70, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x24ee050;
T_6 ;
    %wait E_0x24d5bb0;
    %load/vec4 v0x24ee4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 1, 1, 1;
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.0 ;
    %load/vec4 v0x24ee3a0_0;
    %pad/u 33;
    %load/vec4 v0x24ee5b0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.1 ;
    %load/vec4 v0x24ee3a0_0;
    %pad/u 33;
    %load/vec4 v0x24ee5b0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x24ee3a0_0;
    %load/vec4 v0x24ee5b0_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x24ee3a0_0;
    %load/vec4 v0x24ee5b0_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x24ee3a0_0;
    %load/vec4 v0x24ee5b0_0;
    %xor;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x24f0f40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x24f1000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.7 ;
    %load/vec4 v0x24ee3a0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %pad/u 33;
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.8 ;
    %load/vec4 v0x24ee3a0_0;
    %pad/u 33;
    %load/vec4 v0x24ee5b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %pad/u 33;
    %add;
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.9 ;
    %load/vec4 v0x24ee5b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %pad/u 33;
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x24ee3a0_0;
    %ix/getv 4, v0x24ee5b0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.11 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x24ee3a0_0;
    %ix/getv 4, v0x24ee5b0_0;
    %shiftr 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x24ee3a0_0;
    %ix/getv 4, v0x24ee5b0_0;
    %shiftr/s 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x24f10c0_0, 0, 33;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x24ed100;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24ed820_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x24ed820_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x24ed820_0;
    %store/vec4a v0x24ed380, 4, 0;
    %load/vec4 v0x24ed820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x24ed820_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x24ed100;
T_8 ;
    %wait E_0x2454ed0;
    %load/vec4 v0x24edac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24ed9e0_0;
    %load/vec4 v0x24ed630_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x24ed380, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x2431f50;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x24f8d00_0;
    %inv;
    %store/vec4 v0x24f8d00_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2431f50;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f8d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24f8da0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f8da0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 18 "$display", "Simulation finished" {0 0 0};
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x2431f50;
T_11 ;
    %vpi_call 2 23 "$monitor", "%0t\011%h\011%h", $time, v0x24f8440_0, v0x24f7ea0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x2431f50;
T_12 ;
    %vpi_call 2 29 "$dumpfile", "cpu_wave.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x2431f50 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "Top_Module.v";
    "ControlPath.v";
    "ALUDecoder.v";
    "Main_Decoder.v";
    "data_memory.v";
    "datapath.v";
    "ALU.v";
    "ALUSrc_mux.v";
    "sign_extension.v";
    "PC_plus4.v";
    "PC_Target.v";
    "program_counter.v";
    "PCmux.v";
    "ResultSrc_mux.v";
    "register_file.v";
    "instr_mem.v";
