
cleanrobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c54  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08004ddc  08004ddc  00005ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e20  08004e20  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004e20  08004e20  00005e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e28  08004e28  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e28  08004e28  00005e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e2c  08004e2c  00005e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004e30  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          00000514  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000520  20000520  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000100f4  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a61  00000000  00000000  00016130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e78  00000000  00000000  00018b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b30  00000000  00000000  00019a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021bb6  00000000  00000000  0001a540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012145  00000000  00000000  0003c0f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb4c4  00000000  00000000  0004e23b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001196ff  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003af8  00000000  00000000  00119744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  0011d23c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004dc4 	.word	0x08004dc4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004dc4 	.word	0x08004dc4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <Cleaning_Init>:
#include "bsp_cleaning.h"
#include "gpio.h"
#include "tim.h"

void Cleaning_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b088      	sub	sp, #32
 8000508:	af00      	add	r7, sp, #0
  /* 初始化清扫 GPIO，并默认关闭输出。 */
  (void)HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1); /* PB4 水泵 */
 800050a:	2100      	movs	r1, #0
 800050c:	4832      	ldr	r0, [pc, #200]	@ (80005d8 <Cleaning_Init+0xd4>)
 800050e:	f002 ff37 	bl	8003380 <HAL_TIM_PWM_Stop>
  (void)HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1); /* PD12 左刷子 */
 8000512:	2100      	movs	r1, #0
 8000514:	4831      	ldr	r0, [pc, #196]	@ (80005dc <Cleaning_Init+0xd8>)
 8000516:	f002 ff33 	bl	8003380 <HAL_TIM_PWM_Stop>
  (void)HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3); /* PA2 右刷子 */
 800051a:	2108      	movs	r1, #8
 800051c:	4830      	ldr	r0, [pc, #192]	@ (80005e0 <Cleaning_Init+0xdc>)
 800051e:	f002 ff2f 	bl	8003380 <HAL_TIM_PWM_Stop>

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000522:	2300      	movs	r3, #0
 8000524:	61fb      	str	r3, [r7, #28]
 8000526:	4b2f      	ldr	r3, [pc, #188]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800052a:	4a2e      	ldr	r2, [pc, #184]	@ (80005e4 <Cleaning_Init+0xe0>)
 800052c:	f043 0302 	orr.w	r3, r3, #2
 8000530:	6313      	str	r3, [r2, #48]	@ 0x30
 8000532:	4b2c      	ldr	r3, [pc, #176]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000536:	f003 0302 	and.w	r3, r3, #2
 800053a:	61fb      	str	r3, [r7, #28]
 800053c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800053e:	2300      	movs	r3, #0
 8000540:	61bb      	str	r3, [r7, #24]
 8000542:	4b28      	ldr	r3, [pc, #160]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000546:	4a27      	ldr	r2, [pc, #156]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000548:	f043 0308 	orr.w	r3, r3, #8
 800054c:	6313      	str	r3, [r2, #48]	@ 0x30
 800054e:	4b25      	ldr	r3, [pc, #148]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000552:	f003 0308 	and.w	r3, r3, #8
 8000556:	61bb      	str	r3, [r7, #24]
 8000558:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800055a:	2300      	movs	r3, #0
 800055c:	617b      	str	r3, [r7, #20]
 800055e:	4b21      	ldr	r3, [pc, #132]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000562:	4a20      	ldr	r2, [pc, #128]	@ (80005e4 <Cleaning_Init+0xe0>)
 8000564:	f043 0301 	orr.w	r3, r3, #1
 8000568:	6313      	str	r3, [r2, #48]	@ 0x30
 800056a:	4b1e      	ldr	r3, [pc, #120]	@ (80005e4 <Cleaning_Init+0xe0>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056e:	f003 0301 	and.w	r3, r3, #1
 8000572:	617b      	str	r3, [r7, #20]
 8000574:	697b      	ldr	r3, [r7, #20]

  {
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	463b      	mov	r3, r7
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	605a      	str	r2, [r3, #4]
 800057e:	609a      	str	r2, [r3, #8]
 8000580:	60da      	str	r2, [r3, #12]
 8000582:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000584:	2301      	movs	r3, #1
 8000586:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000588:	2300      	movs	r3, #0
 800058a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800058c:	2300      	movs	r3, #0
 800058e:	60fb      	str	r3, [r7, #12]

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000590:	2310      	movs	r3, #16
 8000592:	603b      	str	r3, [r7, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000594:	463b      	mov	r3, r7
 8000596:	4619      	mov	r1, r3
 8000598:	4813      	ldr	r0, [pc, #76]	@ (80005e8 <Cleaning_Init+0xe4>)
 800059a:	f001 ff73 	bl	8002484 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800059e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005a2:	603b      	str	r3, [r7, #0]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80005a4:	463b      	mov	r3, r7
 80005a6:	4619      	mov	r1, r3
 80005a8:	4810      	ldr	r0, [pc, #64]	@ (80005ec <Cleaning_Init+0xe8>)
 80005aa:	f001 ff6b 	bl	8002484 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80005ae:	2304      	movs	r3, #4
 80005b0:	603b      	str	r3, [r7, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b2:	463b      	mov	r3, r7
 80005b4:	4619      	mov	r1, r3
 80005b6:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <Cleaning_Init+0xec>)
 80005b8:	f001 ff64 	bl	8002484 <HAL_GPIO_Init>
  }

  Cleaning_SetPump(false);
 80005bc:	2000      	movs	r0, #0
 80005be:	f000 f84f 	bl	8000660 <Cleaning_SetPump>
  Cleaning_SetBrush(false);
 80005c2:	2000      	movs	r0, #0
 80005c4:	f000 f816 	bl	80005f4 <Cleaning_SetBrush>
  Cleaning_SetFan(false);
 80005c8:	2000      	movs	r0, #0
 80005ca:	f000 f85b 	bl	8000684 <Cleaning_SetFan>
}
 80005ce:	bf00      	nop
 80005d0:	3720      	adds	r7, #32
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	200003b4 	.word	0x200003b4
 80005dc:	200003fc 	.word	0x200003fc
 80005e0:	2000036c 	.word	0x2000036c
 80005e4:	40023800 	.word	0x40023800
 80005e8:	40020400 	.word	0x40020400
 80005ec:	40020c00 	.word	0x40020c00
 80005f0:	40020000 	.word	0x40020000

080005f4 <Cleaning_SetBrush>:

void Cleaning_SetBrush(bool on)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
  /* 同时控制左右刷子 MOS 开关。 */
  Cleaning_SetBrushLeft(on);
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	4618      	mov	r0, r3
 8000602:	f000 f809 	bl	8000618 <Cleaning_SetBrushLeft>
  Cleaning_SetBrushRight(on);
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	4618      	mov	r0, r3
 800060a:	f000 f817 	bl	800063c <Cleaning_SetBrushRight>
}
 800060e:	bf00      	nop
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
	...

08000618 <Cleaning_SetBrushLeft>:

void Cleaning_SetBrushLeft(bool on)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	71fb      	strb	r3, [r7, #7]
  /* 控制左刷子 MOS 开关（PD12）。 */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	461a      	mov	r2, r3
 8000626:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800062a:	4803      	ldr	r0, [pc, #12]	@ (8000638 <Cleaning_SetBrushLeft+0x20>)
 800062c:	f002 f8c6 	bl	80027bc <HAL_GPIO_WritePin>
}
 8000630:	bf00      	nop
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	40020c00 	.word	0x40020c00

0800063c <Cleaning_SetBrushRight>:

void Cleaning_SetBrushRight(bool on)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	71fb      	strb	r3, [r7, #7]
  /* 控制右刷子 MOS 开关（PA2）。 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	461a      	mov	r2, r3
 800064a:	2104      	movs	r1, #4
 800064c:	4803      	ldr	r0, [pc, #12]	@ (800065c <Cleaning_SetBrushRight+0x20>)
 800064e:	f002 f8b5 	bl	80027bc <HAL_GPIO_WritePin>
}
 8000652:	bf00      	nop
 8000654:	3708      	adds	r7, #8
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40020000 	.word	0x40020000

08000660 <Cleaning_SetPump>:

void Cleaning_SetPump(bool on)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	4603      	mov	r3, r0
 8000668:	71fb      	strb	r3, [r7, #7]
  /* 控制水泵 MOS 开关（PB4）。 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800066a:	79fb      	ldrb	r3, [r7, #7]
 800066c:	461a      	mov	r2, r3
 800066e:	2110      	movs	r1, #16
 8000670:	4803      	ldr	r0, [pc, #12]	@ (8000680 <Cleaning_SetPump+0x20>)
 8000672:	f002 f8a3 	bl	80027bc <HAL_GPIO_WritePin>
}
 8000676:	bf00      	nop
 8000678:	3708      	adds	r7, #8
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	40020400 	.word	0x40020400

08000684 <Cleaning_SetFan>:

void Cleaning_SetFan(bool on)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
  /* 控制风机 GPIO 开关。 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	461a      	mov	r2, r3
 8000692:	2108      	movs	r1, #8
 8000694:	4803      	ldr	r0, [pc, #12]	@ (80006a4 <Cleaning_SetFan+0x20>)
 8000696:	f002 f891 	bl	80027bc <HAL_GPIO_WritePin>
}
 800069a:	bf00      	nop
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40020400 	.word	0x40020400

080006a8 <clamp_norm>:
#define DIR_LEFT_Pin         GPIO_PIN_15
#define DIR_RIGHT_GPIO_Port  GPIOC
#define DIR_RIGHT_Pin        GPIO_PIN_3

static float clamp_norm(float v)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	ed87 0a01 	vstr	s0, [r7, #4]
  if (v > DRIVETRAIN_MAX_NORM)  return DRIVETRAIN_MAX_NORM;
 80006b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80006b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80006ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006c2:	dd02      	ble.n	80006ca <clamp_norm+0x22>
 80006c4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80006c8:	e00b      	b.n	80006e2 <clamp_norm+0x3a>
  if (v < DRIVETRAIN_MIN_NORM)  return DRIVETRAIN_MIN_NORM;
 80006ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80006ce:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80006d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006da:	d501      	bpl.n	80006e0 <clamp_norm+0x38>
 80006dc:	4b05      	ldr	r3, [pc, #20]	@ (80006f4 <clamp_norm+0x4c>)
 80006de:	e000      	b.n	80006e2 <clamp_norm+0x3a>
  return v;
 80006e0:	687b      	ldr	r3, [r7, #4]
}
 80006e2:	ee07 3a90 	vmov	s15, r3
 80006e6:	eeb0 0a67 	vmov.f32	s0, s15
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr
 80006f4:	bf800000 	.word	0xbf800000

080006f8 <duty_to_ccr>:

static uint32_t duty_to_ccr(TIM_HandleTypeDef *htim, float duty_01)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b085      	sub	sp, #20
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
 8000700:	ed87 0a00 	vstr	s0, [r7]
  if (duty_01 < 0.0f) duty_01 = 0.0f;
 8000704:	edd7 7a00 	vldr	s15, [r7]
 8000708:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800070c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000710:	d502      	bpl.n	8000718 <duty_to_ccr+0x20>
 8000712:	f04f 0300 	mov.w	r3, #0
 8000716:	603b      	str	r3, [r7, #0]
  if (duty_01 > 1.0f) duty_01 = 1.0f;
 8000718:	edd7 7a00 	vldr	s15, [r7]
 800071c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000720:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000728:	dd02      	ble.n	8000730 <duty_to_ccr+0x38>
 800072a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800072e:	603b      	str	r3, [r7, #0]

  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000736:	60fb      	str	r3, [r7, #12]
  return (uint32_t)((float)arr * duty_01 + 0.5f);
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	ee07 3a90 	vmov	s15, r3
 800073e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000742:	edd7 7a00 	vldr	s15, [r7]
 8000746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800074a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800074e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000752:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000756:	ee17 3a90 	vmov	r3, s15
}
 800075a:	4618      	mov	r0, r3
 800075c:	3714      	adds	r7, #20
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr

08000766 <set_wheel_user_map>:
 *  - IN1 (PWM) and IN2 (DIR GPIO) updated in the same call
 */
static void set_wheel_user_map(TIM_HandleTypeDef *htim, uint32_t ch,
                               GPIO_TypeDef *dir_port, uint16_t dir_pin,
                               float norm)
{
 8000766:	b580      	push	{r7, lr}
 8000768:	b08a      	sub	sp, #40	@ 0x28
 800076a:	af00      	add	r7, sp, #0
 800076c:	6178      	str	r0, [r7, #20]
 800076e:	6139      	str	r1, [r7, #16]
 8000770:	60fa      	str	r2, [r7, #12]
 8000772:	ed87 0a01 	vstr	s0, [r7, #4]
 8000776:	817b      	strh	r3, [r7, #10]
  float mag = (norm >= 0.0f) ? norm : -norm;
 8000778:	edd7 7a01 	vldr	s15, [r7, #4]
 800077c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000784:	db02      	blt.n	800078c <set_wheel_user_map+0x26>
 8000786:	edd7 7a01 	vldr	s15, [r7, #4]
 800078a:	e003      	b.n	8000794 <set_wheel_user_map+0x2e>
 800078c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000790:	eef1 7a67 	vneg.f32	s15, s15
 8000794:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
  if (mag > 1.0f) mag = 1.0f;
 8000798:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800079c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80007a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007a8:	dd02      	ble.n	80007b0 <set_wheel_user_map+0x4a>
 80007aa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80007ae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* 停止（滑行停）：PWM=0, IN2=0 */
  if (mag <= 0.0f)
 80007b0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80007b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007bc:	d822      	bhi.n	8000804 <set_wheel_user_map+0x9e>
  {
    /* 同步更新 IN2 + PWM */
    HAL_GPIO_WritePin(dir_port, dir_pin, GPIO_PIN_RESET);   /* IN2=0 */
 80007be:	897b      	ldrh	r3, [r7, #10]
 80007c0:	2200      	movs	r2, #0
 80007c2:	4619      	mov	r1, r3
 80007c4:	68f8      	ldr	r0, [r7, #12]
 80007c6:	f001 fff9 	bl	80027bc <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COMPARE(htim, ch, 0U);                    /* IN1=0% */
 80007ca:	693b      	ldr	r3, [r7, #16]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d104      	bne.n	80007da <set_wheel_user_map+0x74>
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	2200      	movs	r2, #0
 80007d6:	635a      	str	r2, [r3, #52]	@ 0x34
    return;
 80007d8:	e04e      	b.n	8000878 <set_wheel_user_map+0x112>
    __HAL_TIM_SET_COMPARE(htim, ch, 0U);                    /* IN1=0% */
 80007da:	693b      	ldr	r3, [r7, #16]
 80007dc:	2b04      	cmp	r3, #4
 80007de:	d104      	bne.n	80007ea <set_wheel_user_map+0x84>
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	2300      	movs	r3, #0
 80007e6:	6393      	str	r3, [r2, #56]	@ 0x38
    return;
 80007e8:	e046      	b.n	8000878 <set_wheel_user_map+0x112>
    __HAL_TIM_SET_COMPARE(htim, ch, 0U);                    /* IN1=0% */
 80007ea:	693b      	ldr	r3, [r7, #16]
 80007ec:	2b08      	cmp	r3, #8
 80007ee:	d104      	bne.n	80007fa <set_wheel_user_map+0x94>
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	681a      	ldr	r2, [r3, #0]
 80007f4:	2300      	movs	r3, #0
 80007f6:	63d3      	str	r3, [r2, #60]	@ 0x3c
    return;
 80007f8:	e03e      	b.n	8000878 <set_wheel_user_map+0x112>
    __HAL_TIM_SET_COMPARE(htim, ch, 0U);                    /* IN1=0% */
 80007fa:	697b      	ldr	r3, [r7, #20]
 80007fc:	681a      	ldr	r2, [r3, #0]
 80007fe:	2300      	movs	r3, #0
 8000800:	6413      	str	r3, [r2, #64]	@ 0x40
    return;
 8000802:	e039      	b.n	8000878 <set_wheel_user_map+0x112>
  }

  /* 方向：norm>=0 -> IN2=0；norm<0 -> IN2=1 */
  GPIO_PinState in2 = (norm >= 0.0f) ? GPIO_PIN_RESET : GPIO_PIN_SET;
 8000804:	edd7 7a01 	vldr	s15, [r7, #4]
 8000808:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800080c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000810:	bfac      	ite	ge
 8000812:	2301      	movge	r3, #1
 8000814:	2300      	movlt	r3, #0
 8000816:	b2db      	uxtb	r3, r3
 8000818:	f083 0301 	eor.w	r3, r3, #1
 800081c:	b2db      	uxtb	r3, r3
 800081e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Duty always follows |norm|; direction by sign only. */
  float duty = mag;
 8000822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000824:	61fb      	str	r3, [r7, #28]

  /* 璁＄畻 CCR */
  uint32_t ccr = duty_to_ccr(htim, duty);
 8000826:	ed97 0a07 	vldr	s0, [r7, #28]
 800082a:	6978      	ldr	r0, [r7, #20]
 800082c:	f7ff ff64 	bl	80006f8 <duty_to_ccr>
 8000830:	61b8      	str	r0, [r7, #24]

  /* IN1/IN2 同步更新（先计算，再写 GPIO 与 CCR） */
  HAL_GPIO_WritePin(dir_port, dir_pin, in2);
 8000832:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000836:	897b      	ldrh	r3, [r7, #10]
 8000838:	4619      	mov	r1, r3
 800083a:	68f8      	ldr	r0, [r7, #12]
 800083c:	f001 ffbe 	bl	80027bc <HAL_GPIO_WritePin>
  __HAL_TIM_SET_COMPARE(htim, ch, ccr);
 8000840:	693b      	ldr	r3, [r7, #16]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d104      	bne.n	8000850 <set_wheel_user_map+0xea>
 8000846:	697b      	ldr	r3, [r7, #20]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	69ba      	ldr	r2, [r7, #24]
 800084c:	635a      	str	r2, [r3, #52]	@ 0x34
 800084e:	e013      	b.n	8000878 <set_wheel_user_map+0x112>
 8000850:	693b      	ldr	r3, [r7, #16]
 8000852:	2b04      	cmp	r3, #4
 8000854:	d104      	bne.n	8000860 <set_wheel_user_map+0xfa>
 8000856:	697b      	ldr	r3, [r7, #20]
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	69bb      	ldr	r3, [r7, #24]
 800085c:	6393      	str	r3, [r2, #56]	@ 0x38
 800085e:	e00b      	b.n	8000878 <set_wheel_user_map+0x112>
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	2b08      	cmp	r3, #8
 8000864:	d104      	bne.n	8000870 <set_wheel_user_map+0x10a>
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	69bb      	ldr	r3, [r7, #24]
 800086c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800086e:	e003      	b.n	8000878 <set_wheel_user_map+0x112>
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	681a      	ldr	r2, [r3, #0]
 8000874:	69bb      	ldr	r3, [r7, #24]
 8000876:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000878:	3728      	adds	r7, #40	@ 0x28
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
	...

08000880 <Drivetrain_Init>:

void Drivetrain_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b088      	sub	sp, #32
 8000884:	af00      	add	r7, sp, #0
  (void)HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000886:	2104      	movs	r1, #4
 8000888:	482c      	ldr	r0, [pc, #176]	@ (800093c <Drivetrain_Init+0xbc>)
 800088a:	f002 fcb1 	bl	80031f0 <HAL_TIM_PWM_Start>
  (void)HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800088e:	2104      	movs	r1, #4
 8000890:	482b      	ldr	r0, [pc, #172]	@ (8000940 <Drivetrain_Init+0xc0>)
 8000892:	f002 fcad 	bl	80031f0 <HAL_TIM_PWM_Start>

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	4b2a      	ldr	r3, [pc, #168]	@ (8000944 <Drivetrain_Init+0xc4>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	4a29      	ldr	r2, [pc, #164]	@ (8000944 <Drivetrain_Init+0xc4>)
 80008a0:	f043 0302 	orr.w	r3, r3, #2
 80008a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a6:	4b27      	ldr	r3, [pc, #156]	@ (8000944 <Drivetrain_Init+0xc4>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	4b23      	ldr	r3, [pc, #140]	@ (8000944 <Drivetrain_Init+0xc4>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	4a22      	ldr	r2, [pc, #136]	@ (8000944 <Drivetrain_Init+0xc4>)
 80008bc:	f043 0304 	orr.w	r3, r3, #4
 80008c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c2:	4b20      	ldr	r3, [pc, #128]	@ (8000944 <Drivetrain_Init+0xc4>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c6:	f003 0304 	and.w	r3, r3, #4
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ce:	f107 030c 	add.w	r3, r7, #12
 80008d2:	2200      	movs	r2, #0
 80008d4:	601a      	str	r2, [r3, #0]
 80008d6:	605a      	str	r2, [r3, #4]
 80008d8:	609a      	str	r2, [r3, #8]
 80008da:	60da      	str	r2, [r3, #12]
 80008dc:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	61bb      	str	r3, [r7, #24]

  GPIO_InitStruct.Pin = DIR_LEFT_Pin;
 80008ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008ee:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DIR_LEFT_GPIO_Port, &GPIO_InitStruct);
 80008f0:	f107 030c 	add.w	r3, r7, #12
 80008f4:	4619      	mov	r1, r3
 80008f6:	4814      	ldr	r0, [pc, #80]	@ (8000948 <Drivetrain_Init+0xc8>)
 80008f8:	f001 fdc4 	bl	8002484 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = DIR_RIGHT_Pin;
 80008fc:	2308      	movs	r3, #8
 80008fe:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DIR_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8000900:	f107 030c 	add.w	r3, r7, #12
 8000904:	4619      	mov	r1, r3
 8000906:	4811      	ldr	r0, [pc, #68]	@ (800094c <Drivetrain_Init+0xcc>)
 8000908:	f001 fdbc 	bl	8002484 <HAL_GPIO_Init>

  /* 上电默认停止 */
  HAL_GPIO_WritePin(DIR_LEFT_GPIO_Port, DIR_LEFT_Pin, GPIO_PIN_RESET);
 800090c:	2200      	movs	r2, #0
 800090e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000912:	480d      	ldr	r0, [pc, #52]	@ (8000948 <Drivetrain_Init+0xc8>)
 8000914:	f001 ff52 	bl	80027bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR_RIGHT_GPIO_Port, DIR_RIGHT_Pin, GPIO_PIN_RESET);
 8000918:	2200      	movs	r2, #0
 800091a:	2108      	movs	r1, #8
 800091c:	480b      	ldr	r0, [pc, #44]	@ (800094c <Drivetrain_Init+0xcc>)
 800091e:	f001 ff4d 	bl	80027bc <HAL_GPIO_WritePin>
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0U);
 8000922:	4b06      	ldr	r3, [pc, #24]	@ (800093c <Drivetrain_Init+0xbc>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	2200      	movs	r2, #0
 8000928:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0U);
 800092a:	4b05      	ldr	r3, [pc, #20]	@ (8000940 <Drivetrain_Init+0xc0>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	2200      	movs	r2, #0
 8000930:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000932:	bf00      	nop
 8000934:	3720      	adds	r7, #32
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000444 	.word	0x20000444
 8000940:	200003b4 	.word	0x200003b4
 8000944:	40023800 	.word	0x40023800
 8000948:	40020400 	.word	0x40020400
 800094c:	40020800 	.word	0x40020800

08000950 <Drivetrain_SetRaw>:

void Drivetrain_SetRaw(float left_norm, float right_norm)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	ed87 0a01 	vstr	s0, [r7, #4]
 800095a:	edc7 0a00 	vstr	s1, [r7]
  float left  = clamp_norm(left_norm);
 800095e:	ed97 0a01 	vldr	s0, [r7, #4]
 8000962:	f7ff fea1 	bl	80006a8 <clamp_norm>
 8000966:	ed87 0a03 	vstr	s0, [r7, #12]
  float right = clamp_norm(right_norm);
 800096a:	ed97 0a00 	vldr	s0, [r7]
 800096e:	f7ff fe9b 	bl	80006a8 <clamp_norm>
 8000972:	ed87 0a02 	vstr	s0, [r7, #8]

  /* 左轮：TIM8_CH2 \+ DIR_LEFT\(PB15\)
     右轮：TIM3_CH2 \+ DIR_RIGHT\(PC3\)
     （保持当前映射） */
  set_wheel_user_map(&htim8, TIM_CHANNEL_2, DIR_LEFT_GPIO_Port, DIR_LEFT_Pin, left);
 8000976:	ed97 0a03 	vldr	s0, [r7, #12]
 800097a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800097e:	4a08      	ldr	r2, [pc, #32]	@ (80009a0 <Drivetrain_SetRaw+0x50>)
 8000980:	2104      	movs	r1, #4
 8000982:	4808      	ldr	r0, [pc, #32]	@ (80009a4 <Drivetrain_SetRaw+0x54>)
 8000984:	f7ff feef 	bl	8000766 <set_wheel_user_map>
  set_wheel_user_map(&htim3, TIM_CHANNEL_2, DIR_RIGHT_GPIO_Port, DIR_RIGHT_Pin, right);
 8000988:	ed97 0a02 	vldr	s0, [r7, #8]
 800098c:	2308      	movs	r3, #8
 800098e:	4a06      	ldr	r2, [pc, #24]	@ (80009a8 <Drivetrain_SetRaw+0x58>)
 8000990:	2104      	movs	r1, #4
 8000992:	4806      	ldr	r0, [pc, #24]	@ (80009ac <Drivetrain_SetRaw+0x5c>)
 8000994:	f7ff fee7 	bl	8000766 <set_wheel_user_map>
}
 8000998:	bf00      	nop
 800099a:	3710      	adds	r7, #16
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40020400 	.word	0x40020400
 80009a4:	20000444 	.word	0x20000444
 80009a8:	40020800 	.word	0x40020800
 80009ac:	200003b4 	.word	0x200003b4

080009b0 <Drivetrain_Stop>:

void Drivetrain_Stop(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* 停止：IN2=0, PWM=0 */
  HAL_GPIO_WritePin(DIR_LEFT_GPIO_Port, DIR_LEFT_Pin, GPIO_PIN_RESET);
 80009b4:	2200      	movs	r2, #0
 80009b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009ba:	4809      	ldr	r0, [pc, #36]	@ (80009e0 <Drivetrain_Stop+0x30>)
 80009bc:	f001 fefe 	bl	80027bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR_RIGHT_GPIO_Port, DIR_RIGHT_Pin, GPIO_PIN_RESET);
 80009c0:	2200      	movs	r2, #0
 80009c2:	2108      	movs	r1, #8
 80009c4:	4807      	ldr	r0, [pc, #28]	@ (80009e4 <Drivetrain_Stop+0x34>)
 80009c6:	f001 fef9 	bl	80027bc <HAL_GPIO_WritePin>
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0U);
 80009ca:	4b07      	ldr	r3, [pc, #28]	@ (80009e8 <Drivetrain_Stop+0x38>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	2200      	movs	r2, #0
 80009d0:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0U);
 80009d2:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <Drivetrain_Stop+0x3c>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	2200      	movs	r2, #0
 80009d8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40020400 	.word	0x40020400
 80009e4:	40020800 	.word	0x40020800
 80009e8:	20000444 	.word	0x20000444
 80009ec:	200003b4 	.word	0x200003b4

080009f0 <Drivetrain_UnitToNorm>:
  HAL_GPIO_WritePin(DIR_RIGHT_GPIO_Port, DIR_RIGHT_Pin,
                    right_forward ? GPIO_PIN_RESET : GPIO_PIN_SET);
}

float Drivetrain_UnitToNorm(float units)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b089      	sub	sp, #36	@ 0x24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	ed87 0a01 	vstr	s0, [r7, #4]
  const float d0 = 0.50f;
 80009fa:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 80009fe:	61bb      	str	r3, [r7, #24]
  const float kf = 0.17f;
 8000a00:	4b2b      	ldr	r3, [pc, #172]	@ (8000ab0 <Drivetrain_UnitToNorm+0xc0>)
 8000a02:	617b      	str	r3, [r7, #20]
  const float kr = 0.10f;
 8000a04:	4b2b      	ldr	r3, [pc, #172]	@ (8000ab4 <Drivetrain_UnitToNorm+0xc4>)
 8000a06:	613b      	str	r3, [r7, #16]
  float norm;

  if (units == 0)
 8000a08:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a0c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a14:	d102      	bne.n	8000a1c <Drivetrain_UnitToNorm+0x2c>
  {
    return 0.0f;
 8000a16:	f04f 0300 	mov.w	r3, #0
 8000a1a:	e03f      	b.n	8000a9c <Drivetrain_UnitToNorm+0xac>
  }

  if (units > 0)
 8000a1c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000a24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a28:	dd0c      	ble.n	8000a44 <Drivetrain_UnitToNorm+0x54>
  {
    norm = d0 + kf * (float)units;
 8000a2a:	ed97 7a05 	vldr	s14, [r7, #20]
 8000a2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a36:	ed97 7a06 	vldr	s14, [r7, #24]
 8000a3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a3e:	edc7 7a07 	vstr	s15, [r7, #28]
 8000a42:	e013      	b.n	8000a6c <Drivetrain_UnitToNorm+0x7c>
  }
  else
  {
    float u = (float)(-units);
 8000a44:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a48:	eef1 7a67 	vneg.f32	s15, s15
 8000a4c:	edc7 7a03 	vstr	s15, [r7, #12]
    norm = -(d0 - kr * u);
 8000a50:	ed97 7a04 	vldr	s14, [r7, #16]
 8000a54:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a5c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000a60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a64:	eef1 7a67 	vneg.f32	s15, s15
 8000a68:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  if (norm > 1.0f)
 8000a6c:	edd7 7a07 	vldr	s15, [r7, #28]
 8000a70:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000a74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a7c:	dd02      	ble.n	8000a84 <Drivetrain_UnitToNorm+0x94>
  {
    norm = 1.0f;
 8000a7e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000a82:	61fb      	str	r3, [r7, #28]
  }
  if (norm < -1.0f)
 8000a84:	edd7 7a07 	vldr	s15, [r7, #28]
 8000a88:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000a8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a94:	d501      	bpl.n	8000a9a <Drivetrain_UnitToNorm+0xaa>
  {
    norm = -1.0f;
 8000a96:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <Drivetrain_UnitToNorm+0xc8>)
 8000a98:	61fb      	str	r3, [r7, #28]
  }
  return norm;
 8000a9a:	69fb      	ldr	r3, [r7, #28]
}
 8000a9c:	ee07 3a90 	vmov	s15, r3
 8000aa0:	eeb0 0a67 	vmov.f32	s0, s15
 8000aa4:	3724      	adds	r7, #36	@ 0x24
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	3e2e147b 	.word	0x3e2e147b
 8000ab4:	3dcccccd 	.word	0x3dcccccd
 8000ab8:	bf800000 	.word	0xbf800000

08000abc <Drivetrain_SetUnits>:

void Drivetrain_SetUnits(float left_units, float right_units)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	ed2d 8b02 	vpush	{d8}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000aca:	edc7 0a00 	vstr	s1, [r7]
  Drivetrain_SetRaw(Drivetrain_UnitToNorm(left_units),
 8000ace:	ed97 0a01 	vldr	s0, [r7, #4]
 8000ad2:	f7ff ff8d 	bl	80009f0 <Drivetrain_UnitToNorm>
 8000ad6:	eeb0 8a40 	vmov.f32	s16, s0
 8000ada:	ed97 0a00 	vldr	s0, [r7]
 8000ade:	f7ff ff87 	bl	80009f0 <Drivetrain_UnitToNorm>
 8000ae2:	eef0 7a40 	vmov.f32	s15, s0
 8000ae6:	eef0 0a67 	vmov.f32	s1, s15
 8000aea:	eeb0 0a48 	vmov.f32	s0, s16
 8000aee:	f7ff ff2f 	bl	8000950 <Drivetrain_SetRaw>
                    Drivetrain_UnitToNorm(right_units));
}
 8000af2:	bf00      	nop
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	ecbd 8b02 	vpop	{d8}
 8000afc:	bd80      	pop	{r7, pc}

08000afe <Drivetrain_SetTwist>:

void Drivetrain_SetTwist(float v_linear, float v_angular)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b086      	sub	sp, #24
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	ed87 0a01 	vstr	s0, [r7, #4]
 8000b08:	edc7 0a00 	vstr	s1, [r7]
  /* k: turning gain; adjust to match your wheelbase if needed. */
  const float k = 1.0f;
 8000b0c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000b10:	617b      	str	r3, [r7, #20]
  float left_units  = v_linear - k * v_angular;
 8000b12:	ed97 7a05 	vldr	s14, [r7, #20]
 8000b16:	edd7 7a00 	vldr	s15, [r7]
 8000b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b1e:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b26:	edc7 7a04 	vstr	s15, [r7, #16]
  float right_units = v_linear + k * v_angular;
 8000b2a:	ed97 7a05 	vldr	s14, [r7, #20]
 8000b2e:	edd7 7a00 	vldr	s15, [r7]
 8000b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b36:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b3e:	edc7 7a03 	vstr	s15, [r7, #12]
  Drivetrain_SetUnits(left_units, right_units);
 8000b42:	edd7 0a03 	vldr	s1, [r7, #12]
 8000b46:	ed97 0a04 	vldr	s0, [r7, #16]
 8000b4a:	f7ff ffb7 	bl	8000abc <Drivetrain_SetUnits>
}
 8000b4e:	bf00      	nop
 8000b50:	3718      	adds	r7, #24
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <Sensors_Init>:

static volatile SensorState s_events;
static SensorState s_state;

void Sensors_Init(void)
{
 8000b56:	b580      	push	{r7, lr}
 8000b58:	af00      	add	r7, sp, #0
  /* 传感器初始化（GPIO/EXTI 已由 CubeMX 配置）。 */
  /* GPIO and EXTI are configured by CubeMX. */
  Sensors_ClearEvents();
 8000b5a:	f000 f803 	bl	8000b64 <Sensors_ClearEvents>
}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
	...

08000b64 <Sensors_ClearEvents>:
  /* 读取当前传感器状态。 */
  return s_state;
}

void Sensors_ClearEvents(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b68:	b672      	cpsid	i
}
 8000b6a:	bf00      	nop
  /* 清除中断触发事件标志。 */
  __disable_irq();
  s_events.bump_left = false;
 8000b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b98 <Sensors_ClearEvents+0x34>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	701a      	strb	r2, [r3, #0]
  s_events.bump_right = false;
 8000b72:	4b09      	ldr	r3, [pc, #36]	@ (8000b98 <Sensors_ClearEvents+0x34>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	705a      	strb	r2, [r3, #1]
  s_events.cliff_left = false;
 8000b78:	4b07      	ldr	r3, [pc, #28]	@ (8000b98 <Sensors_ClearEvents+0x34>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	709a      	strb	r2, [r3, #2]
  s_events.cliff_right = false;
 8000b7e:	4b06      	ldr	r3, [pc, #24]	@ (8000b98 <Sensors_ClearEvents+0x34>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	70da      	strb	r2, [r3, #3]
  s_events.cliff_front = false;
 8000b84:	4b04      	ldr	r3, [pc, #16]	@ (8000b98 <Sensors_ClearEvents+0x34>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	711a      	strb	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b8a:	b662      	cpsie	i
}
 8000b8c:	bf00      	nop
  __enable_irq();
}
 8000b8e:	bf00      	nop
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	20000028 	.word	0x20000028

08000b9c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	80fb      	strh	r3, [r7, #6]
  /* EXTI 回调：根据触发引脚设置对应传感器事件。 */
  if (GPIO_Pin == PIN_BUMP_LEFT)
 8000ba6:	88fb      	ldrh	r3, [r7, #6]
 8000ba8:	2b10      	cmp	r3, #16
 8000baa:	d103      	bne.n	8000bb4 <HAL_GPIO_EXTI_Callback+0x18>
  {
    s_events.bump_left = true;
 8000bac:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    /* Unused EXTI line. */
  }
}
 8000bb2:	e01b      	b.n	8000bec <HAL_GPIO_EXTI_Callback+0x50>
  else if (GPIO_Pin == PIN_BUMP_RIGHT)
 8000bb4:	88fb      	ldrh	r3, [r7, #6]
 8000bb6:	2b20      	cmp	r3, #32
 8000bb8:	d103      	bne.n	8000bc2 <HAL_GPIO_EXTI_Callback+0x26>
    s_events.bump_right = true;
 8000bba:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	705a      	strb	r2, [r3, #1]
}
 8000bc0:	e014      	b.n	8000bec <HAL_GPIO_EXTI_Callback+0x50>
  else if (GPIO_Pin == PIN_CLIFF_LEFT)
 8000bc2:	88fb      	ldrh	r3, [r7, #6]
 8000bc4:	2b80      	cmp	r3, #128	@ 0x80
 8000bc6:	d103      	bne.n	8000bd0 <HAL_GPIO_EXTI_Callback+0x34>
    s_events.cliff_left = true;
 8000bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	709a      	strb	r2, [r3, #2]
}
 8000bce:	e00d      	b.n	8000bec <HAL_GPIO_EXTI_Callback+0x50>
  else if (GPIO_Pin == PIN_CLIFF_RIGHT)
 8000bd0:	88fb      	ldrh	r3, [r7, #6]
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d103      	bne.n	8000bde <HAL_GPIO_EXTI_Callback+0x42>
    s_events.cliff_right = true;
 8000bd6:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000bd8:	2201      	movs	r2, #1
 8000bda:	70da      	strb	r2, [r3, #3]
}
 8000bdc:	e006      	b.n	8000bec <HAL_GPIO_EXTI_Callback+0x50>
  else if (GPIO_Pin == PIN_CLIFF_FRONT)
 8000bde:	88fb      	ldrh	r3, [r7, #6]
 8000be0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000be4:	d102      	bne.n	8000bec <HAL_GPIO_EXTI_Callback+0x50>
    s_events.cliff_front = true;
 8000be6:	4b04      	ldr	r3, [pc, #16]	@ (8000bf8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000be8:	2201      	movs	r2, #1
 8000bea:	711a      	strb	r2, [r3, #4]
}
 8000bec:	bf00      	nop
 8000bee:	370c      	adds	r7, #12
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr
 8000bf8:	20000028 	.word	0x20000028

08000bfc <crc16_update>:

static uint32_t s_last_twist_tick = 0;

/* CCITT-FALSE: poly 0x1021 init 0xFFFF */
static uint16_t crc16_update(uint16_t crc, uint8_t data)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b085      	sub	sp, #20
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	460a      	mov	r2, r1
 8000c06:	80fb      	strh	r3, [r7, #6]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	717b      	strb	r3, [r7, #5]
  crc ^= (uint16_t)(data << 8);
 8000c0c:	797b      	ldrb	r3, [r7, #5]
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	021b      	lsls	r3, r3, #8
 8000c12:	b29a      	uxth	r2, r3
 8000c14:	88fb      	ldrh	r3, [r7, #6]
 8000c16:	4053      	eors	r3, r2
 8000c18:	80fb      	strh	r3, [r7, #6]
  for (uint8_t i = 0; i < 8; i++)
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	73fb      	strb	r3, [r7, #15]
 8000c1e:	e014      	b.n	8000c4a <crc16_update+0x4e>
  {
    if (crc & 0x8000)
 8000c20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	da0a      	bge.n	8000c3e <crc16_update+0x42>
    {
      crc = (crc << 1) ^ 0x1021;
 8000c28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	b21b      	sxth	r3, r3
 8000c30:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8000c34:	f083 0301 	eor.w	r3, r3, #1
 8000c38:	b21b      	sxth	r3, r3
 8000c3a:	80fb      	strh	r3, [r7, #6]
 8000c3c:	e002      	b.n	8000c44 <crc16_update+0x48>
    }
    else
    {
      crc <<= 1;
 8000c3e:	88fb      	ldrh	r3, [r7, #6]
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	80fb      	strh	r3, [r7, #6]
  for (uint8_t i = 0; i < 8; i++)
 8000c44:	7bfb      	ldrb	r3, [r7, #15]
 8000c46:	3301      	adds	r3, #1
 8000c48:	73fb      	strb	r3, [r7, #15]
 8000c4a:	7bfb      	ldrb	r3, [r7, #15]
 8000c4c:	2b07      	cmp	r3, #7
 8000c4e:	d9e7      	bls.n	8000c20 <crc16_update+0x24>
    }
  }
  return crc;
 8000c50:	88fb      	ldrh	r3, [r7, #6]
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3714      	adds	r7, #20
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr

08000c5e <crc16_compute>:

static uint16_t crc16_compute(const uint8_t *data, uint16_t len)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b084      	sub	sp, #16
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
 8000c66:	460b      	mov	r3, r1
 8000c68:	807b      	strh	r3, [r7, #2]
  uint16_t crc = 0xFFFF;
 8000c6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c6e:	81fb      	strh	r3, [r7, #14]
  for (uint16_t i = 0; i < len; i++)
 8000c70:	2300      	movs	r3, #0
 8000c72:	81bb      	strh	r3, [r7, #12]
 8000c74:	e00d      	b.n	8000c92 <crc16_compute+0x34>
  {
    crc = crc16_update(crc, data[i]);
 8000c76:	89bb      	ldrh	r3, [r7, #12]
 8000c78:	687a      	ldr	r2, [r7, #4]
 8000c7a:	4413      	add	r3, r2
 8000c7c:	781a      	ldrb	r2, [r3, #0]
 8000c7e:	89fb      	ldrh	r3, [r7, #14]
 8000c80:	4611      	mov	r1, r2
 8000c82:	4618      	mov	r0, r3
 8000c84:	f7ff ffba 	bl	8000bfc <crc16_update>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	81fb      	strh	r3, [r7, #14]
  for (uint16_t i = 0; i < len; i++)
 8000c8c:	89bb      	ldrh	r3, [r7, #12]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	81bb      	strh	r3, [r7, #12]
 8000c92:	89ba      	ldrh	r2, [r7, #12]
 8000c94:	887b      	ldrh	r3, [r7, #2]
 8000c96:	429a      	cmp	r2, r3
 8000c98:	d3ed      	bcc.n	8000c76 <crc16_compute+0x18>
  }
  return crc;
 8000c9a:	89fb      	ldrh	r3, [r7, #14]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3710      	adds	r7, #16
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <rb_push>:

static void rb_push(uint8_t byte)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]
  uint16_t next = (uint16_t)((s_rb_head + 1U) % COMM_LUBAN_RX_BUF_SIZE);
 8000cae:	4b0f      	ldr	r3, [pc, #60]	@ (8000cec <rb_push+0x48>)
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	b29b      	uxth	r3, r3
 8000cb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000cbc:	81fb      	strh	r3, [r7, #14]
  if (next == s_rb_tail)
 8000cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf0 <rb_push+0x4c>)
 8000cc0:	881b      	ldrh	r3, [r3, #0]
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	89fa      	ldrh	r2, [r7, #14]
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d00a      	beq.n	8000ce0 <rb_push+0x3c>
  {
    return;
  }
  s_rb_data[s_rb_head] = byte;
 8000cca:	4b08      	ldr	r3, [pc, #32]	@ (8000cec <rb_push+0x48>)
 8000ccc:	881b      	ldrh	r3, [r3, #0]
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4a08      	ldr	r2, [pc, #32]	@ (8000cf4 <rb_push+0x50>)
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	5453      	strb	r3, [r2, r1]
  s_rb_head = next;
 8000cd8:	4a04      	ldr	r2, [pc, #16]	@ (8000cec <rb_push+0x48>)
 8000cda:	89fb      	ldrh	r3, [r7, #14]
 8000cdc:	8013      	strh	r3, [r2, #0]
 8000cde:	e000      	b.n	8000ce2 <rb_push+0x3e>
    return;
 8000ce0:	bf00      	nop
}
 8000ce2:	3714      	adds	r7, #20
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	20000036 	.word	0x20000036
 8000cf0:	20000038 	.word	0x20000038
 8000cf4:	2000003c 	.word	0x2000003c

08000cf8 <rb_pop>:

static bool rb_pop(uint8_t *out)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  if (s_rb_head == s_rb_tail)
 8000d00:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <rb_pop+0x50>)
 8000d02:	881b      	ldrh	r3, [r3, #0]
 8000d04:	b29a      	uxth	r2, r3
 8000d06:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <rb_pop+0x54>)
 8000d08:	881b      	ldrh	r3, [r3, #0]
 8000d0a:	b29b      	uxth	r3, r3
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d101      	bne.n	8000d14 <rb_pop+0x1c>
  {
    return false;
 8000d10:	2300      	movs	r3, #0
 8000d12:	e012      	b.n	8000d3a <rb_pop+0x42>
  }
  *out = s_rb_data[s_rb_tail];
 8000d14:	4b0d      	ldr	r3, [pc, #52]	@ (8000d4c <rb_pop+0x54>)
 8000d16:	881b      	ldrh	r3, [r3, #0]
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d50 <rb_pop+0x58>)
 8000d1e:	5c9a      	ldrb	r2, [r3, r2]
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	701a      	strb	r2, [r3, #0]
  s_rb_tail = (uint16_t)((s_rb_tail + 1U) % COMM_LUBAN_RX_BUF_SIZE);
 8000d24:	4b09      	ldr	r3, [pc, #36]	@ (8000d4c <rb_pop+0x54>)
 8000d26:	881b      	ldrh	r3, [r3, #0]
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	b29b      	uxth	r3, r3
 8000d2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000d32:	b29a      	uxth	r2, r3
 8000d34:	4b05      	ldr	r3, [pc, #20]	@ (8000d4c <rb_pop+0x54>)
 8000d36:	801a      	strh	r2, [r3, #0]
  return true;
 8000d38:	2301      	movs	r3, #1
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	20000036 	.word	0x20000036
 8000d4c:	20000038 	.word	0x20000038
 8000d50:	2000003c 	.word	0x2000003c

08000d54 <parser_reset>:

static void parser_reset(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  s_parser.state = PARSER_WAIT_H0;
 8000d58:	4b0e      	ldr	r3, [pc, #56]	@ (8000d94 <parser_reset+0x40>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	701a      	strb	r2, [r3, #0]
  s_parser.version = 0;
 8000d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d94 <parser_reset+0x40>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	705a      	strb	r2, [r3, #1]
  s_parser.cmd_id = 0;
 8000d64:	4b0b      	ldr	r3, [pc, #44]	@ (8000d94 <parser_reset+0x40>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	709a      	strb	r2, [r3, #2]
  s_parser.payload_len = 0;
 8000d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <parser_reset+0x40>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	70da      	strb	r2, [r3, #3]
  s_parser.payload_idx = 0;
 8000d70:	4b08      	ldr	r3, [pc, #32]	@ (8000d94 <parser_reset+0x40>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	711a      	strb	r2, [r3, #4]
  s_parser.crc_recv = 0;
 8000d76:	4b07      	ldr	r3, [pc, #28]	@ (8000d94 <parser_reset+0x40>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
  s_parser.crc_calc = 0xFFFF;
 8000d7e:	4b05      	ldr	r3, [pc, #20]	@ (8000d94 <parser_reset+0x40>)
 8000d80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d84:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	2000023c 	.word	0x2000023c

08000d98 <send_frame>:

static void send_frame(uint8_t resp_id, const uint8_t *payload, uint16_t payload_len)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b0c6      	sub	sp, #280	@ 0x118
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000da2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000da6:	6019      	str	r1, [r3, #0]
 8000da8:	4611      	mov	r1, r2
 8000daa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000dae:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8000db2:	4602      	mov	r2, r0
 8000db4:	701a      	strb	r2, [r3, #0]
 8000db6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000dba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000dbe:	460a      	mov	r2, r1
 8000dc0:	801a      	strh	r2, [r3, #0]
  uint8_t frame[2 + 1 + 1 + 1 + COMM_LUBAN_MAX_PAYLOAD + 2];
  uint16_t idx = 0;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
  uint16_t crc;

  if (payload_len > COMM_LUBAN_MAX_PAYLOAD)
 8000dc8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000dcc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000dd0:	881b      	ldrh	r3, [r3, #0]
 8000dd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000dd6:	d906      	bls.n	8000de6 <send_frame+0x4e>
  {
    payload_len = COMM_LUBAN_MAX_PAYLOAD;
 8000dd8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000ddc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000de0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000de4:	801a      	strh	r2, [r3, #0]
  }

  frame[idx++] = COMM_LUBAN_HEADER_0;
 8000de6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8000dea:	1c5a      	adds	r2, r3, #1
 8000dec:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8000df0:	461a      	mov	r2, r3
 8000df2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000df6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000dfa:	21aa      	movs	r1, #170	@ 0xaa
 8000dfc:	5499      	strb	r1, [r3, r2]
  frame[idx++] = COMM_LUBAN_HEADER_1;
 8000dfe:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8000e02:	1c5a      	adds	r2, r3, #1
 8000e04:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8000e08:	461a      	mov	r2, r3
 8000e0a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e0e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000e12:	2155      	movs	r1, #85	@ 0x55
 8000e14:	5499      	strb	r1, [r3, r2]
  frame[idx++] = COMM_LUBAN_VERSION;
 8000e16:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8000e1a:	1c5a      	adds	r2, r3, #1
 8000e1c:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8000e20:	461a      	mov	r2, r3
 8000e22:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e26:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	5499      	strb	r1, [r3, r2]
  frame[idx++] = resp_id;
 8000e2e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8000e32:	1c5a      	adds	r2, r3, #1
 8000e34:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8000e38:	4619      	mov	r1, r3
 8000e3a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e3e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000e42:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8000e46:	f2a2 1211 	subw	r2, r2, #273	@ 0x111
 8000e4a:	7812      	ldrb	r2, [r2, #0]
 8000e4c:	545a      	strb	r2, [r3, r1]
  frame[idx++] = (uint8_t)(payload_len & 0xFF);
 8000e4e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8000e52:	1c5a      	adds	r2, r3, #1
 8000e54:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8000e58:	461a      	mov	r2, r3
 8000e5a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e5e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000e62:	881b      	ldrh	r3, [r3, #0]
 8000e64:	b2d9      	uxtb	r1, r3
 8000e66:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e6a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000e6e:	5499      	strb	r1, [r3, r2]

  if (payload_len > 0 && payload != NULL)
 8000e70:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e74:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000e78:	881b      	ldrh	r3, [r3, #0]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d021      	beq.n	8000ec2 <send_frame+0x12a>
 8000e7e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e82:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d01a      	beq.n	8000ec2 <send_frame+0x12a>
  {
    memcpy(&frame[idx], payload, payload_len);
 8000e8c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8000e90:	f107 020c 	add.w	r2, r7, #12
 8000e94:	18d0      	adds	r0, r2, r3
 8000e96:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e9a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000e9e:	881a      	ldrh	r2, [r3, #0]
 8000ea0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000ea4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000ea8:	6819      	ldr	r1, [r3, #0]
 8000eaa:	f003 ff7d 	bl	8004da8 <memcpy>
    idx = (uint16_t)(idx + payload_len);
 8000eae:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000eb2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000eb6:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 8000eba:	881b      	ldrh	r3, [r3, #0]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
  }

  /* CRC 覆盖 Header+Version+MsgID+Len+Payload */
  crc = crc16_compute(frame, (uint16_t)(2 + 1 + 1 + 1 + payload_len));
 8000ec2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000ec6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000eca:	881b      	ldrh	r3, [r3, #0]
 8000ecc:	3305      	adds	r3, #5
 8000ece:	b29a      	uxth	r2, r3
 8000ed0:	f107 030c 	add.w	r3, r7, #12
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff fec1 	bl	8000c5e <crc16_compute>
 8000edc:	4603      	mov	r3, r0
 8000ede:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
  frame[idx++] = (uint8_t)(crc & 0xFF);
 8000ee2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8000ee6:	1c5a      	adds	r2, r3, #1
 8000ee8:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8000eec:	461a      	mov	r2, r3
 8000eee:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8000ef2:	b2d9      	uxtb	r1, r3
 8000ef4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000ef8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000efc:	5499      	strb	r1, [r3, r2]
  frame[idx++] = (uint8_t)((crc >> 8) & 0xFF);
 8000efe:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8000f02:	0a1b      	lsrs	r3, r3, #8
 8000f04:	b299      	uxth	r1, r3
 8000f06:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8000f0a:	1c5a      	adds	r2, r3, #1
 8000f0c:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8000f10:	461a      	mov	r2, r3
 8000f12:	b2c9      	uxtb	r1, r1
 8000f14:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f18:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000f1c:	5499      	strb	r1, [r3, r2]

  if (s_huart != NULL)
 8000f1e:	4b09      	ldr	r3, [pc, #36]	@ (8000f44 <send_frame+0x1ac>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d008      	beq.n	8000f38 <send_frame+0x1a0>
  {
    (void)HAL_UART_Transmit(s_huart, frame, idx, COMM_LUBAN_TX_TIMEOUT_MS);
 8000f26:	4b07      	ldr	r3, [pc, #28]	@ (8000f44 <send_frame+0x1ac>)
 8000f28:	6818      	ldr	r0, [r3, #0]
 8000f2a:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 8000f2e:	f107 010c 	add.w	r1, r7, #12
 8000f32:	2314      	movs	r3, #20
 8000f34:	f002 fef0 	bl	8003d18 <HAL_UART_Transmit>
  }
}
 8000f38:	bf00      	nop
 8000f3a:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000030 	.word	0x20000030

08000f48 <send_error>:

static void send_error(uint8_t code)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
  send_frame(RESP_ERROR, &code, 1);
 8000f52:	1dfb      	adds	r3, r7, #7
 8000f54:	2201      	movs	r2, #1
 8000f56:	4619      	mov	r1, r3
 8000f58:	20ff      	movs	r0, #255	@ 0xff
 8000f5a:	f7ff ff1d 	bl	8000d98 <send_frame>
}
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
	...

08000f68 <handle_cmd_send_task>:
  int32_t vx_mm_s;
  int32_t wz_mrad_s;
} CmdTwist;

static void handle_cmd_send_task(const uint8_t *payload, uint16_t len)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	460b      	mov	r3, r1
 8000f72:	807b      	strh	r3, [r7, #2]
  if (len != 14)
 8000f74:	887b      	ldrh	r3, [r7, #2]
 8000f76:	2b0e      	cmp	r3, #14
 8000f78:	d003      	beq.n	8000f82 <handle_cmd_send_task+0x1a>
  {
    send_error(1);
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	f7ff ffe4 	bl	8000f48 <send_error>
    return;
 8000f80:	e029      	b.n	8000fd6 <handle_cmd_send_task+0x6e>
  }

  memcpy(&s_last_task.task_id, &payload[0], sizeof(uint32_t));
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	461a      	mov	r2, r3
 8000f88:	4b14      	ldr	r3, [pc, #80]	@ (8000fdc <handle_cmd_send_task+0x74>)
 8000f8a:	601a      	str	r2, [r3, #0]
  memcpy(&s_last_task.x, &payload[4], sizeof(float));
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3304      	adds	r3, #4
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	461a      	mov	r2, r3
 8000f94:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <handle_cmd_send_task+0x74>)
 8000f96:	605a      	str	r2, [r3, #4]
  memcpy(&s_last_task.y, &payload[8], sizeof(float));
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	3308      	adds	r3, #8
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8000fdc <handle_cmd_send_task+0x74>)
 8000fa2:	609a      	str	r2, [r3, #8]
  s_last_task.cleaning_type = payload[12];
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	330c      	adds	r3, #12
 8000fa8:	781a      	ldrb	r2, [r3, #0]
 8000faa:	4b0c      	ldr	r3, [pc, #48]	@ (8000fdc <handle_cmd_send_task+0x74>)
 8000fac:	731a      	strb	r2, [r3, #12]
  s_last_task.priority = payload[13];
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	330d      	adds	r3, #13
 8000fb2:	781a      	ldrb	r2, [r3, #0]
 8000fb4:	4b09      	ldr	r3, [pc, #36]	@ (8000fdc <handle_cmd_send_task+0x74>)
 8000fb6:	735a      	strb	r2, [r3, #13]
  s_task_pending = true;
 8000fb8:	4b09      	ldr	r3, [pc, #36]	@ (8000fe0 <handle_cmd_send_task+0x78>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	701a      	strb	r2, [r3, #0]

  {
    uint8_t ack[5];
    memcpy(&ack[0], &s_last_task.task_id, sizeof(uint32_t));
 8000fbe:	4b07      	ldr	r3, [pc, #28]	@ (8000fdc <handle_cmd_send_task+0x74>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	60bb      	str	r3, [r7, #8]
    ack[4] = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	733b      	strb	r3, [r7, #12]
    send_frame(RESP_TASK_ACK, ack, (uint16_t)sizeof(ack));
 8000fc8:	f107 0308 	add.w	r3, r7, #8
 8000fcc:	2205      	movs	r2, #5
 8000fce:	4619      	mov	r1, r3
 8000fd0:	2081      	movs	r0, #129	@ 0x81
 8000fd2:	f7ff fee1 	bl	8000d98 <send_frame>
  }
}
 8000fd6:	3710      	adds	r7, #16
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	20000348 	.word	0x20000348
 8000fe0:	20000358 	.word	0x20000358

08000fe4 <handle_cmd_request_status>:

static void handle_cmd_request_status(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  Comm_Luban_SendStatus("OK");
 8000fe8:	4802      	ldr	r0, [pc, #8]	@ (8000ff4 <handle_cmd_request_status+0x10>)
 8000fea:	f000 f9f5 	bl	80013d8 <Comm_Luban_SendStatus>
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	08004ddc 	.word	0x08004ddc

08000ff8 <handle_cmd_cancel_task>:

static void handle_cmd_cancel_task(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  Comm_Luban_SendStatus("CANCELLED");
 8000ffc:	4802      	ldr	r0, [pc, #8]	@ (8001008 <handle_cmd_cancel_task+0x10>)
 8000ffe:	f000 f9eb 	bl	80013d8 <Comm_Luban_SendStatus>
}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	08004de0 	.word	0x08004de0

0800100c <handle_cmd_emergency_stop>:

static void handle_cmd_emergency_stop(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  Comm_Luban_SendStatus("EMERGENCY_STOP");
 8001010:	4802      	ldr	r0, [pc, #8]	@ (800101c <handle_cmd_emergency_stop+0x10>)
 8001012:	f000 f9e1 	bl	80013d8 <Comm_Luban_SendStatus>
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	08004dec 	.word	0x08004dec

08001020 <handle_cmd_set_twist>:

static void handle_cmd_set_twist(const uint8_t *payload, uint16_t len)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08a      	sub	sp, #40	@ 0x28
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	460b      	mov	r3, r1
 800102a:	807b      	strh	r3, [r7, #2]
  if (len != 8U)
 800102c:	887b      	ldrh	r3, [r7, #2]
 800102e:	2b08      	cmp	r3, #8
 8001030:	d003      	beq.n	800103a <handle_cmd_set_twist+0x1a>
  {
    send_error(0x11);
 8001032:	2011      	movs	r0, #17
 8001034:	f7ff ff88 	bl	8000f48 <send_error>
 8001038:	e034      	b.n	80010a4 <handle_cmd_set_twist+0x84>
    return;
  }

  CmdTwist cmd;
  memcpy(&cmd.vx_mm_s,  &payload[0], 4);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	61bb      	str	r3, [r7, #24]
  memcpy(&cmd.wz_mrad_s, &payload[4], 4);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3304      	adds	r3, #4
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	61fb      	str	r3, [r7, #28]

  /* 单位换算 */
  float v_linear  = (float)cmd.vx_mm_s * 0.001f;   /* mm/s -> m/s */
 8001048:	69bb      	ldr	r3, [r7, #24]
 800104a:	ee07 3a90 	vmov	s15, r3
 800104e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001052:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80010ac <handle_cmd_set_twist+0x8c>
 8001056:	ee67 7a87 	vmul.f32	s15, s15, s14
 800105a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
  float v_angular = (float)cmd.wz_mrad_s * 0.001f; /* mrad/s -> rad/s */
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	ee07 3a90 	vmov	s15, r3
 8001064:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001068:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80010ac <handle_cmd_set_twist+0x8c>
 800106c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001070:	edc7 7a08 	vstr	s15, [r7, #32]

  Drivetrain_SetTwist(v_linear, v_angular);
 8001074:	edd7 0a08 	vldr	s1, [r7, #32]
 8001078:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800107c:	f7ff fd3f 	bl	8000afe <Drivetrain_SetTwist>
  s_last_twist_tick = HAL_GetTick();
 8001080:	f001 f850 	bl	8002124 <HAL_GetTick>
 8001084:	4603      	mov	r3, r0
 8001086:	4a0a      	ldr	r2, [pc, #40]	@ (80010b0 <handle_cmd_set_twist+0x90>)
 8001088:	6013      	str	r3, [r2, #0]

  /* 回执：收到速度指令 */
  {
    const char ack[] = "TWIST_OK";
 800108a:	4a0a      	ldr	r2, [pc, #40]	@ (80010b4 <handle_cmd_set_twist+0x94>)
 800108c:	f107 030c 	add.w	r3, r7, #12
 8001090:	ca07      	ldmia	r2, {r0, r1, r2}
 8001092:	c303      	stmia	r3!, {r0, r1}
 8001094:	701a      	strb	r2, [r3, #0]
    send_frame(RESP_STATUS, (const uint8_t *)ack, (uint16_t)(sizeof(ack) - 1U));
 8001096:	f107 030c 	add.w	r3, r7, #12
 800109a:	2208      	movs	r2, #8
 800109c:	4619      	mov	r1, r3
 800109e:	2082      	movs	r0, #130	@ 0x82
 80010a0:	f7ff fe7a 	bl	8000d98 <send_frame>
  }
}
 80010a4:	3728      	adds	r7, #40	@ 0x28
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	3a83126f 	.word	0x3a83126f
 80010b0:	2000035c 	.word	0x2000035c
 80010b4:	08004dfc 	.word	0x08004dfc

080010b8 <handle_frame>:

static void handle_frame(uint8_t cmd_id, const uint8_t *payload, uint16_t payload_len)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	6039      	str	r1, [r7, #0]
 80010c2:	71fb      	strb	r3, [r7, #7]
 80010c4:	4613      	mov	r3, r2
 80010c6:	80bb      	strh	r3, [r7, #4]
  switch (cmd_id)
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	3b01      	subs	r3, #1
 80010cc:	2b0f      	cmp	r3, #15
 80010ce:	d838      	bhi.n	8001142 <handle_frame+0x8a>
 80010d0:	a201      	add	r2, pc, #4	@ (adr r2, 80010d8 <handle_frame+0x20>)
 80010d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d6:	bf00      	nop
 80010d8:	08001125 	.word	0x08001125
 80010dc:	08001131 	.word	0x08001131
 80010e0:	08001137 	.word	0x08001137
 80010e4:	0800113d 	.word	0x0800113d
 80010e8:	08001143 	.word	0x08001143
 80010ec:	08001143 	.word	0x08001143
 80010f0:	08001143 	.word	0x08001143
 80010f4:	08001143 	.word	0x08001143
 80010f8:	08001143 	.word	0x08001143
 80010fc:	08001143 	.word	0x08001143
 8001100:	08001143 	.word	0x08001143
 8001104:	08001143 	.word	0x08001143
 8001108:	08001143 	.word	0x08001143
 800110c:	08001143 	.word	0x08001143
 8001110:	08001143 	.word	0x08001143
 8001114:	08001119 	.word	0x08001119
  {
  case CMD_SET_TWIST:
    handle_cmd_set_twist(payload, payload_len);
 8001118:	88bb      	ldrh	r3, [r7, #4]
 800111a:	4619      	mov	r1, r3
 800111c:	6838      	ldr	r0, [r7, #0]
 800111e:	f7ff ff7f 	bl	8001020 <handle_cmd_set_twist>
    break;
 8001122:	e012      	b.n	800114a <handle_frame+0x92>
  case CMD_SEND_TASK:
    handle_cmd_send_task(payload, payload_len);
 8001124:	88bb      	ldrh	r3, [r7, #4]
 8001126:	4619      	mov	r1, r3
 8001128:	6838      	ldr	r0, [r7, #0]
 800112a:	f7ff ff1d 	bl	8000f68 <handle_cmd_send_task>
    break;
 800112e:	e00c      	b.n	800114a <handle_frame+0x92>
  case CMD_REQUEST_STATUS:
    handle_cmd_request_status();
 8001130:	f7ff ff58 	bl	8000fe4 <handle_cmd_request_status>
    break;
 8001134:	e009      	b.n	800114a <handle_frame+0x92>
  case CMD_CANCEL_TASK:
    handle_cmd_cancel_task();
 8001136:	f7ff ff5f 	bl	8000ff8 <handle_cmd_cancel_task>
    break;
 800113a:	e006      	b.n	800114a <handle_frame+0x92>
  case CMD_EMERGENCY_STOP:
    handle_cmd_emergency_stop();
 800113c:	f7ff ff66 	bl	800100c <handle_cmd_emergency_stop>
    break;
 8001140:	e003      	b.n	800114a <handle_frame+0x92>
  default:
    send_error(2);
 8001142:	2002      	movs	r0, #2
 8001144:	f7ff ff00 	bl	8000f48 <send_error>
    break;
 8001148:	bf00      	nop
  }
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop

08001154 <Comm_Luban_Init>:

void Comm_Luban_Init(UART_HandleTypeDef *huart)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  /* 初始化通信模块：绑定 UART 并启动中断接收。 */
  s_huart = huart;
 800115c:	4a10      	ldr	r2, [pc, #64]	@ (80011a0 <Comm_Luban_Init+0x4c>)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6013      	str	r3, [r2, #0]
  parser_reset();
 8001162:	f7ff fdf7 	bl	8000d54 <parser_reset>
  s_rb_head = 0;
 8001166:	4b0f      	ldr	r3, [pc, #60]	@ (80011a4 <Comm_Luban_Init+0x50>)
 8001168:	2200      	movs	r2, #0
 800116a:	801a      	strh	r2, [r3, #0]
  s_rb_tail = 0;
 800116c:	4b0e      	ldr	r3, [pc, #56]	@ (80011a8 <Comm_Luban_Init+0x54>)
 800116e:	2200      	movs	r2, #0
 8001170:	801a      	strh	r2, [r3, #0]
  s_task_pending = false;
 8001172:	4b0e      	ldr	r3, [pc, #56]	@ (80011ac <Comm_Luban_Init+0x58>)
 8001174:	2200      	movs	r2, #0
 8001176:	701a      	strb	r2, [r3, #0]
  s_last_twist_tick = HAL_GetTick();
 8001178:	f000 ffd4 	bl	8002124 <HAL_GetTick>
 800117c:	4603      	mov	r3, r0
 800117e:	4a0c      	ldr	r2, [pc, #48]	@ (80011b0 <Comm_Luban_Init+0x5c>)
 8001180:	6013      	str	r3, [r2, #0]

  if (s_huart != NULL)
 8001182:	4b07      	ldr	r3, [pc, #28]	@ (80011a0 <Comm_Luban_Init+0x4c>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d006      	beq.n	8001198 <Comm_Luban_Init+0x44>
  {
    (void)HAL_UART_Receive_IT(s_huart, &s_rx_byte, 1);
 800118a:	4b05      	ldr	r3, [pc, #20]	@ (80011a0 <Comm_Luban_Init+0x4c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2201      	movs	r2, #1
 8001190:	4908      	ldr	r1, [pc, #32]	@ (80011b4 <Comm_Luban_Init+0x60>)
 8001192:	4618      	mov	r0, r3
 8001194:	f002 fe4b 	bl	8003e2e <HAL_UART_Receive_IT>
  }
}
 8001198:	bf00      	nop
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000030 	.word	0x20000030
 80011a4:	20000036 	.word	0x20000036
 80011a8:	20000038 	.word	0x20000038
 80011ac:	20000358 	.word	0x20000358
 80011b0:	2000035c 	.word	0x2000035c
 80011b4:	20000034 	.word	0x20000034

080011b8 <Comm_UART1_TestInit>:

void Comm_UART1_TestInit(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* 启动 UART1 回显测试，仅用于链路验证。 */
  (void)HAL_UART_Receive_IT(&huart1, &s_uart1_rx_byte, 1);
 80011bc:	2201      	movs	r2, #1
 80011be:	4903      	ldr	r1, [pc, #12]	@ (80011cc <Comm_UART1_TestInit+0x14>)
 80011c0:	4803      	ldr	r0, [pc, #12]	@ (80011d0 <Comm_UART1_TestInit+0x18>)
 80011c2:	f002 fe34 	bl	8003e2e <HAL_UART_Receive_IT>
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000035 	.word	0x20000035
 80011d0:	2000048c 	.word	0x2000048c

080011d4 <Comm_Luban_Poll>:

void Comm_Luban_Poll(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
  /* 主循环调用：解析接收缓冲并处理完整帧。 */
  uint8_t byte;

  while (rb_pop(&byte))
 80011da:	e0ec      	b.n	80013b6 <Comm_Luban_Poll+0x1e2>
  {
    switch (s_parser.state)
 80011dc:	4b7c      	ldr	r3, [pc, #496]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b07      	cmp	r3, #7
 80011e2:	f200 80e2 	bhi.w	80013aa <Comm_Luban_Poll+0x1d6>
 80011e6:	a201      	add	r2, pc, #4	@ (adr r2, 80011ec <Comm_Luban_Poll+0x18>)
 80011e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ec:	0800120d 	.word	0x0800120d
 80011f0:	0800121d 	.word	0x0800121d
 80011f4:	0800127b 	.word	0x0800127b
 80011f8:	080012a3 	.word	0x080012a3
 80011fc:	080012cb 	.word	0x080012cb
 8001200:	08001309 	.word	0x08001309
 8001204:	0800134d 	.word	0x0800134d
 8001208:	0800135f 	.word	0x0800135f
    {
    case PARSER_WAIT_H0:
      if (byte == COMM_LUBAN_HEADER_0)
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	2baa      	cmp	r3, #170	@ 0xaa
 8001210:	f040 80ce 	bne.w	80013b0 <Comm_Luban_Poll+0x1dc>
      {
        s_parser.state = PARSER_WAIT_H1;
 8001214:	4b6e      	ldr	r3, [pc, #440]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001216:	2201      	movs	r2, #1
 8001218:	701a      	strb	r2, [r3, #0]
      }
      break;
 800121a:	e0c9      	b.n	80013b0 <Comm_Luban_Poll+0x1dc>
    case PARSER_WAIT_H1:
      if (byte == COMM_LUBAN_HEADER_1)
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	2b55      	cmp	r3, #85	@ 0x55
 8001220:	d120      	bne.n	8001264 <Comm_Luban_Poll+0x90>
      {
        s_parser.crc_calc = 0xFFFF;
 8001222:	4b6b      	ldr	r3, [pc, #428]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001224:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001228:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        s_parser.crc_calc = crc16_update(s_parser.crc_calc, COMM_LUBAN_HEADER_0);
 800122c:	4b68      	ldr	r3, [pc, #416]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 800122e:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8001232:	21aa      	movs	r1, #170	@ 0xaa
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff fce1 	bl	8000bfc <crc16_update>
 800123a:	4603      	mov	r3, r0
 800123c:	461a      	mov	r2, r3
 800123e:	4b64      	ldr	r3, [pc, #400]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001240:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        s_parser.crc_calc = crc16_update(s_parser.crc_calc, COMM_LUBAN_HEADER_1);
 8001244:	4b62      	ldr	r3, [pc, #392]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001246:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 800124a:	2155      	movs	r1, #85	@ 0x55
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff fcd5 	bl	8000bfc <crc16_update>
 8001252:	4603      	mov	r3, r0
 8001254:	461a      	mov	r2, r3
 8001256:	4b5e      	ldr	r3, [pc, #376]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001258:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        s_parser.state = PARSER_READ_VER;
 800125c:	4b5c      	ldr	r3, [pc, #368]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 800125e:	2202      	movs	r2, #2
 8001260:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        s_parser.state = PARSER_WAIT_H0;
      }
      break;
 8001262:	e0a8      	b.n	80013b6 <Comm_Luban_Poll+0x1e2>
      else if (byte == COMM_LUBAN_HEADER_0)
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	2baa      	cmp	r3, #170	@ 0xaa
 8001268:	d103      	bne.n	8001272 <Comm_Luban_Poll+0x9e>
        s_parser.state = PARSER_WAIT_H1;
 800126a:	4b59      	ldr	r3, [pc, #356]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
      break;
 8001270:	e0a1      	b.n	80013b6 <Comm_Luban_Poll+0x1e2>
        s_parser.state = PARSER_WAIT_H0;
 8001272:	4b57      	ldr	r3, [pc, #348]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001274:	2200      	movs	r2, #0
 8001276:	701a      	strb	r2, [r3, #0]
      break;
 8001278:	e09d      	b.n	80013b6 <Comm_Luban_Poll+0x1e2>
    case PARSER_READ_VER:
      s_parser.version = byte;
 800127a:	79fa      	ldrb	r2, [r7, #7]
 800127c:	4b54      	ldr	r3, [pc, #336]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 800127e:	705a      	strb	r2, [r3, #1]
      s_parser.crc_calc = crc16_update(s_parser.crc_calc, byte);
 8001280:	4b53      	ldr	r3, [pc, #332]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001282:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8001286:	79fa      	ldrb	r2, [r7, #7]
 8001288:	4611      	mov	r1, r2
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff fcb6 	bl	8000bfc <crc16_update>
 8001290:	4603      	mov	r3, r0
 8001292:	461a      	mov	r2, r3
 8001294:	4b4e      	ldr	r3, [pc, #312]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001296:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
      s_parser.state = PARSER_READ_MSG;
 800129a:	4b4d      	ldr	r3, [pc, #308]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 800129c:	2203      	movs	r2, #3
 800129e:	701a      	strb	r2, [r3, #0]
      break;
 80012a0:	e089      	b.n	80013b6 <Comm_Luban_Poll+0x1e2>
    case PARSER_READ_MSG:
      s_parser.cmd_id = byte;
 80012a2:	79fa      	ldrb	r2, [r7, #7]
 80012a4:	4b4a      	ldr	r3, [pc, #296]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 80012a6:	709a      	strb	r2, [r3, #2]
      s_parser.crc_calc = crc16_update(s_parser.crc_calc, byte);
 80012a8:	4b49      	ldr	r3, [pc, #292]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 80012aa:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80012ae:	79fa      	ldrb	r2, [r7, #7]
 80012b0:	4611      	mov	r1, r2
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff fca2 	bl	8000bfc <crc16_update>
 80012b8:	4603      	mov	r3, r0
 80012ba:	461a      	mov	r2, r3
 80012bc:	4b44      	ldr	r3, [pc, #272]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 80012be:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
      s_parser.state = PARSER_READ_LEN;
 80012c2:	4b43      	ldr	r3, [pc, #268]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 80012c4:	2204      	movs	r2, #4
 80012c6:	701a      	strb	r2, [r3, #0]
      break;
 80012c8:	e075      	b.n	80013b6 <Comm_Luban_Poll+0x1e2>
    case PARSER_READ_LEN:
      s_parser.payload_len = byte;
 80012ca:	79fa      	ldrb	r2, [r7, #7]
 80012cc:	4b40      	ldr	r3, [pc, #256]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 80012ce:	70da      	strb	r2, [r3, #3]
      s_parser.crc_calc = crc16_update(s_parser.crc_calc, byte);
 80012d0:	4b3f      	ldr	r3, [pc, #252]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 80012d2:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80012d6:	79fa      	ldrb	r2, [r7, #7]
 80012d8:	4611      	mov	r1, r2
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff fc8e 	bl	8000bfc <crc16_update>
 80012e0:	4603      	mov	r3, r0
 80012e2:	461a      	mov	r2, r3
 80012e4:	4b3a      	ldr	r3, [pc, #232]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 80012e6:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
      s_parser.payload_idx = 0;
 80012ea:	4b39      	ldr	r3, [pc, #228]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	711a      	strb	r2, [r3, #4]
      if (s_parser.payload_len > COMM_LUBAN_MAX_PAYLOAD)
      {
        send_error(3);
        parser_reset();
      }
      else if (s_parser.payload_len == 0U)
 80012f0:	4b37      	ldr	r3, [pc, #220]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 80012f2:	78db      	ldrb	r3, [r3, #3]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d103      	bne.n	8001300 <Comm_Luban_Poll+0x12c>
      {
        s_parser.state = PARSER_READ_CRC0;
 80012f8:	4b35      	ldr	r3, [pc, #212]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 80012fa:	2206      	movs	r2, #6
 80012fc:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        s_parser.state = PARSER_READ_PAYLOAD;
      }
      break;
 80012fe:	e05a      	b.n	80013b6 <Comm_Luban_Poll+0x1e2>
        s_parser.state = PARSER_READ_PAYLOAD;
 8001300:	4b33      	ldr	r3, [pc, #204]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001302:	2205      	movs	r2, #5
 8001304:	701a      	strb	r2, [r3, #0]
      break;
 8001306:	e056      	b.n	80013b6 <Comm_Luban_Poll+0x1e2>
    case PARSER_READ_PAYLOAD:
      s_parser.payload[s_parser.payload_idx++] = byte;
 8001308:	4b31      	ldr	r3, [pc, #196]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 800130a:	791b      	ldrb	r3, [r3, #4]
 800130c:	1c5a      	adds	r2, r3, #1
 800130e:	b2d1      	uxtb	r1, r2
 8001310:	4a2f      	ldr	r2, [pc, #188]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001312:	7111      	strb	r1, [r2, #4]
 8001314:	4619      	mov	r1, r3
 8001316:	79fa      	ldrb	r2, [r7, #7]
 8001318:	4b2d      	ldr	r3, [pc, #180]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 800131a:	440b      	add	r3, r1
 800131c:	715a      	strb	r2, [r3, #5]
      s_parser.crc_calc = crc16_update(s_parser.crc_calc, byte);
 800131e:	4b2c      	ldr	r3, [pc, #176]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001320:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8001324:	79fa      	ldrb	r2, [r7, #7]
 8001326:	4611      	mov	r1, r2
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fc67 	bl	8000bfc <crc16_update>
 800132e:	4603      	mov	r3, r0
 8001330:	461a      	mov	r2, r3
 8001332:	4b27      	ldr	r3, [pc, #156]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001334:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
      if (s_parser.payload_idx >= s_parser.payload_len)
 8001338:	4b25      	ldr	r3, [pc, #148]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 800133a:	791a      	ldrb	r2, [r3, #4]
 800133c:	4b24      	ldr	r3, [pc, #144]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 800133e:	78db      	ldrb	r3, [r3, #3]
 8001340:	429a      	cmp	r2, r3
 8001342:	d337      	bcc.n	80013b4 <Comm_Luban_Poll+0x1e0>
      {
        s_parser.state = PARSER_READ_CRC0;
 8001344:	4b22      	ldr	r3, [pc, #136]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001346:	2206      	movs	r2, #6
 8001348:	701a      	strb	r2, [r3, #0]
      }
      break;
 800134a:	e033      	b.n	80013b4 <Comm_Luban_Poll+0x1e0>
    case PARSER_READ_CRC0:
      s_parser.crc_recv = byte;
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	461a      	mov	r2, r3
 8001350:	4b1f      	ldr	r3, [pc, #124]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001352:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
      s_parser.state = PARSER_READ_CRC1;
 8001356:	4b1e      	ldr	r3, [pc, #120]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001358:	2207      	movs	r2, #7
 800135a:	701a      	strb	r2, [r3, #0]
      break;
 800135c:	e02b      	b.n	80013b6 <Comm_Luban_Poll+0x1e2>
    case PARSER_READ_CRC1:
      s_parser.crc_recv |= (uint16_t)(byte << 8);
 800135e:	4b1c      	ldr	r3, [pc, #112]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001360:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	021b      	lsls	r3, r3, #8
 8001368:	b29b      	uxth	r3, r3
 800136a:	4313      	orrs	r3, r2
 800136c:	b29a      	uxth	r2, r3
 800136e:	4b18      	ldr	r3, [pc, #96]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001370:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
      if (s_parser.version == COMM_LUBAN_VERSION &&
 8001374:	4b16      	ldr	r3, [pc, #88]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001376:	785b      	ldrb	r3, [r3, #1]
 8001378:	2b01      	cmp	r3, #1
 800137a:	d110      	bne.n	800139e <Comm_Luban_Poll+0x1ca>
          s_parser.crc_recv == s_parser.crc_calc)
 800137c:	4b14      	ldr	r3, [pc, #80]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 800137e:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 8001382:	4b13      	ldr	r3, [pc, #76]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001384:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
      if (s_parser.version == COMM_LUBAN_VERSION &&
 8001388:	429a      	cmp	r2, r3
 800138a:	d108      	bne.n	800139e <Comm_Luban_Poll+0x1ca>
      {
        handle_frame(s_parser.cmd_id, s_parser.payload, s_parser.payload_len);
 800138c:	4b10      	ldr	r3, [pc, #64]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 800138e:	789b      	ldrb	r3, [r3, #2]
 8001390:	4a0f      	ldr	r2, [pc, #60]	@ (80013d0 <Comm_Luban_Poll+0x1fc>)
 8001392:	78d2      	ldrb	r2, [r2, #3]
 8001394:	490f      	ldr	r1, [pc, #60]	@ (80013d4 <Comm_Luban_Poll+0x200>)
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff fe8e 	bl	80010b8 <handle_frame>
 800139c:	e002      	b.n	80013a4 <Comm_Luban_Poll+0x1d0>
      }
      else
      {
        send_error(4);
 800139e:	2004      	movs	r0, #4
 80013a0:	f7ff fdd2 	bl	8000f48 <send_error>
      }
      parser_reset();
 80013a4:	f7ff fcd6 	bl	8000d54 <parser_reset>
      break;
 80013a8:	e005      	b.n	80013b6 <Comm_Luban_Poll+0x1e2>
    default:
      parser_reset();
 80013aa:	f7ff fcd3 	bl	8000d54 <parser_reset>
      break;
 80013ae:	e002      	b.n	80013b6 <Comm_Luban_Poll+0x1e2>
      break;
 80013b0:	bf00      	nop
 80013b2:	e000      	b.n	80013b6 <Comm_Luban_Poll+0x1e2>
      break;
 80013b4:	bf00      	nop
  while (rb_pop(&byte))
 80013b6:	1dfb      	adds	r3, r7, #7
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff fc9d 	bl	8000cf8 <rb_pop>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	f47f af0b 	bne.w	80011dc <Comm_Luban_Poll+0x8>
    }
  }
}
 80013c6:	bf00      	nop
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	2000023c 	.word	0x2000023c
 80013d4:	20000241 	.word	0x20000241

080013d8 <Comm_Luban_SendStatus>:
  s_task_pending = false;
  return true;
}

void Comm_Luban_SendStatus(const char *status_str)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  /* 发送状态字符串响应（RESP_STATUS）。 */
  uint16_t len = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	81fb      	strh	r3, [r7, #14]

  if (status_str != NULL)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d00c      	beq.n	8001404 <Comm_Luban_SendStatus+0x2c>
  {
    size_t slen = strlen(status_str);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7fe feec 	bl	80001c8 <strlen>
 80013f0:	60b8      	str	r0, [r7, #8]
    if (slen > COMM_LUBAN_MAX_PAYLOAD)
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013f8:	d902      	bls.n	8001400 <Comm_Luban_SendStatus+0x28>
    {
      slen = COMM_LUBAN_MAX_PAYLOAD;
 80013fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013fe:	60bb      	str	r3, [r7, #8]
    }
    len = (uint16_t)slen;
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	81fb      	strh	r3, [r7, #14]
  }

  send_frame(RESP_STATUS, (const uint8_t *)status_str, len);
 8001404:	89fb      	ldrh	r3, [r7, #14]
 8001406:	461a      	mov	r2, r3
 8001408:	6879      	ldr	r1, [r7, #4]
 800140a:	2082      	movs	r0, #130	@ 0x82
 800140c:	f7ff fcc4 	bl	8000d98 <send_frame>
}
 8001410:	bf00      	nop
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}

08001418 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  if (huart == s_huart)
 8001420:	4b12      	ldr	r3, [pc, #72]	@ (800146c <HAL_UART_RxCpltCallback+0x54>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	429a      	cmp	r2, r3
 8001428:	d10c      	bne.n	8001444 <HAL_UART_RxCpltCallback+0x2c>
  {
    /* 入环形缓冲并继续中断接收 */
    rb_push(s_rx_byte);
 800142a:	4b11      	ldr	r3, [pc, #68]	@ (8001470 <HAL_UART_RxCpltCallback+0x58>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff fc38 	bl	8000ca4 <rb_push>
    (void)HAL_UART_Receive_IT(s_huart, &s_rx_byte, 1);
 8001434:	4b0d      	ldr	r3, [pc, #52]	@ (800146c <HAL_UART_RxCpltCallback+0x54>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2201      	movs	r2, #1
 800143a:	490d      	ldr	r1, [pc, #52]	@ (8001470 <HAL_UART_RxCpltCallback+0x58>)
 800143c:	4618      	mov	r0, r3
 800143e:	f002 fcf6 	bl	8003e2e <HAL_UART_Receive_IT>
  {
    /* UART1 回显测试：收到什么回什么 */
    (void)HAL_UART_Transmit(&huart1, &s_uart1_rx_byte, 1, 20);
    (void)HAL_UART_Receive_IT(&huart1, &s_uart1_rx_byte, 1);
  }
}
 8001442:	e00e      	b.n	8001462 <HAL_UART_RxCpltCallback+0x4a>
  else if (huart == &huart1)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4a0b      	ldr	r2, [pc, #44]	@ (8001474 <HAL_UART_RxCpltCallback+0x5c>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d10a      	bne.n	8001462 <HAL_UART_RxCpltCallback+0x4a>
    (void)HAL_UART_Transmit(&huart1, &s_uart1_rx_byte, 1, 20);
 800144c:	2314      	movs	r3, #20
 800144e:	2201      	movs	r2, #1
 8001450:	4909      	ldr	r1, [pc, #36]	@ (8001478 <HAL_UART_RxCpltCallback+0x60>)
 8001452:	4808      	ldr	r0, [pc, #32]	@ (8001474 <HAL_UART_RxCpltCallback+0x5c>)
 8001454:	f002 fc60 	bl	8003d18 <HAL_UART_Transmit>
    (void)HAL_UART_Receive_IT(&huart1, &s_uart1_rx_byte, 1);
 8001458:	2201      	movs	r2, #1
 800145a:	4907      	ldr	r1, [pc, #28]	@ (8001478 <HAL_UART_RxCpltCallback+0x60>)
 800145c:	4805      	ldr	r0, [pc, #20]	@ (8001474 <HAL_UART_RxCpltCallback+0x5c>)
 800145e:	f002 fce6 	bl	8003e2e <HAL_UART_Receive_IT>
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	20000030 	.word	0x20000030
 8001470:	20000034 	.word	0x20000034
 8001474:	2000048c 	.word	0x2000048c
 8001478:	20000035 	.word	0x20000035

0800147c <Comm_Luban_Watchdog>:

void Comm_Luban_Watchdog(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  if ((HAL_GetTick() - s_last_twist_tick) > COMM_LUBAN_WD_TIMEOUT_MS)
 8001480:	f000 fe50 	bl	8002124 <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	4b07      	ldr	r3, [pc, #28]	@ (80014a4 <Comm_Luban_Watchdog+0x28>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001490:	d906      	bls.n	80014a0 <Comm_Luban_Watchdog+0x24>
  {
    Drivetrain_Stop();
 8001492:	f7ff fa8d 	bl	80009b0 <Drivetrain_Stop>
    s_last_twist_tick = HAL_GetTick();
 8001496:	f000 fe45 	bl	8002124 <HAL_GetTick>
 800149a:	4603      	mov	r3, r0
 800149c:	4a01      	ldr	r2, [pc, #4]	@ (80014a4 <Comm_Luban_Watchdog+0x28>)
 800149e:	6013      	str	r3, [r2, #0]
  }
}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	2000035c 	.word	0x2000035c

080014a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08a      	sub	sp, #40	@ 0x28
 80014ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	4b4b      	ldr	r3, [pc, #300]	@ (80015f0 <MX_GPIO_Init+0x148>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	4a4a      	ldr	r2, [pc, #296]	@ (80015f0 <MX_GPIO_Init+0x148>)
 80014c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ce:	4b48      	ldr	r3, [pc, #288]	@ (80015f0 <MX_GPIO_Init+0x148>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014d6:	613b      	str	r3, [r7, #16]
 80014d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	4b44      	ldr	r3, [pc, #272]	@ (80015f0 <MX_GPIO_Init+0x148>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	4a43      	ldr	r2, [pc, #268]	@ (80015f0 <MX_GPIO_Init+0x148>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ea:	4b41      	ldr	r3, [pc, #260]	@ (80015f0 <MX_GPIO_Init+0x148>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	4b3d      	ldr	r3, [pc, #244]	@ (80015f0 <MX_GPIO_Init+0x148>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	4a3c      	ldr	r2, [pc, #240]	@ (80015f0 <MX_GPIO_Init+0x148>)
 8001500:	f043 0304 	orr.w	r3, r3, #4
 8001504:	6313      	str	r3, [r2, #48]	@ 0x30
 8001506:	4b3a      	ldr	r3, [pc, #232]	@ (80015f0 <MX_GPIO_Init+0x148>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	f003 0304 	and.w	r3, r3, #4
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	607b      	str	r3, [r7, #4]
 8001516:	4b36      	ldr	r3, [pc, #216]	@ (80015f0 <MX_GPIO_Init+0x148>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	4a35      	ldr	r2, [pc, #212]	@ (80015f0 <MX_GPIO_Init+0x148>)
 800151c:	f043 0302 	orr.w	r3, r3, #2
 8001520:	6313      	str	r3, [r2, #48]	@ 0x30
 8001522:	4b33      	ldr	r3, [pc, #204]	@ (80015f0 <MX_GPIO_Init+0x148>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	607b      	str	r3, [r7, #4]
 800152c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	603b      	str	r3, [r7, #0]
 8001532:	4b2f      	ldr	r3, [pc, #188]	@ (80015f0 <MX_GPIO_Init+0x148>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	4a2e      	ldr	r2, [pc, #184]	@ (80015f0 <MX_GPIO_Init+0x148>)
 8001538:	f043 0308 	orr.w	r3, r3, #8
 800153c:	6313      	str	r3, [r2, #48]	@ 0x30
 800153e:	4b2c      	ldr	r3, [pc, #176]	@ (80015f0 <MX_GPIO_Init+0x148>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	f003 0308 	and.w	r3, r3, #8
 8001546:	603b      	str	r3, [r7, #0]
 8001548:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800154a:	2200      	movs	r2, #0
 800154c:	2108      	movs	r1, #8
 800154e:	4829      	ldr	r0, [pc, #164]	@ (80015f4 <MX_GPIO_Init+0x14c>)
 8001550:	f001 f934 	bl	80027bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001554:	2330      	movs	r3, #48	@ 0x30
 8001556:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001558:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800155c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800155e:	2301      	movs	r3, #1
 8001560:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	4619      	mov	r1, r3
 8001568:	4823      	ldr	r0, [pc, #140]	@ (80015f8 <MX_GPIO_Init+0x150>)
 800156a:	f000 ff8b 	bl	8002484 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 800156e:	f241 0301 	movw	r3, #4097	@ 0x1001
 8001572:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001574:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001578:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800157a:	2301      	movs	r3, #1
 800157c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157e:	f107 0314 	add.w	r3, r7, #20
 8001582:	4619      	mov	r1, r3
 8001584:	481b      	ldr	r0, [pc, #108]	@ (80015f4 <MX_GPIO_Init+0x14c>)
 8001586:	f000 ff7d 	bl	8002484 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800158a:	2308      	movs	r3, #8
 800158c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158e:	2301      	movs	r3, #1
 8001590:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001596:	2300      	movs	r3, #0
 8001598:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800159a:	f107 0314 	add.w	r3, r7, #20
 800159e:	4619      	mov	r1, r3
 80015a0:	4814      	ldr	r0, [pc, #80]	@ (80015f4 <MX_GPIO_Init+0x14c>)
 80015a2:	f000 ff6f 	bl	8002484 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2100      	movs	r1, #0
 80015aa:	2006      	movs	r0, #6
 80015ac:	f000 fea1 	bl	80022f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80015b0:	2006      	movs	r0, #6
 80015b2:	f000 feba 	bl	800232a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2100      	movs	r1, #0
 80015ba:	200a      	movs	r0, #10
 80015bc:	f000 fe99 	bl	80022f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80015c0:	200a      	movs	r0, #10
 80015c2:	f000 feb2 	bl	800232a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2100      	movs	r1, #0
 80015ca:	2017      	movs	r0, #23
 80015cc:	f000 fe91 	bl	80022f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80015d0:	2017      	movs	r0, #23
 80015d2:	f000 feaa 	bl	800232a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80015d6:	2200      	movs	r2, #0
 80015d8:	2100      	movs	r1, #0
 80015da:	2028      	movs	r0, #40	@ 0x28
 80015dc:	f000 fe89 	bl	80022f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015e0:	2028      	movs	r0, #40	@ 0x28
 80015e2:	f000 fea2 	bl	800232a <HAL_NVIC_EnableIRQ>

}
 80015e6:	bf00      	nop
 80015e8:	3728      	adds	r7, #40	@ 0x28
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40020400 	.word	0x40020400
 80015f8:	40020800 	.word	0x40020800

080015fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001600:	f000 fd2a 	bl	8002058 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001604:	f000 f824 	bl	8001650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001608:	f7ff ff4e 	bl	80014a8 <MX_GPIO_Init>
  MX_TIM2_Init();
 800160c:	f000 f9de 	bl	80019cc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001610:	f000 fa40 	bl	8001a94 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001614:	f000 faa2 	bl	8001b5c <MX_TIM4_Init>
  MX_TIM8_Init();
 8001618:	f000 fafa 	bl	8001c10 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 800161c:	f000 fc9e 	bl	8001f5c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_USART3_UART_Init();
 8001620:	f000 fcc6 	bl	8001fb0 <MX_USART3_UART_Init>
  Drivetrain_Init();
 8001624:	f7ff f92c 	bl	8000880 <Drivetrain_Init>
  Cleaning_Init();
 8001628:	f7fe ff6c 	bl	8000504 <Cleaning_Init>
  Sensors_Init();
 800162c:	f7ff fa93 	bl	8000b56 <Sensors_Init>
  Comm_Luban_Init(&huart3);
 8001630:	4806      	ldr	r0, [pc, #24]	@ (800164c <main+0x50>)
 8001632:	f7ff fd8f 	bl	8001154 <Comm_Luban_Init>
  Comm_UART1_TestInit();
 8001636:	f7ff fdbf 	bl	80011b8 <Comm_UART1_TestInit>
  RobotSM_Init();
 800163a:	f000 f897 	bl	800176c <RobotSM_Init>
      uart3_tx_tick = HAL_GetTick();
      const char hb3[] = "UART3_PING\r\n";
      (void)HAL_UART_Transmit(&huart3, (uint8_t *)hb3, (uint16_t)(sizeof(hb3) - 1U), 20);
    }*/

    Comm_Luban_Poll();
 800163e:	f7ff fdc9 	bl	80011d4 <Comm_Luban_Poll>
    Comm_Luban_Watchdog();
 8001642:	f7ff ff1b 	bl	800147c <Comm_Luban_Watchdog>
    Comm_Luban_Poll();
 8001646:	bf00      	nop
 8001648:	e7f9      	b.n	800163e <main+0x42>
 800164a:	bf00      	nop
 800164c:	200004d4 	.word	0x200004d4

08001650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b094      	sub	sp, #80	@ 0x50
 8001654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001656:	f107 0320 	add.w	r3, r7, #32
 800165a:	2230      	movs	r2, #48	@ 0x30
 800165c:	2100      	movs	r1, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f003 fb76 	bl	8004d50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001664:	f107 030c 	add.w	r3, r7, #12
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	60da      	str	r2, [r3, #12]
 8001672:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001674:	2300      	movs	r3, #0
 8001676:	60bb      	str	r3, [r7, #8]
 8001678:	4b28      	ldr	r3, [pc, #160]	@ (800171c <SystemClock_Config+0xcc>)
 800167a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167c:	4a27      	ldr	r2, [pc, #156]	@ (800171c <SystemClock_Config+0xcc>)
 800167e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001682:	6413      	str	r3, [r2, #64]	@ 0x40
 8001684:	4b25      	ldr	r3, [pc, #148]	@ (800171c <SystemClock_Config+0xcc>)
 8001686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001688:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800168c:	60bb      	str	r3, [r7, #8]
 800168e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001690:	2300      	movs	r3, #0
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	4b22      	ldr	r3, [pc, #136]	@ (8001720 <SystemClock_Config+0xd0>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a21      	ldr	r2, [pc, #132]	@ (8001720 <SystemClock_Config+0xd0>)
 800169a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800169e:	6013      	str	r3, [r2, #0]
 80016a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001720 <SystemClock_Config+0xd0>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016a8:	607b      	str	r3, [r7, #4]
 80016aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016ac:	2302      	movs	r3, #2
 80016ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016b0:	2301      	movs	r3, #1
 80016b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016b4:	2310      	movs	r3, #16
 80016b6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016b8:	2302      	movs	r3, #2
 80016ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016bc:	2300      	movs	r3, #0
 80016be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016c0:	2308      	movs	r3, #8
 80016c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80016c4:	23a8      	movs	r3, #168	@ 0xa8
 80016c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016c8:	2302      	movs	r3, #2
 80016ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016cc:	2304      	movs	r3, #4
 80016ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016d0:	f107 0320 	add.w	r3, r7, #32
 80016d4:	4618      	mov	r0, r3
 80016d6:	f001 f8a3 	bl	8002820 <HAL_RCC_OscConfig>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016e0:	f000 f820 	bl	8001724 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016e4:	230f      	movs	r3, #15
 80016e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016e8:	2302      	movs	r3, #2
 80016ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016f0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80016f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016fc:	f107 030c 	add.w	r3, r7, #12
 8001700:	2105      	movs	r1, #5
 8001702:	4618      	mov	r0, r3
 8001704:	f001 fb04 	bl	8002d10 <HAL_RCC_ClockConfig>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800170e:	f000 f809 	bl	8001724 <Error_Handler>
  }
}
 8001712:	bf00      	nop
 8001714:	3750      	adds	r7, #80	@ 0x50
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40023800 	.word	0x40023800
 8001720:	40007000 	.word	0x40007000

08001724 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001728:	b672      	cpsid	i
}
 800172a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <Error_Handler+0x8>

08001730 <set_state>:
static RobotState s_state = ROBOT_STATE_IDLE;
static uint32_t s_state_enter_ms = 0;
static uint8_t s_front_phase = 0;

static void set_state(RobotState new_state)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	71fb      	strb	r3, [r7, #7]
  s_state = new_state;
 800173a:	4a09      	ldr	r2, [pc, #36]	@ (8001760 <set_state+0x30>)
 800173c:	79fb      	ldrb	r3, [r7, #7]
 800173e:	7013      	strb	r3, [r2, #0]
  s_state_enter_ms = HAL_GetTick();
 8001740:	f000 fcf0 	bl	8002124 <HAL_GetTick>
 8001744:	4603      	mov	r3, r0
 8001746:	4a07      	ldr	r2, [pc, #28]	@ (8001764 <set_state+0x34>)
 8001748:	6013      	str	r3, [r2, #0]
  if (new_state == ROBOT_STATE_AVOID_CLIFF_FRONT)
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	2b06      	cmp	r3, #6
 800174e:	d102      	bne.n	8001756 <set_state+0x26>
  {
    s_front_phase = 0;
 8001750:	4b05      	ldr	r3, [pc, #20]	@ (8001768 <set_state+0x38>)
 8001752:	2200      	movs	r2, #0
 8001754:	701a      	strb	r2, [r3, #0]
  }
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000360 	.word	0x20000360
 8001764:	20000364 	.word	0x20000364
 8001768:	20000368 	.word	0x20000368

0800176c <RobotSM_Init>:

void RobotSM_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* 初始化状态机，进入默认工作状态。 */
  set_state(ROBOT_STATE_FORWARD);
 8001770:	2001      	movs	r0, #1
 8001772:	f7ff ffdd 	bl	8001730 <set_state>
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
	...

0800177c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	4b10      	ldr	r3, [pc, #64]	@ (80017c8 <HAL_MspInit+0x4c>)
 8001788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800178a:	4a0f      	ldr	r2, [pc, #60]	@ (80017c8 <HAL_MspInit+0x4c>)
 800178c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001790:	6453      	str	r3, [r2, #68]	@ 0x44
 8001792:	4b0d      	ldr	r3, [pc, #52]	@ (80017c8 <HAL_MspInit+0x4c>)
 8001794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001796:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800179e:	2300      	movs	r3, #0
 80017a0:	603b      	str	r3, [r7, #0]
 80017a2:	4b09      	ldr	r3, [pc, #36]	@ (80017c8 <HAL_MspInit+0x4c>)
 80017a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a6:	4a08      	ldr	r2, [pc, #32]	@ (80017c8 <HAL_MspInit+0x4c>)
 80017a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ae:	4b06      	ldr	r3, [pc, #24]	@ (80017c8 <HAL_MspInit+0x4c>)
 80017b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b6:	603b      	str	r3, [r7, #0]
 80017b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ba:	bf00      	nop
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	40023800 	.word	0x40023800

080017cc <HAL_UART_MspInit>:

/* USER CODE BEGIN 1 */

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b08c      	sub	sp, #48	@ 0x30
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d4:	f107 031c 	add.w	r3, r7, #28
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	605a      	str	r2, [r3, #4]
 80017de:	609a      	str	r2, [r3, #8]
 80017e0:	60da      	str	r2, [r3, #12]
 80017e2:	611a      	str	r2, [r3, #16]

  if (huart->Instance == USART1)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a3a      	ldr	r2, [pc, #232]	@ (80018d4 <HAL_UART_MspInit+0x108>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d133      	bne.n	8001856 <HAL_UART_MspInit+0x8a>
  {
    __HAL_RCC_USART1_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	61bb      	str	r3, [r7, #24]
 80017f2:	4b39      	ldr	r3, [pc, #228]	@ (80018d8 <HAL_UART_MspInit+0x10c>)
 80017f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017f6:	4a38      	ldr	r2, [pc, #224]	@ (80018d8 <HAL_UART_MspInit+0x10c>)
 80017f8:	f043 0310 	orr.w	r3, r3, #16
 80017fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80017fe:	4b36      	ldr	r3, [pc, #216]	@ (80018d8 <HAL_UART_MspInit+0x10c>)
 8001800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001802:	f003 0310 	and.w	r3, r3, #16
 8001806:	61bb      	str	r3, [r7, #24]
 8001808:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	617b      	str	r3, [r7, #20]
 800180e:	4b32      	ldr	r3, [pc, #200]	@ (80018d8 <HAL_UART_MspInit+0x10c>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	4a31      	ldr	r2, [pc, #196]	@ (80018d8 <HAL_UART_MspInit+0x10c>)
 8001814:	f043 0302 	orr.w	r3, r3, #2
 8001818:	6313      	str	r3, [r2, #48]	@ 0x30
 800181a:	4b2f      	ldr	r3, [pc, #188]	@ (80018d8 <HAL_UART_MspInit+0x10c>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	617b      	str	r3, [r7, #20]
 8001824:	697b      	ldr	r3, [r7, #20]

    /* PB6 -> USART1_TX, PB7 -> USART1_RX */
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001826:	23c0      	movs	r3, #192	@ 0xc0
 8001828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800182a:	2302      	movs	r3, #2
 800182c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001832:	2303      	movs	r3, #3
 8001834:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001836:	2307      	movs	r3, #7
 8001838:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183a:	f107 031c 	add.w	r3, r7, #28
 800183e:	4619      	mov	r1, r3
 8001840:	4826      	ldr	r0, [pc, #152]	@ (80018dc <HAL_UART_MspInit+0x110>)
 8001842:	f000 fe1f 	bl	8002484 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001846:	2200      	movs	r2, #0
 8001848:	2100      	movs	r1, #0
 800184a:	2025      	movs	r0, #37	@ 0x25
 800184c:	f000 fd51 	bl	80022f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001850:	2025      	movs	r0, #37	@ 0x25
 8001852:	f000 fd6a 	bl	800232a <HAL_NVIC_EnableIRQ>
  }
  if (huart->Instance == USART3)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a21      	ldr	r2, [pc, #132]	@ (80018e0 <HAL_UART_MspInit+0x114>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d134      	bne.n	80018ca <HAL_UART_MspInit+0xfe>
  {
    __HAL_RCC_USART3_CLK_ENABLE();
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	4b1c      	ldr	r3, [pc, #112]	@ (80018d8 <HAL_UART_MspInit+0x10c>)
 8001866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001868:	4a1b      	ldr	r2, [pc, #108]	@ (80018d8 <HAL_UART_MspInit+0x10c>)
 800186a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800186e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001870:	4b19      	ldr	r3, [pc, #100]	@ (80018d8 <HAL_UART_MspInit+0x10c>)
 8001872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001874:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800187c:	2300      	movs	r3, #0
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	4b15      	ldr	r3, [pc, #84]	@ (80018d8 <HAL_UART_MspInit+0x10c>)
 8001882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001884:	4a14      	ldr	r2, [pc, #80]	@ (80018d8 <HAL_UART_MspInit+0x10c>)
 8001886:	f043 0304 	orr.w	r3, r3, #4
 800188a:	6313      	str	r3, [r2, #48]	@ 0x30
 800188c:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <HAL_UART_MspInit+0x10c>)
 800188e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001890:	f003 0304 	and.w	r3, r3, #4
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	68fb      	ldr	r3, [r7, #12]

    /* PC10 -> USART3_TX, PC11 -> USART3_RX */
    GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 8001898:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800189c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189e:	2302      	movs	r3, #2
 80018a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a6:	2303      	movs	r3, #3
 80018a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018aa:	2307      	movs	r3, #7
 80018ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ae:	f107 031c 	add.w	r3, r7, #28
 80018b2:	4619      	mov	r1, r3
 80018b4:	480b      	ldr	r0, [pc, #44]	@ (80018e4 <HAL_UART_MspInit+0x118>)
 80018b6:	f000 fde5 	bl	8002484 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80018ba:	2200      	movs	r2, #0
 80018bc:	2100      	movs	r1, #0
 80018be:	2027      	movs	r0, #39	@ 0x27
 80018c0:	f000 fd17 	bl	80022f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80018c4:	2027      	movs	r0, #39	@ 0x27
 80018c6:	f000 fd30 	bl	800232a <HAL_NVIC_EnableIRQ>
  }
}
 80018ca:	bf00      	nop
 80018cc:	3730      	adds	r7, #48	@ 0x30
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	40011000 	.word	0x40011000
 80018d8:	40023800 	.word	0x40023800
 80018dc:	40020400 	.word	0x40020400
 80018e0:	40004800 	.word	0x40004800
 80018e4:	40020800 	.word	0x40020800

080018e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018ec:	bf00      	nop
 80018ee:	e7fd      	b.n	80018ec <NMI_Handler+0x4>

080018f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018f4:	bf00      	nop
 80018f6:	e7fd      	b.n	80018f4 <HardFault_Handler+0x4>

080018f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018fc:	bf00      	nop
 80018fe:	e7fd      	b.n	80018fc <MemManage_Handler+0x4>

08001900 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001904:	bf00      	nop
 8001906:	e7fd      	b.n	8001904 <BusFault_Handler+0x4>

08001908 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800190c:	bf00      	nop
 800190e:	e7fd      	b.n	800190c <UsageFault_Handler+0x4>

08001910 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800191e:	b480      	push	{r7}
 8001920:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001930:	bf00      	nop
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr

0800193a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800193e:	f000 fbdd 	bl	80020fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}

08001946 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800194a:	2001      	movs	r0, #1
 800194c:	f000 ff50 	bl	80027f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}

08001954 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001958:	2010      	movs	r0, #16
 800195a:	f000 ff49 	bl	80027f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}

08001962 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001966:	2020      	movs	r0, #32
 8001968:	f000 ff42 	bl	80027f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800196c:	bf00      	nop
 800196e:	bd80      	pop	{r7, pc}

08001970 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001974:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001978:	f000 ff3a 	bl	80027f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}

08001980 <USART1_IRQHandler>:

/* USER CODE BEGIN 1 */

void USART1_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USART1 中断转交给 HAL 处理（用于接收中断回调）。 */
  HAL_UART_IRQHandler(&huart1);
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <USART1_IRQHandler+0x10>)
 8001986:	f002 fa77 	bl	8003e78 <HAL_UART_IRQHandler>
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	2000048c 	.word	0x2000048c

08001994 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USART3 中断转交给 HAL 处理（用于接收中断回调）。 */
  HAL_UART_IRQHandler(&huart3);
 8001998:	4802      	ldr	r0, [pc, #8]	@ (80019a4 <USART3_IRQHandler+0x10>)
 800199a:	f002 fa6d 	bl	8003e78 <HAL_UART_IRQHandler>
}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	200004d4 	.word	0x200004d4

080019a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019ac:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <SystemInit+0x20>)
 80019ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019b2:	4a05      	ldr	r2, [pc, #20]	@ (80019c8 <SystemInit+0x20>)
 80019b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08a      	sub	sp, #40	@ 0x28
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d2:	f107 0320 	add.w	r3, r7, #32
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]
 80019e4:	609a      	str	r2, [r3, #8]
 80019e6:	60da      	str	r2, [r3, #12]
 80019e8:	611a      	str	r2, [r3, #16]
 80019ea:	615a      	str	r2, [r3, #20]
 80019ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019ee:	4b28      	ldr	r3, [pc, #160]	@ (8001a90 <MX_TIM2_Init+0xc4>)
 80019f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019f6:	4b26      	ldr	r3, [pc, #152]	@ (8001a90 <MX_TIM2_Init+0xc4>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019fc:	4b24      	ldr	r3, [pc, #144]	@ (8001a90 <MX_TIM2_Init+0xc4>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 8001a02:	4b23      	ldr	r3, [pc, #140]	@ (8001a90 <MX_TIM2_Init+0xc4>)
 8001a04:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001a08:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a0a:	4b21      	ldr	r3, [pc, #132]	@ (8001a90 <MX_TIM2_Init+0xc4>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a10:	4b1f      	ldr	r3, [pc, #124]	@ (8001a90 <MX_TIM2_Init+0xc4>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a16:	481e      	ldr	r0, [pc, #120]	@ (8001a90 <MX_TIM2_Init+0xc4>)
 8001a18:	f001 fb9a 	bl	8003150 <HAL_TIM_PWM_Init>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001a22:	f7ff fe7f 	bl	8001724 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a26:	2300      	movs	r3, #0
 8001a28:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a2e:	f107 0320 	add.w	r3, r7, #32
 8001a32:	4619      	mov	r1, r3
 8001a34:	4816      	ldr	r0, [pc, #88]	@ (8001a90 <MX_TIM2_Init+0xc4>)
 8001a36:	f002 f851 	bl	8003adc <HAL_TIMEx_MasterConfigSynchronization>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001a40:	f7ff fe70 	bl	8001724 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a44:	2360      	movs	r3, #96	@ 0x60
 8001a46:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a50:	2300      	movs	r3, #0
 8001a52:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a54:	1d3b      	adds	r3, r7, #4
 8001a56:	2204      	movs	r2, #4
 8001a58:	4619      	mov	r1, r3
 8001a5a:	480d      	ldr	r0, [pc, #52]	@ (8001a90 <MX_TIM2_Init+0xc4>)
 8001a5c:	f001 fd00 	bl	8003460 <HAL_TIM_PWM_ConfigChannel>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001a66:	f7ff fe5d 	bl	8001724 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a6a:	1d3b      	adds	r3, r7, #4
 8001a6c:	2208      	movs	r2, #8
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4807      	ldr	r0, [pc, #28]	@ (8001a90 <MX_TIM2_Init+0xc4>)
 8001a72:	f001 fcf5 	bl	8003460 <HAL_TIM_PWM_ConfigChannel>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001a7c:	f7ff fe52 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a80:	4803      	ldr	r0, [pc, #12]	@ (8001a90 <MX_TIM2_Init+0xc4>)
 8001a82:	f000 f9bb 	bl	8001dfc <HAL_TIM_MspPostInit>

}
 8001a86:	bf00      	nop
 8001a88:	3728      	adds	r7, #40	@ 0x28
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	2000036c 	.word	0x2000036c

08001a94 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08a      	sub	sp, #40	@ 0x28
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a9a:	f107 0320 	add.w	r3, r7, #32
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aa4:	1d3b      	adds	r3, r7, #4
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	605a      	str	r2, [r3, #4]
 8001aac:	609a      	str	r2, [r3, #8]
 8001aae:	60da      	str	r2, [r3, #12]
 8001ab0:	611a      	str	r2, [r3, #16]
 8001ab2:	615a      	str	r2, [r3, #20]
 8001ab4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ab6:	4b27      	ldr	r3, [pc, #156]	@ (8001b54 <MX_TIM3_Init+0xc0>)
 8001ab8:	4a27      	ldr	r2, [pc, #156]	@ (8001b58 <MX_TIM3_Init+0xc4>)
 8001aba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001abc:	4b25      	ldr	r3, [pc, #148]	@ (8001b54 <MX_TIM3_Init+0xc0>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac2:	4b24      	ldr	r3, [pc, #144]	@ (8001b54 <MX_TIM3_Init+0xc0>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4199;
 8001ac8:	4b22      	ldr	r3, [pc, #136]	@ (8001b54 <MX_TIM3_Init+0xc0>)
 8001aca:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001ace:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad0:	4b20      	ldr	r3, [pc, #128]	@ (8001b54 <MX_TIM3_Init+0xc0>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad6:	4b1f      	ldr	r3, [pc, #124]	@ (8001b54 <MX_TIM3_Init+0xc0>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001adc:	481d      	ldr	r0, [pc, #116]	@ (8001b54 <MX_TIM3_Init+0xc0>)
 8001ade:	f001 fb37 	bl	8003150 <HAL_TIM_PWM_Init>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001ae8:	f7ff fe1c 	bl	8001724 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aec:	2300      	movs	r3, #0
 8001aee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af0:	2300      	movs	r3, #0
 8001af2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001af4:	f107 0320 	add.w	r3, r7, #32
 8001af8:	4619      	mov	r1, r3
 8001afa:	4816      	ldr	r0, [pc, #88]	@ (8001b54 <MX_TIM3_Init+0xc0>)
 8001afc:	f001 ffee 	bl	8003adc <HAL_TIMEx_MasterConfigSynchronization>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001b06:	f7ff fe0d 	bl	8001724 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b0a:	2360      	movs	r3, #96	@ 0x60
 8001b0c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	4619      	mov	r1, r3
 8001b20:	480c      	ldr	r0, [pc, #48]	@ (8001b54 <MX_TIM3_Init+0xc0>)
 8001b22:	f001 fc9d 	bl	8003460 <HAL_TIM_PWM_ConfigChannel>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001b2c:	f7ff fdfa 	bl	8001724 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b30:	1d3b      	adds	r3, r7, #4
 8001b32:	2204      	movs	r2, #4
 8001b34:	4619      	mov	r1, r3
 8001b36:	4807      	ldr	r0, [pc, #28]	@ (8001b54 <MX_TIM3_Init+0xc0>)
 8001b38:	f001 fc92 	bl	8003460 <HAL_TIM_PWM_ConfigChannel>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001b42:	f7ff fdef 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b46:	4803      	ldr	r0, [pc, #12]	@ (8001b54 <MX_TIM3_Init+0xc0>)
 8001b48:	f000 f958 	bl	8001dfc <HAL_TIM_MspPostInit>

}
 8001b4c:	bf00      	nop
 8001b4e:	3728      	adds	r7, #40	@ 0x28
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	200003b4 	.word	0x200003b4
 8001b58:	40000400 	.word	0x40000400

08001b5c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b08a      	sub	sp, #40	@ 0x28
 8001b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b62:	f107 0320 	add.w	r3, r7, #32
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]
 8001b6a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b6c:	1d3b      	adds	r3, r7, #4
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]
 8001b74:	609a      	str	r2, [r3, #8]
 8001b76:	60da      	str	r2, [r3, #12]
 8001b78:	611a      	str	r2, [r3, #16]
 8001b7a:	615a      	str	r2, [r3, #20]
 8001b7c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b7e:	4b22      	ldr	r3, [pc, #136]	@ (8001c08 <MX_TIM4_Init+0xac>)
 8001b80:	4a22      	ldr	r2, [pc, #136]	@ (8001c0c <MX_TIM4_Init+0xb0>)
 8001b82:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b84:	4b20      	ldr	r3, [pc, #128]	@ (8001c08 <MX_TIM4_Init+0xac>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c08 <MX_TIM4_Init+0xac>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4199;
 8001b90:	4b1d      	ldr	r3, [pc, #116]	@ (8001c08 <MX_TIM4_Init+0xac>)
 8001b92:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001b96:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b98:	4b1b      	ldr	r3, [pc, #108]	@ (8001c08 <MX_TIM4_Init+0xac>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c08 <MX_TIM4_Init+0xac>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ba4:	4818      	ldr	r0, [pc, #96]	@ (8001c08 <MX_TIM4_Init+0xac>)
 8001ba6:	f001 fad3 	bl	8003150 <HAL_TIM_PWM_Init>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001bb0:	f7ff fdb8 	bl	8001724 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bbc:	f107 0320 	add.w	r3, r7, #32
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4811      	ldr	r0, [pc, #68]	@ (8001c08 <MX_TIM4_Init+0xac>)
 8001bc4:	f001 ff8a 	bl	8003adc <HAL_TIMEx_MasterConfigSynchronization>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001bce:	f7ff fda9 	bl	8001724 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bd2:	2360      	movs	r3, #96	@ 0x60
 8001bd4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bde:	2300      	movs	r3, #0
 8001be0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001be2:	1d3b      	adds	r3, r7, #4
 8001be4:	2200      	movs	r2, #0
 8001be6:	4619      	mov	r1, r3
 8001be8:	4807      	ldr	r0, [pc, #28]	@ (8001c08 <MX_TIM4_Init+0xac>)
 8001bea:	f001 fc39 	bl	8003460 <HAL_TIM_PWM_ConfigChannel>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001bf4:	f7ff fd96 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001bf8:	4803      	ldr	r0, [pc, #12]	@ (8001c08 <MX_TIM4_Init+0xac>)
 8001bfa:	f000 f8ff 	bl	8001dfc <HAL_TIM_MspPostInit>

}
 8001bfe:	bf00      	nop
 8001c00:	3728      	adds	r7, #40	@ 0x28
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	200003fc 	.word	0x200003fc
 8001c0c:	40000800 	.word	0x40000800

08001c10 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b092      	sub	sp, #72	@ 0x48
 8001c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c16:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	609a      	str	r2, [r3, #8]
 8001c2c:	60da      	str	r2, [r3, #12]
 8001c2e:	611a      	str	r2, [r3, #16]
 8001c30:	615a      	str	r2, [r3, #20]
 8001c32:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c34:	1d3b      	adds	r3, r7, #4
 8001c36:	2220      	movs	r2, #32
 8001c38:	2100      	movs	r1, #0
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f003 f888 	bl	8004d50 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001c40:	4b3b      	ldr	r3, [pc, #236]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001c42:	4a3c      	ldr	r2, [pc, #240]	@ (8001d34 <MX_TIM8_Init+0x124>)
 8001c44:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001c46:	4b3a      	ldr	r3, [pc, #232]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4c:	4b38      	ldr	r3, [pc, #224]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 4199;
 8001c52:	4b37      	ldr	r3, [pc, #220]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001c54:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001c58:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c5a:	4b35      	ldr	r3, [pc, #212]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001c60:	4b33      	ldr	r3, [pc, #204]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c66:	4b32      	ldr	r3, [pc, #200]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001c6c:	4830      	ldr	r0, [pc, #192]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001c6e:	f001 fa6f 	bl	8003150 <HAL_TIM_PWM_Init>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8001c78:	f7ff fd54 	bl	8001724 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c80:	2300      	movs	r3, #0
 8001c82:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001c84:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4829      	ldr	r0, [pc, #164]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001c8c:	f001 ff26 	bl	8003adc <HAL_TIMEx_MasterConfigSynchronization>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8001c96:	f7ff fd45 	bl	8001724 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c9a:	2360      	movs	r3, #96	@ 0x60
 8001c9c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001caa:	2300      	movs	r3, #0
 8001cac:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cba:	2204      	movs	r2, #4
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	481c      	ldr	r0, [pc, #112]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001cc0:	f001 fbce 	bl	8003460 <HAL_TIM_PWM_ConfigChannel>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8001cca:	f7ff fd2b 	bl	8001724 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ce2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ce6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001cec:	1d3b      	adds	r3, r7, #4
 8001cee:	4619      	mov	r1, r3
 8001cf0:	480f      	ldr	r0, [pc, #60]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001cf2:	f001 ff6f 	bl	8003bd4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_TIM8_Init+0xf0>
  {
    Error_Handler();
 8001cfc:	f7ff fd12 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  /* 将 TIM8 PWM 频率调整到 20kHz：TIM8 时钟 168MHz，ARR=8399 -> 168MHz/8400=20kHz */
  __HAL_TIM_SET_PRESCALER(&htim8, 0);
 8001d00:	4b0b      	ldr	r3, [pc, #44]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2200      	movs	r2, #0
 8001d06:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_TIM_SET_AUTORELOAD(&htim8, 8399);
 8001d08:	4b09      	ldr	r3, [pc, #36]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001d10:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001d12:	4b07      	ldr	r3, [pc, #28]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001d14:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001d18:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_COUNTER(&htim8, 0);
 8001d1a:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	625a      	str	r2, [r3, #36]	@ 0x24

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001d22:	4803      	ldr	r0, [pc, #12]	@ (8001d30 <MX_TIM8_Init+0x120>)
 8001d24:	f000 f86a 	bl	8001dfc <HAL_TIM_MspPostInit>

}
 8001d28:	bf00      	nop
 8001d2a:	3748      	adds	r7, #72	@ 0x48
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20000444 	.word	0x20000444
 8001d34:	40010400 	.word	0x40010400

08001d38 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b087      	sub	sp, #28
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d48:	d10e      	bne.n	8001d68 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	617b      	str	r3, [r7, #20]
 8001d4e:	4b27      	ldr	r3, [pc, #156]	@ (8001dec <HAL_TIM_PWM_MspInit+0xb4>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d52:	4a26      	ldr	r2, [pc, #152]	@ (8001dec <HAL_TIM_PWM_MspInit+0xb4>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d5a:	4b24      	ldr	r3, [pc, #144]	@ (8001dec <HAL_TIM_PWM_MspInit+0xb4>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	617b      	str	r3, [r7, #20]
 8001d64:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001d66:	e03a      	b.n	8001dde <HAL_TIM_PWM_MspInit+0xa6>
  else if(tim_pwmHandle->Instance==TIM3)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a20      	ldr	r2, [pc, #128]	@ (8001df0 <HAL_TIM_PWM_MspInit+0xb8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d10e      	bne.n	8001d90 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	613b      	str	r3, [r7, #16]
 8001d76:	4b1d      	ldr	r3, [pc, #116]	@ (8001dec <HAL_TIM_PWM_MspInit+0xb4>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dec <HAL_TIM_PWM_MspInit+0xb4>)
 8001d7c:	f043 0302 	orr.w	r3, r3, #2
 8001d80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d82:	4b1a      	ldr	r3, [pc, #104]	@ (8001dec <HAL_TIM_PWM_MspInit+0xb4>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	613b      	str	r3, [r7, #16]
 8001d8c:	693b      	ldr	r3, [r7, #16]
}
 8001d8e:	e026      	b.n	8001dde <HAL_TIM_PWM_MspInit+0xa6>
  else if(tim_pwmHandle->Instance==TIM4)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a17      	ldr	r2, [pc, #92]	@ (8001df4 <HAL_TIM_PWM_MspInit+0xbc>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d10e      	bne.n	8001db8 <HAL_TIM_PWM_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <HAL_TIM_PWM_MspInit+0xb4>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	4a12      	ldr	r2, [pc, #72]	@ (8001dec <HAL_TIM_PWM_MspInit+0xb4>)
 8001da4:	f043 0304 	orr.w	r3, r3, #4
 8001da8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001daa:	4b10      	ldr	r3, [pc, #64]	@ (8001dec <HAL_TIM_PWM_MspInit+0xb4>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dae:	f003 0304 	and.w	r3, r3, #4
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
}
 8001db6:	e012      	b.n	8001dde <HAL_TIM_PWM_MspInit+0xa6>
  else if(tim_pwmHandle->Instance==TIM8)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a0e      	ldr	r2, [pc, #56]	@ (8001df8 <HAL_TIM_PWM_MspInit+0xc0>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d10d      	bne.n	8001dde <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	4b09      	ldr	r3, [pc, #36]	@ (8001dec <HAL_TIM_PWM_MspInit+0xb4>)
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dca:	4a08      	ldr	r2, [pc, #32]	@ (8001dec <HAL_TIM_PWM_MspInit+0xb4>)
 8001dcc:	f043 0302 	orr.w	r3, r3, #2
 8001dd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dd2:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <HAL_TIM_PWM_MspInit+0xb4>)
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
}
 8001dde:	bf00      	nop
 8001de0:	371c      	adds	r7, #28
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	40023800 	.word	0x40023800
 8001df0:	40000400 	.word	0x40000400
 8001df4:	40000800 	.word	0x40000800
 8001df8:	40010400 	.word	0x40010400

08001dfc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08c      	sub	sp, #48	@ 0x30
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e04:	f107 031c 	add.w	r3, r7, #28
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e1c:	d11e      	bne.n	8001e5c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61bb      	str	r3, [r7, #24]
 8001e22:	4b46      	ldr	r3, [pc, #280]	@ (8001f3c <HAL_TIM_MspPostInit+0x140>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e26:	4a45      	ldr	r2, [pc, #276]	@ (8001f3c <HAL_TIM_MspPostInit+0x140>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2e:	4b43      	ldr	r3, [pc, #268]	@ (8001f3c <HAL_TIM_MspPostInit+0x140>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	61bb      	str	r3, [r7, #24]
 8001e38:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001e3a:	2306      	movs	r3, #6
 8001e3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e46:	2300      	movs	r3, #0
 8001e48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4e:	f107 031c 	add.w	r3, r7, #28
 8001e52:	4619      	mov	r1, r3
 8001e54:	483a      	ldr	r0, [pc, #232]	@ (8001f40 <HAL_TIM_MspPostInit+0x144>)
 8001e56:	f000 fb15 	bl	8002484 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001e5a:	e06b      	b.n	8001f34 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM3)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a38      	ldr	r2, [pc, #224]	@ (8001f44 <HAL_TIM_MspPostInit+0x148>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d11e      	bne.n	8001ea4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	617b      	str	r3, [r7, #20]
 8001e6a:	4b34      	ldr	r3, [pc, #208]	@ (8001f3c <HAL_TIM_MspPostInit+0x140>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	4a33      	ldr	r2, [pc, #204]	@ (8001f3c <HAL_TIM_MspPostInit+0x140>)
 8001e70:	f043 0302 	orr.w	r3, r3, #2
 8001e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e76:	4b31      	ldr	r3, [pc, #196]	@ (8001f3c <HAL_TIM_MspPostInit+0x140>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	617b      	str	r3, [r7, #20]
 8001e80:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001e82:	2330      	movs	r3, #48	@ 0x30
 8001e84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e86:	2302      	movs	r3, #2
 8001e88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e92:	2302      	movs	r3, #2
 8001e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e96:	f107 031c 	add.w	r3, r7, #28
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	482a      	ldr	r0, [pc, #168]	@ (8001f48 <HAL_TIM_MspPostInit+0x14c>)
 8001e9e:	f000 faf1 	bl	8002484 <HAL_GPIO_Init>
}
 8001ea2:	e047      	b.n	8001f34 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM4)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a28      	ldr	r2, [pc, #160]	@ (8001f4c <HAL_TIM_MspPostInit+0x150>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d11f      	bne.n	8001eee <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	613b      	str	r3, [r7, #16]
 8001eb2:	4b22      	ldr	r3, [pc, #136]	@ (8001f3c <HAL_TIM_MspPostInit+0x140>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	4a21      	ldr	r2, [pc, #132]	@ (8001f3c <HAL_TIM_MspPostInit+0x140>)
 8001eb8:	f043 0308 	orr.w	r3, r3, #8
 8001ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8001f3c <HAL_TIM_MspPostInit+0x140>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	f003 0308 	and.w	r3, r3, #8
 8001ec6:	613b      	str	r3, [r7, #16]
 8001ec8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001eca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ece:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001edc:	2302      	movs	r3, #2
 8001ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ee0:	f107 031c 	add.w	r3, r7, #28
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	481a      	ldr	r0, [pc, #104]	@ (8001f50 <HAL_TIM_MspPostInit+0x154>)
 8001ee8:	f000 facc 	bl	8002484 <HAL_GPIO_Init>
}
 8001eec:	e022      	b.n	8001f34 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM8)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a18      	ldr	r2, [pc, #96]	@ (8001f54 <HAL_TIM_MspPostInit+0x158>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d11d      	bne.n	8001f34 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	4b0f      	ldr	r3, [pc, #60]	@ (8001f3c <HAL_TIM_MspPostInit+0x140>)
 8001efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f00:	4a0e      	ldr	r2, [pc, #56]	@ (8001f3c <HAL_TIM_MspPostInit+0x140>)
 8001f02:	f043 0304 	orr.w	r3, r3, #4
 8001f06:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f08:	4b0c      	ldr	r3, [pc, #48]	@ (8001f3c <HAL_TIM_MspPostInit+0x140>)
 8001f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0c:	f003 0304 	and.w	r3, r3, #4
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f14:	2380      	movs	r3, #128	@ 0x80
 8001f16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f20:	2300      	movs	r3, #0
 8001f22:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001f24:	2303      	movs	r3, #3
 8001f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f28:	f107 031c 	add.w	r3, r7, #28
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	480a      	ldr	r0, [pc, #40]	@ (8001f58 <HAL_TIM_MspPostInit+0x15c>)
 8001f30:	f000 faa8 	bl	8002484 <HAL_GPIO_Init>
}
 8001f34:	bf00      	nop
 8001f36:	3730      	adds	r7, #48	@ 0x30
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	40020000 	.word	0x40020000
 8001f44:	40000400 	.word	0x40000400
 8001f48:	40020400 	.word	0x40020400
 8001f4c:	40000800 	.word	0x40000800
 8001f50:	40020c00 	.word	0x40020c00
 8001f54:	40010400 	.word	0x40010400
 8001f58:	40020800 	.word	0x40020800

08001f5c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f60:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f62:	4a12      	ldr	r2, [pc, #72]	@ (8001fac <MX_USART1_UART_Init+0x50>)
 8001f64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f66:	4b10      	ldr	r3, [pc, #64]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f74:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f80:	4b09      	ldr	r3, [pc, #36]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f82:	220c      	movs	r2, #12
 8001f84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f86:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f8c:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f92:	4805      	ldr	r0, [pc, #20]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f94:	f001 fe70 	bl	8003c78 <HAL_UART_Init>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f9e:	f7ff fbc1 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	2000048c 	.word	0x2000048c
 8001fac:	40011000 	.word	0x40011000

08001fb0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fb4:	4b11      	ldr	r3, [pc, #68]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fb6:	4a12      	ldr	r2, [pc, #72]	@ (8002000 <MX_USART3_UART_Init+0x50>)
 8001fb8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001fba:	4b10      	ldr	r3, [pc, #64]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fc0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fce:	4b0b      	ldr	r3, [pc, #44]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fd4:	4b09      	ldr	r3, [pc, #36]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fd6:	220c      	movs	r2, #12
 8001fd8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fda:	4b08      	ldr	r3, [pc, #32]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe0:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fe6:	4805      	ldr	r0, [pc, #20]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fe8:	f001 fe46 	bl	8003c78 <HAL_UART_Init>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001ff2:	f7ff fb97 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	200004d4 	.word	0x200004d4
 8002000:	40004800 	.word	0x40004800

08002004 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002004:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800203c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002008:	f7ff fcce 	bl	80019a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800200c:	480c      	ldr	r0, [pc, #48]	@ (8002040 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800200e:	490d      	ldr	r1, [pc, #52]	@ (8002044 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002010:	4a0d      	ldr	r2, [pc, #52]	@ (8002048 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002012:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002014:	e002      	b.n	800201c <LoopCopyDataInit>

08002016 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002016:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002018:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800201a:	3304      	adds	r3, #4

0800201c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800201c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800201e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002020:	d3f9      	bcc.n	8002016 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002022:	4a0a      	ldr	r2, [pc, #40]	@ (800204c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002024:	4c0a      	ldr	r4, [pc, #40]	@ (8002050 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002026:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002028:	e001      	b.n	800202e <LoopFillZerobss>

0800202a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800202a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800202c:	3204      	adds	r2, #4

0800202e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800202e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002030:	d3fb      	bcc.n	800202a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002032:	f002 fe95 	bl	8004d60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002036:	f7ff fae1 	bl	80015fc <main>
  bx  lr    
 800203a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800203c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002040:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002044:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002048:	08004e30 	.word	0x08004e30
  ldr r2, =_sbss
 800204c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002050:	20000520 	.word	0x20000520

08002054 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002054:	e7fe      	b.n	8002054 <ADC_IRQHandler>
	...

08002058 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800205c:	4b0e      	ldr	r3, [pc, #56]	@ (8002098 <HAL_Init+0x40>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a0d      	ldr	r2, [pc, #52]	@ (8002098 <HAL_Init+0x40>)
 8002062:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002066:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002068:	4b0b      	ldr	r3, [pc, #44]	@ (8002098 <HAL_Init+0x40>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a0a      	ldr	r2, [pc, #40]	@ (8002098 <HAL_Init+0x40>)
 800206e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002072:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002074:	4b08      	ldr	r3, [pc, #32]	@ (8002098 <HAL_Init+0x40>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a07      	ldr	r2, [pc, #28]	@ (8002098 <HAL_Init+0x40>)
 800207a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800207e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002080:	2003      	movs	r0, #3
 8002082:	f000 f92b 	bl	80022dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002086:	200f      	movs	r0, #15
 8002088:	f000 f808 	bl	800209c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800208c:	f7ff fb76 	bl	800177c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40023c00 	.word	0x40023c00

0800209c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020a4:	4b12      	ldr	r3, [pc, #72]	@ (80020f0 <HAL_InitTick+0x54>)
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	4b12      	ldr	r3, [pc, #72]	@ (80020f4 <HAL_InitTick+0x58>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	4619      	mov	r1, r3
 80020ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ba:	4618      	mov	r0, r3
 80020bc:	f000 f943 	bl	8002346 <HAL_SYSTICK_Config>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e00e      	b.n	80020e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2b0f      	cmp	r3, #15
 80020ce:	d80a      	bhi.n	80020e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020d0:	2200      	movs	r2, #0
 80020d2:	6879      	ldr	r1, [r7, #4]
 80020d4:	f04f 30ff 	mov.w	r0, #4294967295
 80020d8:	f000 f90b 	bl	80022f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020dc:	4a06      	ldr	r2, [pc, #24]	@ (80020f8 <HAL_InitTick+0x5c>)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020e2:	2300      	movs	r3, #0
 80020e4:	e000      	b.n	80020e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	20000000 	.word	0x20000000
 80020f4:	20000008 	.word	0x20000008
 80020f8:	20000004 	.word	0x20000004

080020fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002100:	4b06      	ldr	r3, [pc, #24]	@ (800211c <HAL_IncTick+0x20>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	461a      	mov	r2, r3
 8002106:	4b06      	ldr	r3, [pc, #24]	@ (8002120 <HAL_IncTick+0x24>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4413      	add	r3, r2
 800210c:	4a04      	ldr	r2, [pc, #16]	@ (8002120 <HAL_IncTick+0x24>)
 800210e:	6013      	str	r3, [r2, #0]
}
 8002110:	bf00      	nop
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	20000008 	.word	0x20000008
 8002120:	2000051c 	.word	0x2000051c

08002124 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  return uwTick;
 8002128:	4b03      	ldr	r3, [pc, #12]	@ (8002138 <HAL_GetTick+0x14>)
 800212a:	681b      	ldr	r3, [r3, #0]
}
 800212c:	4618      	mov	r0, r3
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	2000051c 	.word	0x2000051c

0800213c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f003 0307 	and.w	r3, r3, #7
 800214a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800214c:	4b0c      	ldr	r3, [pc, #48]	@ (8002180 <__NVIC_SetPriorityGrouping+0x44>)
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002152:	68ba      	ldr	r2, [r7, #8]
 8002154:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002158:	4013      	ands	r3, r2
 800215a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002164:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002168:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800216c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800216e:	4a04      	ldr	r2, [pc, #16]	@ (8002180 <__NVIC_SetPriorityGrouping+0x44>)
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	60d3      	str	r3, [r2, #12]
}
 8002174:	bf00      	nop
 8002176:	3714      	adds	r7, #20
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	e000ed00 	.word	0xe000ed00

08002184 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002188:	4b04      	ldr	r3, [pc, #16]	@ (800219c <__NVIC_GetPriorityGrouping+0x18>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	0a1b      	lsrs	r3, r3, #8
 800218e:	f003 0307 	and.w	r3, r3, #7
}
 8002192:	4618      	mov	r0, r3
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr
 800219c:	e000ed00 	.word	0xe000ed00

080021a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	db0b      	blt.n	80021ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021b2:	79fb      	ldrb	r3, [r7, #7]
 80021b4:	f003 021f 	and.w	r2, r3, #31
 80021b8:	4907      	ldr	r1, [pc, #28]	@ (80021d8 <__NVIC_EnableIRQ+0x38>)
 80021ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021be:	095b      	lsrs	r3, r3, #5
 80021c0:	2001      	movs	r0, #1
 80021c2:	fa00 f202 	lsl.w	r2, r0, r2
 80021c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	e000e100 	.word	0xe000e100

080021dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	4603      	mov	r3, r0
 80021e4:	6039      	str	r1, [r7, #0]
 80021e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	db0a      	blt.n	8002206 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	b2da      	uxtb	r2, r3
 80021f4:	490c      	ldr	r1, [pc, #48]	@ (8002228 <__NVIC_SetPriority+0x4c>)
 80021f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fa:	0112      	lsls	r2, r2, #4
 80021fc:	b2d2      	uxtb	r2, r2
 80021fe:	440b      	add	r3, r1
 8002200:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002204:	e00a      	b.n	800221c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	b2da      	uxtb	r2, r3
 800220a:	4908      	ldr	r1, [pc, #32]	@ (800222c <__NVIC_SetPriority+0x50>)
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	3b04      	subs	r3, #4
 8002214:	0112      	lsls	r2, r2, #4
 8002216:	b2d2      	uxtb	r2, r2
 8002218:	440b      	add	r3, r1
 800221a:	761a      	strb	r2, [r3, #24]
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	e000e100 	.word	0xe000e100
 800222c:	e000ed00 	.word	0xe000ed00

08002230 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002230:	b480      	push	{r7}
 8002232:	b089      	sub	sp, #36	@ 0x24
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f003 0307 	and.w	r3, r3, #7
 8002242:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	f1c3 0307 	rsb	r3, r3, #7
 800224a:	2b04      	cmp	r3, #4
 800224c:	bf28      	it	cs
 800224e:	2304      	movcs	r3, #4
 8002250:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	3304      	adds	r3, #4
 8002256:	2b06      	cmp	r3, #6
 8002258:	d902      	bls.n	8002260 <NVIC_EncodePriority+0x30>
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	3b03      	subs	r3, #3
 800225e:	e000      	b.n	8002262 <NVIC_EncodePriority+0x32>
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002264:	f04f 32ff 	mov.w	r2, #4294967295
 8002268:	69bb      	ldr	r3, [r7, #24]
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	43da      	mvns	r2, r3
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	401a      	ands	r2, r3
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002278:	f04f 31ff 	mov.w	r1, #4294967295
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	fa01 f303 	lsl.w	r3, r1, r3
 8002282:	43d9      	mvns	r1, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002288:	4313      	orrs	r3, r2
         );
}
 800228a:	4618      	mov	r0, r3
 800228c:	3724      	adds	r7, #36	@ 0x24
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
	...

08002298 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	3b01      	subs	r3, #1
 80022a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022a8:	d301      	bcc.n	80022ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022aa:	2301      	movs	r3, #1
 80022ac:	e00f      	b.n	80022ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022ae:	4a0a      	ldr	r2, [pc, #40]	@ (80022d8 <SysTick_Config+0x40>)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	3b01      	subs	r3, #1
 80022b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022b6:	210f      	movs	r1, #15
 80022b8:	f04f 30ff 	mov.w	r0, #4294967295
 80022bc:	f7ff ff8e 	bl	80021dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022c0:	4b05      	ldr	r3, [pc, #20]	@ (80022d8 <SysTick_Config+0x40>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022c6:	4b04      	ldr	r3, [pc, #16]	@ (80022d8 <SysTick_Config+0x40>)
 80022c8:	2207      	movs	r2, #7
 80022ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	e000e010 	.word	0xe000e010

080022dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f7ff ff29 	bl	800213c <__NVIC_SetPriorityGrouping>
}
 80022ea:	bf00      	nop
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b086      	sub	sp, #24
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	4603      	mov	r3, r0
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
 80022fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002300:	2300      	movs	r3, #0
 8002302:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002304:	f7ff ff3e 	bl	8002184 <__NVIC_GetPriorityGrouping>
 8002308:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	68b9      	ldr	r1, [r7, #8]
 800230e:	6978      	ldr	r0, [r7, #20]
 8002310:	f7ff ff8e 	bl	8002230 <NVIC_EncodePriority>
 8002314:	4602      	mov	r2, r0
 8002316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800231a:	4611      	mov	r1, r2
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff ff5d 	bl	80021dc <__NVIC_SetPriority>
}
 8002322:	bf00      	nop
 8002324:	3718      	adds	r7, #24
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800232a:	b580      	push	{r7, lr}
 800232c:	b082      	sub	sp, #8
 800232e:	af00      	add	r7, sp, #0
 8002330:	4603      	mov	r3, r0
 8002332:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002338:	4618      	mov	r0, r3
 800233a:	f7ff ff31 	bl	80021a0 <__NVIC_EnableIRQ>
}
 800233e:	bf00      	nop
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b082      	sub	sp, #8
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f7ff ffa2 	bl	8002298 <SysTick_Config>
 8002354:	4603      	mov	r3, r0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b084      	sub	sp, #16
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800236c:	f7ff feda 	bl	8002124 <HAL_GetTick>
 8002370:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b02      	cmp	r3, #2
 800237c:	d008      	beq.n	8002390 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2280      	movs	r2, #128	@ 0x80
 8002382:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e052      	b.n	8002436 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f022 0216 	bic.w	r2, r2, #22
 800239e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	695a      	ldr	r2, [r3, #20]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80023ae:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d103      	bne.n	80023c0 <HAL_DMA_Abort+0x62>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d007      	beq.n	80023d0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f022 0208 	bic.w	r2, r2, #8
 80023ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f022 0201 	bic.w	r2, r2, #1
 80023de:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023e0:	e013      	b.n	800240a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023e2:	f7ff fe9f 	bl	8002124 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b05      	cmp	r3, #5
 80023ee:	d90c      	bls.n	800240a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2220      	movs	r2, #32
 80023f4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2203      	movs	r2, #3
 80023fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e015      	b.n	8002436 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0301 	and.w	r3, r3, #1
 8002414:	2b00      	cmp	r3, #0
 8002416:	d1e4      	bne.n	80023e2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800241c:	223f      	movs	r2, #63	@ 0x3f
 800241e:	409a      	lsls	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800243e:	b480      	push	{r7}
 8002440:	b083      	sub	sp, #12
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d004      	beq.n	800245c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2280      	movs	r2, #128	@ 0x80
 8002456:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e00c      	b.n	8002476 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2205      	movs	r2, #5
 8002460:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f022 0201 	bic.w	r2, r2, #1
 8002472:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002484:	b480      	push	{r7}
 8002486:	b089      	sub	sp, #36	@ 0x24
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800248e:	2300      	movs	r3, #0
 8002490:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002492:	2300      	movs	r3, #0
 8002494:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002496:	2300      	movs	r3, #0
 8002498:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800249a:	2300      	movs	r3, #0
 800249c:	61fb      	str	r3, [r7, #28]
 800249e:	e16b      	b.n	8002778 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024a0:	2201      	movs	r2, #1
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	697a      	ldr	r2, [r7, #20]
 80024b0:	4013      	ands	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	f040 815a 	bne.w	8002772 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d005      	beq.n	80024d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d130      	bne.n	8002538 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	2203      	movs	r2, #3
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	43db      	mvns	r3, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4013      	ands	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	68da      	ldr	r2, [r3, #12]
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	fa02 f303 	lsl.w	r3, r2, r3
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800250c:	2201      	movs	r2, #1
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	43db      	mvns	r3, r3
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	4013      	ands	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	091b      	lsrs	r3, r3, #4
 8002522:	f003 0201 	and.w	r2, r3, #1
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	fa02 f303 	lsl.w	r3, r2, r3
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	4313      	orrs	r3, r2
 8002530:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f003 0303 	and.w	r3, r3, #3
 8002540:	2b03      	cmp	r3, #3
 8002542:	d017      	beq.n	8002574 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	2203      	movs	r2, #3
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	43db      	mvns	r3, r3
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	4013      	ands	r3, r2
 800255a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	4313      	orrs	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f003 0303 	and.w	r3, r3, #3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d123      	bne.n	80025c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	08da      	lsrs	r2, r3, #3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	3208      	adds	r2, #8
 8002588:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800258c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	f003 0307 	and.w	r3, r3, #7
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	220f      	movs	r2, #15
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	43db      	mvns	r3, r3
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	4013      	ands	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	691a      	ldr	r2, [r3, #16]
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	fa02 f303 	lsl.w	r3, r2, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	08da      	lsrs	r2, r3, #3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	3208      	adds	r2, #8
 80025c2:	69b9      	ldr	r1, [r7, #24]
 80025c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	2203      	movs	r2, #3
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	43db      	mvns	r3, r3
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	4013      	ands	r3, r2
 80025de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f003 0203 	and.w	r2, r3, #3
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	005b      	lsls	r3, r3, #1
 80025ec:	fa02 f303 	lsl.w	r3, r2, r3
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002604:	2b00      	cmp	r3, #0
 8002606:	f000 80b4 	beq.w	8002772 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	60fb      	str	r3, [r7, #12]
 800260e:	4b60      	ldr	r3, [pc, #384]	@ (8002790 <HAL_GPIO_Init+0x30c>)
 8002610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002612:	4a5f      	ldr	r2, [pc, #380]	@ (8002790 <HAL_GPIO_Init+0x30c>)
 8002614:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002618:	6453      	str	r3, [r2, #68]	@ 0x44
 800261a:	4b5d      	ldr	r3, [pc, #372]	@ (8002790 <HAL_GPIO_Init+0x30c>)
 800261c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002622:	60fb      	str	r3, [r7, #12]
 8002624:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002626:	4a5b      	ldr	r2, [pc, #364]	@ (8002794 <HAL_GPIO_Init+0x310>)
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	089b      	lsrs	r3, r3, #2
 800262c:	3302      	adds	r3, #2
 800262e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002632:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	f003 0303 	and.w	r3, r3, #3
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	220f      	movs	r2, #15
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	43db      	mvns	r3, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4013      	ands	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a52      	ldr	r2, [pc, #328]	@ (8002798 <HAL_GPIO_Init+0x314>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d02b      	beq.n	80026aa <HAL_GPIO_Init+0x226>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a51      	ldr	r2, [pc, #324]	@ (800279c <HAL_GPIO_Init+0x318>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d025      	beq.n	80026a6 <HAL_GPIO_Init+0x222>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a50      	ldr	r2, [pc, #320]	@ (80027a0 <HAL_GPIO_Init+0x31c>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d01f      	beq.n	80026a2 <HAL_GPIO_Init+0x21e>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a4f      	ldr	r2, [pc, #316]	@ (80027a4 <HAL_GPIO_Init+0x320>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d019      	beq.n	800269e <HAL_GPIO_Init+0x21a>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a4e      	ldr	r2, [pc, #312]	@ (80027a8 <HAL_GPIO_Init+0x324>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d013      	beq.n	800269a <HAL_GPIO_Init+0x216>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a4d      	ldr	r2, [pc, #308]	@ (80027ac <HAL_GPIO_Init+0x328>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d00d      	beq.n	8002696 <HAL_GPIO_Init+0x212>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a4c      	ldr	r2, [pc, #304]	@ (80027b0 <HAL_GPIO_Init+0x32c>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d007      	beq.n	8002692 <HAL_GPIO_Init+0x20e>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a4b      	ldr	r2, [pc, #300]	@ (80027b4 <HAL_GPIO_Init+0x330>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d101      	bne.n	800268e <HAL_GPIO_Init+0x20a>
 800268a:	2307      	movs	r3, #7
 800268c:	e00e      	b.n	80026ac <HAL_GPIO_Init+0x228>
 800268e:	2308      	movs	r3, #8
 8002690:	e00c      	b.n	80026ac <HAL_GPIO_Init+0x228>
 8002692:	2306      	movs	r3, #6
 8002694:	e00a      	b.n	80026ac <HAL_GPIO_Init+0x228>
 8002696:	2305      	movs	r3, #5
 8002698:	e008      	b.n	80026ac <HAL_GPIO_Init+0x228>
 800269a:	2304      	movs	r3, #4
 800269c:	e006      	b.n	80026ac <HAL_GPIO_Init+0x228>
 800269e:	2303      	movs	r3, #3
 80026a0:	e004      	b.n	80026ac <HAL_GPIO_Init+0x228>
 80026a2:	2302      	movs	r3, #2
 80026a4:	e002      	b.n	80026ac <HAL_GPIO_Init+0x228>
 80026a6:	2301      	movs	r3, #1
 80026a8:	e000      	b.n	80026ac <HAL_GPIO_Init+0x228>
 80026aa:	2300      	movs	r3, #0
 80026ac:	69fa      	ldr	r2, [r7, #28]
 80026ae:	f002 0203 	and.w	r2, r2, #3
 80026b2:	0092      	lsls	r2, r2, #2
 80026b4:	4093      	lsls	r3, r2
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026bc:	4935      	ldr	r1, [pc, #212]	@ (8002794 <HAL_GPIO_Init+0x310>)
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	089b      	lsrs	r3, r3, #2
 80026c2:	3302      	adds	r3, #2
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026ca:	4b3b      	ldr	r3, [pc, #236]	@ (80027b8 <HAL_GPIO_Init+0x334>)
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	43db      	mvns	r3, r3
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	4013      	ands	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d003      	beq.n	80026ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026ee:	4a32      	ldr	r2, [pc, #200]	@ (80027b8 <HAL_GPIO_Init+0x334>)
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026f4:	4b30      	ldr	r3, [pc, #192]	@ (80027b8 <HAL_GPIO_Init+0x334>)
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	43db      	mvns	r3, r3
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	4013      	ands	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d003      	beq.n	8002718 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	4313      	orrs	r3, r2
 8002716:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002718:	4a27      	ldr	r2, [pc, #156]	@ (80027b8 <HAL_GPIO_Init+0x334>)
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800271e:	4b26      	ldr	r3, [pc, #152]	@ (80027b8 <HAL_GPIO_Init+0x334>)
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	43db      	mvns	r3, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4013      	ands	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d003      	beq.n	8002742 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	4313      	orrs	r3, r2
 8002740:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002742:	4a1d      	ldr	r2, [pc, #116]	@ (80027b8 <HAL_GPIO_Init+0x334>)
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002748:	4b1b      	ldr	r3, [pc, #108]	@ (80027b8 <HAL_GPIO_Init+0x334>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	43db      	mvns	r3, r3
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	4013      	ands	r3, r2
 8002756:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d003      	beq.n	800276c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	4313      	orrs	r3, r2
 800276a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800276c:	4a12      	ldr	r2, [pc, #72]	@ (80027b8 <HAL_GPIO_Init+0x334>)
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	3301      	adds	r3, #1
 8002776:	61fb      	str	r3, [r7, #28]
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	2b0f      	cmp	r3, #15
 800277c:	f67f ae90 	bls.w	80024a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002780:	bf00      	nop
 8002782:	bf00      	nop
 8002784:	3724      	adds	r7, #36	@ 0x24
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	40023800 	.word	0x40023800
 8002794:	40013800 	.word	0x40013800
 8002798:	40020000 	.word	0x40020000
 800279c:	40020400 	.word	0x40020400
 80027a0:	40020800 	.word	0x40020800
 80027a4:	40020c00 	.word	0x40020c00
 80027a8:	40021000 	.word	0x40021000
 80027ac:	40021400 	.word	0x40021400
 80027b0:	40021800 	.word	0x40021800
 80027b4:	40021c00 	.word	0x40021c00
 80027b8:	40013c00 	.word	0x40013c00

080027bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	460b      	mov	r3, r1
 80027c6:	807b      	strh	r3, [r7, #2]
 80027c8:	4613      	mov	r3, r2
 80027ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027cc:	787b      	ldrb	r3, [r7, #1]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d003      	beq.n	80027da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027d2:	887a      	ldrh	r2, [r7, #2]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80027d8:	e003      	b.n	80027e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80027da:	887b      	ldrh	r3, [r7, #2]
 80027dc:	041a      	lsls	r2, r3, #16
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	619a      	str	r2, [r3, #24]
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
	...

080027f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80027fa:	4b08      	ldr	r3, [pc, #32]	@ (800281c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027fc:	695a      	ldr	r2, [r3, #20]
 80027fe:	88fb      	ldrh	r3, [r7, #6]
 8002800:	4013      	ands	r3, r2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d006      	beq.n	8002814 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002806:	4a05      	ldr	r2, [pc, #20]	@ (800281c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002808:	88fb      	ldrh	r3, [r7, #6]
 800280a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800280c:	88fb      	ldrh	r3, [r7, #6]
 800280e:	4618      	mov	r0, r3
 8002810:	f7fe f9c4 	bl	8000b9c <HAL_GPIO_EXTI_Callback>
  }
}
 8002814:	bf00      	nop
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	40013c00 	.word	0x40013c00

08002820 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b086      	sub	sp, #24
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e267      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b00      	cmp	r3, #0
 800283c:	d075      	beq.n	800292a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800283e:	4b88      	ldr	r3, [pc, #544]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 030c 	and.w	r3, r3, #12
 8002846:	2b04      	cmp	r3, #4
 8002848:	d00c      	beq.n	8002864 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800284a:	4b85      	ldr	r3, [pc, #532]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002852:	2b08      	cmp	r3, #8
 8002854:	d112      	bne.n	800287c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002856:	4b82      	ldr	r3, [pc, #520]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800285e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002862:	d10b      	bne.n	800287c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002864:	4b7e      	ldr	r3, [pc, #504]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d05b      	beq.n	8002928 <HAL_RCC_OscConfig+0x108>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d157      	bne.n	8002928 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e242      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002884:	d106      	bne.n	8002894 <HAL_RCC_OscConfig+0x74>
 8002886:	4b76      	ldr	r3, [pc, #472]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a75      	ldr	r2, [pc, #468]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 800288c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002890:	6013      	str	r3, [r2, #0]
 8002892:	e01d      	b.n	80028d0 <HAL_RCC_OscConfig+0xb0>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800289c:	d10c      	bne.n	80028b8 <HAL_RCC_OscConfig+0x98>
 800289e:	4b70      	ldr	r3, [pc, #448]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a6f      	ldr	r2, [pc, #444]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80028a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028a8:	6013      	str	r3, [r2, #0]
 80028aa:	4b6d      	ldr	r3, [pc, #436]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a6c      	ldr	r2, [pc, #432]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80028b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028b4:	6013      	str	r3, [r2, #0]
 80028b6:	e00b      	b.n	80028d0 <HAL_RCC_OscConfig+0xb0>
 80028b8:	4b69      	ldr	r3, [pc, #420]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a68      	ldr	r2, [pc, #416]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80028be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028c2:	6013      	str	r3, [r2, #0]
 80028c4:	4b66      	ldr	r3, [pc, #408]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a65      	ldr	r2, [pc, #404]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80028ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d013      	beq.n	8002900 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d8:	f7ff fc24 	bl	8002124 <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028de:	e008      	b.n	80028f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e0:	f7ff fc20 	bl	8002124 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b64      	cmp	r3, #100	@ 0x64
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e207      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028f2:	4b5b      	ldr	r3, [pc, #364]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d0f0      	beq.n	80028e0 <HAL_RCC_OscConfig+0xc0>
 80028fe:	e014      	b.n	800292a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002900:	f7ff fc10 	bl	8002124 <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002908:	f7ff fc0c 	bl	8002124 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b64      	cmp	r3, #100	@ 0x64
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e1f3      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800291a:	4b51      	ldr	r3, [pc, #324]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1f0      	bne.n	8002908 <HAL_RCC_OscConfig+0xe8>
 8002926:	e000      	b.n	800292a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002928:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0302 	and.w	r3, r3, #2
 8002932:	2b00      	cmp	r3, #0
 8002934:	d063      	beq.n	80029fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002936:	4b4a      	ldr	r3, [pc, #296]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f003 030c 	and.w	r3, r3, #12
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00b      	beq.n	800295a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002942:	4b47      	ldr	r3, [pc, #284]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800294a:	2b08      	cmp	r3, #8
 800294c:	d11c      	bne.n	8002988 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800294e:	4b44      	ldr	r3, [pc, #272]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d116      	bne.n	8002988 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800295a:	4b41      	ldr	r3, [pc, #260]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d005      	beq.n	8002972 <HAL_RCC_OscConfig+0x152>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	2b01      	cmp	r3, #1
 800296c:	d001      	beq.n	8002972 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e1c7      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002972:	4b3b      	ldr	r3, [pc, #236]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	691b      	ldr	r3, [r3, #16]
 800297e:	00db      	lsls	r3, r3, #3
 8002980:	4937      	ldr	r1, [pc, #220]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 8002982:	4313      	orrs	r3, r2
 8002984:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002986:	e03a      	b.n	80029fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d020      	beq.n	80029d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002990:	4b34      	ldr	r3, [pc, #208]	@ (8002a64 <HAL_RCC_OscConfig+0x244>)
 8002992:	2201      	movs	r2, #1
 8002994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002996:	f7ff fbc5 	bl	8002124 <HAL_GetTick>
 800299a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299c:	e008      	b.n	80029b0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800299e:	f7ff fbc1 	bl	8002124 <HAL_GetTick>
 80029a2:	4602      	mov	r2, r0
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e1a8      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d0f0      	beq.n	800299e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029bc:	4b28      	ldr	r3, [pc, #160]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	00db      	lsls	r3, r3, #3
 80029ca:	4925      	ldr	r1, [pc, #148]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	600b      	str	r3, [r1, #0]
 80029d0:	e015      	b.n	80029fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029d2:	4b24      	ldr	r3, [pc, #144]	@ (8002a64 <HAL_RCC_OscConfig+0x244>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d8:	f7ff fba4 	bl	8002124 <HAL_GetTick>
 80029dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029e0:	f7ff fba0 	bl	8002124 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e187      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1f0      	bne.n	80029e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d036      	beq.n	8002a78 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d016      	beq.n	8002a40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a12:	4b15      	ldr	r3, [pc, #84]	@ (8002a68 <HAL_RCC_OscConfig+0x248>)
 8002a14:	2201      	movs	r2, #1
 8002a16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a18:	f7ff fb84 	bl	8002124 <HAL_GetTick>
 8002a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a1e:	e008      	b.n	8002a32 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a20:	f7ff fb80 	bl	8002124 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d901      	bls.n	8002a32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e167      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a32:	4b0b      	ldr	r3, [pc, #44]	@ (8002a60 <HAL_RCC_OscConfig+0x240>)
 8002a34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d0f0      	beq.n	8002a20 <HAL_RCC_OscConfig+0x200>
 8002a3e:	e01b      	b.n	8002a78 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a40:	4b09      	ldr	r3, [pc, #36]	@ (8002a68 <HAL_RCC_OscConfig+0x248>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a46:	f7ff fb6d 	bl	8002124 <HAL_GetTick>
 8002a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a4c:	e00e      	b.n	8002a6c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a4e:	f7ff fb69 	bl	8002124 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d907      	bls.n	8002a6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e150      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
 8002a60:	40023800 	.word	0x40023800
 8002a64:	42470000 	.word	0x42470000
 8002a68:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a6c:	4b88      	ldr	r3, [pc, #544]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002a6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1ea      	bne.n	8002a4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f000 8097 	beq.w	8002bb4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a86:	2300      	movs	r3, #0
 8002a88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a8a:	4b81      	ldr	r3, [pc, #516]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d10f      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a96:	2300      	movs	r3, #0
 8002a98:	60bb      	str	r3, [r7, #8]
 8002a9a:	4b7d      	ldr	r3, [pc, #500]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9e:	4a7c      	ldr	r2, [pc, #496]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002aa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aa6:	4b7a      	ldr	r3, [pc, #488]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aae:	60bb      	str	r3, [r7, #8]
 8002ab0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ab6:	4b77      	ldr	r3, [pc, #476]	@ (8002c94 <HAL_RCC_OscConfig+0x474>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d118      	bne.n	8002af4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ac2:	4b74      	ldr	r3, [pc, #464]	@ (8002c94 <HAL_RCC_OscConfig+0x474>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a73      	ldr	r2, [pc, #460]	@ (8002c94 <HAL_RCC_OscConfig+0x474>)
 8002ac8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002acc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ace:	f7ff fb29 	bl	8002124 <HAL_GetTick>
 8002ad2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad4:	e008      	b.n	8002ae8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ad6:	f7ff fb25 	bl	8002124 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d901      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e10c      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae8:	4b6a      	ldr	r3, [pc, #424]	@ (8002c94 <HAL_RCC_OscConfig+0x474>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d0f0      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d106      	bne.n	8002b0a <HAL_RCC_OscConfig+0x2ea>
 8002afc:	4b64      	ldr	r3, [pc, #400]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b00:	4a63      	ldr	r2, [pc, #396]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002b02:	f043 0301 	orr.w	r3, r3, #1
 8002b06:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b08:	e01c      	b.n	8002b44 <HAL_RCC_OscConfig+0x324>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	2b05      	cmp	r3, #5
 8002b10:	d10c      	bne.n	8002b2c <HAL_RCC_OscConfig+0x30c>
 8002b12:	4b5f      	ldr	r3, [pc, #380]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b16:	4a5e      	ldr	r2, [pc, #376]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002b18:	f043 0304 	orr.w	r3, r3, #4
 8002b1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b1e:	4b5c      	ldr	r3, [pc, #368]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b22:	4a5b      	ldr	r2, [pc, #364]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002b24:	f043 0301 	orr.w	r3, r3, #1
 8002b28:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b2a:	e00b      	b.n	8002b44 <HAL_RCC_OscConfig+0x324>
 8002b2c:	4b58      	ldr	r3, [pc, #352]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b30:	4a57      	ldr	r2, [pc, #348]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002b32:	f023 0301 	bic.w	r3, r3, #1
 8002b36:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b38:	4b55      	ldr	r3, [pc, #340]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b3c:	4a54      	ldr	r2, [pc, #336]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002b3e:	f023 0304 	bic.w	r3, r3, #4
 8002b42:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d015      	beq.n	8002b78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b4c:	f7ff faea 	bl	8002124 <HAL_GetTick>
 8002b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b52:	e00a      	b.n	8002b6a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b54:	f7ff fae6 	bl	8002124 <HAL_GetTick>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e0cb      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b6a:	4b49      	ldr	r3, [pc, #292]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d0ee      	beq.n	8002b54 <HAL_RCC_OscConfig+0x334>
 8002b76:	e014      	b.n	8002ba2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b78:	f7ff fad4 	bl	8002124 <HAL_GetTick>
 8002b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b7e:	e00a      	b.n	8002b96 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b80:	f7ff fad0 	bl	8002124 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d901      	bls.n	8002b96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e0b5      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b96:	4b3e      	ldr	r3, [pc, #248]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1ee      	bne.n	8002b80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ba2:	7dfb      	ldrb	r3, [r7, #23]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d105      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ba8:	4b39      	ldr	r3, [pc, #228]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bac:	4a38      	ldr	r2, [pc, #224]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002bae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bb2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f000 80a1 	beq.w	8002d00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bbe:	4b34      	ldr	r3, [pc, #208]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f003 030c 	and.w	r3, r3, #12
 8002bc6:	2b08      	cmp	r3, #8
 8002bc8:	d05c      	beq.n	8002c84 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d141      	bne.n	8002c56 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bd2:	4b31      	ldr	r3, [pc, #196]	@ (8002c98 <HAL_RCC_OscConfig+0x478>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd8:	f7ff faa4 	bl	8002124 <HAL_GetTick>
 8002bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002be0:	f7ff faa0 	bl	8002124 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e087      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bf2:	4b27      	ldr	r3, [pc, #156]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d1f0      	bne.n	8002be0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	69da      	ldr	r2, [r3, #28]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a1b      	ldr	r3, [r3, #32]
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0c:	019b      	lsls	r3, r3, #6
 8002c0e:	431a      	orrs	r2, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c14:	085b      	lsrs	r3, r3, #1
 8002c16:	3b01      	subs	r3, #1
 8002c18:	041b      	lsls	r3, r3, #16
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c20:	061b      	lsls	r3, r3, #24
 8002c22:	491b      	ldr	r1, [pc, #108]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002c24:	4313      	orrs	r3, r2
 8002c26:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c28:	4b1b      	ldr	r3, [pc, #108]	@ (8002c98 <HAL_RCC_OscConfig+0x478>)
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c2e:	f7ff fa79 	bl	8002124 <HAL_GetTick>
 8002c32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c34:	e008      	b.n	8002c48 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c36:	f7ff fa75 	bl	8002124 <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d901      	bls.n	8002c48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	e05c      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c48:	4b11      	ldr	r3, [pc, #68]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d0f0      	beq.n	8002c36 <HAL_RCC_OscConfig+0x416>
 8002c54:	e054      	b.n	8002d00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c56:	4b10      	ldr	r3, [pc, #64]	@ (8002c98 <HAL_RCC_OscConfig+0x478>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c5c:	f7ff fa62 	bl	8002124 <HAL_GetTick>
 8002c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c62:	e008      	b.n	8002c76 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c64:	f7ff fa5e 	bl	8002124 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d901      	bls.n	8002c76 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e045      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c76:	4b06      	ldr	r3, [pc, #24]	@ (8002c90 <HAL_RCC_OscConfig+0x470>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d1f0      	bne.n	8002c64 <HAL_RCC_OscConfig+0x444>
 8002c82:	e03d      	b.n	8002d00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d107      	bne.n	8002c9c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e038      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
 8002c90:	40023800 	.word	0x40023800
 8002c94:	40007000 	.word	0x40007000
 8002c98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002d0c <HAL_RCC_OscConfig+0x4ec>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d028      	beq.n	8002cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d121      	bne.n	8002cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d11a      	bne.n	8002cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cc6:	68fa      	ldr	r2, [r7, #12]
 8002cc8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ccc:	4013      	ands	r3, r2
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002cd2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d111      	bne.n	8002cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce2:	085b      	lsrs	r3, r3, #1
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d107      	bne.n	8002cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d001      	beq.n	8002d00 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e000      	b.n	8002d02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	40023800 	.word	0x40023800

08002d10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d101      	bne.n	8002d24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e0cc      	b.n	8002ebe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d24:	4b68      	ldr	r3, [pc, #416]	@ (8002ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0307 	and.w	r3, r3, #7
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d90c      	bls.n	8002d4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d32:	4b65      	ldr	r3, [pc, #404]	@ (8002ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d34:	683a      	ldr	r2, [r7, #0]
 8002d36:	b2d2      	uxtb	r2, r2
 8002d38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d3a:	4b63      	ldr	r3, [pc, #396]	@ (8002ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d001      	beq.n	8002d4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e0b8      	b.n	8002ebe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d020      	beq.n	8002d9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0304 	and.w	r3, r3, #4
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d005      	beq.n	8002d70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d64:	4b59      	ldr	r3, [pc, #356]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	4a58      	ldr	r2, [pc, #352]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002d6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0308 	and.w	r3, r3, #8
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d005      	beq.n	8002d88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d7c:	4b53      	ldr	r3, [pc, #332]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	4a52      	ldr	r2, [pc, #328]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002d82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d88:	4b50      	ldr	r3, [pc, #320]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	494d      	ldr	r1, [pc, #308]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d044      	beq.n	8002e30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d107      	bne.n	8002dbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dae:	4b47      	ldr	r3, [pc, #284]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d119      	bne.n	8002dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e07f      	b.n	8002ebe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d003      	beq.n	8002dce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002dca:	2b03      	cmp	r3, #3
 8002dcc:	d107      	bne.n	8002dde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dce:	4b3f      	ldr	r3, [pc, #252]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d109      	bne.n	8002dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e06f      	b.n	8002ebe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dde:	4b3b      	ldr	r3, [pc, #236]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e067      	b.n	8002ebe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dee:	4b37      	ldr	r3, [pc, #220]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f023 0203 	bic.w	r2, r3, #3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	4934      	ldr	r1, [pc, #208]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e00:	f7ff f990 	bl	8002124 <HAL_GetTick>
 8002e04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e06:	e00a      	b.n	8002e1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e08:	f7ff f98c 	bl	8002124 <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e04f      	b.n	8002ebe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e1e:	4b2b      	ldr	r3, [pc, #172]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 020c 	and.w	r2, r3, #12
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d1eb      	bne.n	8002e08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e30:	4b25      	ldr	r3, [pc, #148]	@ (8002ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0307 	and.w	r3, r3, #7
 8002e38:	683a      	ldr	r2, [r7, #0]
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d20c      	bcs.n	8002e58 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e3e:	4b22      	ldr	r3, [pc, #136]	@ (8002ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e40:	683a      	ldr	r2, [r7, #0]
 8002e42:	b2d2      	uxtb	r2, r2
 8002e44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e46:	4b20      	ldr	r3, [pc, #128]	@ (8002ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0307 	and.w	r3, r3, #7
 8002e4e:	683a      	ldr	r2, [r7, #0]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d001      	beq.n	8002e58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e032      	b.n	8002ebe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0304 	and.w	r3, r3, #4
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d008      	beq.n	8002e76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e64:	4b19      	ldr	r3, [pc, #100]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	4916      	ldr	r1, [pc, #88]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0308 	and.w	r3, r3, #8
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d009      	beq.n	8002e96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e82:	4b12      	ldr	r3, [pc, #72]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	691b      	ldr	r3, [r3, #16]
 8002e8e:	00db      	lsls	r3, r3, #3
 8002e90:	490e      	ldr	r1, [pc, #56]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e96:	f000 f821 	bl	8002edc <HAL_RCC_GetSysClockFreq>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002ecc <HAL_RCC_ClockConfig+0x1bc>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	091b      	lsrs	r3, r3, #4
 8002ea2:	f003 030f 	and.w	r3, r3, #15
 8002ea6:	490a      	ldr	r1, [pc, #40]	@ (8002ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8002ea8:	5ccb      	ldrb	r3, [r1, r3]
 8002eaa:	fa22 f303 	lsr.w	r3, r2, r3
 8002eae:	4a09      	ldr	r2, [pc, #36]	@ (8002ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002eb2:	4b09      	ldr	r3, [pc, #36]	@ (8002ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7ff f8f0 	bl	800209c <HAL_InitTick>

  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	40023c00 	.word	0x40023c00
 8002ecc:	40023800 	.word	0x40023800
 8002ed0:	08004e08 	.word	0x08004e08
 8002ed4:	20000000 	.word	0x20000000
 8002ed8:	20000004 	.word	0x20000004

08002edc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002edc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ee0:	b094      	sub	sp, #80	@ 0x50
 8002ee2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002eec:	2300      	movs	r3, #0
 8002eee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ef4:	4b79      	ldr	r3, [pc, #484]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x200>)
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	f003 030c 	and.w	r3, r3, #12
 8002efc:	2b08      	cmp	r3, #8
 8002efe:	d00d      	beq.n	8002f1c <HAL_RCC_GetSysClockFreq+0x40>
 8002f00:	2b08      	cmp	r3, #8
 8002f02:	f200 80e1 	bhi.w	80030c8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d002      	beq.n	8002f10 <HAL_RCC_GetSysClockFreq+0x34>
 8002f0a:	2b04      	cmp	r3, #4
 8002f0c:	d003      	beq.n	8002f16 <HAL_RCC_GetSysClockFreq+0x3a>
 8002f0e:	e0db      	b.n	80030c8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f10:	4b73      	ldr	r3, [pc, #460]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f14:	e0db      	b.n	80030ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f16:	4b73      	ldr	r3, [pc, #460]	@ (80030e4 <HAL_RCC_GetSysClockFreq+0x208>)
 8002f18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f1a:	e0d8      	b.n	80030ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f1c:	4b6f      	ldr	r3, [pc, #444]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x200>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f24:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f26:	4b6d      	ldr	r3, [pc, #436]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x200>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d063      	beq.n	8002ffa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f32:	4b6a      	ldr	r3, [pc, #424]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x200>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	099b      	lsrs	r3, r3, #6
 8002f38:	2200      	movs	r2, #0
 8002f3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f44:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f46:	2300      	movs	r3, #0
 8002f48:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f4e:	4622      	mov	r2, r4
 8002f50:	462b      	mov	r3, r5
 8002f52:	f04f 0000 	mov.w	r0, #0
 8002f56:	f04f 0100 	mov.w	r1, #0
 8002f5a:	0159      	lsls	r1, r3, #5
 8002f5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f60:	0150      	lsls	r0, r2, #5
 8002f62:	4602      	mov	r2, r0
 8002f64:	460b      	mov	r3, r1
 8002f66:	4621      	mov	r1, r4
 8002f68:	1a51      	subs	r1, r2, r1
 8002f6a:	6139      	str	r1, [r7, #16]
 8002f6c:	4629      	mov	r1, r5
 8002f6e:	eb63 0301 	sbc.w	r3, r3, r1
 8002f72:	617b      	str	r3, [r7, #20]
 8002f74:	f04f 0200 	mov.w	r2, #0
 8002f78:	f04f 0300 	mov.w	r3, #0
 8002f7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f80:	4659      	mov	r1, fp
 8002f82:	018b      	lsls	r3, r1, #6
 8002f84:	4651      	mov	r1, sl
 8002f86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f8a:	4651      	mov	r1, sl
 8002f8c:	018a      	lsls	r2, r1, #6
 8002f8e:	4651      	mov	r1, sl
 8002f90:	ebb2 0801 	subs.w	r8, r2, r1
 8002f94:	4659      	mov	r1, fp
 8002f96:	eb63 0901 	sbc.w	r9, r3, r1
 8002f9a:	f04f 0200 	mov.w	r2, #0
 8002f9e:	f04f 0300 	mov.w	r3, #0
 8002fa2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fa6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002faa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fae:	4690      	mov	r8, r2
 8002fb0:	4699      	mov	r9, r3
 8002fb2:	4623      	mov	r3, r4
 8002fb4:	eb18 0303 	adds.w	r3, r8, r3
 8002fb8:	60bb      	str	r3, [r7, #8]
 8002fba:	462b      	mov	r3, r5
 8002fbc:	eb49 0303 	adc.w	r3, r9, r3
 8002fc0:	60fb      	str	r3, [r7, #12]
 8002fc2:	f04f 0200 	mov.w	r2, #0
 8002fc6:	f04f 0300 	mov.w	r3, #0
 8002fca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002fce:	4629      	mov	r1, r5
 8002fd0:	024b      	lsls	r3, r1, #9
 8002fd2:	4621      	mov	r1, r4
 8002fd4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002fd8:	4621      	mov	r1, r4
 8002fda:	024a      	lsls	r2, r1, #9
 8002fdc:	4610      	mov	r0, r2
 8002fde:	4619      	mov	r1, r3
 8002fe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fe6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002fe8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002fec:	f7fd f8f4 	bl	80001d8 <__aeabi_uldivmod>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ff8:	e058      	b.n	80030ac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ffa:	4b38      	ldr	r3, [pc, #224]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x200>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	099b      	lsrs	r3, r3, #6
 8003000:	2200      	movs	r2, #0
 8003002:	4618      	mov	r0, r3
 8003004:	4611      	mov	r1, r2
 8003006:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800300a:	623b      	str	r3, [r7, #32]
 800300c:	2300      	movs	r3, #0
 800300e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003010:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003014:	4642      	mov	r2, r8
 8003016:	464b      	mov	r3, r9
 8003018:	f04f 0000 	mov.w	r0, #0
 800301c:	f04f 0100 	mov.w	r1, #0
 8003020:	0159      	lsls	r1, r3, #5
 8003022:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003026:	0150      	lsls	r0, r2, #5
 8003028:	4602      	mov	r2, r0
 800302a:	460b      	mov	r3, r1
 800302c:	4641      	mov	r1, r8
 800302e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003032:	4649      	mov	r1, r9
 8003034:	eb63 0b01 	sbc.w	fp, r3, r1
 8003038:	f04f 0200 	mov.w	r2, #0
 800303c:	f04f 0300 	mov.w	r3, #0
 8003040:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003044:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003048:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800304c:	ebb2 040a 	subs.w	r4, r2, sl
 8003050:	eb63 050b 	sbc.w	r5, r3, fp
 8003054:	f04f 0200 	mov.w	r2, #0
 8003058:	f04f 0300 	mov.w	r3, #0
 800305c:	00eb      	lsls	r3, r5, #3
 800305e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003062:	00e2      	lsls	r2, r4, #3
 8003064:	4614      	mov	r4, r2
 8003066:	461d      	mov	r5, r3
 8003068:	4643      	mov	r3, r8
 800306a:	18e3      	adds	r3, r4, r3
 800306c:	603b      	str	r3, [r7, #0]
 800306e:	464b      	mov	r3, r9
 8003070:	eb45 0303 	adc.w	r3, r5, r3
 8003074:	607b      	str	r3, [r7, #4]
 8003076:	f04f 0200 	mov.w	r2, #0
 800307a:	f04f 0300 	mov.w	r3, #0
 800307e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003082:	4629      	mov	r1, r5
 8003084:	028b      	lsls	r3, r1, #10
 8003086:	4621      	mov	r1, r4
 8003088:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800308c:	4621      	mov	r1, r4
 800308e:	028a      	lsls	r2, r1, #10
 8003090:	4610      	mov	r0, r2
 8003092:	4619      	mov	r1, r3
 8003094:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003096:	2200      	movs	r2, #0
 8003098:	61bb      	str	r3, [r7, #24]
 800309a:	61fa      	str	r2, [r7, #28]
 800309c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030a0:	f7fd f89a 	bl	80001d8 <__aeabi_uldivmod>
 80030a4:	4602      	mov	r2, r0
 80030a6:	460b      	mov	r3, r1
 80030a8:	4613      	mov	r3, r2
 80030aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80030ac:	4b0b      	ldr	r3, [pc, #44]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x200>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	0c1b      	lsrs	r3, r3, #16
 80030b2:	f003 0303 	and.w	r3, r3, #3
 80030b6:	3301      	adds	r3, #1
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80030bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80030be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030c6:	e002      	b.n	80030ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030c8:	4b05      	ldr	r3, [pc, #20]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x204>)
 80030ca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3750      	adds	r7, #80	@ 0x50
 80030d4:	46bd      	mov	sp, r7
 80030d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030da:	bf00      	nop
 80030dc:	40023800 	.word	0x40023800
 80030e0:	00f42400 	.word	0x00f42400
 80030e4:	007a1200 	.word	0x007a1200

080030e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030ec:	4b03      	ldr	r3, [pc, #12]	@ (80030fc <HAL_RCC_GetHCLKFreq+0x14>)
 80030ee:	681b      	ldr	r3, [r3, #0]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	20000000 	.word	0x20000000

08003100 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003104:	f7ff fff0 	bl	80030e8 <HAL_RCC_GetHCLKFreq>
 8003108:	4602      	mov	r2, r0
 800310a:	4b05      	ldr	r3, [pc, #20]	@ (8003120 <HAL_RCC_GetPCLK1Freq+0x20>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	0a9b      	lsrs	r3, r3, #10
 8003110:	f003 0307 	and.w	r3, r3, #7
 8003114:	4903      	ldr	r1, [pc, #12]	@ (8003124 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003116:	5ccb      	ldrb	r3, [r1, r3]
 8003118:	fa22 f303 	lsr.w	r3, r2, r3
}
 800311c:	4618      	mov	r0, r3
 800311e:	bd80      	pop	{r7, pc}
 8003120:	40023800 	.word	0x40023800
 8003124:	08004e18 	.word	0x08004e18

08003128 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800312c:	f7ff ffdc 	bl	80030e8 <HAL_RCC_GetHCLKFreq>
 8003130:	4602      	mov	r2, r0
 8003132:	4b05      	ldr	r3, [pc, #20]	@ (8003148 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	0b5b      	lsrs	r3, r3, #13
 8003138:	f003 0307 	and.w	r3, r3, #7
 800313c:	4903      	ldr	r1, [pc, #12]	@ (800314c <HAL_RCC_GetPCLK2Freq+0x24>)
 800313e:	5ccb      	ldrb	r3, [r1, r3]
 8003140:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003144:	4618      	mov	r0, r3
 8003146:	bd80      	pop	{r7, pc}
 8003148:	40023800 	.word	0x40023800
 800314c:	08004e18 	.word	0x08004e18

08003150 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e041      	b.n	80031e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d106      	bne.n	800317c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7fe fdde 	bl	8001d38 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2202      	movs	r2, #2
 8003180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	3304      	adds	r3, #4
 800318c:	4619      	mov	r1, r3
 800318e:	4610      	mov	r0, r2
 8003190:	f000 fa28 	bl	80035e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
	...

080031f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d109      	bne.n	8003214 <HAL_TIM_PWM_Start+0x24>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003206:	b2db      	uxtb	r3, r3
 8003208:	2b01      	cmp	r3, #1
 800320a:	bf14      	ite	ne
 800320c:	2301      	movne	r3, #1
 800320e:	2300      	moveq	r3, #0
 8003210:	b2db      	uxtb	r3, r3
 8003212:	e022      	b.n	800325a <HAL_TIM_PWM_Start+0x6a>
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	2b04      	cmp	r3, #4
 8003218:	d109      	bne.n	800322e <HAL_TIM_PWM_Start+0x3e>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b01      	cmp	r3, #1
 8003224:	bf14      	ite	ne
 8003226:	2301      	movne	r3, #1
 8003228:	2300      	moveq	r3, #0
 800322a:	b2db      	uxtb	r3, r3
 800322c:	e015      	b.n	800325a <HAL_TIM_PWM_Start+0x6a>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	2b08      	cmp	r3, #8
 8003232:	d109      	bne.n	8003248 <HAL_TIM_PWM_Start+0x58>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b01      	cmp	r3, #1
 800323e:	bf14      	ite	ne
 8003240:	2301      	movne	r3, #1
 8003242:	2300      	moveq	r3, #0
 8003244:	b2db      	uxtb	r3, r3
 8003246:	e008      	b.n	800325a <HAL_TIM_PWM_Start+0x6a>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800324e:	b2db      	uxtb	r3, r3
 8003250:	2b01      	cmp	r3, #1
 8003252:	bf14      	ite	ne
 8003254:	2301      	movne	r3, #1
 8003256:	2300      	moveq	r3, #0
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e07c      	b.n	800335c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d104      	bne.n	8003272 <HAL_TIM_PWM_Start+0x82>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2202      	movs	r2, #2
 800326c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003270:	e013      	b.n	800329a <HAL_TIM_PWM_Start+0xaa>
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	2b04      	cmp	r3, #4
 8003276:	d104      	bne.n	8003282 <HAL_TIM_PWM_Start+0x92>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2202      	movs	r2, #2
 800327c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003280:	e00b      	b.n	800329a <HAL_TIM_PWM_Start+0xaa>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	2b08      	cmp	r3, #8
 8003286:	d104      	bne.n	8003292 <HAL_TIM_PWM_Start+0xa2>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2202      	movs	r2, #2
 800328c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003290:	e003      	b.n	800329a <HAL_TIM_PWM_Start+0xaa>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2202      	movs	r2, #2
 8003296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2201      	movs	r2, #1
 80032a0:	6839      	ldr	r1, [r7, #0]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f000 fbf4 	bl	8003a90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a2d      	ldr	r2, [pc, #180]	@ (8003364 <HAL_TIM_PWM_Start+0x174>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d004      	beq.n	80032bc <HAL_TIM_PWM_Start+0xcc>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a2c      	ldr	r2, [pc, #176]	@ (8003368 <HAL_TIM_PWM_Start+0x178>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d101      	bne.n	80032c0 <HAL_TIM_PWM_Start+0xd0>
 80032bc:	2301      	movs	r3, #1
 80032be:	e000      	b.n	80032c2 <HAL_TIM_PWM_Start+0xd2>
 80032c0:	2300      	movs	r3, #0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d007      	beq.n	80032d6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a22      	ldr	r2, [pc, #136]	@ (8003364 <HAL_TIM_PWM_Start+0x174>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d022      	beq.n	8003326 <HAL_TIM_PWM_Start+0x136>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032e8:	d01d      	beq.n	8003326 <HAL_TIM_PWM_Start+0x136>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a1f      	ldr	r2, [pc, #124]	@ (800336c <HAL_TIM_PWM_Start+0x17c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d018      	beq.n	8003326 <HAL_TIM_PWM_Start+0x136>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a1d      	ldr	r2, [pc, #116]	@ (8003370 <HAL_TIM_PWM_Start+0x180>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d013      	beq.n	8003326 <HAL_TIM_PWM_Start+0x136>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a1c      	ldr	r2, [pc, #112]	@ (8003374 <HAL_TIM_PWM_Start+0x184>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d00e      	beq.n	8003326 <HAL_TIM_PWM_Start+0x136>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a16      	ldr	r2, [pc, #88]	@ (8003368 <HAL_TIM_PWM_Start+0x178>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d009      	beq.n	8003326 <HAL_TIM_PWM_Start+0x136>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a18      	ldr	r2, [pc, #96]	@ (8003378 <HAL_TIM_PWM_Start+0x188>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d004      	beq.n	8003326 <HAL_TIM_PWM_Start+0x136>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a16      	ldr	r2, [pc, #88]	@ (800337c <HAL_TIM_PWM_Start+0x18c>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d111      	bne.n	800334a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2b06      	cmp	r3, #6
 8003336:	d010      	beq.n	800335a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f042 0201 	orr.w	r2, r2, #1
 8003346:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003348:	e007      	b.n	800335a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f042 0201 	orr.w	r2, r2, #1
 8003358:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800335a:	2300      	movs	r3, #0
}
 800335c:	4618      	mov	r0, r3
 800335e:	3710      	adds	r7, #16
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	40010000 	.word	0x40010000
 8003368:	40010400 	.word	0x40010400
 800336c:	40000400 	.word	0x40000400
 8003370:	40000800 	.word	0x40000800
 8003374:	40000c00 	.word	0x40000c00
 8003378:	40014000 	.word	0x40014000
 800337c:	40001800 	.word	0x40001800

08003380 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2200      	movs	r2, #0
 8003390:	6839      	ldr	r1, [r7, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f000 fb7c 	bl	8003a90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a2e      	ldr	r2, [pc, #184]	@ (8003458 <HAL_TIM_PWM_Stop+0xd8>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d004      	beq.n	80033ac <HAL_TIM_PWM_Stop+0x2c>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a2d      	ldr	r2, [pc, #180]	@ (800345c <HAL_TIM_PWM_Stop+0xdc>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d101      	bne.n	80033b0 <HAL_TIM_PWM_Stop+0x30>
 80033ac:	2301      	movs	r3, #1
 80033ae:	e000      	b.n	80033b2 <HAL_TIM_PWM_Stop+0x32>
 80033b0:	2300      	movs	r3, #0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d017      	beq.n	80033e6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	6a1a      	ldr	r2, [r3, #32]
 80033bc:	f241 1311 	movw	r3, #4369	@ 0x1111
 80033c0:	4013      	ands	r3, r2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10f      	bne.n	80033e6 <HAL_TIM_PWM_Stop+0x66>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	6a1a      	ldr	r2, [r3, #32]
 80033cc:	f240 4344 	movw	r3, #1092	@ 0x444
 80033d0:	4013      	ands	r3, r2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d107      	bne.n	80033e6 <HAL_TIM_PWM_Stop+0x66>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80033e4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6a1a      	ldr	r2, [r3, #32]
 80033ec:	f241 1311 	movw	r3, #4369	@ 0x1111
 80033f0:	4013      	ands	r3, r2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d10f      	bne.n	8003416 <HAL_TIM_PWM_Stop+0x96>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	6a1a      	ldr	r2, [r3, #32]
 80033fc:	f240 4344 	movw	r3, #1092	@ 0x444
 8003400:	4013      	ands	r3, r2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d107      	bne.n	8003416 <HAL_TIM_PWM_Stop+0x96>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0201 	bic.w	r2, r2, #1
 8003414:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d104      	bne.n	8003426 <HAL_TIM_PWM_Stop+0xa6>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003424:	e013      	b.n	800344e <HAL_TIM_PWM_Stop+0xce>
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	2b04      	cmp	r3, #4
 800342a:	d104      	bne.n	8003436 <HAL_TIM_PWM_Stop+0xb6>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003434:	e00b      	b.n	800344e <HAL_TIM_PWM_Stop+0xce>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	2b08      	cmp	r3, #8
 800343a:	d104      	bne.n	8003446 <HAL_TIM_PWM_Stop+0xc6>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003444:	e003      	b.n	800344e <HAL_TIM_PWM_Stop+0xce>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2201      	movs	r2, #1
 800344a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3708      	adds	r7, #8
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	40010000 	.word	0x40010000
 800345c:	40010400 	.word	0x40010400

08003460 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b086      	sub	sp, #24
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800346c:	2300      	movs	r3, #0
 800346e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003476:	2b01      	cmp	r3, #1
 8003478:	d101      	bne.n	800347e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800347a:	2302      	movs	r3, #2
 800347c:	e0ae      	b.n	80035dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2201      	movs	r2, #1
 8003482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b0c      	cmp	r3, #12
 800348a:	f200 809f 	bhi.w	80035cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800348e:	a201      	add	r2, pc, #4	@ (adr r2, 8003494 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003494:	080034c9 	.word	0x080034c9
 8003498:	080035cd 	.word	0x080035cd
 800349c:	080035cd 	.word	0x080035cd
 80034a0:	080035cd 	.word	0x080035cd
 80034a4:	08003509 	.word	0x08003509
 80034a8:	080035cd 	.word	0x080035cd
 80034ac:	080035cd 	.word	0x080035cd
 80034b0:	080035cd 	.word	0x080035cd
 80034b4:	0800354b 	.word	0x0800354b
 80034b8:	080035cd 	.word	0x080035cd
 80034bc:	080035cd 	.word	0x080035cd
 80034c0:	080035cd 	.word	0x080035cd
 80034c4:	0800358b 	.word	0x0800358b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68b9      	ldr	r1, [r7, #8]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f000 f92e 	bl	8003730 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699a      	ldr	r2, [r3, #24]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f042 0208 	orr.w	r2, r2, #8
 80034e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	699a      	ldr	r2, [r3, #24]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f022 0204 	bic.w	r2, r2, #4
 80034f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	6999      	ldr	r1, [r3, #24]
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	691a      	ldr	r2, [r3, #16]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	619a      	str	r2, [r3, #24]
      break;
 8003506:	e064      	b.n	80035d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68b9      	ldr	r1, [r7, #8]
 800350e:	4618      	mov	r0, r3
 8003510:	f000 f97e 	bl	8003810 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	699a      	ldr	r2, [r3, #24]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003522:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	699a      	ldr	r2, [r3, #24]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003532:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6999      	ldr	r1, [r3, #24]
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	021a      	lsls	r2, r3, #8
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	430a      	orrs	r2, r1
 8003546:	619a      	str	r2, [r3, #24]
      break;
 8003548:	e043      	b.n	80035d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	68b9      	ldr	r1, [r7, #8]
 8003550:	4618      	mov	r0, r3
 8003552:	f000 f9d3 	bl	80038fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	69da      	ldr	r2, [r3, #28]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f042 0208 	orr.w	r2, r2, #8
 8003564:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	69da      	ldr	r2, [r3, #28]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 0204 	bic.w	r2, r2, #4
 8003574:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	69d9      	ldr	r1, [r3, #28]
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	691a      	ldr	r2, [r3, #16]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	430a      	orrs	r2, r1
 8003586:	61da      	str	r2, [r3, #28]
      break;
 8003588:	e023      	b.n	80035d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68b9      	ldr	r1, [r7, #8]
 8003590:	4618      	mov	r0, r3
 8003592:	f000 fa27 	bl	80039e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	69da      	ldr	r2, [r3, #28]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	69da      	ldr	r2, [r3, #28]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	69d9      	ldr	r1, [r3, #28]
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	691b      	ldr	r3, [r3, #16]
 80035c0:	021a      	lsls	r2, r3, #8
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	430a      	orrs	r2, r1
 80035c8:	61da      	str	r2, [r3, #28]
      break;
 80035ca:	e002      	b.n	80035d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	75fb      	strb	r3, [r7, #23]
      break;
 80035d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80035da:	7dfb      	ldrb	r3, [r7, #23]
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a43      	ldr	r2, [pc, #268]	@ (8003704 <TIM_Base_SetConfig+0x120>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d013      	beq.n	8003624 <TIM_Base_SetConfig+0x40>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003602:	d00f      	beq.n	8003624 <TIM_Base_SetConfig+0x40>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a40      	ldr	r2, [pc, #256]	@ (8003708 <TIM_Base_SetConfig+0x124>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d00b      	beq.n	8003624 <TIM_Base_SetConfig+0x40>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a3f      	ldr	r2, [pc, #252]	@ (800370c <TIM_Base_SetConfig+0x128>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d007      	beq.n	8003624 <TIM_Base_SetConfig+0x40>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a3e      	ldr	r2, [pc, #248]	@ (8003710 <TIM_Base_SetConfig+0x12c>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d003      	beq.n	8003624 <TIM_Base_SetConfig+0x40>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a3d      	ldr	r2, [pc, #244]	@ (8003714 <TIM_Base_SetConfig+0x130>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d108      	bne.n	8003636 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800362a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	4313      	orrs	r3, r2
 8003634:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a32      	ldr	r2, [pc, #200]	@ (8003704 <TIM_Base_SetConfig+0x120>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d02b      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003644:	d027      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a2f      	ldr	r2, [pc, #188]	@ (8003708 <TIM_Base_SetConfig+0x124>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d023      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a2e      	ldr	r2, [pc, #184]	@ (800370c <TIM_Base_SetConfig+0x128>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d01f      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a2d      	ldr	r2, [pc, #180]	@ (8003710 <TIM_Base_SetConfig+0x12c>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d01b      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a2c      	ldr	r2, [pc, #176]	@ (8003714 <TIM_Base_SetConfig+0x130>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d017      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a2b      	ldr	r2, [pc, #172]	@ (8003718 <TIM_Base_SetConfig+0x134>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d013      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a2a      	ldr	r2, [pc, #168]	@ (800371c <TIM_Base_SetConfig+0x138>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d00f      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a29      	ldr	r2, [pc, #164]	@ (8003720 <TIM_Base_SetConfig+0x13c>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d00b      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a28      	ldr	r2, [pc, #160]	@ (8003724 <TIM_Base_SetConfig+0x140>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d007      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a27      	ldr	r2, [pc, #156]	@ (8003728 <TIM_Base_SetConfig+0x144>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d003      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a26      	ldr	r2, [pc, #152]	@ (800372c <TIM_Base_SetConfig+0x148>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d108      	bne.n	80036a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800369c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	689a      	ldr	r2, [r3, #8]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a0e      	ldr	r2, [pc, #56]	@ (8003704 <TIM_Base_SetConfig+0x120>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d003      	beq.n	80036d6 <TIM_Base_SetConfig+0xf2>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a10      	ldr	r2, [pc, #64]	@ (8003714 <TIM_Base_SetConfig+0x130>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d103      	bne.n	80036de <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	691a      	ldr	r2, [r3, #16]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f043 0204 	orr.w	r2, r3, #4
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2201      	movs	r2, #1
 80036ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	601a      	str	r2, [r3, #0]
}
 80036f6:	bf00      	nop
 80036f8:	3714      	adds	r7, #20
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	40010000 	.word	0x40010000
 8003708:	40000400 	.word	0x40000400
 800370c:	40000800 	.word	0x40000800
 8003710:	40000c00 	.word	0x40000c00
 8003714:	40010400 	.word	0x40010400
 8003718:	40014000 	.word	0x40014000
 800371c:	40014400 	.word	0x40014400
 8003720:	40014800 	.word	0x40014800
 8003724:	40001800 	.word	0x40001800
 8003728:	40001c00 	.word	0x40001c00
 800372c:	40002000 	.word	0x40002000

08003730 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003730:	b480      	push	{r7}
 8003732:	b087      	sub	sp, #28
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	f023 0201 	bic.w	r2, r3, #1
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800375e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f023 0303 	bic.w	r3, r3, #3
 8003766:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	4313      	orrs	r3, r2
 8003770:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	f023 0302 	bic.w	r3, r3, #2
 8003778:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	697a      	ldr	r2, [r7, #20]
 8003780:	4313      	orrs	r3, r2
 8003782:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a20      	ldr	r2, [pc, #128]	@ (8003808 <TIM_OC1_SetConfig+0xd8>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d003      	beq.n	8003794 <TIM_OC1_SetConfig+0x64>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a1f      	ldr	r2, [pc, #124]	@ (800380c <TIM_OC1_SetConfig+0xdc>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d10c      	bne.n	80037ae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	f023 0308 	bic.w	r3, r3, #8
 800379a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	697a      	ldr	r2, [r7, #20]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	f023 0304 	bic.w	r3, r3, #4
 80037ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a15      	ldr	r2, [pc, #84]	@ (8003808 <TIM_OC1_SetConfig+0xd8>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d003      	beq.n	80037be <TIM_OC1_SetConfig+0x8e>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a14      	ldr	r2, [pc, #80]	@ (800380c <TIM_OC1_SetConfig+0xdc>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d111      	bne.n	80037e2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80037cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	699b      	ldr	r3, [r3, #24]
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	4313      	orrs	r3, r2
 80037e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	685a      	ldr	r2, [r3, #4]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	697a      	ldr	r2, [r7, #20]
 80037fa:	621a      	str	r2, [r3, #32]
}
 80037fc:	bf00      	nop
 80037fe:	371c      	adds	r7, #28
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr
 8003808:	40010000 	.word	0x40010000
 800380c:	40010400 	.word	0x40010400

08003810 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003810:	b480      	push	{r7}
 8003812:	b087      	sub	sp, #28
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a1b      	ldr	r3, [r3, #32]
 8003824:	f023 0210 	bic.w	r2, r3, #16
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800383e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003846:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	021b      	lsls	r3, r3, #8
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	4313      	orrs	r3, r2
 8003852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	f023 0320 	bic.w	r3, r3, #32
 800385a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	011b      	lsls	r3, r3, #4
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	4313      	orrs	r3, r2
 8003866:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a22      	ldr	r2, [pc, #136]	@ (80038f4 <TIM_OC2_SetConfig+0xe4>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d003      	beq.n	8003878 <TIM_OC2_SetConfig+0x68>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a21      	ldr	r2, [pc, #132]	@ (80038f8 <TIM_OC2_SetConfig+0xe8>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d10d      	bne.n	8003894 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800387e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	011b      	lsls	r3, r3, #4
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	4313      	orrs	r3, r2
 800388a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003892:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4a17      	ldr	r2, [pc, #92]	@ (80038f4 <TIM_OC2_SetConfig+0xe4>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d003      	beq.n	80038a4 <TIM_OC2_SetConfig+0x94>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a16      	ldr	r2, [pc, #88]	@ (80038f8 <TIM_OC2_SetConfig+0xe8>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d113      	bne.n	80038cc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80038aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80038b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	4313      	orrs	r3, r2
 80038be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	699b      	ldr	r3, [r3, #24]
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	693a      	ldr	r2, [r7, #16]
 80038d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	685a      	ldr	r2, [r3, #4]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	697a      	ldr	r2, [r7, #20]
 80038e4:	621a      	str	r2, [r3, #32]
}
 80038e6:	bf00      	nop
 80038e8:	371c      	adds	r7, #28
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	40010000 	.word	0x40010000
 80038f8:	40010400 	.word	0x40010400

080038fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b087      	sub	sp, #28
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	69db      	ldr	r3, [r3, #28]
 8003922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800392a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f023 0303 	bic.w	r3, r3, #3
 8003932:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68fa      	ldr	r2, [r7, #12]
 800393a:	4313      	orrs	r3, r2
 800393c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003944:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	021b      	lsls	r3, r3, #8
 800394c:	697a      	ldr	r2, [r7, #20]
 800394e:	4313      	orrs	r3, r2
 8003950:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a21      	ldr	r2, [pc, #132]	@ (80039dc <TIM_OC3_SetConfig+0xe0>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d003      	beq.n	8003962 <TIM_OC3_SetConfig+0x66>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a20      	ldr	r2, [pc, #128]	@ (80039e0 <TIM_OC3_SetConfig+0xe4>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d10d      	bne.n	800397e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003968:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	021b      	lsls	r3, r3, #8
 8003970:	697a      	ldr	r2, [r7, #20]
 8003972:	4313      	orrs	r3, r2
 8003974:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800397c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a16      	ldr	r2, [pc, #88]	@ (80039dc <TIM_OC3_SetConfig+0xe0>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d003      	beq.n	800398e <TIM_OC3_SetConfig+0x92>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a15      	ldr	r2, [pc, #84]	@ (80039e0 <TIM_OC3_SetConfig+0xe4>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d113      	bne.n	80039b6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003994:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800399c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	011b      	lsls	r3, r3, #4
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	011b      	lsls	r3, r3, #4
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	621a      	str	r2, [r3, #32]
}
 80039d0:	bf00      	nop
 80039d2:	371c      	adds	r7, #28
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	40010000 	.word	0x40010000
 80039e0:	40010400 	.word	0x40010400

080039e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b087      	sub	sp, #28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a1b      	ldr	r3, [r3, #32]
 80039f2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a1b      	ldr	r3, [r3, #32]
 80039f8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69db      	ldr	r3, [r3, #28]
 8003a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	021b      	lsls	r3, r3, #8
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003a2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	031b      	lsls	r3, r3, #12
 8003a36:	693a      	ldr	r2, [r7, #16]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4a12      	ldr	r2, [pc, #72]	@ (8003a88 <TIM_OC4_SetConfig+0xa4>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d003      	beq.n	8003a4c <TIM_OC4_SetConfig+0x68>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a11      	ldr	r2, [pc, #68]	@ (8003a8c <TIM_OC4_SetConfig+0xa8>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d109      	bne.n	8003a60 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	695b      	ldr	r3, [r3, #20]
 8003a58:	019b      	lsls	r3, r3, #6
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68fa      	ldr	r2, [r7, #12]
 8003a6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	693a      	ldr	r2, [r7, #16]
 8003a78:	621a      	str	r2, [r3, #32]
}
 8003a7a:	bf00      	nop
 8003a7c:	371c      	adds	r7, #28
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	40010000 	.word	0x40010000
 8003a8c:	40010400 	.word	0x40010400

08003a90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b087      	sub	sp, #28
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	f003 031f 	and.w	r3, r3, #31
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6a1a      	ldr	r2, [r3, #32]
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	43db      	mvns	r3, r3
 8003ab2:	401a      	ands	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6a1a      	ldr	r2, [r3, #32]
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	f003 031f 	and.w	r3, r3, #31
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac8:	431a      	orrs	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	621a      	str	r2, [r3, #32]
}
 8003ace:	bf00      	nop
 8003ad0:	371c      	adds	r7, #28
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
	...

08003adc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b085      	sub	sp, #20
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d101      	bne.n	8003af4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003af0:	2302      	movs	r3, #2
 8003af2:	e05a      	b.n	8003baa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2202      	movs	r2, #2
 8003b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	68fa      	ldr	r2, [r7, #12]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a21      	ldr	r2, [pc, #132]	@ (8003bb8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d022      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b40:	d01d      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a1d      	ldr	r2, [pc, #116]	@ (8003bbc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d018      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a1b      	ldr	r2, [pc, #108]	@ (8003bc0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d013      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a1a      	ldr	r2, [pc, #104]	@ (8003bc4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d00e      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a18      	ldr	r2, [pc, #96]	@ (8003bc8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d009      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a17      	ldr	r2, [pc, #92]	@ (8003bcc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d004      	beq.n	8003b7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a15      	ldr	r2, [pc, #84]	@ (8003bd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d10c      	bne.n	8003b98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	68ba      	ldr	r2, [r7, #8]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	68ba      	ldr	r2, [r7, #8]
 8003b96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3714      	adds	r7, #20
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	40010000 	.word	0x40010000
 8003bbc:	40000400 	.word	0x40000400
 8003bc0:	40000800 	.word	0x40000800
 8003bc4:	40000c00 	.word	0x40000c00
 8003bc8:	40010400 	.word	0x40010400
 8003bcc:	40014000 	.word	0x40014000
 8003bd0:	40001800 	.word	0x40001800

08003bd4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003bde:	2300      	movs	r3, #0
 8003be0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d101      	bne.n	8003bf0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003bec:	2302      	movs	r3, #2
 8003bee:	e03d      	b.n	8003c6c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	695b      	ldr	r3, [r3, #20]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	69db      	ldr	r3, [r3, #28]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3714      	adds	r7, #20
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr

08003c78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d101      	bne.n	8003c8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e042      	b.n	8003d10 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d106      	bne.n	8003ca4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f7fd fd94 	bl	80017cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2224      	movs	r2, #36	@ 0x24
 8003ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68da      	ldr	r2, [r3, #12]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	f000 fdd3 	bl	8004868 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	691a      	ldr	r2, [r3, #16]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003cd0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	695a      	ldr	r2, [r3, #20]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ce0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68da      	ldr	r2, [r3, #12]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003cf0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2220      	movs	r2, #32
 8003d04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3708      	adds	r7, #8
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b08a      	sub	sp, #40	@ 0x28
 8003d1c:	af02      	add	r7, sp, #8
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	603b      	str	r3, [r7, #0]
 8003d24:	4613      	mov	r3, r2
 8003d26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b20      	cmp	r3, #32
 8003d36:	d175      	bne.n	8003e24 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d002      	beq.n	8003d44 <HAL_UART_Transmit+0x2c>
 8003d3e:	88fb      	ldrh	r3, [r7, #6]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d101      	bne.n	8003d48 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e06e      	b.n	8003e26 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2221      	movs	r2, #33	@ 0x21
 8003d52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d56:	f7fe f9e5 	bl	8002124 <HAL_GetTick>
 8003d5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	88fa      	ldrh	r2, [r7, #6]
 8003d60:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	88fa      	ldrh	r2, [r7, #6]
 8003d66:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d70:	d108      	bne.n	8003d84 <HAL_UART_Transmit+0x6c>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d104      	bne.n	8003d84 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	61bb      	str	r3, [r7, #24]
 8003d82:	e003      	b.n	8003d8c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d8c:	e02e      	b.n	8003dec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	9300      	str	r3, [sp, #0]
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	2200      	movs	r2, #0
 8003d96:	2180      	movs	r1, #128	@ 0x80
 8003d98:	68f8      	ldr	r0, [r7, #12]
 8003d9a:	f000 fb37 	bl	800440c <UART_WaitOnFlagUntilTimeout>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d005      	beq.n	8003db0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2220      	movs	r2, #32
 8003da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e03a      	b.n	8003e26 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d10b      	bne.n	8003dce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	881b      	ldrh	r3, [r3, #0]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dc4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	3302      	adds	r3, #2
 8003dca:	61bb      	str	r3, [r7, #24]
 8003dcc:	e007      	b.n	8003dde <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	781a      	ldrb	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	3301      	adds	r3, #1
 8003ddc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d1cb      	bne.n	8003d8e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	9300      	str	r3, [sp, #0]
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	2140      	movs	r1, #64	@ 0x40
 8003e00:	68f8      	ldr	r0, [r7, #12]
 8003e02:	f000 fb03 	bl	800440c <UART_WaitOnFlagUntilTimeout>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d005      	beq.n	8003e18 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	e006      	b.n	8003e26 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e20:	2300      	movs	r3, #0
 8003e22:	e000      	b.n	8003e26 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e24:	2302      	movs	r3, #2
  }
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3720      	adds	r7, #32
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b084      	sub	sp, #16
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	60f8      	str	r0, [r7, #12]
 8003e36:	60b9      	str	r1, [r7, #8]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	2b20      	cmp	r3, #32
 8003e46:	d112      	bne.n	8003e6e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d002      	beq.n	8003e54 <HAL_UART_Receive_IT+0x26>
 8003e4e:	88fb      	ldrh	r3, [r7, #6]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d101      	bne.n	8003e58 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e00b      	b.n	8003e70 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e5e:	88fb      	ldrh	r3, [r7, #6]
 8003e60:	461a      	mov	r2, r3
 8003e62:	68b9      	ldr	r1, [r7, #8]
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f000 fb2a 	bl	80044be <UART_Start_Receive_IT>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	e000      	b.n	8003e70 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003e6e:	2302      	movs	r3, #2
  }
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b0ba      	sub	sp, #232	@ 0xe8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eae:	f003 030f 	and.w	r3, r3, #15
 8003eb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003eb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10f      	bne.n	8003ede <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ec2:	f003 0320 	and.w	r3, r3, #32
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d009      	beq.n	8003ede <HAL_UART_IRQHandler+0x66>
 8003eca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ece:	f003 0320 	and.w	r3, r3, #32
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d003      	beq.n	8003ede <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 fc07 	bl	80046ea <UART_Receive_IT>
      return;
 8003edc:	e273      	b.n	80043c6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003ede:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	f000 80de 	beq.w	80040a4 <HAL_UART_IRQHandler+0x22c>
 8003ee8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d106      	bne.n	8003f02 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ef8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f000 80d1 	beq.w	80040a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00b      	beq.n	8003f26 <HAL_UART_IRQHandler+0xae>
 8003f0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d005      	beq.n	8003f26 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1e:	f043 0201 	orr.w	r2, r3, #1
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f2a:	f003 0304 	and.w	r3, r3, #4
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d00b      	beq.n	8003f4a <HAL_UART_IRQHandler+0xd2>
 8003f32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d005      	beq.n	8003f4a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f42:	f043 0202 	orr.w	r2, r3, #2
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00b      	beq.n	8003f6e <HAL_UART_IRQHandler+0xf6>
 8003f56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d005      	beq.n	8003f6e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f66:	f043 0204 	orr.w	r2, r3, #4
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f72:	f003 0308 	and.w	r3, r3, #8
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d011      	beq.n	8003f9e <HAL_UART_IRQHandler+0x126>
 8003f7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f7e:	f003 0320 	and.w	r3, r3, #32
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d105      	bne.n	8003f92 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d005      	beq.n	8003f9e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f96:	f043 0208 	orr.w	r2, r3, #8
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f000 820a 	beq.w	80043bc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fac:	f003 0320 	and.w	r3, r3, #32
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d008      	beq.n	8003fc6 <HAL_UART_IRQHandler+0x14e>
 8003fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fb8:	f003 0320 	and.w	r3, r3, #32
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d002      	beq.n	8003fc6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 fb92 	bl	80046ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fd0:	2b40      	cmp	r3, #64	@ 0x40
 8003fd2:	bf0c      	ite	eq
 8003fd4:	2301      	moveq	r3, #1
 8003fd6:	2300      	movne	r3, #0
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe2:	f003 0308 	and.w	r3, r3, #8
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d103      	bne.n	8003ff2 <HAL_UART_IRQHandler+0x17a>
 8003fea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d04f      	beq.n	8004092 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 fa9d 	bl	8004532 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004002:	2b40      	cmp	r3, #64	@ 0x40
 8004004:	d141      	bne.n	800408a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	3314      	adds	r3, #20
 800400c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004010:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004014:	e853 3f00 	ldrex	r3, [r3]
 8004018:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800401c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004020:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004024:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	3314      	adds	r3, #20
 800402e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004032:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004036:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800403e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004042:	e841 2300 	strex	r3, r2, [r1]
 8004046:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800404a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1d9      	bne.n	8004006 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004056:	2b00      	cmp	r3, #0
 8004058:	d013      	beq.n	8004082 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800405e:	4a8a      	ldr	r2, [pc, #552]	@ (8004288 <HAL_UART_IRQHandler+0x410>)
 8004060:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004066:	4618      	mov	r0, r3
 8004068:	f7fe f9e9 	bl	800243e <HAL_DMA_Abort_IT>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d016      	beq.n	80040a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800407c:	4610      	mov	r0, r2
 800407e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004080:	e00e      	b.n	80040a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 f9ac 	bl	80043e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004088:	e00a      	b.n	80040a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 f9a8 	bl	80043e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004090:	e006      	b.n	80040a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 f9a4 	bl	80043e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800409e:	e18d      	b.n	80043bc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040a0:	bf00      	nop
    return;
 80040a2:	e18b      	b.n	80043bc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	f040 8167 	bne.w	800437c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040b2:	f003 0310 	and.w	r3, r3, #16
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f000 8160 	beq.w	800437c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80040bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040c0:	f003 0310 	and.w	r3, r3, #16
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	f000 8159 	beq.w	800437c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040ca:	2300      	movs	r3, #0
 80040cc:	60bb      	str	r3, [r7, #8]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	60bb      	str	r3, [r7, #8]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	60bb      	str	r3, [r7, #8]
 80040de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ea:	2b40      	cmp	r3, #64	@ 0x40
 80040ec:	f040 80ce 	bne.w	800428c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80040fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004100:	2b00      	cmp	r3, #0
 8004102:	f000 80a9 	beq.w	8004258 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800410a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800410e:	429a      	cmp	r2, r3
 8004110:	f080 80a2 	bcs.w	8004258 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800411a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004120:	69db      	ldr	r3, [r3, #28]
 8004122:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004126:	f000 8088 	beq.w	800423a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	330c      	adds	r3, #12
 8004130:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004134:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004138:	e853 3f00 	ldrex	r3, [r3]
 800413c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004140:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004144:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004148:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	330c      	adds	r3, #12
 8004152:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004156:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800415a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004162:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004166:	e841 2300 	strex	r3, r2, [r1]
 800416a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800416e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004172:	2b00      	cmp	r3, #0
 8004174:	d1d9      	bne.n	800412a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	3314      	adds	r3, #20
 800417c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800417e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004180:	e853 3f00 	ldrex	r3, [r3]
 8004184:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004186:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004188:	f023 0301 	bic.w	r3, r3, #1
 800418c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	3314      	adds	r3, #20
 8004196:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800419a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800419e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80041a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80041a6:	e841 2300 	strex	r3, r2, [r1]
 80041aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80041ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1e1      	bne.n	8004176 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	3314      	adds	r3, #20
 80041b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041bc:	e853 3f00 	ldrex	r3, [r3]
 80041c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80041c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	3314      	adds	r3, #20
 80041d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80041d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80041d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80041dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80041de:	e841 2300 	strex	r3, r2, [r1]
 80041e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80041e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d1e3      	bne.n	80041b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2220      	movs	r2, #32
 80041ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	330c      	adds	r3, #12
 80041fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004200:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004202:	e853 3f00 	ldrex	r3, [r3]
 8004206:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004208:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800420a:	f023 0310 	bic.w	r3, r3, #16
 800420e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	330c      	adds	r3, #12
 8004218:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800421c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800421e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004220:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004222:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004224:	e841 2300 	strex	r3, r2, [r1]
 8004228:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800422a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1e3      	bne.n	80041f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004234:	4618      	mov	r0, r3
 8004236:	f7fe f892 	bl	800235e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2202      	movs	r2, #2
 800423e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004248:	b29b      	uxth	r3, r3
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	b29b      	uxth	r3, r3
 800424e:	4619      	mov	r1, r3
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f000 f8cf 	bl	80043f4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004256:	e0b3      	b.n	80043c0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800425c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004260:	429a      	cmp	r2, r3
 8004262:	f040 80ad 	bne.w	80043c0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800426a:	69db      	ldr	r3, [r3, #28]
 800426c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004270:	f040 80a6 	bne.w	80043c0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2202      	movs	r2, #2
 8004278:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800427e:	4619      	mov	r1, r3
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 f8b7 	bl	80043f4 <HAL_UARTEx_RxEventCallback>
      return;
 8004286:	e09b      	b.n	80043c0 <HAL_UART_IRQHandler+0x548>
 8004288:	080045f9 	.word	0x080045f9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004294:	b29b      	uxth	r3, r3
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	f000 808e 	beq.w	80043c4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80042a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 8089 	beq.w	80043c4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	330c      	adds	r3, #12
 80042b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042bc:	e853 3f00 	ldrex	r3, [r3]
 80042c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	330c      	adds	r3, #12
 80042d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80042d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80042d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042de:	e841 2300 	strex	r3, r2, [r1]
 80042e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1e3      	bne.n	80042b2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	3314      	adds	r3, #20
 80042f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f4:	e853 3f00 	ldrex	r3, [r3]
 80042f8:	623b      	str	r3, [r7, #32]
   return(result);
 80042fa:	6a3b      	ldr	r3, [r7, #32]
 80042fc:	f023 0301 	bic.w	r3, r3, #1
 8004300:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	3314      	adds	r3, #20
 800430a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800430e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004310:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004312:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004316:	e841 2300 	strex	r3, r2, [r1]
 800431a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800431c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1e3      	bne.n	80042ea <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2220      	movs	r2, #32
 8004326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	330c      	adds	r3, #12
 8004336:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	e853 3f00 	ldrex	r3, [r3]
 800433e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f023 0310 	bic.w	r3, r3, #16
 8004346:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	330c      	adds	r3, #12
 8004350:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004354:	61fa      	str	r2, [r7, #28]
 8004356:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004358:	69b9      	ldr	r1, [r7, #24]
 800435a:	69fa      	ldr	r2, [r7, #28]
 800435c:	e841 2300 	strex	r3, r2, [r1]
 8004360:	617b      	str	r3, [r7, #20]
   return(result);
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1e3      	bne.n	8004330 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800436e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004372:	4619      	mov	r1, r3
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f000 f83d 	bl	80043f4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800437a:	e023      	b.n	80043c4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800437c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004380:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004384:	2b00      	cmp	r3, #0
 8004386:	d009      	beq.n	800439c <HAL_UART_IRQHandler+0x524>
 8004388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800438c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004390:	2b00      	cmp	r3, #0
 8004392:	d003      	beq.n	800439c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f940 	bl	800461a <UART_Transmit_IT>
    return;
 800439a:	e014      	b.n	80043c6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800439c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00e      	beq.n	80043c6 <HAL_UART_IRQHandler+0x54e>
 80043a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d008      	beq.n	80043c6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f980 	bl	80046ba <UART_EndTransmit_IT>
    return;
 80043ba:	e004      	b.n	80043c6 <HAL_UART_IRQHandler+0x54e>
    return;
 80043bc:	bf00      	nop
 80043be:	e002      	b.n	80043c6 <HAL_UART_IRQHandler+0x54e>
      return;
 80043c0:	bf00      	nop
 80043c2:	e000      	b.n	80043c6 <HAL_UART_IRQHandler+0x54e>
      return;
 80043c4:	bf00      	nop
  }
}
 80043c6:	37e8      	adds	r7, #232	@ 0xe8
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043e8:	bf00      	nop
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	460b      	mov	r3, r1
 80043fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b086      	sub	sp, #24
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	603b      	str	r3, [r7, #0]
 8004418:	4613      	mov	r3, r2
 800441a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800441c:	e03b      	b.n	8004496 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800441e:	6a3b      	ldr	r3, [r7, #32]
 8004420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004424:	d037      	beq.n	8004496 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004426:	f7fd fe7d 	bl	8002124 <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	6a3a      	ldr	r2, [r7, #32]
 8004432:	429a      	cmp	r2, r3
 8004434:	d302      	bcc.n	800443c <UART_WaitOnFlagUntilTimeout+0x30>
 8004436:	6a3b      	ldr	r3, [r7, #32]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d101      	bne.n	8004440 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e03a      	b.n	80044b6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	f003 0304 	and.w	r3, r3, #4
 800444a:	2b00      	cmp	r3, #0
 800444c:	d023      	beq.n	8004496 <UART_WaitOnFlagUntilTimeout+0x8a>
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	2b80      	cmp	r3, #128	@ 0x80
 8004452:	d020      	beq.n	8004496 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	2b40      	cmp	r3, #64	@ 0x40
 8004458:	d01d      	beq.n	8004496 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0308 	and.w	r3, r3, #8
 8004464:	2b08      	cmp	r3, #8
 8004466:	d116      	bne.n	8004496 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004468:	2300      	movs	r3, #0
 800446a:	617b      	str	r3, [r7, #20]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	617b      	str	r3, [r7, #20]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	617b      	str	r3, [r7, #20]
 800447c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800447e:	68f8      	ldr	r0, [r7, #12]
 8004480:	f000 f857 	bl	8004532 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2208      	movs	r2, #8
 8004488:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e00f      	b.n	80044b6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	4013      	ands	r3, r2
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	bf0c      	ite	eq
 80044a6:	2301      	moveq	r3, #1
 80044a8:	2300      	movne	r3, #0
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	461a      	mov	r2, r3
 80044ae:	79fb      	ldrb	r3, [r7, #7]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d0b4      	beq.n	800441e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3718      	adds	r7, #24
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044be:	b480      	push	{r7}
 80044c0:	b085      	sub	sp, #20
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	60f8      	str	r0, [r7, #12]
 80044c6:	60b9      	str	r1, [r7, #8]
 80044c8:	4613      	mov	r3, r2
 80044ca:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	88fa      	ldrh	r2, [r7, #6]
 80044d6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	88fa      	ldrh	r2, [r7, #6]
 80044dc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2222      	movs	r2, #34	@ 0x22
 80044e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	691b      	ldr	r3, [r3, #16]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d007      	beq.n	8004504 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68da      	ldr	r2, [r3, #12]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004502:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	695a      	ldr	r2, [r3, #20]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f042 0201 	orr.w	r2, r2, #1
 8004512:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68da      	ldr	r2, [r3, #12]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f042 0220 	orr.w	r2, r2, #32
 8004522:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3714      	adds	r7, #20
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr

08004532 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004532:	b480      	push	{r7}
 8004534:	b095      	sub	sp, #84	@ 0x54
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	330c      	adds	r3, #12
 8004540:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004544:	e853 3f00 	ldrex	r3, [r3]
 8004548:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800454a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004550:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	330c      	adds	r3, #12
 8004558:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800455a:	643a      	str	r2, [r7, #64]	@ 0x40
 800455c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004560:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004562:	e841 2300 	strex	r3, r2, [r1]
 8004566:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1e5      	bne.n	800453a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	3314      	adds	r3, #20
 8004574:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004576:	6a3b      	ldr	r3, [r7, #32]
 8004578:	e853 3f00 	ldrex	r3, [r3]
 800457c:	61fb      	str	r3, [r7, #28]
   return(result);
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	f023 0301 	bic.w	r3, r3, #1
 8004584:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	3314      	adds	r3, #20
 800458c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800458e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004590:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004592:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004594:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004596:	e841 2300 	strex	r3, r2, [r1]
 800459a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800459c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1e5      	bne.n	800456e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d119      	bne.n	80045de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	330c      	adds	r3, #12
 80045b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	e853 3f00 	ldrex	r3, [r3]
 80045b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	f023 0310 	bic.w	r3, r3, #16
 80045c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	330c      	adds	r3, #12
 80045c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045ca:	61ba      	str	r2, [r7, #24]
 80045cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ce:	6979      	ldr	r1, [r7, #20]
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	e841 2300 	strex	r3, r2, [r1]
 80045d6:	613b      	str	r3, [r7, #16]
   return(result);
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1e5      	bne.n	80045aa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2220      	movs	r2, #32
 80045e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80045ec:	bf00      	nop
 80045ee:	3754      	adds	r7, #84	@ 0x54
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004604:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2200      	movs	r2, #0
 800460a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f7ff fee7 	bl	80043e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004612:	bf00      	nop
 8004614:	3710      	adds	r7, #16
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}

0800461a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800461a:	b480      	push	{r7}
 800461c:	b085      	sub	sp, #20
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004628:	b2db      	uxtb	r3, r3
 800462a:	2b21      	cmp	r3, #33	@ 0x21
 800462c:	d13e      	bne.n	80046ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004636:	d114      	bne.n	8004662 <UART_Transmit_IT+0x48>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d110      	bne.n	8004662 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6a1b      	ldr	r3, [r3, #32]
 8004644:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	881b      	ldrh	r3, [r3, #0]
 800464a:	461a      	mov	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004654:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	1c9a      	adds	r2, r3, #2
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	621a      	str	r2, [r3, #32]
 8004660:	e008      	b.n	8004674 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	1c59      	adds	r1, r3, #1
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6211      	str	r1, [r2, #32]
 800466c:	781a      	ldrb	r2, [r3, #0]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004678:	b29b      	uxth	r3, r3
 800467a:	3b01      	subs	r3, #1
 800467c:	b29b      	uxth	r3, r3
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	4619      	mov	r1, r3
 8004682:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004684:	2b00      	cmp	r3, #0
 8004686:	d10f      	bne.n	80046a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	68da      	ldr	r2, [r3, #12]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004696:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68da      	ldr	r2, [r3, #12]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046a8:	2300      	movs	r3, #0
 80046aa:	e000      	b.n	80046ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80046ac:	2302      	movs	r3, #2
  }
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr

080046ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046ba:	b580      	push	{r7, lr}
 80046bc:	b082      	sub	sp, #8
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68da      	ldr	r2, [r3, #12]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2220      	movs	r2, #32
 80046d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f7ff fe76 	bl	80043cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b08c      	sub	sp, #48	@ 0x30
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80046f2:	2300      	movs	r3, #0
 80046f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80046f6:	2300      	movs	r3, #0
 80046f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004700:	b2db      	uxtb	r3, r3
 8004702:	2b22      	cmp	r3, #34	@ 0x22
 8004704:	f040 80aa 	bne.w	800485c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004710:	d115      	bne.n	800473e <UART_Receive_IT+0x54>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d111      	bne.n	800473e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800471e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	b29b      	uxth	r3, r3
 8004728:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800472c:	b29a      	uxth	r2, r3
 800472e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004730:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004736:	1c9a      	adds	r2, r3, #2
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	629a      	str	r2, [r3, #40]	@ 0x28
 800473c:	e024      	b.n	8004788 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004742:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800474c:	d007      	beq.n	800475e <UART_Receive_IT+0x74>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d10a      	bne.n	800476c <UART_Receive_IT+0x82>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d106      	bne.n	800476c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	b2da      	uxtb	r2, r3
 8004766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004768:	701a      	strb	r2, [r3, #0]
 800476a:	e008      	b.n	800477e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	b2db      	uxtb	r3, r3
 8004774:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004778:	b2da      	uxtb	r2, r3
 800477a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800477c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004782:	1c5a      	adds	r2, r3, #1
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800478c:	b29b      	uxth	r3, r3
 800478e:	3b01      	subs	r3, #1
 8004790:	b29b      	uxth	r3, r3
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	4619      	mov	r1, r3
 8004796:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004798:	2b00      	cmp	r3, #0
 800479a:	d15d      	bne.n	8004858 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68da      	ldr	r2, [r3, #12]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f022 0220 	bic.w	r2, r2, #32
 80047aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68da      	ldr	r2, [r3, #12]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	695a      	ldr	r2, [r3, #20]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0201 	bic.w	r2, r2, #1
 80047ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2220      	movs	r2, #32
 80047d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d135      	bne.n	800484e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	330c      	adds	r3, #12
 80047ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	e853 3f00 	ldrex	r3, [r3]
 80047f6:	613b      	str	r3, [r7, #16]
   return(result);
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	f023 0310 	bic.w	r3, r3, #16
 80047fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	330c      	adds	r3, #12
 8004806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004808:	623a      	str	r2, [r7, #32]
 800480a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800480c:	69f9      	ldr	r1, [r7, #28]
 800480e:	6a3a      	ldr	r2, [r7, #32]
 8004810:	e841 2300 	strex	r3, r2, [r1]
 8004814:	61bb      	str	r3, [r7, #24]
   return(result);
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d1e5      	bne.n	80047e8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0310 	and.w	r3, r3, #16
 8004826:	2b10      	cmp	r3, #16
 8004828:	d10a      	bne.n	8004840 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800482a:	2300      	movs	r3, #0
 800482c:	60fb      	str	r3, [r7, #12]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	60fb      	str	r3, [r7, #12]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	60fb      	str	r3, [r7, #12]
 800483e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004844:	4619      	mov	r1, r3
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f7ff fdd4 	bl	80043f4 <HAL_UARTEx_RxEventCallback>
 800484c:	e002      	b.n	8004854 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f7fc fde2 	bl	8001418 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004854:	2300      	movs	r3, #0
 8004856:	e002      	b.n	800485e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004858:	2300      	movs	r3, #0
 800485a:	e000      	b.n	800485e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800485c:	2302      	movs	r3, #2
  }
}
 800485e:	4618      	mov	r0, r3
 8004860:	3730      	adds	r7, #48	@ 0x30
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
	...

08004868 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004868:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800486c:	b0c0      	sub	sp, #256	@ 0x100
 800486e:	af00      	add	r7, sp, #0
 8004870:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004884:	68d9      	ldr	r1, [r3, #12]
 8004886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	ea40 0301 	orr.w	r3, r0, r1
 8004890:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004896:	689a      	ldr	r2, [r3, #8]
 8004898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	431a      	orrs	r2, r3
 80048a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	431a      	orrs	r2, r3
 80048a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048ac:	69db      	ldr	r3, [r3, #28]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80048b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80048c0:	f021 010c 	bic.w	r1, r1, #12
 80048c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80048ce:	430b      	orrs	r3, r1
 80048d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80048de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048e2:	6999      	ldr	r1, [r3, #24]
 80048e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	ea40 0301 	orr.w	r3, r0, r1
 80048ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80048f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	4b8f      	ldr	r3, [pc, #572]	@ (8004b34 <UART_SetConfig+0x2cc>)
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d005      	beq.n	8004908 <UART_SetConfig+0xa0>
 80048fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	4b8d      	ldr	r3, [pc, #564]	@ (8004b38 <UART_SetConfig+0x2d0>)
 8004904:	429a      	cmp	r2, r3
 8004906:	d104      	bne.n	8004912 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004908:	f7fe fc0e 	bl	8003128 <HAL_RCC_GetPCLK2Freq>
 800490c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004910:	e003      	b.n	800491a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004912:	f7fe fbf5 	bl	8003100 <HAL_RCC_GetPCLK1Freq>
 8004916:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800491a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800491e:	69db      	ldr	r3, [r3, #28]
 8004920:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004924:	f040 810c 	bne.w	8004b40 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004928:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800492c:	2200      	movs	r2, #0
 800492e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004932:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004936:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800493a:	4622      	mov	r2, r4
 800493c:	462b      	mov	r3, r5
 800493e:	1891      	adds	r1, r2, r2
 8004940:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004942:	415b      	adcs	r3, r3
 8004944:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004946:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800494a:	4621      	mov	r1, r4
 800494c:	eb12 0801 	adds.w	r8, r2, r1
 8004950:	4629      	mov	r1, r5
 8004952:	eb43 0901 	adc.w	r9, r3, r1
 8004956:	f04f 0200 	mov.w	r2, #0
 800495a:	f04f 0300 	mov.w	r3, #0
 800495e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004962:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004966:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800496a:	4690      	mov	r8, r2
 800496c:	4699      	mov	r9, r3
 800496e:	4623      	mov	r3, r4
 8004970:	eb18 0303 	adds.w	r3, r8, r3
 8004974:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004978:	462b      	mov	r3, r5
 800497a:	eb49 0303 	adc.w	r3, r9, r3
 800497e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800498e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004992:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004996:	460b      	mov	r3, r1
 8004998:	18db      	adds	r3, r3, r3
 800499a:	653b      	str	r3, [r7, #80]	@ 0x50
 800499c:	4613      	mov	r3, r2
 800499e:	eb42 0303 	adc.w	r3, r2, r3
 80049a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80049a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80049a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80049ac:	f7fb fc14 	bl	80001d8 <__aeabi_uldivmod>
 80049b0:	4602      	mov	r2, r0
 80049b2:	460b      	mov	r3, r1
 80049b4:	4b61      	ldr	r3, [pc, #388]	@ (8004b3c <UART_SetConfig+0x2d4>)
 80049b6:	fba3 2302 	umull	r2, r3, r3, r2
 80049ba:	095b      	lsrs	r3, r3, #5
 80049bc:	011c      	lsls	r4, r3, #4
 80049be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049c2:	2200      	movs	r2, #0
 80049c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80049cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80049d0:	4642      	mov	r2, r8
 80049d2:	464b      	mov	r3, r9
 80049d4:	1891      	adds	r1, r2, r2
 80049d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80049d8:	415b      	adcs	r3, r3
 80049da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80049e0:	4641      	mov	r1, r8
 80049e2:	eb12 0a01 	adds.w	sl, r2, r1
 80049e6:	4649      	mov	r1, r9
 80049e8:	eb43 0b01 	adc.w	fp, r3, r1
 80049ec:	f04f 0200 	mov.w	r2, #0
 80049f0:	f04f 0300 	mov.w	r3, #0
 80049f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80049f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80049fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a00:	4692      	mov	sl, r2
 8004a02:	469b      	mov	fp, r3
 8004a04:	4643      	mov	r3, r8
 8004a06:	eb1a 0303 	adds.w	r3, sl, r3
 8004a0a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a0e:	464b      	mov	r3, r9
 8004a10:	eb4b 0303 	adc.w	r3, fp, r3
 8004a14:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a24:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004a28:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	18db      	adds	r3, r3, r3
 8004a30:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a32:	4613      	mov	r3, r2
 8004a34:	eb42 0303 	adc.w	r3, r2, r3
 8004a38:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a3a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004a3e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004a42:	f7fb fbc9 	bl	80001d8 <__aeabi_uldivmod>
 8004a46:	4602      	mov	r2, r0
 8004a48:	460b      	mov	r3, r1
 8004a4a:	4611      	mov	r1, r2
 8004a4c:	4b3b      	ldr	r3, [pc, #236]	@ (8004b3c <UART_SetConfig+0x2d4>)
 8004a4e:	fba3 2301 	umull	r2, r3, r3, r1
 8004a52:	095b      	lsrs	r3, r3, #5
 8004a54:	2264      	movs	r2, #100	@ 0x64
 8004a56:	fb02 f303 	mul.w	r3, r2, r3
 8004a5a:	1acb      	subs	r3, r1, r3
 8004a5c:	00db      	lsls	r3, r3, #3
 8004a5e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004a62:	4b36      	ldr	r3, [pc, #216]	@ (8004b3c <UART_SetConfig+0x2d4>)
 8004a64:	fba3 2302 	umull	r2, r3, r3, r2
 8004a68:	095b      	lsrs	r3, r3, #5
 8004a6a:	005b      	lsls	r3, r3, #1
 8004a6c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004a70:	441c      	add	r4, r3
 8004a72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a76:	2200      	movs	r2, #0
 8004a78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a7c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a80:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a84:	4642      	mov	r2, r8
 8004a86:	464b      	mov	r3, r9
 8004a88:	1891      	adds	r1, r2, r2
 8004a8a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a8c:	415b      	adcs	r3, r3
 8004a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a90:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a94:	4641      	mov	r1, r8
 8004a96:	1851      	adds	r1, r2, r1
 8004a98:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a9a:	4649      	mov	r1, r9
 8004a9c:	414b      	adcs	r3, r1
 8004a9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004aa0:	f04f 0200 	mov.w	r2, #0
 8004aa4:	f04f 0300 	mov.w	r3, #0
 8004aa8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004aac:	4659      	mov	r1, fp
 8004aae:	00cb      	lsls	r3, r1, #3
 8004ab0:	4651      	mov	r1, sl
 8004ab2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ab6:	4651      	mov	r1, sl
 8004ab8:	00ca      	lsls	r2, r1, #3
 8004aba:	4610      	mov	r0, r2
 8004abc:	4619      	mov	r1, r3
 8004abe:	4603      	mov	r3, r0
 8004ac0:	4642      	mov	r2, r8
 8004ac2:	189b      	adds	r3, r3, r2
 8004ac4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ac8:	464b      	mov	r3, r9
 8004aca:	460a      	mov	r2, r1
 8004acc:	eb42 0303 	adc.w	r3, r2, r3
 8004ad0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004ae0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004ae4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ae8:	460b      	mov	r3, r1
 8004aea:	18db      	adds	r3, r3, r3
 8004aec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004aee:	4613      	mov	r3, r2
 8004af0:	eb42 0303 	adc.w	r3, r2, r3
 8004af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004af6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004afa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004afe:	f7fb fb6b 	bl	80001d8 <__aeabi_uldivmod>
 8004b02:	4602      	mov	r2, r0
 8004b04:	460b      	mov	r3, r1
 8004b06:	4b0d      	ldr	r3, [pc, #52]	@ (8004b3c <UART_SetConfig+0x2d4>)
 8004b08:	fba3 1302 	umull	r1, r3, r3, r2
 8004b0c:	095b      	lsrs	r3, r3, #5
 8004b0e:	2164      	movs	r1, #100	@ 0x64
 8004b10:	fb01 f303 	mul.w	r3, r1, r3
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	00db      	lsls	r3, r3, #3
 8004b18:	3332      	adds	r3, #50	@ 0x32
 8004b1a:	4a08      	ldr	r2, [pc, #32]	@ (8004b3c <UART_SetConfig+0x2d4>)
 8004b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b20:	095b      	lsrs	r3, r3, #5
 8004b22:	f003 0207 	and.w	r2, r3, #7
 8004b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4422      	add	r2, r4
 8004b2e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b30:	e106      	b.n	8004d40 <UART_SetConfig+0x4d8>
 8004b32:	bf00      	nop
 8004b34:	40011000 	.word	0x40011000
 8004b38:	40011400 	.word	0x40011400
 8004b3c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b44:	2200      	movs	r2, #0
 8004b46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b4a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004b4e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004b52:	4642      	mov	r2, r8
 8004b54:	464b      	mov	r3, r9
 8004b56:	1891      	adds	r1, r2, r2
 8004b58:	6239      	str	r1, [r7, #32]
 8004b5a:	415b      	adcs	r3, r3
 8004b5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b62:	4641      	mov	r1, r8
 8004b64:	1854      	adds	r4, r2, r1
 8004b66:	4649      	mov	r1, r9
 8004b68:	eb43 0501 	adc.w	r5, r3, r1
 8004b6c:	f04f 0200 	mov.w	r2, #0
 8004b70:	f04f 0300 	mov.w	r3, #0
 8004b74:	00eb      	lsls	r3, r5, #3
 8004b76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b7a:	00e2      	lsls	r2, r4, #3
 8004b7c:	4614      	mov	r4, r2
 8004b7e:	461d      	mov	r5, r3
 8004b80:	4643      	mov	r3, r8
 8004b82:	18e3      	adds	r3, r4, r3
 8004b84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b88:	464b      	mov	r3, r9
 8004b8a:	eb45 0303 	adc.w	r3, r5, r3
 8004b8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b9e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ba2:	f04f 0200 	mov.w	r2, #0
 8004ba6:	f04f 0300 	mov.w	r3, #0
 8004baa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004bae:	4629      	mov	r1, r5
 8004bb0:	008b      	lsls	r3, r1, #2
 8004bb2:	4621      	mov	r1, r4
 8004bb4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bb8:	4621      	mov	r1, r4
 8004bba:	008a      	lsls	r2, r1, #2
 8004bbc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004bc0:	f7fb fb0a 	bl	80001d8 <__aeabi_uldivmod>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	4b60      	ldr	r3, [pc, #384]	@ (8004d4c <UART_SetConfig+0x4e4>)
 8004bca:	fba3 2302 	umull	r2, r3, r3, r2
 8004bce:	095b      	lsrs	r3, r3, #5
 8004bd0:	011c      	lsls	r4, r3, #4
 8004bd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004bdc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004be0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004be4:	4642      	mov	r2, r8
 8004be6:	464b      	mov	r3, r9
 8004be8:	1891      	adds	r1, r2, r2
 8004bea:	61b9      	str	r1, [r7, #24]
 8004bec:	415b      	adcs	r3, r3
 8004bee:	61fb      	str	r3, [r7, #28]
 8004bf0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bf4:	4641      	mov	r1, r8
 8004bf6:	1851      	adds	r1, r2, r1
 8004bf8:	6139      	str	r1, [r7, #16]
 8004bfa:	4649      	mov	r1, r9
 8004bfc:	414b      	adcs	r3, r1
 8004bfe:	617b      	str	r3, [r7, #20]
 8004c00:	f04f 0200 	mov.w	r2, #0
 8004c04:	f04f 0300 	mov.w	r3, #0
 8004c08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c0c:	4659      	mov	r1, fp
 8004c0e:	00cb      	lsls	r3, r1, #3
 8004c10:	4651      	mov	r1, sl
 8004c12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c16:	4651      	mov	r1, sl
 8004c18:	00ca      	lsls	r2, r1, #3
 8004c1a:	4610      	mov	r0, r2
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	4603      	mov	r3, r0
 8004c20:	4642      	mov	r2, r8
 8004c22:	189b      	adds	r3, r3, r2
 8004c24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c28:	464b      	mov	r3, r9
 8004c2a:	460a      	mov	r2, r1
 8004c2c:	eb42 0303 	adc.w	r3, r2, r3
 8004c30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004c3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	f04f 0300 	mov.w	r3, #0
 8004c48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004c4c:	4649      	mov	r1, r9
 8004c4e:	008b      	lsls	r3, r1, #2
 8004c50:	4641      	mov	r1, r8
 8004c52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c56:	4641      	mov	r1, r8
 8004c58:	008a      	lsls	r2, r1, #2
 8004c5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004c5e:	f7fb fabb 	bl	80001d8 <__aeabi_uldivmod>
 8004c62:	4602      	mov	r2, r0
 8004c64:	460b      	mov	r3, r1
 8004c66:	4611      	mov	r1, r2
 8004c68:	4b38      	ldr	r3, [pc, #224]	@ (8004d4c <UART_SetConfig+0x4e4>)
 8004c6a:	fba3 2301 	umull	r2, r3, r3, r1
 8004c6e:	095b      	lsrs	r3, r3, #5
 8004c70:	2264      	movs	r2, #100	@ 0x64
 8004c72:	fb02 f303 	mul.w	r3, r2, r3
 8004c76:	1acb      	subs	r3, r1, r3
 8004c78:	011b      	lsls	r3, r3, #4
 8004c7a:	3332      	adds	r3, #50	@ 0x32
 8004c7c:	4a33      	ldr	r2, [pc, #204]	@ (8004d4c <UART_SetConfig+0x4e4>)
 8004c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c82:	095b      	lsrs	r3, r3, #5
 8004c84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c88:	441c      	add	r4, r3
 8004c8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c8e:	2200      	movs	r2, #0
 8004c90:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c92:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c94:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c98:	4642      	mov	r2, r8
 8004c9a:	464b      	mov	r3, r9
 8004c9c:	1891      	adds	r1, r2, r2
 8004c9e:	60b9      	str	r1, [r7, #8]
 8004ca0:	415b      	adcs	r3, r3
 8004ca2:	60fb      	str	r3, [r7, #12]
 8004ca4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ca8:	4641      	mov	r1, r8
 8004caa:	1851      	adds	r1, r2, r1
 8004cac:	6039      	str	r1, [r7, #0]
 8004cae:	4649      	mov	r1, r9
 8004cb0:	414b      	adcs	r3, r1
 8004cb2:	607b      	str	r3, [r7, #4]
 8004cb4:	f04f 0200 	mov.w	r2, #0
 8004cb8:	f04f 0300 	mov.w	r3, #0
 8004cbc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004cc0:	4659      	mov	r1, fp
 8004cc2:	00cb      	lsls	r3, r1, #3
 8004cc4:	4651      	mov	r1, sl
 8004cc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cca:	4651      	mov	r1, sl
 8004ccc:	00ca      	lsls	r2, r1, #3
 8004cce:	4610      	mov	r0, r2
 8004cd0:	4619      	mov	r1, r3
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	4642      	mov	r2, r8
 8004cd6:	189b      	adds	r3, r3, r2
 8004cd8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004cda:	464b      	mov	r3, r9
 8004cdc:	460a      	mov	r2, r1
 8004cde:	eb42 0303 	adc.w	r3, r2, r3
 8004ce2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	663b      	str	r3, [r7, #96]	@ 0x60
 8004cee:	667a      	str	r2, [r7, #100]	@ 0x64
 8004cf0:	f04f 0200 	mov.w	r2, #0
 8004cf4:	f04f 0300 	mov.w	r3, #0
 8004cf8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004cfc:	4649      	mov	r1, r9
 8004cfe:	008b      	lsls	r3, r1, #2
 8004d00:	4641      	mov	r1, r8
 8004d02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d06:	4641      	mov	r1, r8
 8004d08:	008a      	lsls	r2, r1, #2
 8004d0a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004d0e:	f7fb fa63 	bl	80001d8 <__aeabi_uldivmod>
 8004d12:	4602      	mov	r2, r0
 8004d14:	460b      	mov	r3, r1
 8004d16:	4b0d      	ldr	r3, [pc, #52]	@ (8004d4c <UART_SetConfig+0x4e4>)
 8004d18:	fba3 1302 	umull	r1, r3, r3, r2
 8004d1c:	095b      	lsrs	r3, r3, #5
 8004d1e:	2164      	movs	r1, #100	@ 0x64
 8004d20:	fb01 f303 	mul.w	r3, r1, r3
 8004d24:	1ad3      	subs	r3, r2, r3
 8004d26:	011b      	lsls	r3, r3, #4
 8004d28:	3332      	adds	r3, #50	@ 0x32
 8004d2a:	4a08      	ldr	r2, [pc, #32]	@ (8004d4c <UART_SetConfig+0x4e4>)
 8004d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d30:	095b      	lsrs	r3, r3, #5
 8004d32:	f003 020f 	and.w	r2, r3, #15
 8004d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4422      	add	r2, r4
 8004d3e:	609a      	str	r2, [r3, #8]
}
 8004d40:	bf00      	nop
 8004d42:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004d46:	46bd      	mov	sp, r7
 8004d48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d4c:	51eb851f 	.word	0x51eb851f

08004d50 <memset>:
 8004d50:	4402      	add	r2, r0
 8004d52:	4603      	mov	r3, r0
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d100      	bne.n	8004d5a <memset+0xa>
 8004d58:	4770      	bx	lr
 8004d5a:	f803 1b01 	strb.w	r1, [r3], #1
 8004d5e:	e7f9      	b.n	8004d54 <memset+0x4>

08004d60 <__libc_init_array>:
 8004d60:	b570      	push	{r4, r5, r6, lr}
 8004d62:	4d0d      	ldr	r5, [pc, #52]	@ (8004d98 <__libc_init_array+0x38>)
 8004d64:	4c0d      	ldr	r4, [pc, #52]	@ (8004d9c <__libc_init_array+0x3c>)
 8004d66:	1b64      	subs	r4, r4, r5
 8004d68:	10a4      	asrs	r4, r4, #2
 8004d6a:	2600      	movs	r6, #0
 8004d6c:	42a6      	cmp	r6, r4
 8004d6e:	d109      	bne.n	8004d84 <__libc_init_array+0x24>
 8004d70:	4d0b      	ldr	r5, [pc, #44]	@ (8004da0 <__libc_init_array+0x40>)
 8004d72:	4c0c      	ldr	r4, [pc, #48]	@ (8004da4 <__libc_init_array+0x44>)
 8004d74:	f000 f826 	bl	8004dc4 <_init>
 8004d78:	1b64      	subs	r4, r4, r5
 8004d7a:	10a4      	asrs	r4, r4, #2
 8004d7c:	2600      	movs	r6, #0
 8004d7e:	42a6      	cmp	r6, r4
 8004d80:	d105      	bne.n	8004d8e <__libc_init_array+0x2e>
 8004d82:	bd70      	pop	{r4, r5, r6, pc}
 8004d84:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d88:	4798      	blx	r3
 8004d8a:	3601      	adds	r6, #1
 8004d8c:	e7ee      	b.n	8004d6c <__libc_init_array+0xc>
 8004d8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d92:	4798      	blx	r3
 8004d94:	3601      	adds	r6, #1
 8004d96:	e7f2      	b.n	8004d7e <__libc_init_array+0x1e>
 8004d98:	08004e28 	.word	0x08004e28
 8004d9c:	08004e28 	.word	0x08004e28
 8004da0:	08004e28 	.word	0x08004e28
 8004da4:	08004e2c 	.word	0x08004e2c

08004da8 <memcpy>:
 8004da8:	440a      	add	r2, r1
 8004daa:	4291      	cmp	r1, r2
 8004dac:	f100 33ff 	add.w	r3, r0, #4294967295
 8004db0:	d100      	bne.n	8004db4 <memcpy+0xc>
 8004db2:	4770      	bx	lr
 8004db4:	b510      	push	{r4, lr}
 8004db6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004dbe:	4291      	cmp	r1, r2
 8004dc0:	d1f9      	bne.n	8004db6 <memcpy+0xe>
 8004dc2:	bd10      	pop	{r4, pc}

08004dc4 <_init>:
 8004dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dc6:	bf00      	nop
 8004dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dca:	bc08      	pop	{r3}
 8004dcc:	469e      	mov	lr, r3
 8004dce:	4770      	bx	lr

08004dd0 <_fini>:
 8004dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dd2:	bf00      	nop
 8004dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dd6:	bc08      	pop	{r3}
 8004dd8:	469e      	mov	lr, r3
 8004dda:	4770      	bx	lr
