{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 10:06:56 2018 " "Info: Processing started: Thu Dec 20 10:06:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mem4b -c Mem4b --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mem4b -c Mem4b --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iKEY\[0\] " "Info: Assuming node \"iKEY\[0\]\" is an undefined clock" {  } { { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iKEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "iKEY\[0\] memory memory RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0 RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"iKEY\[0\]\" Internal fmax is restricted to 200.0 MHz between source memory \"RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X37_Y50 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y50; Fanout = 1; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X37_Y50 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X37_Y50; Fanout = 0; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 2.927 ns + Shortest memory " "Info: + Shortest clock path from clock \"iKEY\[0\]\" to destination memory is 2.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iKEY\[0\] 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns iKEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'iKEY\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iKEY[0] iKEY[0]~clkctrl } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.635 ns) 2.927 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X37_Y50 0 " "Info: 3: + IC(1.189 ns) + CELL(0.635 ns) = 2.927 ns; Loc. = M4K_X37_Y50; Fanout = 0; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.624 ns ( 55.48 % ) " "Info: Total cell delay = 1.624 ns ( 55.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 44.52 % ) " "Info: Total interconnect delay = 1.303 ns ( 44.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { iKEY[0] iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { iKEY[0] {} iKEY[0]~combout {} iKEY[0]~clkctrl {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.189ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 2.952 ns - Longest memory " "Info: - Longest clock path from clock \"iKEY\[0\]\" to source memory is 2.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iKEY\[0\] 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns iKEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'iKEY\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iKEY[0] iKEY[0]~clkctrl } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.660 ns) 2.952 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X37_Y50 1 " "Info: 3: + IC(1.189 ns) + CELL(0.660 ns) = 2.952 ns; Loc. = M4K_X37_Y50; Fanout = 1; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 55.86 % ) " "Info: Total cell delay = 1.649 ns ( 55.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 44.14 % ) " "Info: Total interconnect delay = 1.303 ns ( 44.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.952 ns" { iKEY[0] iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.952 ns" { iKEY[0] {} iKEY[0]~combout {} iKEY[0]~clkctrl {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.189ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { iKEY[0] iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { iKEY[0] {} iKEY[0]~combout {} iKEY[0]~clkctrl {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.189ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.952 ns" { iKEY[0] iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.952 ns" { iKEY[0] {} iKEY[0]~combout {} iKEY[0]~clkctrl {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.189ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { iKEY[0] iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { iKEY[0] {} iKEY[0]~combout {} iKEY[0]~clkctrl {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.189ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.952 ns" { iKEY[0] iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.952 ns" { iKEY[0] {} iKEY[0]~combout {} iKEY[0]~clkctrl {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.189ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg2 iSW\[2\] iKEY\[0\] 3.461 ns memory " "Info: tsu for memory \"RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"iSW\[2\]\", clock pin = \"iKEY\[0\]\") is 3.461 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.379 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns iSW\[2\] 1 PIN PIN_B14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B14; Fanout = 8; PIN Node = 'iSW\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[2] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.387 ns) + CELL(0.142 ns) 6.379 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X37_Y50 4 " "Info: 2: + IC(5.387 ns) + CELL(0.142 ns) = 6.379 ns; Loc. = M4K_X37_Y50; Fanout = 4; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.529 ns" { iSW[2] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.992 ns ( 15.55 % ) " "Info: Total cell delay = 0.992 ns ( 15.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.387 ns ( 84.45 % ) " "Info: Total interconnect delay = 5.387 ns ( 84.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.379 ns" { iSW[2] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.379 ns" { iSW[2] {} iSW[2]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 5.387ns } { 0.000ns 0.850ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 2.953 ns - Shortest memory " "Info: - Shortest clock path from clock \"iKEY\[0\]\" to destination memory is 2.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iKEY\[0\] 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns iKEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'iKEY\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iKEY[0] iKEY[0]~clkctrl } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.661 ns) 2.953 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X37_Y50 4 " "Info: 3: + IC(1.189 ns) + CELL(0.661 ns) = 2.953 ns; Loc. = M4K_X37_Y50; Fanout = 4; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 55.88 % ) " "Info: Total cell delay = 1.650 ns ( 55.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 44.12 % ) " "Info: Total interconnect delay = 1.303 ns ( 44.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { iKEY[0] iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { iKEY[0] {} iKEY[0]~combout {} iKEY[0]~clkctrl {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.114ns 1.189ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.379 ns" { iSW[2] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.379 ns" { iSW[2] {} iSW[2]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 5.387ns } { 0.000ns 0.850ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { iKEY[0] iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { iKEY[0] {} iKEY[0]~combout {} iKEY[0]~clkctrl {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.114ns 1.189ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iKEY\[0\] oHEX2_D\[4\] RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_we_reg 12.386 ns memory " "Info: tco from clock \"iKEY\[0\]\" to destination pin \"oHEX2_D\[4\]\" through memory \"RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_we_reg\" is 12.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 2.953 ns + Longest memory " "Info: + Longest clock path from clock \"iKEY\[0\]\" to source memory is 2.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iKEY\[0\] 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns iKEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'iKEY\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iKEY[0] iKEY[0]~clkctrl } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.661 ns) 2.953 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X37_Y50 4 " "Info: 3: + IC(1.189 ns) + CELL(0.661 ns) = 2.953 ns; Loc. = M4K_X37_Y50; Fanout = 4; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 55.88 % ) " "Info: Total cell delay = 1.650 ns ( 55.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 44.12 % ) " "Info: Total interconnect delay = 1.303 ns ( 44.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { iKEY[0] iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { iKEY[0] {} iKEY[0]~combout {} iKEY[0]~clkctrl {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.114ns 1.189ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.224 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X37_Y50 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y50; Fanout = 4; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|q_a\[2\] 2 MEM M4K_X37_Y50 7 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X37_Y50; Fanout = 7; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.438 ns) 4.149 ns BinToHex4:bin3\|oHEX0_D\[4\]~4 3 COMB LCCOMB_X33_Y50_N16 1 " "Info: 3: + IC(0.718 ns) + CELL(0.438 ns) = 4.149 ns; Loc. = LCCOMB_X33_Y50_N16; Fanout = 1; COMB Node = 'BinToHex4:bin3\|oHEX0_D\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2] BinToHex4:bin3|oHEX0_D[4]~4 } "NODE_NAME" } } { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(2.612 ns) 9.224 ns oHEX2_D\[4\] 4 PIN PIN_H7 0 " "Info: 4: + IC(2.463 ns) + CELL(2.612 ns) = 9.224 ns; Loc. = PIN_H7; Fanout = 0; PIN Node = 'oHEX2_D\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { BinToHex4:bin3|oHEX0_D[4]~4 oHEX2_D[4] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.043 ns ( 65.51 % ) " "Info: Total cell delay = 6.043 ns ( 65.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.181 ns ( 34.49 % ) " "Info: Total interconnect delay = 3.181 ns ( 34.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.224 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2] BinToHex4:bin3|oHEX0_D[4]~4 oHEX2_D[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.224 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2] {} BinToHex4:bin3|oHEX0_D[4]~4 {} oHEX2_D[4] {} } { 0.000ns 0.000ns 0.718ns 2.463ns } { 0.000ns 2.993ns 0.438ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { iKEY[0] iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { iKEY[0] {} iKEY[0]~combout {} iKEY[0]~clkctrl {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.114ns 1.189ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.224 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2] BinToHex4:bin3|oHEX0_D[4]~4 oHEX2_D[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.224 ns" { RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_we_reg {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|q_a[2] {} BinToHex4:bin3|oHEX0_D[4]~4 {} oHEX2_D[4] {} } { 0.000ns 0.000ns 0.718ns 2.463ns } { 0.000ns 2.993ns 0.438ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSW\[4\] oHEX1_D\[4\] 10.236 ns Longest " "Info: Longest tpd from source pin \"iSW\[4\]\" to destination pin \"oHEX1_D\[4\]\" is 10.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns iSW\[4\] 1 PIN PIN_E14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E14; Fanout = 8; PIN Node = 'iSW\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[4] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.164 ns) + CELL(0.420 ns) 6.414 ns BinToHex4:bin2\|oHEX0_D\[4\]~4 2 COMB LCCOMB_X36_Y50_N24 1 " "Info: 2: + IC(5.164 ns) + CELL(0.420 ns) = 6.414 ns; Loc. = LCCOMB_X36_Y50_N24; Fanout = 1; COMB Node = 'BinToHex4:bin2\|oHEX0_D\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.584 ns" { iSW[4] BinToHex4:bin2|oHEX0_D[4]~4 } "NODE_NAME" } } { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(2.778 ns) 10.236 ns oHEX1_D\[4\] 3 PIN PIN_D15 0 " "Info: 3: + IC(1.044 ns) + CELL(2.778 ns) = 10.236 ns; Loc. = PIN_D15; Fanout = 0; PIN Node = 'oHEX1_D\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.822 ns" { BinToHex4:bin2|oHEX0_D[4]~4 oHEX1_D[4] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.028 ns ( 39.35 % ) " "Info: Total cell delay = 4.028 ns ( 39.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.208 ns ( 60.65 % ) " "Info: Total interconnect delay = 6.208 ns ( 60.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.236 ns" { iSW[4] BinToHex4:bin2|oHEX0_D[4]~4 oHEX1_D[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.236 ns" { iSW[4] {} iSW[4]~combout {} BinToHex4:bin2|oHEX0_D[4]~4 {} oHEX1_D[4] {} } { 0.000ns 0.000ns 5.164ns 1.044ns } { 0.000ns 0.830ns 0.420ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg3 iSW\[3\] iKEY\[0\] 0.651 ns memory " "Info: th for memory \"RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"iSW\[3\]\", clock pin = \"iKEY\[0\]\") is 0.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 2.953 ns + Longest memory " "Info: + Longest clock path from clock \"iKEY\[0\]\" to destination memory is 2.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iKEY\[0\] 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns iKEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'iKEY\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iKEY[0] iKEY[0]~clkctrl } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.661 ns) 2.953 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X37_Y50 4 " "Info: 3: + IC(1.189 ns) + CELL(0.661 ns) = 2.953 ns; Loc. = M4K_X37_Y50; Fanout = 4; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 55.88 % ) " "Info: Total cell delay = 1.650 ns ( 55.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 44.12 % ) " "Info: Total interconnect delay = 1.303 ns ( 44.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { iKEY[0] iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { iKEY[0] {} iKEY[0]~combout {} iKEY[0]~clkctrl {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.114ns 1.189ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.536 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iSW\[3\] 1 PIN PIN_H15 8 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 8; PIN Node = 'iSW\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[3] } "NODE_NAME" } } { "Mem4b.vhd" "" { Text "C:/altera/luizagianshiro/Mem4b/Mem4b.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.142 ns) 2.536 ns RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M4K_X37_Y50 4 " "Info: 2: + IC(1.435 ns) + CELL(0.142 ns) = 2.536 ns; Loc. = M4K_X37_Y50; Fanout = 4; MEM Node = 'RAM1Port:RAM\|altsyncram:altsyncram_component\|altsyncram_alc1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { iSW[3] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_alc1.tdf" "" { Text "C:/altera/luizagianshiro/Mem4b/db/altsyncram_alc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.101 ns ( 43.41 % ) " "Info: Total cell delay = 1.101 ns ( 43.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.435 ns ( 56.59 % ) " "Info: Total interconnect delay = 1.435 ns ( 56.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { iSW[3] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.536 ns" { iSW[3] {} iSW[3]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.435ns } { 0.000ns 0.959ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { iKEY[0] iKEY[0]~clkctrl RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { iKEY[0] {} iKEY[0]~combout {} iKEY[0]~clkctrl {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.114ns 1.189ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { iSW[3] RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.536 ns" { iSW[3] {} iSW[3]~combout {} RAM1Port:RAM|altsyncram:altsyncram_component|altsyncram_alc1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.435ns } { 0.000ns 0.959ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 10:06:56 2018 " "Info: Processing ended: Thu Dec 20 10:06:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
