
Hello_World2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c9a0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  0800cb30  0800cb30  0000db30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce48  0800ce48  0000e15c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ce48  0800ce48  0000de48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce50  0800ce50  0000e15c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ce50  0800ce50  0000de50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ce54  0800ce54  0000de54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  20000000  0800ce58  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e15c  2**0
                  CONTENTS
 10 .bss          000195c0  20000160  20000160  0000e160  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20019720  20019720  0000e160  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e15c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016a46  00000000  00000000  0000e18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003da7  00000000  00000000  00024bd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001420  00000000  00000000  00028980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f4a  00000000  00000000  00029da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025470  00000000  00000000  0002acea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ada5  00000000  00000000  0005015a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdc1e  00000000  00000000  0006aeff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00138b1d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005ef0  00000000  00000000  00138b60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000044  00000000  00000000  0013ea50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000160 	.word	0x20000160
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cb18 	.word	0x0800cb18

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000164 	.word	0x20000164
 80001cc:	0800cb18 	.word	0x0800cb18

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_uldivmod>:
 8000c0c:	b953      	cbnz	r3, 8000c24 <__aeabi_uldivmod+0x18>
 8000c0e:	b94a      	cbnz	r2, 8000c24 <__aeabi_uldivmod+0x18>
 8000c10:	2900      	cmp	r1, #0
 8000c12:	bf08      	it	eq
 8000c14:	2800      	cmpeq	r0, #0
 8000c16:	bf1c      	itt	ne
 8000c18:	f04f 31ff 	movne.w	r1, #4294967295
 8000c1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c20:	f000 b988 	b.w	8000f34 <__aeabi_idiv0>
 8000c24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c2c:	f000 f806 	bl	8000c3c <__udivmoddi4>
 8000c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c38:	b004      	add	sp, #16
 8000c3a:	4770      	bx	lr

08000c3c <__udivmoddi4>:
 8000c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c40:	9d08      	ldr	r5, [sp, #32]
 8000c42:	468e      	mov	lr, r1
 8000c44:	4604      	mov	r4, r0
 8000c46:	4688      	mov	r8, r1
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d14a      	bne.n	8000ce2 <__udivmoddi4+0xa6>
 8000c4c:	428a      	cmp	r2, r1
 8000c4e:	4617      	mov	r7, r2
 8000c50:	d962      	bls.n	8000d18 <__udivmoddi4+0xdc>
 8000c52:	fab2 f682 	clz	r6, r2
 8000c56:	b14e      	cbz	r6, 8000c6c <__udivmoddi4+0x30>
 8000c58:	f1c6 0320 	rsb	r3, r6, #32
 8000c5c:	fa01 f806 	lsl.w	r8, r1, r6
 8000c60:	fa20 f303 	lsr.w	r3, r0, r3
 8000c64:	40b7      	lsls	r7, r6
 8000c66:	ea43 0808 	orr.w	r8, r3, r8
 8000c6a:	40b4      	lsls	r4, r6
 8000c6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c70:	fa1f fc87 	uxth.w	ip, r7
 8000c74:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c78:	0c23      	lsrs	r3, r4, #16
 8000c7a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c7e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c82:	fb01 f20c 	mul.w	r2, r1, ip
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d909      	bls.n	8000c9e <__udivmoddi4+0x62>
 8000c8a:	18fb      	adds	r3, r7, r3
 8000c8c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c90:	f080 80ea 	bcs.w	8000e68 <__udivmoddi4+0x22c>
 8000c94:	429a      	cmp	r2, r3
 8000c96:	f240 80e7 	bls.w	8000e68 <__udivmoddi4+0x22c>
 8000c9a:	3902      	subs	r1, #2
 8000c9c:	443b      	add	r3, r7
 8000c9e:	1a9a      	subs	r2, r3, r2
 8000ca0:	b2a3      	uxth	r3, r4
 8000ca2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000caa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cae:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cb2:	459c      	cmp	ip, r3
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0x8e>
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cbc:	f080 80d6 	bcs.w	8000e6c <__udivmoddi4+0x230>
 8000cc0:	459c      	cmp	ip, r3
 8000cc2:	f240 80d3 	bls.w	8000e6c <__udivmoddi4+0x230>
 8000cc6:	443b      	add	r3, r7
 8000cc8:	3802      	subs	r0, #2
 8000cca:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cce:	eba3 030c 	sub.w	r3, r3, ip
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	b11d      	cbz	r5, 8000cde <__udivmoddi4+0xa2>
 8000cd6:	40f3      	lsrs	r3, r6
 8000cd8:	2200      	movs	r2, #0
 8000cda:	e9c5 3200 	strd	r3, r2, [r5]
 8000cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d905      	bls.n	8000cf2 <__udivmoddi4+0xb6>
 8000ce6:	b10d      	cbz	r5, 8000cec <__udivmoddi4+0xb0>
 8000ce8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cec:	2100      	movs	r1, #0
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e7f5      	b.n	8000cde <__udivmoddi4+0xa2>
 8000cf2:	fab3 f183 	clz	r1, r3
 8000cf6:	2900      	cmp	r1, #0
 8000cf8:	d146      	bne.n	8000d88 <__udivmoddi4+0x14c>
 8000cfa:	4573      	cmp	r3, lr
 8000cfc:	d302      	bcc.n	8000d04 <__udivmoddi4+0xc8>
 8000cfe:	4282      	cmp	r2, r0
 8000d00:	f200 8105 	bhi.w	8000f0e <__udivmoddi4+0x2d2>
 8000d04:	1a84      	subs	r4, r0, r2
 8000d06:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	4690      	mov	r8, r2
 8000d0e:	2d00      	cmp	r5, #0
 8000d10:	d0e5      	beq.n	8000cde <__udivmoddi4+0xa2>
 8000d12:	e9c5 4800 	strd	r4, r8, [r5]
 8000d16:	e7e2      	b.n	8000cde <__udivmoddi4+0xa2>
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f000 8090 	beq.w	8000e3e <__udivmoddi4+0x202>
 8000d1e:	fab2 f682 	clz	r6, r2
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f040 80a4 	bne.w	8000e70 <__udivmoddi4+0x234>
 8000d28:	1a8a      	subs	r2, r1, r2
 8000d2a:	0c03      	lsrs	r3, r0, #16
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	b280      	uxth	r0, r0
 8000d32:	b2bc      	uxth	r4, r7
 8000d34:	2101      	movs	r1, #1
 8000d36:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d3a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d42:	fb04 f20c 	mul.w	r2, r4, ip
 8000d46:	429a      	cmp	r2, r3
 8000d48:	d907      	bls.n	8000d5a <__udivmoddi4+0x11e>
 8000d4a:	18fb      	adds	r3, r7, r3
 8000d4c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d50:	d202      	bcs.n	8000d58 <__udivmoddi4+0x11c>
 8000d52:	429a      	cmp	r2, r3
 8000d54:	f200 80e0 	bhi.w	8000f18 <__udivmoddi4+0x2dc>
 8000d58:	46c4      	mov	ip, r8
 8000d5a:	1a9b      	subs	r3, r3, r2
 8000d5c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d60:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d64:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d68:	fb02 f404 	mul.w	r4, r2, r4
 8000d6c:	429c      	cmp	r4, r3
 8000d6e:	d907      	bls.n	8000d80 <__udivmoddi4+0x144>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d76:	d202      	bcs.n	8000d7e <__udivmoddi4+0x142>
 8000d78:	429c      	cmp	r4, r3
 8000d7a:	f200 80ca 	bhi.w	8000f12 <__udivmoddi4+0x2d6>
 8000d7e:	4602      	mov	r2, r0
 8000d80:	1b1b      	subs	r3, r3, r4
 8000d82:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d86:	e7a5      	b.n	8000cd4 <__udivmoddi4+0x98>
 8000d88:	f1c1 0620 	rsb	r6, r1, #32
 8000d8c:	408b      	lsls	r3, r1
 8000d8e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d92:	431f      	orrs	r7, r3
 8000d94:	fa0e f401 	lsl.w	r4, lr, r1
 8000d98:	fa20 f306 	lsr.w	r3, r0, r6
 8000d9c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000da0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000da4:	4323      	orrs	r3, r4
 8000da6:	fa00 f801 	lsl.w	r8, r0, r1
 8000daa:	fa1f fc87 	uxth.w	ip, r7
 8000dae:	fbbe f0f9 	udiv	r0, lr, r9
 8000db2:	0c1c      	lsrs	r4, r3, #16
 8000db4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000db8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dbc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc6:	d909      	bls.n	8000ddc <__udivmoddi4+0x1a0>
 8000dc8:	193c      	adds	r4, r7, r4
 8000dca:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dce:	f080 809c 	bcs.w	8000f0a <__udivmoddi4+0x2ce>
 8000dd2:	45a6      	cmp	lr, r4
 8000dd4:	f240 8099 	bls.w	8000f0a <__udivmoddi4+0x2ce>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	443c      	add	r4, r7
 8000ddc:	eba4 040e 	sub.w	r4, r4, lr
 8000de0:	fa1f fe83 	uxth.w	lr, r3
 8000de4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de8:	fb09 4413 	mls	r4, r9, r3, r4
 8000dec:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000df0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df4:	45a4      	cmp	ip, r4
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1ce>
 8000df8:	193c      	adds	r4, r7, r4
 8000dfa:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dfe:	f080 8082 	bcs.w	8000f06 <__udivmoddi4+0x2ca>
 8000e02:	45a4      	cmp	ip, r4
 8000e04:	d97f      	bls.n	8000f06 <__udivmoddi4+0x2ca>
 8000e06:	3b02      	subs	r3, #2
 8000e08:	443c      	add	r4, r7
 8000e0a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e0e:	eba4 040c 	sub.w	r4, r4, ip
 8000e12:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e16:	4564      	cmp	r4, ip
 8000e18:	4673      	mov	r3, lr
 8000e1a:	46e1      	mov	r9, ip
 8000e1c:	d362      	bcc.n	8000ee4 <__udivmoddi4+0x2a8>
 8000e1e:	d05f      	beq.n	8000ee0 <__udivmoddi4+0x2a4>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x1fe>
 8000e22:	ebb8 0203 	subs.w	r2, r8, r3
 8000e26:	eb64 0409 	sbc.w	r4, r4, r9
 8000e2a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2e:	fa22 f301 	lsr.w	r3, r2, r1
 8000e32:	431e      	orrs	r6, r3
 8000e34:	40cc      	lsrs	r4, r1
 8000e36:	e9c5 6400 	strd	r6, r4, [r5]
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	e74f      	b.n	8000cde <__udivmoddi4+0xa2>
 8000e3e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e42:	0c01      	lsrs	r1, r0, #16
 8000e44:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e48:	b280      	uxth	r0, r0
 8000e4a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e4e:	463b      	mov	r3, r7
 8000e50:	4638      	mov	r0, r7
 8000e52:	463c      	mov	r4, r7
 8000e54:	46b8      	mov	r8, r7
 8000e56:	46be      	mov	lr, r7
 8000e58:	2620      	movs	r6, #32
 8000e5a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e5e:	eba2 0208 	sub.w	r2, r2, r8
 8000e62:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e66:	e766      	b.n	8000d36 <__udivmoddi4+0xfa>
 8000e68:	4601      	mov	r1, r0
 8000e6a:	e718      	b.n	8000c9e <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e72c      	b.n	8000cca <__udivmoddi4+0x8e>
 8000e70:	f1c6 0220 	rsb	r2, r6, #32
 8000e74:	fa2e f302 	lsr.w	r3, lr, r2
 8000e78:	40b7      	lsls	r7, r6
 8000e7a:	40b1      	lsls	r1, r6
 8000e7c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e80:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e84:	430a      	orrs	r2, r1
 8000e86:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e8a:	b2bc      	uxth	r4, r7
 8000e8c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e90:	0c11      	lsrs	r1, r2, #16
 8000e92:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e96:	fb08 f904 	mul.w	r9, r8, r4
 8000e9a:	40b0      	lsls	r0, r6
 8000e9c:	4589      	cmp	r9, r1
 8000e9e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ea2:	b280      	uxth	r0, r0
 8000ea4:	d93e      	bls.n	8000f24 <__udivmoddi4+0x2e8>
 8000ea6:	1879      	adds	r1, r7, r1
 8000ea8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000eac:	d201      	bcs.n	8000eb2 <__udivmoddi4+0x276>
 8000eae:	4589      	cmp	r9, r1
 8000eb0:	d81f      	bhi.n	8000ef2 <__udivmoddi4+0x2b6>
 8000eb2:	eba1 0109 	sub.w	r1, r1, r9
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fb09 f804 	mul.w	r8, r9, r4
 8000ebe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ec2:	b292      	uxth	r2, r2
 8000ec4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ec8:	4542      	cmp	r2, r8
 8000eca:	d229      	bcs.n	8000f20 <__udivmoddi4+0x2e4>
 8000ecc:	18ba      	adds	r2, r7, r2
 8000ece:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ed2:	d2c4      	bcs.n	8000e5e <__udivmoddi4+0x222>
 8000ed4:	4542      	cmp	r2, r8
 8000ed6:	d2c2      	bcs.n	8000e5e <__udivmoddi4+0x222>
 8000ed8:	f1a9 0102 	sub.w	r1, r9, #2
 8000edc:	443a      	add	r2, r7
 8000ede:	e7be      	b.n	8000e5e <__udivmoddi4+0x222>
 8000ee0:	45f0      	cmp	r8, lr
 8000ee2:	d29d      	bcs.n	8000e20 <__udivmoddi4+0x1e4>
 8000ee4:	ebbe 0302 	subs.w	r3, lr, r2
 8000ee8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eec:	3801      	subs	r0, #1
 8000eee:	46e1      	mov	r9, ip
 8000ef0:	e796      	b.n	8000e20 <__udivmoddi4+0x1e4>
 8000ef2:	eba7 0909 	sub.w	r9, r7, r9
 8000ef6:	4449      	add	r1, r9
 8000ef8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000efc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f00:	fb09 f804 	mul.w	r8, r9, r4
 8000f04:	e7db      	b.n	8000ebe <__udivmoddi4+0x282>
 8000f06:	4673      	mov	r3, lr
 8000f08:	e77f      	b.n	8000e0a <__udivmoddi4+0x1ce>
 8000f0a:	4650      	mov	r0, sl
 8000f0c:	e766      	b.n	8000ddc <__udivmoddi4+0x1a0>
 8000f0e:	4608      	mov	r0, r1
 8000f10:	e6fd      	b.n	8000d0e <__udivmoddi4+0xd2>
 8000f12:	443b      	add	r3, r7
 8000f14:	3a02      	subs	r2, #2
 8000f16:	e733      	b.n	8000d80 <__udivmoddi4+0x144>
 8000f18:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f1c:	443b      	add	r3, r7
 8000f1e:	e71c      	b.n	8000d5a <__udivmoddi4+0x11e>
 8000f20:	4649      	mov	r1, r9
 8000f22:	e79c      	b.n	8000e5e <__udivmoddi4+0x222>
 8000f24:	eba1 0109 	sub.w	r1, r1, r9
 8000f28:	46c4      	mov	ip, r8
 8000f2a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2e:	fb09 f804 	mul.w	r8, r9, r4
 8000f32:	e7c4      	b.n	8000ebe <__udivmoddi4+0x282>

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f40:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f44:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000f48:	f003 0301 	and.w	r3, r3, #1
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d013      	beq.n	8000f78 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f50:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f54:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000f58:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d00b      	beq.n	8000f78 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f60:	e000      	b.n	8000f64 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f62:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f64:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d0f9      	beq.n	8000f62 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f6e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000f78:	687b      	ldr	r3, [r7, #4]
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
	...

08000f88 <HAL_I2S_TxHalfCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	outBufPtr = &dacData[0];
 8000f90:	4b05      	ldr	r3, [pc, #20]	@ (8000fa8 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8000f92:	4a06      	ldr	r2, [pc, #24]	@ (8000fac <HAL_I2S_TxHalfCpltCallback+0x24>)
 8000f94:	601a      	str	r2, [r3, #0]
	dataReadyFlag = 1;
 8000f96:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <HAL_I2S_TxHalfCpltCallback+0x28>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	701a      	strb	r2, [r3, #0]
}
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	20000000 	.word	0x20000000
 8000fac:	200002d0 	.word	0x200002d0
 8000fb0:	200179d0 	.word	0x200179d0

08000fb4 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
	outBufPtr = &dacData[BUFFER_SIZE / 2];
 8000fbc:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <HAL_I2S_TxCpltCallback+0x20>)
 8000fbe:	4a06      	ldr	r2, [pc, #24]	@ (8000fd8 <HAL_I2S_TxCpltCallback+0x24>)
 8000fc0:	601a      	str	r2, [r3, #0]

	dataReadyFlag = 1;
 8000fc2:	4b06      	ldr	r3, [pc, #24]	@ (8000fdc <HAL_I2S_TxCpltCallback+0x28>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	701a      	strb	r2, [r3, #0]
}
 8000fc8:	bf00      	nop
 8000fca:	370c      	adds	r7, #12
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr
 8000fd4:	20000000 	.word	0x20000000
 8000fd8:	2000be50 	.word	0x2000be50
 8000fdc:	200179d0 	.word	0x200179d0

08000fe0 <processData>:

void processData() {
 8000fe0:	b5b0      	push	{r4, r5, r7, lr}
 8000fe2:	b08c      	sub	sp, #48	@ 0x30
 8000fe4:	af02      	add	r7, sp, #8
	//navflag
	HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
 8000fe6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fea:	485d      	ldr	r0, [pc, #372]	@ (8001160 <processData+0x180>)
 8000fec:	f001 ffb5 	bl	8002f5a <HAL_GPIO_TogglePin>
	static float leftOut, rightOut;
	double t;
	uint16_t M = BUFFER_SIZE/4;
 8000ff0:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8000ff4:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t quarter = M/4;
 8000ff6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ff8:	089b      	lsrs	r3, r3, #2
 8000ffa:	847b      	strh	r3, [r7, #34]	@ 0x22
	for (uint16_t n = 0; n < (BUFFER_SIZE / 2) - 1; n += 2) {
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001000:	e096      	b.n	8001130 <processData+0x150>
//		}
//		else {
//			leftOut = -4.0 + 4.0*(float)i/(float)M;
//		}
		//t = (double)(n/2)/(double)FS;
		t = (ticks)/(double)FS;
 8001002:	4b58      	ldr	r3, [pc, #352]	@ (8001164 <processData+0x184>)
 8001004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001008:	4610      	mov	r0, r2
 800100a:	4619      	mov	r1, r3
 800100c:	f7ff fab6 	bl	800057c <__aeabi_ul2d>
 8001010:	a34f      	add	r3, pc, #316	@ (adr r3, 8001150 <processData+0x170>)
 8001012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001016:	f7ff fc11 	bl	800083c <__aeabi_ddiv>
 800101a:	4602      	mov	r2, r0
 800101c:	460b      	mov	r3, r1
 800101e:	e9c7 2306 	strd	r2, r3, [r7, #24]
		double f = 196.0; // + 30.0*sinf(1.5*TAU*t);
 8001022:	f04f 0200 	mov.w	r2, #0
 8001026:	4b50      	ldr	r3, [pc, #320]	@ (8001168 <processData+0x188>)
 8001028:	e9c7 2304 	strd	r2, r3, [r7, #16]
		double phase = TAU *f* t;
 800102c:	a34a      	add	r3, pc, #296	@ (adr r3, 8001158 <processData+0x178>)
 800102e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001032:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001036:	f7ff fad7 	bl	80005e8 <__aeabi_dmul>
 800103a:	4602      	mov	r2, r0
 800103c:	460b      	mov	r3, r1
 800103e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001042:	f7ff fad1 	bl	80005e8 <__aeabi_dmul>
 8001046:	4602      	mov	r2, r0
 8001048:	460b      	mov	r3, r1
 800104a:	e9c7 2302 	strd	r2, r3, [r7, #8]
		//tglobal += 1.0/FS;
		leftOut = (float)sin(phase);
 800104e:	ed97 0b02 	vldr	d0, [r7, #8]
 8001052:	f00a fd3d 	bl	800bad0 <sin>
 8001056:	ec53 2b10 	vmov	r2, r3, d0
 800105a:	4610      	mov	r0, r2
 800105c:	4619      	mov	r1, r3
 800105e:	f7ff fd85 	bl	8000b6c <__aeabi_d2f>
 8001062:	4603      	mov	r3, r0
 8001064:	4a41      	ldr	r2, [pc, #260]	@ (800116c <processData+0x18c>)
 8001066:	6013      	str	r3, [r2, #0]

		rightOut = leftOut;
 8001068:	4b40      	ldr	r3, [pc, #256]	@ (800116c <processData+0x18c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a40      	ldr	r2, [pc, #256]	@ (8001170 <processData+0x190>)
 800106e:	6013      	str	r3, [r2, #0]
		outBufPtr[n] = (int16_t) (15000 * leftOut);
 8001070:	4b3e      	ldr	r3, [pc, #248]	@ (800116c <processData+0x18c>)
 8001072:	edd3 7a00 	vldr	s15, [r3]
 8001076:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001174 <processData+0x194>
 800107a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800107e:	4b3e      	ldr	r3, [pc, #248]	@ (8001178 <processData+0x198>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	4413      	add	r3, r2
 8001088:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800108c:	ee17 2a90 	vmov	r2, s15
 8001090:	b212      	sxth	r2, r2
 8001092:	801a      	strh	r2, [r3, #0]
		outBufPtr[n + 1] = (int16_t) (15000 * rightOut);
 8001094:	4b36      	ldr	r3, [pc, #216]	@ (8001170 <processData+0x190>)
 8001096:	edd3 7a00 	vldr	s15, [r3]
 800109a:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8001174 <processData+0x194>
 800109e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010a2:	4b35      	ldr	r3, [pc, #212]	@ (8001178 <processData+0x198>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80010a8:	3301      	adds	r3, #1
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	4413      	add	r3, r2
 80010ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010b2:	ee17 2a90 	vmov	r2, s15
 80010b6:	b212      	sxth	r2, r2
 80010b8:	801a      	strh	r2, [r3, #0]
		ticks++;
 80010ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001164 <processData+0x184>)
 80010bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c0:	1c54      	adds	r4, r2, #1
 80010c2:	f143 0500 	adc.w	r5, r3, #0
 80010c6:	4b27      	ldr	r3, [pc, #156]	@ (8001164 <processData+0x184>)
 80010c8:	e9c3 4500 	strd	r4, r5, [r3]
		if ((n <= 4) | (n > (BUFFER_SIZE/2) - 7)) {
 80010cc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80010ce:	2b04      	cmp	r3, #4
 80010d0:	bf94      	ite	ls
 80010d2:	2301      	movls	r3, #1
 80010d4:	2300      	movhi	r3, #0
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80010da:	f645 51b9 	movw	r1, #23993	@ 0x5db9
 80010de:	428b      	cmp	r3, r1
 80010e0:	bf8c      	ite	hi
 80010e2:	2301      	movhi	r3, #1
 80010e4:	2300      	movls	r3, #0
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	4313      	orrs	r3, r2
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d01c      	beq.n	800112a <processData+0x14a>
			int16_t datum = (int16_t) (FLOAT_TO_INT16 * leftOut);
 80010f0:	4b1e      	ldr	r3, [pc, #120]	@ (800116c <processData+0x18c>)
 80010f2:	edd3 7a00 	vldr	s15, [r3]
 80010f6:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800117c <processData+0x19c>
 80010fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001102:	ee17 3a90 	vmov	r3, s15
 8001106:	80fb      	strh	r3, [r7, #6]
			printf("n %hu, ticks %u, out %d \r\n", n, ticks, datum);
 8001108:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 800110a:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <processData+0x184>)
 800110c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001110:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001114:	9100      	str	r1, [sp, #0]
 8001116:	4601      	mov	r1, r0
 8001118:	4819      	ldr	r0, [pc, #100]	@ (8001180 <processData+0x1a0>)
 800111a:	f009 fe0d 	bl	800ad38 <iprintf>
			printf("out %i\r\n", datum);
 800111e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001122:	4619      	mov	r1, r3
 8001124:	4817      	ldr	r0, [pc, #92]	@ (8001184 <processData+0x1a4>)
 8001126:	f009 fe07 	bl	800ad38 <iprintf>
	for (uint16_t n = 0; n < (BUFFER_SIZE / 2) - 1; n += 2) {
 800112a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800112c:	3302      	adds	r3, #2
 800112e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001130:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001132:	f645 52be 	movw	r2, #23998	@ 0x5dbe
 8001136:	4293      	cmp	r3, r2
 8001138:	f67f af63 	bls.w	8001002 <processData+0x22>
		}

	}
	printf("\r\n");
 800113c:	4812      	ldr	r0, [pc, #72]	@ (8001188 <processData+0x1a8>)
 800113e:	f009 fe63 	bl	800ae08 <puts>
	dataReadyFlag = 0;
 8001142:	4b12      	ldr	r3, [pc, #72]	@ (800118c <processData+0x1ac>)
 8001144:	2200      	movs	r2, #0
 8001146:	701a      	strb	r2, [r3, #0]

}
 8001148:	bf00      	nop
 800114a:	3728      	adds	r7, #40	@ 0x28
 800114c:	46bd      	mov	sp, r7
 800114e:	bdb0      	pop	{r4, r5, r7, pc}
 8001150:	00000000 	.word	0x00000000
 8001154:	40e77000 	.word	0x40e77000
 8001158:	54442d18 	.word	0x54442d18
 800115c:	401921fb 	.word	0x401921fb
 8001160:	40020c00 	.word	0x40020c00
 8001164:	200179d8 	.word	0x200179d8
 8001168:	40688000 	.word	0x40688000
 800116c:	200179e0 	.word	0x200179e0
 8001170:	200179e4 	.word	0x200179e4
 8001174:	466a6000 	.word	0x466a6000
 8001178:	20000000 	.word	0x20000000
 800117c:	47000000 	.word	0x47000000
 8001180:	0800cb30 	.word	0x0800cb30
 8001184:	0800cb4c 	.word	0x0800cb4c
 8001188:	0800cb58 	.word	0x0800cb58
 800118c:	200179d0 	.word	0x200179d0

08001190 <i2c_wr>:

struct cs4x_drv {
	struct cs4x_cfg cfg;
};

HAL_StatusTypeDef i2c_wr(uint8_t *buf, uint8_t Nbytes) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af02      	add	r7, sp, #8
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	460b      	mov	r3, r1
 800119a:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef rc;
	rc = HAL_I2C_Master_Transmit(&hi2c1, DACADDR, buf, Nbytes, HAL_MAX_DELAY);
 800119c:	78fb      	ldrb	r3, [r7, #3]
 800119e:	b29b      	uxth	r3, r3
 80011a0:	f04f 32ff 	mov.w	r2, #4294967295
 80011a4:	9200      	str	r2, [sp, #0]
 80011a6:	687a      	ldr	r2, [r7, #4]
 80011a8:	2194      	movs	r1, #148	@ 0x94
 80011aa:	4805      	ldr	r0, [pc, #20]	@ (80011c0 <i2c_wr+0x30>)
 80011ac:	f002 f834 	bl	8003218 <HAL_I2C_Master_Transmit>
 80011b0:	4603      	mov	r3, r0
 80011b2:	73fb      	strb	r3, [r7, #15]
	return rc;
 80011b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3710      	adds	r7, #16
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	2000017c 	.word	0x2000017c

080011c4 <i2c_rd>:

HAL_StatusTypeDef i2c_rd(uint8_t *buf, uint8_t Nbytes) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af02      	add	r7, sp, #8
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	460b      	mov	r3, r1
 80011ce:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef rc;
	rc = HAL_I2C_Master_Receive(&hi2c1, DACADDR, buf, Nbytes, HAL_MAX_DELAY);
 80011d0:	78fb      	ldrb	r3, [r7, #3]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	f04f 32ff 	mov.w	r2, #4294967295
 80011d8:	9200      	str	r2, [sp, #0]
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	2194      	movs	r1, #148	@ 0x94
 80011de:	4805      	ldr	r0, [pc, #20]	@ (80011f4 <i2c_rd+0x30>)
 80011e0:	f002 f918 	bl	8003414 <HAL_I2C_Master_Receive>
 80011e4:	4603      	mov	r3, r0
 80011e6:	73fb      	strb	r3, [r7, #15]
	return rc;
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	2000017c 	.word	0x2000017c

080011f8 <cs4x_rd>:
// read a dac register
static int cs4x_rd(struct cs4x_drv *dac, uint8_t reg, uint8_t *val) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	460b      	mov	r3, r1
 8001202:	607a      	str	r2, [r7, #4]
 8001204:	72fb      	strb	r3, [r7, #11]
	uint8_t buf[1] = { reg };
 8001206:	7afb      	ldrb	r3, [r7, #11]
 8001208:	743b      	strb	r3, [r7, #16]
	int rc;
	rc = i2c_wr(buf, 1);
 800120a:	f107 0310 	add.w	r3, r7, #16
 800120e:	2101      	movs	r1, #1
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff ffbd 	bl	8001190 <i2c_wr>
 8001216:	4603      	mov	r3, r0
 8001218:	617b      	str	r3, [r7, #20]
	if (rc != 0) {
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <cs4x_rd+0x2c>
		return rc;
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	e010      	b.n	8001246 <cs4x_rd+0x4e>
	}
	rc = i2c_rd(buf, 1);
 8001224:	f107 0310 	add.w	r3, r7, #16
 8001228:	2101      	movs	r1, #1
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff ffca 	bl	80011c4 <i2c_rd>
 8001230:	4603      	mov	r3, r0
 8001232:	617b      	str	r3, [r7, #20]
	if (rc != 0) {
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <cs4x_rd+0x46>
		return rc;
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	e003      	b.n	8001246 <cs4x_rd+0x4e>
	}
	*val = buf[0];
 800123e:	7c3a      	ldrb	r2, [r7, #16]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	701a      	strb	r2, [r3, #0]
	return 0;
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	3718      	adds	r7, #24
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <cs4x_wr>:

// write a dac register
static int cs4x_wr(struct cs4x_drv *dac, uint8_t reg, uint8_t val) {
 800124e:	b580      	push	{r7, lr}
 8001250:	b084      	sub	sp, #16
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
 8001256:	460b      	mov	r3, r1
 8001258:	70fb      	strb	r3, [r7, #3]
 800125a:	4613      	mov	r3, r2
 800125c:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[2] = { reg, val };
 800125e:	78fb      	ldrb	r3, [r7, #3]
 8001260:	733b      	strb	r3, [r7, #12]
 8001262:	78bb      	ldrb	r3, [r7, #2]
 8001264:	737b      	strb	r3, [r7, #13]
	return i2c_wr(buf, 2);
 8001266:	f107 030c 	add.w	r3, r7, #12
 800126a:	2102      	movs	r1, #2
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff ff8f 	bl	8001190 <i2c_wr>
 8001272:	4603      	mov	r3, r0
}
 8001274:	4618      	mov	r0, r3
 8001276:	3710      	adds	r7, #16
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <cs4x_rmw>:

// read/modify/write a register
static int cs4x_rmw(struct cs4x_drv *dac, uint8_t reg, uint8_t mask,
		uint8_t val) {
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	4608      	mov	r0, r1
 8001286:	4611      	mov	r1, r2
 8001288:	461a      	mov	r2, r3
 800128a:	4603      	mov	r3, r0
 800128c:	70fb      	strb	r3, [r7, #3]
 800128e:	460b      	mov	r3, r1
 8001290:	70bb      	strb	r3, [r7, #2]
 8001292:	4613      	mov	r3, r2
 8001294:	707b      	strb	r3, [r7, #1]
	uint8_t x;
	int rc;
	rc = cs4x_rd(dac, reg, &x);
 8001296:	f107 020b 	add.w	r2, r7, #11
 800129a:	78fb      	ldrb	r3, [r7, #3]
 800129c:	4619      	mov	r1, r3
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff ffaa 	bl	80011f8 <cs4x_rd>
 80012a4:	60f8      	str	r0, [r7, #12]
	if (rc != 0) {
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <cs4x_rmw+0x34>
		return rc;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	e018      	b.n	80012e2 <cs4x_rmw+0x66>
	}
	x &= ~mask;
 80012b0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80012b4:	43db      	mvns	r3, r3
 80012b6:	b25a      	sxtb	r2, r3
 80012b8:	7afb      	ldrb	r3, [r7, #11]
 80012ba:	b25b      	sxtb	r3, r3
 80012bc:	4013      	ands	r3, r2
 80012be:	b25b      	sxtb	r3, r3
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	72fb      	strb	r3, [r7, #11]
	x |= val & mask;
 80012c4:	787a      	ldrb	r2, [r7, #1]
 80012c6:	78bb      	ldrb	r3, [r7, #2]
 80012c8:	4013      	ands	r3, r2
 80012ca:	b2da      	uxtb	r2, r3
 80012cc:	7afb      	ldrb	r3, [r7, #11]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	72fb      	strb	r3, [r7, #11]
	return cs4x_wr(dac, reg, x);
 80012d4:	7afa      	ldrb	r2, [r7, #11]
 80012d6:	78fb      	ldrb	r3, [r7, #3]
 80012d8:	4619      	mov	r1, r3
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f7ff ffb7 	bl	800124e <cs4x_wr>
 80012e0:	4603      	mov	r3, r0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <cs4x_set>:

// set bits in a register
static int cs4x_set(struct cs4x_drv *dac, uint8_t reg, uint8_t bits) {
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b082      	sub	sp, #8
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
 80012f2:	460b      	mov	r3, r1
 80012f4:	70fb      	strb	r3, [r7, #3]
 80012f6:	4613      	mov	r3, r2
 80012f8:	70bb      	strb	r3, [r7, #2]
	return cs4x_rmw(dac, reg, bits, 0xff);
 80012fa:	78ba      	ldrb	r2, [r7, #2]
 80012fc:	78f9      	ldrb	r1, [r7, #3]
 80012fe:	23ff      	movs	r3, #255	@ 0xff
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7ff ffbb 	bl	800127c <cs4x_rmw>
 8001306:	4603      	mov	r3, r0
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <cs4x_clr>:

// clear bits in a register
static int cs4x_clr(struct cs4x_drv *dac, uint8_t reg, uint8_t bits) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	460b      	mov	r3, r1
 800131a:	70fb      	strb	r3, [r7, #3]
 800131c:	4613      	mov	r3, r2
 800131e:	70bb      	strb	r3, [r7, #2]
	return cs4x_rmw(dac, reg, bits, 0);
 8001320:	78ba      	ldrb	r2, [r7, #2]
 8001322:	78f9      	ldrb	r1, [r7, #3]
 8001324:	2300      	movs	r3, #0
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f7ff ffa8 	bl	800127c <cs4x_rmw>
 800132c:	4603      	mov	r3, r0
}
 800132e:	4618      	mov	r0, r3
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <cs4x_id>:

//-----------------------------------------------------------------------------

// read and verify the device id
static int cs4x_id(struct cs4x_drv *dac) {
 8001336:	b580      	push	{r7, lr}
 8001338:	b084      	sub	sp, #16
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
	uint8_t id;
	int rc;
	rc = cs4x_rd(dac, CS43L22_REG_ID, &id);
 800133e:	f107 030b 	add.w	r3, r7, #11
 8001342:	461a      	mov	r2, r3
 8001344:	2101      	movs	r1, #1
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f7ff ff56 	bl	80011f8 <cs4x_rd>
 800134c:	60f8      	str	r0, [r7, #12]
	if (rc != 0) {
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <cs4x_id+0x22>
		return rc;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	e008      	b.n	800136a <cs4x_id+0x34>
	}
	if ((id & 0xf8) != 0xe0) {
 8001358:	7afb      	ldrb	r3, [r7, #11]
 800135a:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 800135e:	2be0      	cmp	r3, #224	@ 0xe0
 8001360:	d002      	beq.n	8001368 <cs4x_id+0x32>
		return -1;
 8001362:	f04f 33ff 	mov.w	r3, #4294967295
 8001366:	e000      	b.n	800136a <cs4x_id+0x34>
	}
	return 0;
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <cs4x_output>:

//-----------------------------------------------------------------------------

// set the output device
int cs4x_output(struct cs4x_drv *dac, unsigned int out) {
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
	const uint8_t ctrl[DAC_OUTPUT_MAX] = { 0xff, 0xfa, 0xaf, 0xaa, 0x05 };
 800137e:	4a12      	ldr	r2, [pc, #72]	@ (80013c8 <cs4x_output+0x54>)
 8001380:	f107 030c 	add.w	r3, r7, #12
 8001384:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001388:	6018      	str	r0, [r3, #0]
 800138a:	3304      	adds	r3, #4
 800138c:	7019      	strb	r1, [r3, #0]
	int rc;
	if (out >= DAC_OUTPUT_MAX) {
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	2b04      	cmp	r3, #4
 8001392:	d901      	bls.n	8001398 <cs4x_output+0x24>
		out = DAC_OUTPUT_OFF;
 8001394:	2300      	movs	r3, #0
 8001396:	603b      	str	r3, [r7, #0]
	}
	rc = cs4x_wr(dac, CS43L22_REG_Power_Ctl_2, ctrl[out]);
 8001398:	f107 020c 	add.w	r2, r7, #12
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	4413      	add	r3, r2
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	461a      	mov	r2, r3
 80013a4:	2104      	movs	r1, #4
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff ff51 	bl	800124e <cs4x_wr>
 80013ac:	6178      	str	r0, [r7, #20]
	if (rc != 0) {
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <cs4x_output+0x44>
		return rc;
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	e003      	b.n	80013c0 <cs4x_output+0x4c>
	}
	dac->cfg.out = out;
 80013b8:	683a      	ldr	r2, [r7, #0]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	605a      	str	r2, [r3, #4]
	return 0;
 80013be:	2300      	movs	r3, #0
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3718      	adds	r7, #24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	0800cb5c 	.word	0x0800cb5c

080013cc <cs4x_master_volume>:
// volume controls
// Map 0..255 to the control value for a volume register.
// 0 is minium volume (or mute), 255 is maximum volume.

// set the master volume
int cs4x_master_volume(struct cs4x_drv *dac, uint8_t vol) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	460b      	mov	r3, r1
 80013d6:	70fb      	strb	r3, [r7, #3]
	uint32_t x;
	int rc;
	x = (((281 - 52) << 16) / 255) * vol + (52 << 16);
 80013d8:	78fb      	ldrb	r3, [r7, #3]
 80013da:	f24e 52e5 	movw	r2, #58853	@ 0xe5e5
 80013de:	fb02 f303 	mul.w	r3, r2, r3
 80013e2:	f503 1350 	add.w	r3, r3, #3407872	@ 0x340000
 80013e6:	60fb      	str	r3, [r7, #12]
	x >>= 16;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	0c1b      	lsrs	r3, r3, #16
 80013ec:	60fb      	str	r3, [r7, #12]
	x &= 255;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	60fb      	str	r3, [r7, #12]
	rc = cs4x_wr(dac, CS43L22_REG_Master_A_Vol, x);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	461a      	mov	r2, r3
 80013fa:	2120      	movs	r1, #32
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f7ff ff26 	bl	800124e <cs4x_wr>
 8001402:	60b8      	str	r0, [r7, #8]
	rc |= cs4x_wr(dac, CS43L22_REG_Master_B_Vol, x);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	b2db      	uxtb	r3, r3
 8001408:	461a      	mov	r2, r3
 800140a:	2121      	movs	r1, #33	@ 0x21
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7ff ff1e 	bl	800124e <cs4x_wr>
 8001412:	4602      	mov	r2, r0
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	4313      	orrs	r3, r2
 8001418:	60bb      	str	r3, [r7, #8]
	return rc;
 800141a:	68bb      	ldr	r3, [r7, #8]
}
 800141c:	4618      	mov	r0, r3
 800141e:	3710      	adds	r7, #16
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <cs4x_headphone_volume>:

// set the headphone volume
int cs4x_headphone_volume(struct cs4x_drv *dac, uint8_t vol) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	460b      	mov	r3, r1
 800142e:	70fb      	strb	r3, [r7, #3]
	uint32_t x;
	int rc;
	if (vol == 0) {
 8001430:	78fb      	ldrb	r3, [r7, #3]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d102      	bne.n	800143c <cs4x_headphone_volume+0x18>
		x = 1;		// muted
 8001436:	2301      	movs	r3, #1
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	e00e      	b.n	800145a <cs4x_headphone_volume+0x36>
	} else {
		x = (((257 - 52) << 16) / 255) * (vol - 1) + (52 << 16);
 800143c:	78fb      	ldrb	r3, [r7, #3]
 800143e:	3b01      	subs	r3, #1
 8001440:	f64c 52cd 	movw	r2, #52685	@ 0xcdcd
 8001444:	fb02 f303 	mul.w	r3, r2, r3
 8001448:	f503 1350 	add.w	r3, r3, #3407872	@ 0x340000
 800144c:	60fb      	str	r3, [r7, #12]
		x >>= 16;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	0c1b      	lsrs	r3, r3, #16
 8001452:	60fb      	str	r3, [r7, #12]
		x &= 255;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	60fb      	str	r3, [r7, #12]
	}
	rc = cs4x_wr(dac, CS43L22_REG_Headphone_A_Volume, x);
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	b2db      	uxtb	r3, r3
 800145e:	461a      	mov	r2, r3
 8001460:	2122      	movs	r1, #34	@ 0x22
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff fef3 	bl	800124e <cs4x_wr>
 8001468:	60b8      	str	r0, [r7, #8]
	rc |= cs4x_wr(dac, CS43L22_REG_Headphone_B_Volume, x);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	b2db      	uxtb	r3, r3
 800146e:	461a      	mov	r2, r3
 8001470:	2123      	movs	r1, #35	@ 0x23
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f7ff feeb 	bl	800124e <cs4x_wr>
 8001478:	4602      	mov	r2, r0
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	4313      	orrs	r3, r2
 800147e:	60bb      	str	r3, [r7, #8]
	return rc;
 8001480:	68bb      	ldr	r3, [r7, #8]
}
 8001482:	4618      	mov	r0, r3
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <cs4x_speaker_volume>:

// set the speaker volume
int cs4x_speaker_volume(struct cs4x_drv *dac, uint8_t vol) {
 800148a:	b580      	push	{r7, lr}
 800148c:	b084      	sub	sp, #16
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
 8001492:	460b      	mov	r3, r1
 8001494:	70fb      	strb	r3, [r7, #3]
	uint32_t x;
	int rc;
	if (vol == 0) {
 8001496:	78fb      	ldrb	r3, [r7, #3]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d102      	bne.n	80014a2 <cs4x_speaker_volume+0x18>
		x = 1;		// muted
 800149c:	2301      	movs	r3, #1
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	e00e      	b.n	80014c0 <cs4x_speaker_volume+0x36>
	} else {
		x = (((257 - 64) << 16) / 255) * (vol - 1) + (64 << 16);
 80014a2:	78fb      	ldrb	r3, [r7, #3]
 80014a4:	3b01      	subs	r3, #1
 80014a6:	f24c 12c1 	movw	r2, #49601	@ 0xc1c1
 80014aa:	fb02 f303 	mul.w	r3, r2, r3
 80014ae:	f503 0380 	add.w	r3, r3, #4194304	@ 0x400000
 80014b2:	60fb      	str	r3, [r7, #12]
		x >>= 16;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	0c1b      	lsrs	r3, r3, #16
 80014b8:	60fb      	str	r3, [r7, #12]
		x &= 255;
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	60fb      	str	r3, [r7, #12]
	}
	rc = cs4x_wr(dac, CS43L22_REG_Speaker_A_Volume, x);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	461a      	mov	r2, r3
 80014c6:	2124      	movs	r1, #36	@ 0x24
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff fec0 	bl	800124e <cs4x_wr>
 80014ce:	60b8      	str	r0, [r7, #8]
	rc |= cs4x_wr(dac, CS43L22_REG_Speaker_B_Volume, x);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	461a      	mov	r2, r3
 80014d6:	2125      	movs	r1, #37	@ 0x25
 80014d8:	6878      	ldr	r0, [r7, #4]
 80014da:	f7ff feb8 	bl	800124e <cs4x_wr>
 80014de:	4602      	mov	r2, r0
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	60bb      	str	r3, [r7, #8]
	return rc;
 80014e6:	68bb      	ldr	r3, [r7, #8]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <cs4x_pcm_volume>:

// set the pcm volume
int cs4x_pcm_volume(struct cs4x_drv *dac, uint8_t vol) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	460b      	mov	r3, r1
 80014fa:	70fb      	strb	r3, [r7, #3]
	uint32_t x;
	int rc;
	if (vol == 0) {
 80014fc:	78fb      	ldrb	r3, [r7, #3]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d102      	bne.n	8001508 <cs4x_pcm_volume+0x18>
		x = 0x80;	// muted
 8001502:	2380      	movs	r3, #128	@ 0x80
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	e010      	b.n	800152a <cs4x_pcm_volume+0x3a>
	} else {
		x = (((281 - 25) << 16) / (255 - 1)) * (vol - 1) + (25 << 16);
 8001508:	78fb      	ldrb	r3, [r7, #3]
 800150a:	1e5a      	subs	r2, r3, #1
 800150c:	4613      	mov	r3, r2
 800150e:	01db      	lsls	r3, r3, #7
 8001510:	4413      	add	r3, r2
 8001512:	01db      	lsls	r3, r3, #7
 8001514:	4413      	add	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	f503 13c8 	add.w	r3, r3, #1638400	@ 0x190000
 800151c:	60fb      	str	r3, [r7, #12]
		x >>= 16;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	0c1b      	lsrs	r3, r3, #16
 8001522:	60fb      	str	r3, [r7, #12]
		x &= 255;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	b2db      	uxtb	r3, r3
 8001528:	60fb      	str	r3, [r7, #12]
	}
	rc = cs4x_wr(dac, CS43L22_REG_PCMA_Vol, x);
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	b2db      	uxtb	r3, r3
 800152e:	461a      	mov	r2, r3
 8001530:	211a      	movs	r1, #26
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff fe8b 	bl	800124e <cs4x_wr>
 8001538:	60b8      	str	r0, [r7, #8]
	rc |= cs4x_wr(dac, CS43L22_REG_PCMB_Vol, x);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	461a      	mov	r2, r3
 8001540:	211b      	movs	r1, #27
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	f7ff fe83 	bl	800124e <cs4x_wr>
 8001548:	4602      	mov	r2, r0
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	4313      	orrs	r3, r2
 800154e:	60bb      	str	r3, [r7, #8]
	return rc;
 8001550:	68bb      	ldr	r3, [r7, #8]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <cs4x_mute_off>:
	int rc = cs4x_wr(dac, CS43L22_REG_Power_Ctl_2, 0xff);
	rc |= cs4x_headphone_volume(dac, 0);
	return rc;
}

static int cs4x_mute_off(struct cs4x_drv *dac) {
 800155a:	b580      	push	{r7, lr}
 800155c:	b084      	sub	sp, #16
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
	int rc = cs4x_headphone_volume(dac, 0xff);
 8001562:	21ff      	movs	r1, #255	@ 0xff
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff ff5d 	bl	8001424 <cs4x_headphone_volume>
 800156a:	60f8      	str	r0, [r7, #12]
	rc |= cs4x_output(dac, dac->cfg.out);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	4619      	mov	r1, r3
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7ff fefe 	bl	8001374 <cs4x_output>
 8001578:	4602      	mov	r2, r0
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	4313      	orrs	r3, r2
 800157e:	60fb      	str	r3, [r7, #12]
	return rc;
 8001580:	68fb      	ldr	r3, [r7, #12]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
	...

0800158c <cs4x_init>:

//-----------------------------------------------------------------------------

int cs4x_init(struct cs4x_drv *dac, struct cs4x_cfg *cfg) {
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	6039      	str	r1, [r7, #0]
	int rc;

	memset(dac, 0, sizeof(struct cs4x_drv));
 8001596:	2208      	movs	r2, #8
 8001598:	2100      	movs	r1, #0
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f009 fd14 	bl	800afc8 <memset>
	dac->cfg = *cfg;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015a8:	e883 0003 	stmia.w	r3, {r0, r1}

	// 4.9 Recommended Power-Up Sequence (1,2)
	// reset the dac
	// DAC Reset is active low, so pull the pin high.
	HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 80015ac:	2200      	movs	r2, #0
 80015ae:	2110      	movs	r1, #16
 80015b0:	4856      	ldr	r0, [pc, #344]	@ (800170c <cs4x_init+0x180>)
 80015b2:	f001 fcb9 	bl	8002f28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_SET);
 80015b6:	2201      	movs	r2, #1
 80015b8:	2110      	movs	r1, #16
 80015ba:	4854      	ldr	r0, [pc, #336]	@ (800170c <cs4x_init+0x180>)
 80015bc:	f001 fcb4 	bl	8002f28 <HAL_GPIO_WritePin>

	rc = cs4x_id(dac);
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f7ff feb8 	bl	8001336 <cs4x_id>
 80015c6:	60f8      	str	r0, [r7, #12]
	if (rc != 0) {
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d004      	beq.n	80015d8 <cs4x_init+0x4c>
		printf("cs4x bad device id %d\r\n", rc);
 80015ce:	68f9      	ldr	r1, [r7, #12]
 80015d0:	484f      	ldr	r0, [pc, #316]	@ (8001710 <cs4x_init+0x184>)
 80015d2:	f009 fbb1 	bl	800ad38 <iprintf>
		goto exit;
 80015d6:	e094      	b.n	8001702 <cs4x_init+0x176>
	}
	// 4.9 Recommended Power-Up Sequence (4)
	// 4.11 Required Initialization Settings
	rc |= cs4x_wr(dac, 0, 0x99);
 80015d8:	2299      	movs	r2, #153	@ 0x99
 80015da:	2100      	movs	r1, #0
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f7ff fe36 	bl	800124e <cs4x_wr>
 80015e2:	4602      	mov	r2, r0
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	4313      	orrs	r3, r2
 80015e8:	60fb      	str	r3, [r7, #12]
	rc |= cs4x_wr(dac, 0x47, 0x80);
 80015ea:	2280      	movs	r2, #128	@ 0x80
 80015ec:	2147      	movs	r1, #71	@ 0x47
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff fe2d 	bl	800124e <cs4x_wr>
 80015f4:	4602      	mov	r2, r0
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	60fb      	str	r3, [r7, #12]
	rc |= cs4x_set(dac, 0x32, 1 << 7);
 80015fc:	2280      	movs	r2, #128	@ 0x80
 80015fe:	2132      	movs	r1, #50	@ 0x32
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff fe72 	bl	80012ea <cs4x_set>
 8001606:	4602      	mov	r2, r0
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	4313      	orrs	r3, r2
 800160c:	60fb      	str	r3, [r7, #12]
	rc |= cs4x_clr(dac, 0x32, 1 << 7);
 800160e:	2280      	movs	r2, #128	@ 0x80
 8001610:	2132      	movs	r1, #50	@ 0x32
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff fe7c 	bl	8001310 <cs4x_clr>
 8001618:	4602      	mov	r2, r0
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	4313      	orrs	r3, r2
 800161e:	60fb      	str	r3, [r7, #12]
	rc |= cs4x_wr(dac, 0, 0);
 8001620:	2200      	movs	r2, #0
 8001622:	2100      	movs	r1, #0
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff fe12 	bl	800124e <cs4x_wr>
 800162a:	4602      	mov	r2, r0
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	4313      	orrs	r3, r2
 8001630:	60fb      	str	r3, [r7, #12]

	// set the output to AUTO
	rc |= cs4x_output(dac, DAC_OUTPUT_AUTO);
 8001632:	2104      	movs	r1, #4
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff fe9d 	bl	8001374 <cs4x_output>
 800163a:	4602      	mov	r2, r0
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	4313      	orrs	r3, r2
 8001640:	60fb      	str	r3, [r7, #12]
	// Clock configuration: Auto detection
	rc |= cs4x_wr(dac, CS43L22_REG_Clocking_Ctl, 0x81);
 8001642:	2281      	movs	r2, #129	@ 0x81
 8001644:	2105      	movs	r1, #5
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f7ff fe01 	bl	800124e <cs4x_wr>
 800164c:	4602      	mov	r2, r0
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	4313      	orrs	r3, r2
 8001652:	60fb      	str	r3, [r7, #12]
	// Set the Slave Mode and the audio Standard
	rc |= cs4x_wr(dac, CS43L22_REG_Interface_Ctl_1, 0x04);
 8001654:	2204      	movs	r2, #4
 8001656:	2106      	movs	r1, #6
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f7ff fdf8 	bl	800124e <cs4x_wr>
 800165e:	4602      	mov	r2, r0
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	4313      	orrs	r3, r2
 8001664:	60fb      	str	r3, [r7, #12]

	// Set the Master volume
	rc |= cs4x_master_volume(dac, 169);
 8001666:	21a9      	movs	r1, #169	@ 0xa9
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f7ff feaf 	bl	80013cc <cs4x_master_volume>
 800166e:	4602      	mov	r2, r0
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	4313      	orrs	r3, r2
 8001674:	60fb      	str	r3, [r7, #12]

	// If the Speaker is enabled, set the Mono mode and volume attenuation level
	if (dac->cfg.out != DAC_OUTPUT_OFF
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d014      	beq.n	80016a8 <cs4x_init+0x11c>
			&& dac->cfg.out != DAC_OUTPUT_HEADPHONE) {
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	2b02      	cmp	r3, #2
 8001684:	d010      	beq.n	80016a8 <cs4x_init+0x11c>
		// Set the Speaker Mono mode
		rc |= cs4x_wr(dac, CS43L22_REG_Playback_Ctl_2, 0x06);
 8001686:	2206      	movs	r2, #6
 8001688:	210f      	movs	r1, #15
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff fddf 	bl	800124e <cs4x_wr>
 8001690:	4602      	mov	r2, r0
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	4313      	orrs	r3, r2
 8001696:	60fb      	str	r3, [r7, #12]
		rc |= cs4x_speaker_volume(dac, 0xff);
 8001698:	21ff      	movs	r1, #255	@ 0xff
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7ff fef5 	bl	800148a <cs4x_speaker_volume>
 80016a0:	4602      	mov	r2, r0
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	60fb      	str	r3, [r7, #12]
	// off the I2S peripheral MCLK clock (which is the operating clock for Codec).
	// If this delay is not inserted, then the codec will not shut down properly and
	// it results in high noise after shut down.

	// Disable the analog soft ramp
	rc |= cs4x_rmw(dac, CS43L22_REG_Analog_ZC_and_SR_Settings, 0x0f, 0x00);
 80016a8:	2300      	movs	r3, #0
 80016aa:	220f      	movs	r2, #15
 80016ac:	210a      	movs	r1, #10
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f7ff fde4 	bl	800127c <cs4x_rmw>
 80016b4:	4602      	mov	r2, r0
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	60fb      	str	r3, [r7, #12]
	// Disable the digital soft ramp
	rc |= cs4x_wr(dac, CS43L22_REG_Misc_Ctl, 0x04);
 80016bc:	2204      	movs	r2, #4
 80016be:	210e      	movs	r1, #14
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff fdc4 	bl	800124e <cs4x_wr>
 80016c6:	4602      	mov	r2, r0
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	60fb      	str	r3, [r7, #12]
	// Disable the limiter attack level
	rc |= cs4x_wr(dac, CS43L22_REG_Limit_Ctl_1_Thresholds, 0x00);
 80016ce:	2200      	movs	r2, #0
 80016d0:	2127      	movs	r1, #39	@ 0x27
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f7ff fdbb 	bl	800124e <cs4x_wr>
 80016d8:	4602      	mov	r2, r0
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	4313      	orrs	r3, r2
 80016de:	60fb      	str	r3, [r7, #12]
	// Adjust Bass and Treble levels
	rc |= cs4x_wr(dac, CS43L22_REG_Tone_Ctl, 0x0f);
 80016e0:	220f      	movs	r2, #15
 80016e2:	211f      	movs	r1, #31
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff fdb2 	bl	800124e <cs4x_wr>
 80016ea:	4602      	mov	r2, r0
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	60fb      	str	r3, [r7, #12]
	// Adjust PCM volume level
	rc |= cs4x_pcm_volume(dac, 241);
 80016f2:	21f1      	movs	r1, #241	@ 0xf1
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7ff fefb 	bl	80014f0 <cs4x_pcm_volume>
 80016fa:	4602      	mov	r2, r0
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	4313      	orrs	r3, r2
 8001700:	60fb      	str	r3, [r7, #12]

	exit: return rc;
 8001702:	68fb      	ldr	r3, [r7, #12]
}
 8001704:	4618      	mov	r0, r3
 8001706:	3710      	adds	r7, #16
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40020c00 	.word	0x40020c00
 8001710:	0800cb64 	.word	0x0800cb64

08001714 <cs4x_start>:

//-----------------------------------------------------------------------------

int cs4x_start(struct cs4x_drv *dac) {
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
	// Enable the digital soft ramp
	int rc = cs4x_wr(dac, CS43L22_REG_Misc_Ctl, 0x06);
 800171c:	2206      	movs	r2, #6
 800171e:	210e      	movs	r1, #14
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff fd94 	bl	800124e <cs4x_wr>
 8001726:	60f8      	str	r0, [r7, #12]
	// Enable Output device
	rc |= cs4x_mute_off(dac);
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f7ff ff16 	bl	800155a <cs4x_mute_off>
 800172e:	4602      	mov	r2, r0
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4313      	orrs	r3, r2
 8001734:	60fb      	str	r3, [r7, #12]
	// Power on the Codec
	rc |= cs4x_wr(dac, CS43L22_REG_Power_Ctl_1, 0x9e);
 8001736:	229e      	movs	r2, #158	@ 0x9e
 8001738:	2102      	movs	r1, #2
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f7ff fd87 	bl	800124e <cs4x_wr>
 8001740:	4602      	mov	r2, r0
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	4313      	orrs	r3, r2
 8001746:	60fb      	str	r3, [r7, #12]
	return rc;
 8001748:	68fb      	ldr	r3, [r7, #12]
}
 800174a:	4618      	mov	r0, r3
 800174c:	3710      	adds	r7, #16
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
	...

08001754 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b08a      	sub	sp, #40	@ 0x28
 8001758:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800175a:	f000 fd31 	bl	80021c0 <HAL_Init>
	uint8_t buf[12];

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800175e:	f000 f859 	bl	8001814 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001762:	f000 f973 	bl	8001a4c <MX_GPIO_Init>
  MX_DMA_Init();
 8001766:	f000 f951 	bl	8001a0c <MX_DMA_Init>
  MX_I2C1_Init();
 800176a:	f000 f8bd 	bl	80018e8 <MX_I2C1_Init>
  MX_I2S3_Init();
 800176e:	f000 f8e9 	bl	8001944 <MX_I2S3_Init>
  MX_SPI1_Init();
 8001772:	f000 f915 	bl	80019a0 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8001776:	f008 fd1b 	bl	800a1b0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
	// EXT DAC INTIIALIZATION
	struct cs4x_cfg cfgdac;
	cfgdac.adr = DACADDR;
 800177a:	2394      	movs	r3, #148	@ 0x94
 800177c:	733b      	strb	r3, [r7, #12]
	cfgdac.out = DAC_OUTPUT_HEADPHONE;
 800177e:	2302      	movs	r3, #2
 8001780:	613b      	str	r3, [r7, #16]
	struct cs4x_drv dac;
	int rc = cs4x_init(&dac, &cfgdac);
 8001782:	f107 020c 	add.w	r2, r7, #12
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	4611      	mov	r1, r2
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff fefe 	bl	800158c <cs4x_init>
 8001790:	6278      	str	r0, [r7, #36]	@ 0x24
	printf("CS4X init returned %d\r\n", rc);
 8001792:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001794:	4817      	ldr	r0, [pc, #92]	@ (80017f4 <main+0xa0>)
 8001796:	f009 facf 	bl	800ad38 <iprintf>
	rc = cs4x_start(&dac);
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ffb9 	bl	8001714 <cs4x_start>
 80017a2:	6278      	str	r0, [r7, #36]	@ 0x24
	printf("CS4X start returned %d\r\n", rc);
 80017a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80017a6:	4814      	ldr	r0, [pc, #80]	@ (80017f8 <main+0xa4>)
 80017a8:	f009 fac6 	bl	800ad38 <iprintf>

	HAL_Delay(1);
 80017ac:	2001      	movs	r0, #1
 80017ae:	f000 fd79 	bl	80022a4 <HAL_Delay>
//		i += 2;
//	}


	// Attempt to transmit audio data to DAC
	processData();
 80017b2:	f7ff fc15 	bl	8000fe0 <processData>
	outBufPtr = &dacData[BUFFER_SIZE / 2];
 80017b6:	4b11      	ldr	r3, [pc, #68]	@ (80017fc <main+0xa8>)
 80017b8:	4a11      	ldr	r2, [pc, #68]	@ (8001800 <main+0xac>)
 80017ba:	601a      	str	r2, [r3, #0]
	processData();
 80017bc:	f7ff fc10 	bl	8000fe0 <processData>
	res = HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*) dacData, BUFFER_SIZE);
 80017c0:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80017c4:	490f      	ldr	r1, [pc, #60]	@ (8001804 <main+0xb0>)
 80017c6:	4810      	ldr	r0, [pc, #64]	@ (8001808 <main+0xb4>)
 80017c8:	f002 fd1c 	bl	8004204 <HAL_I2S_Transmit_DMA>
 80017cc:	4603      	mov	r3, r0
 80017ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	//res = HAL_I2S_Transmit(&hi2s3, (uint16_t*) signal, nsamples,HAL_MAX_DELAY);
	if (res != HAL_OK) {
 80017d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d005      	beq.n	80017e6 <main+0x92>
		printf("I2S - ERROR, res = %d!\r\n", res);
 80017da:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80017de:	4619      	mov	r1, r3
 80017e0:	480a      	ldr	r0, [pc, #40]	@ (800180c <main+0xb8>)
 80017e2:	f009 faa9 	bl	800ad38 <iprintf>
//		if (res != HAL_OK) {
//			printf("I2S - ERROR, res = %d!\r\n", res);
//			//break;
//		}

		if (dataReadyFlag) {
 80017e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001810 <main+0xbc>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d0fb      	beq.n	80017e6 <main+0x92>
			processData();
 80017ee:	f7ff fbf7 	bl	8000fe0 <processData>
		if (dataReadyFlag) {
 80017f2:	e7f8      	b.n	80017e6 <main+0x92>
 80017f4:	0800cb7c 	.word	0x0800cb7c
 80017f8:	0800cb94 	.word	0x0800cb94
 80017fc:	20000000 	.word	0x20000000
 8001800:	2000be50 	.word	0x2000be50
 8001804:	200002d0 	.word	0x200002d0
 8001808:	200001d0 	.word	0x200001d0
 800180c:	0800cbb0 	.word	0x0800cbb0
 8001810:	200179d0 	.word	0x200179d0

08001814 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b094      	sub	sp, #80	@ 0x50
 8001818:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800181a:	f107 0320 	add.w	r3, r7, #32
 800181e:	2230      	movs	r2, #48	@ 0x30
 8001820:	2100      	movs	r1, #0
 8001822:	4618      	mov	r0, r3
 8001824:	f009 fbd0 	bl	800afc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001828:	f107 030c 	add.w	r3, r7, #12
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001838:	2300      	movs	r3, #0
 800183a:	60bb      	str	r3, [r7, #8]
 800183c:	4b28      	ldr	r3, [pc, #160]	@ (80018e0 <SystemClock_Config+0xcc>)
 800183e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001840:	4a27      	ldr	r2, [pc, #156]	@ (80018e0 <SystemClock_Config+0xcc>)
 8001842:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001846:	6413      	str	r3, [r2, #64]	@ 0x40
 8001848:	4b25      	ldr	r3, [pc, #148]	@ (80018e0 <SystemClock_Config+0xcc>)
 800184a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001850:	60bb      	str	r3, [r7, #8]
 8001852:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001854:	2300      	movs	r3, #0
 8001856:	607b      	str	r3, [r7, #4]
 8001858:	4b22      	ldr	r3, [pc, #136]	@ (80018e4 <SystemClock_Config+0xd0>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a21      	ldr	r2, [pc, #132]	@ (80018e4 <SystemClock_Config+0xd0>)
 800185e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	4b1f      	ldr	r3, [pc, #124]	@ (80018e4 <SystemClock_Config+0xd0>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800186c:	607b      	str	r3, [r7, #4]
 800186e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001870:	2301      	movs	r3, #1
 8001872:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001874:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001878:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800187a:	2302      	movs	r3, #2
 800187c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800187e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001882:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001884:	2308      	movs	r3, #8
 8001886:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001888:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800188c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800188e:	2302      	movs	r3, #2
 8001890:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001892:	2307      	movs	r3, #7
 8001894:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001896:	f107 0320 	add.w	r3, r7, #32
 800189a:	4618      	mov	r0, r3
 800189c:	f004 fb5e 	bl	8005f5c <HAL_RCC_OscConfig>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <SystemClock_Config+0x96>
  {
    Error_Handler();
 80018a6:	f000 f9f9 	bl	8001c9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018aa:	230f      	movs	r3, #15
 80018ac:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018ae:	2302      	movs	r3, #2
 80018b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018b2:	2300      	movs	r3, #0
 80018b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018b6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80018ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018c0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018c2:	f107 030c 	add.w	r3, r7, #12
 80018c6:	2105      	movs	r1, #5
 80018c8:	4618      	mov	r0, r3
 80018ca:	f004 fdbf 	bl	800644c <HAL_RCC_ClockConfig>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80018d4:	f000 f9e2 	bl	8001c9c <Error_Handler>
  }
}
 80018d8:	bf00      	nop
 80018da:	3750      	adds	r7, #80	@ 0x50
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40023800 	.word	0x40023800
 80018e4:	40007000 	.word	0x40007000

080018e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018ec:	4b12      	ldr	r3, [pc, #72]	@ (8001938 <MX_I2C1_Init+0x50>)
 80018ee:	4a13      	ldr	r2, [pc, #76]	@ (800193c <MX_I2C1_Init+0x54>)
 80018f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80018f2:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <MX_I2C1_Init+0x50>)
 80018f4:	4a12      	ldr	r2, [pc, #72]	@ (8001940 <MX_I2C1_Init+0x58>)
 80018f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001938 <MX_I2C1_Init+0x50>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <MX_I2C1_Init+0x50>)
 8001900:	2200      	movs	r2, #0
 8001902:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001904:	4b0c      	ldr	r3, [pc, #48]	@ (8001938 <MX_I2C1_Init+0x50>)
 8001906:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800190a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800190c:	4b0a      	ldr	r3, [pc, #40]	@ (8001938 <MX_I2C1_Init+0x50>)
 800190e:	2200      	movs	r2, #0
 8001910:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001912:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <MX_I2C1_Init+0x50>)
 8001914:	2200      	movs	r2, #0
 8001916:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001918:	4b07      	ldr	r3, [pc, #28]	@ (8001938 <MX_I2C1_Init+0x50>)
 800191a:	2200      	movs	r2, #0
 800191c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <MX_I2C1_Init+0x50>)
 8001920:	2200      	movs	r2, #0
 8001922:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001924:	4804      	ldr	r0, [pc, #16]	@ (8001938 <MX_I2C1_Init+0x50>)
 8001926:	f001 fb33 	bl	8002f90 <HAL_I2C_Init>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001930:	f000 f9b4 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}
 8001938:	2000017c 	.word	0x2000017c
 800193c:	40005400 	.word	0x40005400
 8001940:	000186a0 	.word	0x000186a0

08001944 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001948:	4b13      	ldr	r3, [pc, #76]	@ (8001998 <MX_I2S3_Init+0x54>)
 800194a:	4a14      	ldr	r2, [pc, #80]	@ (800199c <MX_I2S3_Init+0x58>)
 800194c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800194e:	4b12      	ldr	r3, [pc, #72]	@ (8001998 <MX_I2S3_Init+0x54>)
 8001950:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001954:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001956:	4b10      	ldr	r3, [pc, #64]	@ (8001998 <MX_I2S3_Init+0x54>)
 8001958:	2200      	movs	r2, #0
 800195a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800195c:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <MX_I2S3_Init+0x54>)
 800195e:	2200      	movs	r2, #0
 8001960:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001962:	4b0d      	ldr	r3, [pc, #52]	@ (8001998 <MX_I2S3_Init+0x54>)
 8001964:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001968:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800196a:	4b0b      	ldr	r3, [pc, #44]	@ (8001998 <MX_I2S3_Init+0x54>)
 800196c:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8001970:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001972:	4b09      	ldr	r3, [pc, #36]	@ (8001998 <MX_I2S3_Init+0x54>)
 8001974:	2200      	movs	r2, #0
 8001976:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001978:	4b07      	ldr	r3, [pc, #28]	@ (8001998 <MX_I2S3_Init+0x54>)
 800197a:	2200      	movs	r2, #0
 800197c:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800197e:	4b06      	ldr	r3, [pc, #24]	@ (8001998 <MX_I2S3_Init+0x54>)
 8001980:	2200      	movs	r2, #0
 8001982:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001984:	4804      	ldr	r0, [pc, #16]	@ (8001998 <MX_I2S3_Init+0x54>)
 8001986:	f002 fafd 	bl	8003f84 <HAL_I2S_Init>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001990:	f000 f984 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001994:	bf00      	nop
 8001996:	bd80      	pop	{r7, pc}
 8001998:	200001d0 	.word	0x200001d0
 800199c:	40003c00 	.word	0x40003c00

080019a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80019a4:	4b17      	ldr	r3, [pc, #92]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019a6:	4a18      	ldr	r2, [pc, #96]	@ (8001a08 <MX_SPI1_Init+0x68>)
 80019a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019aa:	4b16      	ldr	r3, [pc, #88]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019b2:	4b14      	ldr	r3, [pc, #80]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019b8:	4b12      	ldr	r3, [pc, #72]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019be:	4b11      	ldr	r3, [pc, #68]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019da:	2200      	movs	r2, #0
 80019dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019de:	4b09      	ldr	r3, [pc, #36]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019e4:	4b07      	ldr	r3, [pc, #28]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80019ea:	4b06      	ldr	r3, [pc, #24]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019ec:	220a      	movs	r2, #10
 80019ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019f0:	4804      	ldr	r0, [pc, #16]	@ (8001a04 <MX_SPI1_Init+0x64>)
 80019f2:	f005 f879 	bl	8006ae8 <HAL_SPI_Init>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80019fc:	f000 f94e 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a00:	bf00      	nop
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	20000278 	.word	0x20000278
 8001a08:	40013000 	.word	0x40013000

08001a0c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	607b      	str	r3, [r7, #4]
 8001a16:	4b0c      	ldr	r3, [pc, #48]	@ (8001a48 <MX_DMA_Init+0x3c>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a48 <MX_DMA_Init+0x3c>)
 8001a1c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a22:	4b09      	ldr	r3, [pc, #36]	@ (8001a48 <MX_DMA_Init+0x3c>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2100      	movs	r1, #0
 8001a32:	2010      	movs	r0, #16
 8001a34:	f000 fd35 	bl	80024a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001a38:	2010      	movs	r0, #16
 8001a3a:	f000 fd4e 	bl	80024da <HAL_NVIC_EnableIRQ>

}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40023800 	.word	0x40023800

08001a4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08c      	sub	sp, #48	@ 0x30
 8001a50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a52:	f107 031c 	add.w	r3, r7, #28
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	609a      	str	r2, [r3, #8]
 8001a5e:	60da      	str	r2, [r3, #12]
 8001a60:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	61bb      	str	r3, [r7, #24]
 8001a66:	4b79      	ldr	r3, [pc, #484]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	4a78      	ldr	r2, [pc, #480]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001a6c:	f043 0310 	orr.w	r3, r3, #16
 8001a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a72:	4b76      	ldr	r3, [pc, #472]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	f003 0310 	and.w	r3, r3, #16
 8001a7a:	61bb      	str	r3, [r7, #24]
 8001a7c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	4b72      	ldr	r3, [pc, #456]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	4a71      	ldr	r2, [pc, #452]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001a88:	f043 0304 	orr.w	r3, r3, #4
 8001a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8e:	4b6f      	ldr	r3, [pc, #444]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	613b      	str	r3, [r7, #16]
 8001a9e:	4b6b      	ldr	r3, [pc, #428]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	4a6a      	ldr	r2, [pc, #424]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aaa:	4b68      	ldr	r3, [pc, #416]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ab2:	613b      	str	r3, [r7, #16]
 8001ab4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	4b64      	ldr	r3, [pc, #400]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	4a63      	ldr	r2, [pc, #396]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001ac0:	f043 0301 	orr.w	r3, r3, #1
 8001ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac6:	4b61      	ldr	r3, [pc, #388]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	4b5d      	ldr	r3, [pc, #372]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	4a5c      	ldr	r2, [pc, #368]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae2:	4b5a      	ldr	r3, [pc, #360]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	60bb      	str	r3, [r7, #8]
 8001aec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	607b      	str	r3, [r7, #4]
 8001af2:	4b56      	ldr	r3, [pc, #344]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af6:	4a55      	ldr	r2, [pc, #340]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001af8:	f043 0308 	orr.w	r3, r3, #8
 8001afc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001afe:	4b53      	ldr	r3, [pc, #332]	@ (8001c4c <MX_GPIO_Init+0x200>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b02:	f003 0308 	and.w	r3, r3, #8
 8001b06:	607b      	str	r3, [r7, #4]
 8001b08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2108      	movs	r1, #8
 8001b0e:	4850      	ldr	r0, [pc, #320]	@ (8001c50 <MX_GPIO_Init+0x204>)
 8001b10:	f001 fa0a 	bl	8002f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001b14:	2201      	movs	r2, #1
 8001b16:	2101      	movs	r1, #1
 8001b18:	484e      	ldr	r0, [pc, #312]	@ (8001c54 <MX_GPIO_Init+0x208>)
 8001b1a:	f001 fa05 	bl	8002f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001b1e:	2200      	movs	r2, #0
 8001b20:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001b24:	484c      	ldr	r0, [pc, #304]	@ (8001c58 <MX_GPIO_Init+0x20c>)
 8001b26:	f001 f9ff 	bl	8002f28 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001b2a:	2308      	movs	r3, #8
 8001b2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b36:	2300      	movs	r3, #0
 8001b38:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001b3a:	f107 031c 	add.w	r3, r7, #28
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4843      	ldr	r0, [pc, #268]	@ (8001c50 <MX_GPIO_Init+0x204>)
 8001b42:	f001 f855 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001b46:	2301      	movs	r3, #1
 8001b48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b52:	2300      	movs	r3, #0
 8001b54:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001b56:	f107 031c 	add.w	r3, r7, #28
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	483d      	ldr	r0, [pc, #244]	@ (8001c54 <MX_GPIO_Init+0x208>)
 8001b5e:	f001 f847 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001b62:	2308      	movs	r3, #8
 8001b64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	2302      	movs	r3, #2
 8001b68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b72:	2305      	movs	r3, #5
 8001b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001b76:	f107 031c 	add.w	r3, r7, #28
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4835      	ldr	r0, [pc, #212]	@ (8001c54 <MX_GPIO_Init+0x208>)
 8001b7e:	f001 f837 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b82:	2301      	movs	r3, #1
 8001b84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b86:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001b8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b90:	f107 031c 	add.w	r3, r7, #28
 8001b94:	4619      	mov	r1, r3
 8001b96:	4831      	ldr	r0, [pc, #196]	@ (8001c5c <MX_GPIO_Init+0x210>)
 8001b98:	f001 f82a 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001b9c:	2304      	movs	r3, #4
 8001b9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001ba8:	f107 031c 	add.w	r3, r7, #28
 8001bac:	4619      	mov	r1, r3
 8001bae:	482c      	ldr	r0, [pc, #176]	@ (8001c60 <MX_GPIO_Init+0x214>)
 8001bb0:	f001 f81e 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001bb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bc6:	2305      	movs	r3, #5
 8001bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001bca:	f107 031c 	add.w	r3, r7, #28
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4823      	ldr	r0, [pc, #140]	@ (8001c60 <MX_GPIO_Init+0x214>)
 8001bd2:	f001 f80d 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8001bd6:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001bda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be0:	2300      	movs	r3, #0
 8001be2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be4:	2300      	movs	r3, #0
 8001be6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001be8:	f107 031c 	add.w	r3, r7, #28
 8001bec:	4619      	mov	r1, r3
 8001bee:	481a      	ldr	r0, [pc, #104]	@ (8001c58 <MX_GPIO_Init+0x20c>)
 8001bf0:	f000 fffe 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_RST_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8001bf4:	2310      	movs	r3, #16
 8001bf6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c00:	2300      	movs	r3, #0
 8001c02:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8001c04:	f107 031c 	add.w	r3, r7, #28
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4813      	ldr	r0, [pc, #76]	@ (8001c58 <MX_GPIO_Init+0x20c>)
 8001c0c:	f000 fff0 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001c10:	2320      	movs	r3, #32
 8001c12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c14:	2300      	movs	r3, #0
 8001c16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001c1c:	f107 031c 	add.w	r3, r7, #28
 8001c20:	4619      	mov	r1, r3
 8001c22:	480d      	ldr	r0, [pc, #52]	@ (8001c58 <MX_GPIO_Init+0x20c>)
 8001c24:	f000 ffe4 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c2c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001c30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c32:	2300      	movs	r3, #0
 8001c34:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001c36:	f107 031c 	add.w	r3, r7, #28
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4804      	ldr	r0, [pc, #16]	@ (8001c50 <MX_GPIO_Init+0x204>)
 8001c3e:	f000 ffd7 	bl	8002bf0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c42:	bf00      	nop
 8001c44:	3730      	adds	r7, #48	@ 0x30
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	40021000 	.word	0x40021000
 8001c54:	40020800 	.word	0x40020800
 8001c58:	40020c00 	.word	0x40020c00
 8001c5c:	40020000 	.word	0x40020000
 8001c60:	40020400 	.word	0x40020400

08001c64 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	e009      	b.n	8001c8a <_write+0x26>
		ITM_SendChar(*ptr++);
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	1c5a      	adds	r2, r3, #1
 8001c7a:	60ba      	str	r2, [r7, #8]
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff f95a 	bl	8000f38 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	3301      	adds	r3, #1
 8001c88:	617b      	str	r3, [r7, #20]
 8001c8a:	697a      	ldr	r2, [r7, #20]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	dbf1      	blt.n	8001c76 <_write+0x12>
	}
	return len;
 8001c92:	687b      	ldr	r3, [r7, #4]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca0:	b672      	cpsid	i
}
 8001ca2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
		printf("Error\r\n");
 8001ca4:	4801      	ldr	r0, [pc, #4]	@ (8001cac <Error_Handler+0x10>)
 8001ca6:	f009 f8af 	bl	800ae08 <puts>
 8001caa:	e7fb      	b.n	8001ca4 <Error_Handler+0x8>
 8001cac:	0800cbcc 	.word	0x0800cbcc

08001cb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
 8001cba:	4b10      	ldr	r3, [pc, #64]	@ (8001cfc <HAL_MspInit+0x4c>)
 8001cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cbe:	4a0f      	ldr	r2, [pc, #60]	@ (8001cfc <HAL_MspInit+0x4c>)
 8001cc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8001cfc <HAL_MspInit+0x4c>)
 8001cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	603b      	str	r3, [r7, #0]
 8001cd6:	4b09      	ldr	r3, [pc, #36]	@ (8001cfc <HAL_MspInit+0x4c>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cda:	4a08      	ldr	r2, [pc, #32]	@ (8001cfc <HAL_MspInit+0x4c>)
 8001cdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ce0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ce2:	4b06      	ldr	r3, [pc, #24]	@ (8001cfc <HAL_MspInit+0x4c>)
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cea:	603b      	str	r3, [r7, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001cee:	2007      	movs	r0, #7
 8001cf0:	f000 fbcc 	bl	800248c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cf4:	bf00      	nop
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40023800 	.word	0x40023800

08001d00 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b08a      	sub	sp, #40	@ 0x28
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d08:	f107 0314 	add.w	r3, r7, #20
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
 8001d14:	60da      	str	r2, [r3, #12]
 8001d16:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a19      	ldr	r2, [pc, #100]	@ (8001d84 <HAL_I2C_MspInit+0x84>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d12c      	bne.n	8001d7c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	613b      	str	r3, [r7, #16]
 8001d26:	4b18      	ldr	r3, [pc, #96]	@ (8001d88 <HAL_I2C_MspInit+0x88>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	4a17      	ldr	r2, [pc, #92]	@ (8001d88 <HAL_I2C_MspInit+0x88>)
 8001d2c:	f043 0302 	orr.w	r3, r3, #2
 8001d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d32:	4b15      	ldr	r3, [pc, #84]	@ (8001d88 <HAL_I2C_MspInit+0x88>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	613b      	str	r3, [r7, #16]
 8001d3c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001d3e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001d42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d44:	2312      	movs	r3, #18
 8001d46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d50:	2304      	movs	r3, #4
 8001d52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d54:	f107 0314 	add.w	r3, r7, #20
 8001d58:	4619      	mov	r1, r3
 8001d5a:	480c      	ldr	r0, [pc, #48]	@ (8001d8c <HAL_I2C_MspInit+0x8c>)
 8001d5c:	f000 ff48 	bl	8002bf0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d60:	2300      	movs	r3, #0
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	4b08      	ldr	r3, [pc, #32]	@ (8001d88 <HAL_I2C_MspInit+0x88>)
 8001d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d68:	4a07      	ldr	r2, [pc, #28]	@ (8001d88 <HAL_I2C_MspInit+0x88>)
 8001d6a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d70:	4b05      	ldr	r3, [pc, #20]	@ (8001d88 <HAL_I2C_MspInit+0x88>)
 8001d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001d7c:	bf00      	nop
 8001d7e:	3728      	adds	r7, #40	@ 0x28
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40005400 	.word	0x40005400
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	40020400 	.word	0x40020400

08001d90 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b08e      	sub	sp, #56	@ 0x38
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	605a      	str	r2, [r3, #4]
 8001da2:	609a      	str	r2, [r3, #8]
 8001da4:	60da      	str	r2, [r3, #12]
 8001da6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a4e      	ldr	r2, [pc, #312]	@ (8001ef4 <HAL_I2S_MspInit+0x164>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	f040 8094 	bne.w	8001eea <HAL_I2S_MspInit+0x15a>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 203;
 8001dc6:	23cb      	movs	r3, #203	@ 0xcb
 8001dc8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001dca:	2302      	movs	r3, #2
 8001dcc:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dce:	f107 0314 	add.w	r3, r7, #20
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f004 fd46 	bl	8006864 <HAL_RCCEx_PeriphCLKConfig>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8001dde:	f7ff ff5d 	bl	8001c9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	613b      	str	r3, [r7, #16]
 8001de6:	4b44      	ldr	r3, [pc, #272]	@ (8001ef8 <HAL_I2S_MspInit+0x168>)
 8001de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dea:	4a43      	ldr	r2, [pc, #268]	@ (8001ef8 <HAL_I2S_MspInit+0x168>)
 8001dec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001df0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001df2:	4b41      	ldr	r3, [pc, #260]	@ (8001ef8 <HAL_I2S_MspInit+0x168>)
 8001df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001dfa:	613b      	str	r3, [r7, #16]
 8001dfc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60fb      	str	r3, [r7, #12]
 8001e02:	4b3d      	ldr	r3, [pc, #244]	@ (8001ef8 <HAL_I2S_MspInit+0x168>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e06:	4a3c      	ldr	r2, [pc, #240]	@ (8001ef8 <HAL_I2S_MspInit+0x168>)
 8001e08:	f043 0301 	orr.w	r3, r3, #1
 8001e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0e:	4b3a      	ldr	r3, [pc, #232]	@ (8001ef8 <HAL_I2S_MspInit+0x168>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	60fb      	str	r3, [r7, #12]
 8001e18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60bb      	str	r3, [r7, #8]
 8001e1e:	4b36      	ldr	r3, [pc, #216]	@ (8001ef8 <HAL_I2S_MspInit+0x168>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	4a35      	ldr	r2, [pc, #212]	@ (8001ef8 <HAL_I2S_MspInit+0x168>)
 8001e24:	f043 0304 	orr.w	r3, r3, #4
 8001e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2a:	4b33      	ldr	r3, [pc, #204]	@ (8001ef8 <HAL_I2S_MspInit+0x168>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2e:	f003 0304 	and.w	r3, r3, #4
 8001e32:	60bb      	str	r3, [r7, #8]
 8001e34:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001e36:	2310      	movs	r3, #16
 8001e38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e42:	2300      	movs	r3, #0
 8001e44:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e46:	2306      	movs	r3, #6
 8001e48:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001e4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e4e:	4619      	mov	r1, r3
 8001e50:	482a      	ldr	r0, [pc, #168]	@ (8001efc <HAL_I2S_MspInit+0x16c>)
 8001e52:	f000 fecd 	bl	8002bf0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001e56:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001e5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e64:	2300      	movs	r3, #0
 8001e66:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e68:	2306      	movs	r3, #6
 8001e6a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e70:	4619      	mov	r1, r3
 8001e72:	4823      	ldr	r0, [pc, #140]	@ (8001f00 <HAL_I2S_MspInit+0x170>)
 8001e74:	f000 febc 	bl	8002bf0 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001e78:	4b22      	ldr	r3, [pc, #136]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001e7a:	4a23      	ldr	r2, [pc, #140]	@ (8001f08 <HAL_I2S_MspInit+0x178>)
 8001e7c:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001e7e:	4b21      	ldr	r3, [pc, #132]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e84:	4b1f      	ldr	r3, [pc, #124]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001e86:	2240      	movs	r2, #64	@ 0x40
 8001e88:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e90:	4b1c      	ldr	r3, [pc, #112]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001e92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e96:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e98:	4b1a      	ldr	r3, [pc, #104]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001e9a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e9e:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ea0:	4b18      	ldr	r3, [pc, #96]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001ea2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ea6:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001ea8:	4b16      	ldr	r3, [pc, #88]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001eaa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001eae:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001eb0:	4b14      	ldr	r3, [pc, #80]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001eb2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001eb6:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001eb8:	4b12      	ldr	r3, [pc, #72]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001ebe:	4811      	ldr	r0, [pc, #68]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001ec0:	f000 fb26 	bl	8002510 <HAL_DMA_Init>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 8001eca:	f7ff fee7 	bl	8001c9c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a0c      	ldr	r2, [pc, #48]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001ed2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ed4:	4a0b      	ldr	r2, [pc, #44]	@ (8001f04 <HAL_I2S_MspInit+0x174>)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8001eda:	2200      	movs	r2, #0
 8001edc:	2100      	movs	r1, #0
 8001ede:	2033      	movs	r0, #51	@ 0x33
 8001ee0:	f000 fadf 	bl	80024a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001ee4:	2033      	movs	r0, #51	@ 0x33
 8001ee6:	f000 faf8 	bl	80024da <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001eea:	bf00      	nop
 8001eec:	3738      	adds	r7, #56	@ 0x38
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40003c00 	.word	0x40003c00
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	40020000 	.word	0x40020000
 8001f00:	40020800 	.word	0x40020800
 8001f04:	20000218 	.word	0x20000218
 8001f08:	40026088 	.word	0x40026088

08001f0c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08a      	sub	sp, #40	@ 0x28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f14:	f107 0314 	add.w	r3, r7, #20
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a19      	ldr	r2, [pc, #100]	@ (8001f90 <HAL_SPI_MspInit+0x84>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d12b      	bne.n	8001f86 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	613b      	str	r3, [r7, #16]
 8001f32:	4b18      	ldr	r3, [pc, #96]	@ (8001f94 <HAL_SPI_MspInit+0x88>)
 8001f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f36:	4a17      	ldr	r2, [pc, #92]	@ (8001f94 <HAL_SPI_MspInit+0x88>)
 8001f38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f3e:	4b15      	ldr	r3, [pc, #84]	@ (8001f94 <HAL_SPI_MspInit+0x88>)
 8001f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f46:	613b      	str	r3, [r7, #16]
 8001f48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	4b11      	ldr	r3, [pc, #68]	@ (8001f94 <HAL_SPI_MspInit+0x88>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	4a10      	ldr	r2, [pc, #64]	@ (8001f94 <HAL_SPI_MspInit+0x88>)
 8001f54:	f043 0301 	orr.w	r3, r3, #1
 8001f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f94 <HAL_SPI_MspInit+0x88>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001f66:	23e0      	movs	r3, #224	@ 0xe0
 8001f68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f72:	2300      	movs	r3, #0
 8001f74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f76:	2305      	movs	r3, #5
 8001f78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f7a:	f107 0314 	add.w	r3, r7, #20
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4805      	ldr	r0, [pc, #20]	@ (8001f98 <HAL_SPI_MspInit+0x8c>)
 8001f82:	f000 fe35 	bl	8002bf0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001f86:	bf00      	nop
 8001f88:	3728      	adds	r7, #40	@ 0x28
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40013000 	.word	0x40013000
 8001f94:	40023800 	.word	0x40023800
 8001f98:	40020000 	.word	0x40020000

08001f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fa0:	bf00      	nop
 8001fa2:	e7fd      	b.n	8001fa0 <NMI_Handler+0x4>

08001fa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fa8:	bf00      	nop
 8001faa:	e7fd      	b.n	8001fa8 <HardFault_Handler+0x4>

08001fac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <MemManage_Handler+0x4>

08001fb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fb8:	bf00      	nop
 8001fba:	e7fd      	b.n	8001fb8 <BusFault_Handler+0x4>

08001fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <UsageFault_Handler+0x4>

08001fc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fc8:	bf00      	nop
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr

08001fd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr

08001fee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ff2:	f000 f937 	bl	8002264 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
	...

08001ffc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002000:	4802      	ldr	r0, [pc, #8]	@ (800200c <DMA1_Stream5_IRQHandler+0x10>)
 8002002:	f000 fb8b 	bl	800271c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20000218 	.word	0x20000218

08002010 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 8002014:	4802      	ldr	r0, [pc, #8]	@ (8002020 <SPI3_IRQHandler+0x10>)
 8002016:	f002 f999 	bl	800434c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	200001d0 	.word	0x200001d0

08002024 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002028:	4802      	ldr	r0, [pc, #8]	@ (8002034 <OTG_FS_IRQHandler+0x10>)
 800202a:	f002 fe89 	bl	8004d40 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	20018ed0 	.word	0x20018ed0

08002038 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002044:	2300      	movs	r3, #0
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	e00a      	b.n	8002060 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800204a:	f3af 8000 	nop.w
 800204e:	4601      	mov	r1, r0
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	1c5a      	adds	r2, r3, #1
 8002054:	60ba      	str	r2, [r7, #8]
 8002056:	b2ca      	uxtb	r2, r1
 8002058:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	3301      	adds	r3, #1
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	429a      	cmp	r2, r3
 8002066:	dbf0      	blt.n	800204a <_read+0x12>
  }

  return len;
 8002068:	687b      	ldr	r3, [r7, #4]
}
 800206a:	4618      	mov	r0, r3
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800207a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800207e:	4618      	mov	r0, r3
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr

0800208a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800208a:	b480      	push	{r7}
 800208c:	b083      	sub	sp, #12
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
 8002092:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800209a:	605a      	str	r2, [r3, #4]
  return 0;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <_isatty>:

int _isatty(int file)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020b2:	2301      	movs	r3, #1
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
	...

080020dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020e4:	4a14      	ldr	r2, [pc, #80]	@ (8002138 <_sbrk+0x5c>)
 80020e6:	4b15      	ldr	r3, [pc, #84]	@ (800213c <_sbrk+0x60>)
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020f0:	4b13      	ldr	r3, [pc, #76]	@ (8002140 <_sbrk+0x64>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d102      	bne.n	80020fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020f8:	4b11      	ldr	r3, [pc, #68]	@ (8002140 <_sbrk+0x64>)
 80020fa:	4a12      	ldr	r2, [pc, #72]	@ (8002144 <_sbrk+0x68>)
 80020fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020fe:	4b10      	ldr	r3, [pc, #64]	@ (8002140 <_sbrk+0x64>)
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4413      	add	r3, r2
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	429a      	cmp	r2, r3
 800210a:	d207      	bcs.n	800211c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800210c:	f008 ffaa 	bl	800b064 <__errno>
 8002110:	4603      	mov	r3, r0
 8002112:	220c      	movs	r2, #12
 8002114:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002116:	f04f 33ff 	mov.w	r3, #4294967295
 800211a:	e009      	b.n	8002130 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800211c:	4b08      	ldr	r3, [pc, #32]	@ (8002140 <_sbrk+0x64>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002122:	4b07      	ldr	r3, [pc, #28]	@ (8002140 <_sbrk+0x64>)
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4413      	add	r3, r2
 800212a:	4a05      	ldr	r2, [pc, #20]	@ (8002140 <_sbrk+0x64>)
 800212c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800212e:	68fb      	ldr	r3, [r7, #12]
}
 8002130:	4618      	mov	r0, r3
 8002132:	3718      	adds	r7, #24
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	20020000 	.word	0x20020000
 800213c:	00000400 	.word	0x00000400
 8002140:	200179e8 	.word	0x200179e8
 8002144:	20019720 	.word	0x20019720

08002148 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800214c:	4b06      	ldr	r3, [pc, #24]	@ (8002168 <SystemInit+0x20>)
 800214e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002152:	4a05      	ldr	r2, [pc, #20]	@ (8002168 <SystemInit+0x20>)
 8002154:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002158:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800216c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021a4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002170:	f7ff ffea 	bl	8002148 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002174:	480c      	ldr	r0, [pc, #48]	@ (80021a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002176:	490d      	ldr	r1, [pc, #52]	@ (80021ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002178:	4a0d      	ldr	r2, [pc, #52]	@ (80021b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800217a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800217c:	e002      	b.n	8002184 <LoopCopyDataInit>

0800217e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800217e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002180:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002182:	3304      	adds	r3, #4

08002184 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002184:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002186:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002188:	d3f9      	bcc.n	800217e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800218a:	4a0a      	ldr	r2, [pc, #40]	@ (80021b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800218c:	4c0a      	ldr	r4, [pc, #40]	@ (80021b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800218e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002190:	e001      	b.n	8002196 <LoopFillZerobss>

08002192 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002192:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002194:	3204      	adds	r2, #4

08002196 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002196:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002198:	d3fb      	bcc.n	8002192 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800219a:	f008 ff69 	bl	800b070 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800219e:	f7ff fad9 	bl	8001754 <main>
  bx  lr    
 80021a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80021a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021ac:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 80021b0:	0800ce58 	.word	0x0800ce58
  ldr r2, =_sbss
 80021b4:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 80021b8:	20019720 	.word	0x20019720

080021bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021bc:	e7fe      	b.n	80021bc <ADC_IRQHandler>
	...

080021c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002200 <HAL_Init+0x40>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002200 <HAL_Init+0x40>)
 80021ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002200 <HAL_Init+0x40>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002200 <HAL_Init+0x40>)
 80021d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021dc:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <HAL_Init+0x40>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a07      	ldr	r2, [pc, #28]	@ (8002200 <HAL_Init+0x40>)
 80021e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021e8:	2003      	movs	r0, #3
 80021ea:	f000 f94f 	bl	800248c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021ee:	2000      	movs	r0, #0
 80021f0:	f000 f808 	bl	8002204 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021f4:	f7ff fd5c 	bl	8001cb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40023c00 	.word	0x40023c00

08002204 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800220c:	4b12      	ldr	r3, [pc, #72]	@ (8002258 <HAL_InitTick+0x54>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	4b12      	ldr	r3, [pc, #72]	@ (800225c <HAL_InitTick+0x58>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	4619      	mov	r1, r3
 8002216:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800221a:	fbb3 f3f1 	udiv	r3, r3, r1
 800221e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002222:	4618      	mov	r0, r3
 8002224:	f000 f967 	bl	80024f6 <HAL_SYSTICK_Config>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e00e      	b.n	8002250 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2b0f      	cmp	r3, #15
 8002236:	d80a      	bhi.n	800224e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002238:	2200      	movs	r2, #0
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	f04f 30ff 	mov.w	r0, #4294967295
 8002240:	f000 f92f 	bl	80024a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002244:	4a06      	ldr	r2, [pc, #24]	@ (8002260 <HAL_InitTick+0x5c>)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800224a:	2300      	movs	r3, #0
 800224c:	e000      	b.n	8002250 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
}
 8002250:	4618      	mov	r0, r3
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	20000004 	.word	0x20000004
 800225c:	2000000c 	.word	0x2000000c
 8002260:	20000008 	.word	0x20000008

08002264 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002268:	4b06      	ldr	r3, [pc, #24]	@ (8002284 <HAL_IncTick+0x20>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	461a      	mov	r2, r3
 800226e:	4b06      	ldr	r3, [pc, #24]	@ (8002288 <HAL_IncTick+0x24>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4413      	add	r3, r2
 8002274:	4a04      	ldr	r2, [pc, #16]	@ (8002288 <HAL_IncTick+0x24>)
 8002276:	6013      	str	r3, [r2, #0]
}
 8002278:	bf00      	nop
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	2000000c 	.word	0x2000000c
 8002288:	200179ec 	.word	0x200179ec

0800228c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  return uwTick;
 8002290:	4b03      	ldr	r3, [pc, #12]	@ (80022a0 <HAL_GetTick+0x14>)
 8002292:	681b      	ldr	r3, [r3, #0]
}
 8002294:	4618      	mov	r0, r3
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	200179ec 	.word	0x200179ec

080022a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022ac:	f7ff ffee 	bl	800228c <HAL_GetTick>
 80022b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022bc:	d005      	beq.n	80022ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022be:	4b0a      	ldr	r3, [pc, #40]	@ (80022e8 <HAL_Delay+0x44>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	461a      	mov	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	4413      	add	r3, r2
 80022c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022ca:	bf00      	nop
 80022cc:	f7ff ffde 	bl	800228c <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d8f7      	bhi.n	80022cc <HAL_Delay+0x28>
  {
  }
}
 80022dc:	bf00      	nop
 80022de:	bf00      	nop
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	2000000c 	.word	0x2000000c

080022ec <__NVIC_SetPriorityGrouping>:
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f003 0307 	and.w	r3, r3, #7
 80022fa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002330 <__NVIC_SetPriorityGrouping+0x44>)
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002302:	68ba      	ldr	r2, [r7, #8]
 8002304:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002308:	4013      	ands	r3, r2
 800230a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002314:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002318:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800231c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800231e:	4a04      	ldr	r2, [pc, #16]	@ (8002330 <__NVIC_SetPriorityGrouping+0x44>)
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	60d3      	str	r3, [r2, #12]
}
 8002324:	bf00      	nop
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	e000ed00 	.word	0xe000ed00

08002334 <__NVIC_GetPriorityGrouping>:
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002338:	4b04      	ldr	r3, [pc, #16]	@ (800234c <__NVIC_GetPriorityGrouping+0x18>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	0a1b      	lsrs	r3, r3, #8
 800233e:	f003 0307 	and.w	r3, r3, #7
}
 8002342:	4618      	mov	r0, r3
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	e000ed00 	.word	0xe000ed00

08002350 <__NVIC_EnableIRQ>:
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	4603      	mov	r3, r0
 8002358:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800235a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235e:	2b00      	cmp	r3, #0
 8002360:	db0b      	blt.n	800237a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	f003 021f 	and.w	r2, r3, #31
 8002368:	4907      	ldr	r1, [pc, #28]	@ (8002388 <__NVIC_EnableIRQ+0x38>)
 800236a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236e:	095b      	lsrs	r3, r3, #5
 8002370:	2001      	movs	r0, #1
 8002372:	fa00 f202 	lsl.w	r2, r0, r2
 8002376:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800237a:	bf00      	nop
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	e000e100 	.word	0xe000e100

0800238c <__NVIC_SetPriority>:
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	6039      	str	r1, [r7, #0]
 8002396:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239c:	2b00      	cmp	r3, #0
 800239e:	db0a      	blt.n	80023b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	b2da      	uxtb	r2, r3
 80023a4:	490c      	ldr	r1, [pc, #48]	@ (80023d8 <__NVIC_SetPriority+0x4c>)
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	0112      	lsls	r2, r2, #4
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	440b      	add	r3, r1
 80023b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80023b4:	e00a      	b.n	80023cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	4908      	ldr	r1, [pc, #32]	@ (80023dc <__NVIC_SetPriority+0x50>)
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	f003 030f 	and.w	r3, r3, #15
 80023c2:	3b04      	subs	r3, #4
 80023c4:	0112      	lsls	r2, r2, #4
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	440b      	add	r3, r1
 80023ca:	761a      	strb	r2, [r3, #24]
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	e000e100 	.word	0xe000e100
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <NVIC_EncodePriority>:
{
 80023e0:	b480      	push	{r7}
 80023e2:	b089      	sub	sp, #36	@ 0x24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	f1c3 0307 	rsb	r3, r3, #7
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	bf28      	it	cs
 80023fe:	2304      	movcs	r3, #4
 8002400:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	3304      	adds	r3, #4
 8002406:	2b06      	cmp	r3, #6
 8002408:	d902      	bls.n	8002410 <NVIC_EncodePriority+0x30>
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3b03      	subs	r3, #3
 800240e:	e000      	b.n	8002412 <NVIC_EncodePriority+0x32>
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002414:	f04f 32ff 	mov.w	r2, #4294967295
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	43da      	mvns	r2, r3
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	401a      	ands	r2, r3
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002428:	f04f 31ff 	mov.w	r1, #4294967295
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	fa01 f303 	lsl.w	r3, r1, r3
 8002432:	43d9      	mvns	r1, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002438:	4313      	orrs	r3, r2
}
 800243a:	4618      	mov	r0, r3
 800243c:	3724      	adds	r7, #36	@ 0x24
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
	...

08002448 <SysTick_Config>:
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	3b01      	subs	r3, #1
 8002454:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002458:	d301      	bcc.n	800245e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800245a:	2301      	movs	r3, #1
 800245c:	e00f      	b.n	800247e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800245e:	4a0a      	ldr	r2, [pc, #40]	@ (8002488 <SysTick_Config+0x40>)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3b01      	subs	r3, #1
 8002464:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002466:	210f      	movs	r1, #15
 8002468:	f04f 30ff 	mov.w	r0, #4294967295
 800246c:	f7ff ff8e 	bl	800238c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002470:	4b05      	ldr	r3, [pc, #20]	@ (8002488 <SysTick_Config+0x40>)
 8002472:	2200      	movs	r2, #0
 8002474:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002476:	4b04      	ldr	r3, [pc, #16]	@ (8002488 <SysTick_Config+0x40>)
 8002478:	2207      	movs	r2, #7
 800247a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	e000e010 	.word	0xe000e010

0800248c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f7ff ff29 	bl	80022ec <__NVIC_SetPriorityGrouping>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b086      	sub	sp, #24
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	4603      	mov	r3, r0
 80024aa:	60b9      	str	r1, [r7, #8]
 80024ac:	607a      	str	r2, [r7, #4]
 80024ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024b0:	2300      	movs	r3, #0
 80024b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024b4:	f7ff ff3e 	bl	8002334 <__NVIC_GetPriorityGrouping>
 80024b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	68b9      	ldr	r1, [r7, #8]
 80024be:	6978      	ldr	r0, [r7, #20]
 80024c0:	f7ff ff8e 	bl	80023e0 <NVIC_EncodePriority>
 80024c4:	4602      	mov	r2, r0
 80024c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ca:	4611      	mov	r1, r2
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff ff5d 	bl	800238c <__NVIC_SetPriority>
}
 80024d2:	bf00      	nop
 80024d4:	3718      	adds	r7, #24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b082      	sub	sp, #8
 80024de:	af00      	add	r7, sp, #0
 80024e0:	4603      	mov	r3, r0
 80024e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff ff31 	bl	8002350 <__NVIC_EnableIRQ>
}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b082      	sub	sp, #8
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f7ff ffa2 	bl	8002448 <SysTick_Config>
 8002504:	4603      	mov	r3, r0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
	...

08002510 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800251c:	f7ff feb6 	bl	800228c <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d101      	bne.n	800252c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e099      	b.n	8002660 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2202      	movs	r2, #2
 8002530:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 0201 	bic.w	r2, r2, #1
 800254a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800254c:	e00f      	b.n	800256e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800254e:	f7ff fe9d 	bl	800228c <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b05      	cmp	r3, #5
 800255a:	d908      	bls.n	800256e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2220      	movs	r2, #32
 8002560:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2203      	movs	r2, #3
 8002566:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e078      	b.n	8002660 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1e8      	bne.n	800254e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002584:	697a      	ldr	r2, [r7, #20]
 8002586:	4b38      	ldr	r3, [pc, #224]	@ (8002668 <HAL_DMA_Init+0x158>)
 8002588:	4013      	ands	r3, r2
 800258a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800259a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	691b      	ldr	r3, [r3, #16]
 80025a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	699b      	ldr	r3, [r3, #24]
 80025ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	4313      	orrs	r3, r2
 80025be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c4:	2b04      	cmp	r3, #4
 80025c6:	d107      	bne.n	80025d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d0:	4313      	orrs	r3, r2
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	697a      	ldr	r2, [r7, #20]
 80025de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	695b      	ldr	r3, [r3, #20]
 80025e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	f023 0307 	bic.w	r3, r3, #7
 80025ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d117      	bne.n	8002632 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002606:	697a      	ldr	r2, [r7, #20]
 8002608:	4313      	orrs	r3, r2
 800260a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00e      	beq.n	8002632 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f000 fa6f 	bl	8002af8 <DMA_CheckFifoParam>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d008      	beq.n	8002632 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2240      	movs	r2, #64	@ 0x40
 8002624:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800262e:	2301      	movs	r3, #1
 8002630:	e016      	b.n	8002660 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 fa26 	bl	8002a8c <DMA_CalcBaseAndBitshift>
 8002640:	4603      	mov	r3, r0
 8002642:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002648:	223f      	movs	r2, #63	@ 0x3f
 800264a:	409a      	lsls	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800265e:	2300      	movs	r3, #0
}
 8002660:	4618      	mov	r0, r3
 8002662:	3718      	adds	r7, #24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	f010803f 	.word	0xf010803f

0800266c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af00      	add	r7, sp, #0
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	60b9      	str	r1, [r7, #8]
 8002676:	607a      	str	r2, [r7, #4]
 8002678:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800267a:	2300      	movs	r3, #0
 800267c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002682:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800268a:	2b01      	cmp	r3, #1
 800268c:	d101      	bne.n	8002692 <HAL_DMA_Start_IT+0x26>
 800268e:	2302      	movs	r3, #2
 8002690:	e040      	b.n	8002714 <HAL_DMA_Start_IT+0xa8>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d12f      	bne.n	8002706 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2202      	movs	r2, #2
 80026aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	68b9      	ldr	r1, [r7, #8]
 80026ba:	68f8      	ldr	r0, [r7, #12]
 80026bc:	f000 f9b8 	bl	8002a30 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026c4:	223f      	movs	r2, #63	@ 0x3f
 80026c6:	409a      	lsls	r2, r3
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f042 0216 	orr.w	r2, r2, #22
 80026da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d007      	beq.n	80026f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f042 0208 	orr.w	r2, r2, #8
 80026f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0201 	orr.w	r2, r2, #1
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	e005      	b.n	8002712 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800270e:	2302      	movs	r3, #2
 8002710:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002712:	7dfb      	ldrb	r3, [r7, #23]
}
 8002714:	4618      	mov	r0, r3
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002724:	2300      	movs	r3, #0
 8002726:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002728:	4b8e      	ldr	r3, [pc, #568]	@ (8002964 <HAL_DMA_IRQHandler+0x248>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a8e      	ldr	r2, [pc, #568]	@ (8002968 <HAL_DMA_IRQHandler+0x24c>)
 800272e:	fba2 2303 	umull	r2, r3, r2, r3
 8002732:	0a9b      	lsrs	r3, r3, #10
 8002734:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002746:	2208      	movs	r2, #8
 8002748:	409a      	lsls	r2, r3
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	4013      	ands	r3, r2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d01a      	beq.n	8002788 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	d013      	beq.n	8002788 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f022 0204 	bic.w	r2, r2, #4
 800276e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002774:	2208      	movs	r2, #8
 8002776:	409a      	lsls	r2, r3
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002780:	f043 0201 	orr.w	r2, r3, #1
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800278c:	2201      	movs	r2, #1
 800278e:	409a      	lsls	r2, r3
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4013      	ands	r3, r2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d012      	beq.n	80027be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d00b      	beq.n	80027be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027aa:	2201      	movs	r2, #1
 80027ac:	409a      	lsls	r2, r3
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b6:	f043 0202 	orr.w	r2, r3, #2
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c2:	2204      	movs	r2, #4
 80027c4:	409a      	lsls	r2, r3
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	4013      	ands	r3, r2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d012      	beq.n	80027f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d00b      	beq.n	80027f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e0:	2204      	movs	r2, #4
 80027e2:	409a      	lsls	r2, r3
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ec:	f043 0204 	orr.w	r2, r3, #4
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f8:	2210      	movs	r2, #16
 80027fa:	409a      	lsls	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	4013      	ands	r3, r2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d043      	beq.n	800288c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0308 	and.w	r3, r3, #8
 800280e:	2b00      	cmp	r3, #0
 8002810:	d03c      	beq.n	800288c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002816:	2210      	movs	r2, #16
 8002818:	409a      	lsls	r2, r3
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d018      	beq.n	800285e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d108      	bne.n	800284c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283e:	2b00      	cmp	r3, #0
 8002840:	d024      	beq.n	800288c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	4798      	blx	r3
 800284a:	e01f      	b.n	800288c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002850:	2b00      	cmp	r3, #0
 8002852:	d01b      	beq.n	800288c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	4798      	blx	r3
 800285c:	e016      	b.n	800288c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002868:	2b00      	cmp	r3, #0
 800286a:	d107      	bne.n	800287c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 0208 	bic.w	r2, r2, #8
 800287a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002880:	2b00      	cmp	r3, #0
 8002882:	d003      	beq.n	800288c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002890:	2220      	movs	r2, #32
 8002892:	409a      	lsls	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4013      	ands	r3, r2
 8002898:	2b00      	cmp	r3, #0
 800289a:	f000 808f 	beq.w	80029bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0310 	and.w	r3, r3, #16
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f000 8087 	beq.w	80029bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b2:	2220      	movs	r2, #32
 80028b4:	409a      	lsls	r2, r3
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b05      	cmp	r3, #5
 80028c4:	d136      	bne.n	8002934 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f022 0216 	bic.w	r2, r2, #22
 80028d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	695a      	ldr	r2, [r3, #20]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d103      	bne.n	80028f6 <HAL_DMA_IRQHandler+0x1da>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d007      	beq.n	8002906 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0208 	bic.w	r2, r2, #8
 8002904:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800290a:	223f      	movs	r2, #63	@ 0x3f
 800290c:	409a      	lsls	r2, r3
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002926:	2b00      	cmp	r3, #0
 8002928:	d07e      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	4798      	blx	r3
        }
        return;
 8002932:	e079      	b.n	8002a28 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d01d      	beq.n	800297e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10d      	bne.n	800296c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002954:	2b00      	cmp	r3, #0
 8002956:	d031      	beq.n	80029bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	4798      	blx	r3
 8002960:	e02c      	b.n	80029bc <HAL_DMA_IRQHandler+0x2a0>
 8002962:	bf00      	nop
 8002964:	20000004 	.word	0x20000004
 8002968:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002970:	2b00      	cmp	r3, #0
 8002972:	d023      	beq.n	80029bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	4798      	blx	r3
 800297c:	e01e      	b.n	80029bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002988:	2b00      	cmp	r3, #0
 800298a:	d10f      	bne.n	80029ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 0210 	bic.w	r2, r2, #16
 800299a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d003      	beq.n	80029bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d032      	beq.n	8002a2a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d022      	beq.n	8002a16 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2205      	movs	r2, #5
 80029d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f022 0201 	bic.w	r2, r2, #1
 80029e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	3301      	adds	r3, #1
 80029ec:	60bb      	str	r3, [r7, #8]
 80029ee:	697a      	ldr	r2, [r7, #20]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d307      	bcc.n	8002a04 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1f2      	bne.n	80029e8 <HAL_DMA_IRQHandler+0x2cc>
 8002a02:	e000      	b.n	8002a06 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002a04:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d005      	beq.n	8002a2a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	4798      	blx	r3
 8002a26:	e000      	b.n	8002a2a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a28:	bf00      	nop
    }
  }
}
 8002a2a:	3718      	adds	r7, #24
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002a4c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	2b40      	cmp	r3, #64	@ 0x40
 8002a5c:	d108      	bne.n	8002a70 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a6e:	e007      	b.n	8002a80 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	68ba      	ldr	r2, [r7, #8]
 8002a76:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	60da      	str	r2, [r3, #12]
}
 8002a80:	bf00      	nop
 8002a82:	3714      	adds	r7, #20
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	3b10      	subs	r3, #16
 8002a9c:	4a14      	ldr	r2, [pc, #80]	@ (8002af0 <DMA_CalcBaseAndBitshift+0x64>)
 8002a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa2:	091b      	lsrs	r3, r3, #4
 8002aa4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002aa6:	4a13      	ldr	r2, [pc, #76]	@ (8002af4 <DMA_CalcBaseAndBitshift+0x68>)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4413      	add	r3, r2
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2b03      	cmp	r3, #3
 8002ab8:	d909      	bls.n	8002ace <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ac2:	f023 0303 	bic.w	r3, r3, #3
 8002ac6:	1d1a      	adds	r2, r3, #4
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	659a      	str	r2, [r3, #88]	@ 0x58
 8002acc:	e007      	b.n	8002ade <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ad6:	f023 0303 	bic.w	r3, r3, #3
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3714      	adds	r7, #20
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	aaaaaaab 	.word	0xaaaaaaab
 8002af4:	0800cc34 	.word	0x0800cc34

08002af8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b00:	2300      	movs	r3, #0
 8002b02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b08:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	699b      	ldr	r3, [r3, #24]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d11f      	bne.n	8002b52 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	2b03      	cmp	r3, #3
 8002b16:	d856      	bhi.n	8002bc6 <DMA_CheckFifoParam+0xce>
 8002b18:	a201      	add	r2, pc, #4	@ (adr r2, 8002b20 <DMA_CheckFifoParam+0x28>)
 8002b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b1e:	bf00      	nop
 8002b20:	08002b31 	.word	0x08002b31
 8002b24:	08002b43 	.word	0x08002b43
 8002b28:	08002b31 	.word	0x08002b31
 8002b2c:	08002bc7 	.word	0x08002bc7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d046      	beq.n	8002bca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b40:	e043      	b.n	8002bca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b46:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b4a:	d140      	bne.n	8002bce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b50:	e03d      	b.n	8002bce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b5a:	d121      	bne.n	8002ba0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d837      	bhi.n	8002bd2 <DMA_CheckFifoParam+0xda>
 8002b62:	a201      	add	r2, pc, #4	@ (adr r2, 8002b68 <DMA_CheckFifoParam+0x70>)
 8002b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b68:	08002b79 	.word	0x08002b79
 8002b6c:	08002b7f 	.word	0x08002b7f
 8002b70:	08002b79 	.word	0x08002b79
 8002b74:	08002b91 	.word	0x08002b91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002b7c:	e030      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d025      	beq.n	8002bd6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b8e:	e022      	b.n	8002bd6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b94:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b98:	d11f      	bne.n	8002bda <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b9e:	e01c      	b.n	8002bda <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d903      	bls.n	8002bae <DMA_CheckFifoParam+0xb6>
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	2b03      	cmp	r3, #3
 8002baa:	d003      	beq.n	8002bb4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002bac:	e018      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	73fb      	strb	r3, [r7, #15]
      break;
 8002bb2:	e015      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00e      	beq.n	8002bde <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	73fb      	strb	r3, [r7, #15]
      break;
 8002bc4:	e00b      	b.n	8002bde <DMA_CheckFifoParam+0xe6>
      break;
 8002bc6:	bf00      	nop
 8002bc8:	e00a      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bca:	bf00      	nop
 8002bcc:	e008      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bce:	bf00      	nop
 8002bd0:	e006      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bd2:	bf00      	nop
 8002bd4:	e004      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bd6:	bf00      	nop
 8002bd8:	e002      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002bda:	bf00      	nop
 8002bdc:	e000      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bde:	bf00      	nop
    }
  } 
  
  return status; 
 8002be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3714      	adds	r7, #20
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop

08002bf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b089      	sub	sp, #36	@ 0x24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c02:	2300      	movs	r3, #0
 8002c04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c06:	2300      	movs	r3, #0
 8002c08:	61fb      	str	r3, [r7, #28]
 8002c0a:	e16b      	b.n	8002ee4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	f040 815a 	bne.w	8002ede <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d005      	beq.n	8002c42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d130      	bne.n	8002ca4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	2203      	movs	r2, #3
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43db      	mvns	r3, r3
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	4013      	ands	r3, r2
 8002c58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	fa02 f303 	lsl.w	r3, r2, r3
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c78:	2201      	movs	r2, #1
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	43db      	mvns	r3, r3
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	4013      	ands	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	091b      	lsrs	r3, r3, #4
 8002c8e:	f003 0201 	and.w	r2, r3, #1
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f003 0303 	and.w	r3, r3, #3
 8002cac:	2b03      	cmp	r3, #3
 8002cae:	d017      	beq.n	8002ce0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	2203      	movs	r2, #3
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	689a      	ldr	r2, [r3, #8]
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 0303 	and.w	r3, r3, #3
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d123      	bne.n	8002d34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	08da      	lsrs	r2, r3, #3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3208      	adds	r2, #8
 8002cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	f003 0307 	and.w	r3, r3, #7
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	220f      	movs	r2, #15
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	691a      	ldr	r2, [r3, #16]
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	f003 0307 	and.w	r3, r3, #7
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	08da      	lsrs	r2, r3, #3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	3208      	adds	r2, #8
 8002d2e:	69b9      	ldr	r1, [r7, #24]
 8002d30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	2203      	movs	r2, #3
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	43db      	mvns	r3, r3
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f003 0203 	and.w	r2, r3, #3
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f000 80b4 	beq.w	8002ede <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	60fb      	str	r3, [r7, #12]
 8002d7a:	4b60      	ldr	r3, [pc, #384]	@ (8002efc <HAL_GPIO_Init+0x30c>)
 8002d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7e:	4a5f      	ldr	r2, [pc, #380]	@ (8002efc <HAL_GPIO_Init+0x30c>)
 8002d80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d84:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d86:	4b5d      	ldr	r3, [pc, #372]	@ (8002efc <HAL_GPIO_Init+0x30c>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d92:	4a5b      	ldr	r2, [pc, #364]	@ (8002f00 <HAL_GPIO_Init+0x310>)
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	089b      	lsrs	r3, r3, #2
 8002d98:	3302      	adds	r3, #2
 8002d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	f003 0303 	and.w	r3, r3, #3
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	220f      	movs	r2, #15
 8002daa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dae:	43db      	mvns	r3, r3
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	4013      	ands	r3, r2
 8002db4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a52      	ldr	r2, [pc, #328]	@ (8002f04 <HAL_GPIO_Init+0x314>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d02b      	beq.n	8002e16 <HAL_GPIO_Init+0x226>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a51      	ldr	r2, [pc, #324]	@ (8002f08 <HAL_GPIO_Init+0x318>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d025      	beq.n	8002e12 <HAL_GPIO_Init+0x222>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a50      	ldr	r2, [pc, #320]	@ (8002f0c <HAL_GPIO_Init+0x31c>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d01f      	beq.n	8002e0e <HAL_GPIO_Init+0x21e>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a4f      	ldr	r2, [pc, #316]	@ (8002f10 <HAL_GPIO_Init+0x320>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d019      	beq.n	8002e0a <HAL_GPIO_Init+0x21a>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a4e      	ldr	r2, [pc, #312]	@ (8002f14 <HAL_GPIO_Init+0x324>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d013      	beq.n	8002e06 <HAL_GPIO_Init+0x216>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a4d      	ldr	r2, [pc, #308]	@ (8002f18 <HAL_GPIO_Init+0x328>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d00d      	beq.n	8002e02 <HAL_GPIO_Init+0x212>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a4c      	ldr	r2, [pc, #304]	@ (8002f1c <HAL_GPIO_Init+0x32c>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d007      	beq.n	8002dfe <HAL_GPIO_Init+0x20e>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a4b      	ldr	r2, [pc, #300]	@ (8002f20 <HAL_GPIO_Init+0x330>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d101      	bne.n	8002dfa <HAL_GPIO_Init+0x20a>
 8002df6:	2307      	movs	r3, #7
 8002df8:	e00e      	b.n	8002e18 <HAL_GPIO_Init+0x228>
 8002dfa:	2308      	movs	r3, #8
 8002dfc:	e00c      	b.n	8002e18 <HAL_GPIO_Init+0x228>
 8002dfe:	2306      	movs	r3, #6
 8002e00:	e00a      	b.n	8002e18 <HAL_GPIO_Init+0x228>
 8002e02:	2305      	movs	r3, #5
 8002e04:	e008      	b.n	8002e18 <HAL_GPIO_Init+0x228>
 8002e06:	2304      	movs	r3, #4
 8002e08:	e006      	b.n	8002e18 <HAL_GPIO_Init+0x228>
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e004      	b.n	8002e18 <HAL_GPIO_Init+0x228>
 8002e0e:	2302      	movs	r3, #2
 8002e10:	e002      	b.n	8002e18 <HAL_GPIO_Init+0x228>
 8002e12:	2301      	movs	r3, #1
 8002e14:	e000      	b.n	8002e18 <HAL_GPIO_Init+0x228>
 8002e16:	2300      	movs	r3, #0
 8002e18:	69fa      	ldr	r2, [r7, #28]
 8002e1a:	f002 0203 	and.w	r2, r2, #3
 8002e1e:	0092      	lsls	r2, r2, #2
 8002e20:	4093      	lsls	r3, r2
 8002e22:	69ba      	ldr	r2, [r7, #24]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e28:	4935      	ldr	r1, [pc, #212]	@ (8002f00 <HAL_GPIO_Init+0x310>)
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	089b      	lsrs	r3, r3, #2
 8002e2e:	3302      	adds	r3, #2
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e36:	4b3b      	ldr	r3, [pc, #236]	@ (8002f24 <HAL_GPIO_Init+0x334>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	4013      	ands	r3, r2
 8002e44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e5a:	4a32      	ldr	r2, [pc, #200]	@ (8002f24 <HAL_GPIO_Init+0x334>)
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e60:	4b30      	ldr	r3, [pc, #192]	@ (8002f24 <HAL_GPIO_Init+0x334>)
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d003      	beq.n	8002e84 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e84:	4a27      	ldr	r2, [pc, #156]	@ (8002f24 <HAL_GPIO_Init+0x334>)
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e8a:	4b26      	ldr	r3, [pc, #152]	@ (8002f24 <HAL_GPIO_Init+0x334>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	43db      	mvns	r3, r3
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	4013      	ands	r3, r2
 8002e98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d003      	beq.n	8002eae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002eae:	4a1d      	ldr	r2, [pc, #116]	@ (8002f24 <HAL_GPIO_Init+0x334>)
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f24 <HAL_GPIO_Init+0x334>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d003      	beq.n	8002ed8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ed8:	4a12      	ldr	r2, [pc, #72]	@ (8002f24 <HAL_GPIO_Init+0x334>)
 8002eda:	69bb      	ldr	r3, [r7, #24]
 8002edc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	61fb      	str	r3, [r7, #28]
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	2b0f      	cmp	r3, #15
 8002ee8:	f67f ae90 	bls.w	8002c0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002eec:	bf00      	nop
 8002eee:	bf00      	nop
 8002ef0:	3724      	adds	r7, #36	@ 0x24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	40023800 	.word	0x40023800
 8002f00:	40013800 	.word	0x40013800
 8002f04:	40020000 	.word	0x40020000
 8002f08:	40020400 	.word	0x40020400
 8002f0c:	40020800 	.word	0x40020800
 8002f10:	40020c00 	.word	0x40020c00
 8002f14:	40021000 	.word	0x40021000
 8002f18:	40021400 	.word	0x40021400
 8002f1c:	40021800 	.word	0x40021800
 8002f20:	40021c00 	.word	0x40021c00
 8002f24:	40013c00 	.word	0x40013c00

08002f28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	460b      	mov	r3, r1
 8002f32:	807b      	strh	r3, [r7, #2]
 8002f34:	4613      	mov	r3, r2
 8002f36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f38:	787b      	ldrb	r3, [r7, #1]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f3e:	887a      	ldrh	r2, [r7, #2]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f44:	e003      	b.n	8002f4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f46:	887b      	ldrh	r3, [r7, #2]
 8002f48:	041a      	lsls	r2, r3, #16
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	619a      	str	r2, [r3, #24]
}
 8002f4e:	bf00      	nop
 8002f50:	370c      	adds	r7, #12
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr

08002f5a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f5a:	b480      	push	{r7}
 8002f5c:	b085      	sub	sp, #20
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
 8002f62:	460b      	mov	r3, r1
 8002f64:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f6c:	887a      	ldrh	r2, [r7, #2]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	4013      	ands	r3, r2
 8002f72:	041a      	lsls	r2, r3, #16
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	43d9      	mvns	r1, r3
 8002f78:	887b      	ldrh	r3, [r7, #2]
 8002f7a:	400b      	ands	r3, r1
 8002f7c:	431a      	orrs	r2, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	619a      	str	r2, [r3, #24]
}
 8002f82:	bf00      	nop
 8002f84:	3714      	adds	r7, #20
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
	...

08002f90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e12b      	b.n	80031fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d106      	bne.n	8002fbc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f7fe fea2 	bl	8001d00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2224      	movs	r2, #36	@ 0x24
 8002fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f022 0201 	bic.w	r2, r2, #1
 8002fd2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fe2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ff2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ff4:	f003 fc22 	bl	800683c <HAL_RCC_GetPCLK1Freq>
 8002ff8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	4a81      	ldr	r2, [pc, #516]	@ (8003204 <HAL_I2C_Init+0x274>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d807      	bhi.n	8003014 <HAL_I2C_Init+0x84>
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	4a80      	ldr	r2, [pc, #512]	@ (8003208 <HAL_I2C_Init+0x278>)
 8003008:	4293      	cmp	r3, r2
 800300a:	bf94      	ite	ls
 800300c:	2301      	movls	r3, #1
 800300e:	2300      	movhi	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	e006      	b.n	8003022 <HAL_I2C_Init+0x92>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4a7d      	ldr	r2, [pc, #500]	@ (800320c <HAL_I2C_Init+0x27c>)
 8003018:	4293      	cmp	r3, r2
 800301a:	bf94      	ite	ls
 800301c:	2301      	movls	r3, #1
 800301e:	2300      	movhi	r3, #0
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e0e7      	b.n	80031fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	4a78      	ldr	r2, [pc, #480]	@ (8003210 <HAL_I2C_Init+0x280>)
 800302e:	fba2 2303 	umull	r2, r3, r2, r3
 8003032:	0c9b      	lsrs	r3, r3, #18
 8003034:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68ba      	ldr	r2, [r7, #8]
 8003046:	430a      	orrs	r2, r1
 8003048:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6a1b      	ldr	r3, [r3, #32]
 8003050:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	4a6a      	ldr	r2, [pc, #424]	@ (8003204 <HAL_I2C_Init+0x274>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d802      	bhi.n	8003064 <HAL_I2C_Init+0xd4>
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	3301      	adds	r3, #1
 8003062:	e009      	b.n	8003078 <HAL_I2C_Init+0xe8>
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800306a:	fb02 f303 	mul.w	r3, r2, r3
 800306e:	4a69      	ldr	r2, [pc, #420]	@ (8003214 <HAL_I2C_Init+0x284>)
 8003070:	fba2 2303 	umull	r2, r3, r2, r3
 8003074:	099b      	lsrs	r3, r3, #6
 8003076:	3301      	adds	r3, #1
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	6812      	ldr	r2, [r2, #0]
 800307c:	430b      	orrs	r3, r1
 800307e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	69db      	ldr	r3, [r3, #28]
 8003086:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800308a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	495c      	ldr	r1, [pc, #368]	@ (8003204 <HAL_I2C_Init+0x274>)
 8003094:	428b      	cmp	r3, r1
 8003096:	d819      	bhi.n	80030cc <HAL_I2C_Init+0x13c>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	1e59      	subs	r1, r3, #1
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80030a6:	1c59      	adds	r1, r3, #1
 80030a8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80030ac:	400b      	ands	r3, r1
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00a      	beq.n	80030c8 <HAL_I2C_Init+0x138>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	1e59      	subs	r1, r3, #1
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80030c0:	3301      	adds	r3, #1
 80030c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030c6:	e051      	b.n	800316c <HAL_I2C_Init+0x1dc>
 80030c8:	2304      	movs	r3, #4
 80030ca:	e04f      	b.n	800316c <HAL_I2C_Init+0x1dc>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d111      	bne.n	80030f8 <HAL_I2C_Init+0x168>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1e58      	subs	r0, r3, #1
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6859      	ldr	r1, [r3, #4]
 80030dc:	460b      	mov	r3, r1
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	440b      	add	r3, r1
 80030e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030e6:	3301      	adds	r3, #1
 80030e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	bf0c      	ite	eq
 80030f0:	2301      	moveq	r3, #1
 80030f2:	2300      	movne	r3, #0
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	e012      	b.n	800311e <HAL_I2C_Init+0x18e>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	1e58      	subs	r0, r3, #1
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6859      	ldr	r1, [r3, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	440b      	add	r3, r1
 8003106:	0099      	lsls	r1, r3, #2
 8003108:	440b      	add	r3, r1
 800310a:	fbb0 f3f3 	udiv	r3, r0, r3
 800310e:	3301      	adds	r3, #1
 8003110:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003114:	2b00      	cmp	r3, #0
 8003116:	bf0c      	ite	eq
 8003118:	2301      	moveq	r3, #1
 800311a:	2300      	movne	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <HAL_I2C_Init+0x196>
 8003122:	2301      	movs	r3, #1
 8003124:	e022      	b.n	800316c <HAL_I2C_Init+0x1dc>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10e      	bne.n	800314c <HAL_I2C_Init+0x1bc>
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	1e58      	subs	r0, r3, #1
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6859      	ldr	r1, [r3, #4]
 8003136:	460b      	mov	r3, r1
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	440b      	add	r3, r1
 800313c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003140:	3301      	adds	r3, #1
 8003142:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003146:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800314a:	e00f      	b.n	800316c <HAL_I2C_Init+0x1dc>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	1e58      	subs	r0, r3, #1
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6859      	ldr	r1, [r3, #4]
 8003154:	460b      	mov	r3, r1
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	440b      	add	r3, r1
 800315a:	0099      	lsls	r1, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003162:	3301      	adds	r3, #1
 8003164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003168:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	6809      	ldr	r1, [r1, #0]
 8003170:	4313      	orrs	r3, r2
 8003172:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	69da      	ldr	r2, [r3, #28]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a1b      	ldr	r3, [r3, #32]
 8003186:	431a      	orrs	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	430a      	orrs	r2, r1
 800318e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800319a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	6911      	ldr	r1, [r2, #16]
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	68d2      	ldr	r2, [r2, #12]
 80031a6:	4311      	orrs	r1, r2
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	6812      	ldr	r2, [r2, #0]
 80031ac:	430b      	orrs	r3, r1
 80031ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	695a      	ldr	r2, [r3, #20]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	430a      	orrs	r2, r1
 80031ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0201 	orr.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2220      	movs	r2, #32
 80031e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	000186a0 	.word	0x000186a0
 8003208:	001e847f 	.word	0x001e847f
 800320c:	003d08ff 	.word	0x003d08ff
 8003210:	431bde83 	.word	0x431bde83
 8003214:	10624dd3 	.word	0x10624dd3

08003218 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b088      	sub	sp, #32
 800321c:	af02      	add	r7, sp, #8
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	607a      	str	r2, [r7, #4]
 8003222:	461a      	mov	r2, r3
 8003224:	460b      	mov	r3, r1
 8003226:	817b      	strh	r3, [r7, #10]
 8003228:	4613      	mov	r3, r2
 800322a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800322c:	f7ff f82e 	bl	800228c <HAL_GetTick>
 8003230:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b20      	cmp	r3, #32
 800323c:	f040 80e0 	bne.w	8003400 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	2319      	movs	r3, #25
 8003246:	2201      	movs	r2, #1
 8003248:	4970      	ldr	r1, [pc, #448]	@ (800340c <HAL_I2C_Master_Transmit+0x1f4>)
 800324a:	68f8      	ldr	r0, [r7, #12]
 800324c:	f000 fc64 	bl	8003b18 <I2C_WaitOnFlagUntilTimeout>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003256:	2302      	movs	r3, #2
 8003258:	e0d3      	b.n	8003402 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003260:	2b01      	cmp	r3, #1
 8003262:	d101      	bne.n	8003268 <HAL_I2C_Master_Transmit+0x50>
 8003264:	2302      	movs	r3, #2
 8003266:	e0cc      	b.n	8003402 <HAL_I2C_Master_Transmit+0x1ea>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b01      	cmp	r3, #1
 800327c:	d007      	beq.n	800328e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f042 0201 	orr.w	r2, r2, #1
 800328c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800329c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2221      	movs	r2, #33	@ 0x21
 80032a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2210      	movs	r2, #16
 80032aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	893a      	ldrh	r2, [r7, #8]
 80032be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	4a50      	ldr	r2, [pc, #320]	@ (8003410 <HAL_I2C_Master_Transmit+0x1f8>)
 80032ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032d0:	8979      	ldrh	r1, [r7, #10]
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	6a3a      	ldr	r2, [r7, #32]
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 face 	bl	8003878 <I2C_MasterRequestWrite>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e08d      	b.n	8003402 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032e6:	2300      	movs	r3, #0
 80032e8:	613b      	str	r3, [r7, #16]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	613b      	str	r3, [r7, #16]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	613b      	str	r3, [r7, #16]
 80032fa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80032fc:	e066      	b.n	80033cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032fe:	697a      	ldr	r2, [r7, #20]
 8003300:	6a39      	ldr	r1, [r7, #32]
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 fd22 	bl	8003d4c <I2C_WaitOnTXEFlagUntilTimeout>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00d      	beq.n	800332a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003312:	2b04      	cmp	r3, #4
 8003314:	d107      	bne.n	8003326 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003324:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e06b      	b.n	8003402 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332e:	781a      	ldrb	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333a:	1c5a      	adds	r2, r3, #1
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003344:	b29b      	uxth	r3, r3
 8003346:	3b01      	subs	r3, #1
 8003348:	b29a      	uxth	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003352:	3b01      	subs	r3, #1
 8003354:	b29a      	uxth	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	695b      	ldr	r3, [r3, #20]
 8003360:	f003 0304 	and.w	r3, r3, #4
 8003364:	2b04      	cmp	r3, #4
 8003366:	d11b      	bne.n	80033a0 <HAL_I2C_Master_Transmit+0x188>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336c:	2b00      	cmp	r3, #0
 800336e:	d017      	beq.n	80033a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003374:	781a      	ldrb	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003380:	1c5a      	adds	r2, r3, #1
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338a:	b29b      	uxth	r3, r3
 800338c:	3b01      	subs	r3, #1
 800338e:	b29a      	uxth	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003398:	3b01      	subs	r3, #1
 800339a:	b29a      	uxth	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033a0:	697a      	ldr	r2, [r7, #20]
 80033a2:	6a39      	ldr	r1, [r7, #32]
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	f000 fd19 	bl	8003ddc <I2C_WaitOnBTFFlagUntilTimeout>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d00d      	beq.n	80033cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d107      	bne.n	80033c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e01a      	b.n	8003402 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d194      	bne.n	80032fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2220      	movs	r2, #32
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80033fc:	2300      	movs	r3, #0
 80033fe:	e000      	b.n	8003402 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003400:	2302      	movs	r3, #2
  }
}
 8003402:	4618      	mov	r0, r3
 8003404:	3718      	adds	r7, #24
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	00100002 	.word	0x00100002
 8003410:	ffff0000 	.word	0xffff0000

08003414 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b08c      	sub	sp, #48	@ 0x30
 8003418:	af02      	add	r7, sp, #8
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	607a      	str	r2, [r7, #4]
 800341e:	461a      	mov	r2, r3
 8003420:	460b      	mov	r3, r1
 8003422:	817b      	strh	r3, [r7, #10]
 8003424:	4613      	mov	r3, r2
 8003426:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003428:	f7fe ff30 	bl	800228c <HAL_GetTick>
 800342c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003434:	b2db      	uxtb	r3, r3
 8003436:	2b20      	cmp	r3, #32
 8003438:	f040 8217 	bne.w	800386a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800343c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	2319      	movs	r3, #25
 8003442:	2201      	movs	r2, #1
 8003444:	497c      	ldr	r1, [pc, #496]	@ (8003638 <HAL_I2C_Master_Receive+0x224>)
 8003446:	68f8      	ldr	r0, [r7, #12]
 8003448:	f000 fb66 	bl	8003b18 <I2C_WaitOnFlagUntilTimeout>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003452:	2302      	movs	r3, #2
 8003454:	e20a      	b.n	800386c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800345c:	2b01      	cmp	r3, #1
 800345e:	d101      	bne.n	8003464 <HAL_I2C_Master_Receive+0x50>
 8003460:	2302      	movs	r3, #2
 8003462:	e203      	b.n	800386c <HAL_I2C_Master_Receive+0x458>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0301 	and.w	r3, r3, #1
 8003476:	2b01      	cmp	r3, #1
 8003478:	d007      	beq.n	800348a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f042 0201 	orr.w	r2, r2, #1
 8003488:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003498:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2222      	movs	r2, #34	@ 0x22
 800349e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2210      	movs	r2, #16
 80034a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	893a      	ldrh	r2, [r7, #8]
 80034ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034c0:	b29a      	uxth	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	4a5c      	ldr	r2, [pc, #368]	@ (800363c <HAL_I2C_Master_Receive+0x228>)
 80034ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80034cc:	8979      	ldrh	r1, [r7, #10]
 80034ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f000 fa52 	bl	800397c <I2C_MasterRequestRead>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e1c4      	b.n	800386c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d113      	bne.n	8003512 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ea:	2300      	movs	r3, #0
 80034ec:	623b      	str	r3, [r7, #32]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	623b      	str	r3, [r7, #32]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	623b      	str	r3, [r7, #32]
 80034fe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	e198      	b.n	8003844 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003516:	2b01      	cmp	r3, #1
 8003518:	d11b      	bne.n	8003552 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003528:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800352a:	2300      	movs	r3, #0
 800352c:	61fb      	str	r3, [r7, #28]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	695b      	ldr	r3, [r3, #20]
 8003534:	61fb      	str	r3, [r7, #28]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	61fb      	str	r3, [r7, #28]
 800353e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800354e:	601a      	str	r2, [r3, #0]
 8003550:	e178      	b.n	8003844 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003556:	2b02      	cmp	r3, #2
 8003558:	d11b      	bne.n	8003592 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003568:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003578:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800357a:	2300      	movs	r3, #0
 800357c:	61bb      	str	r3, [r7, #24]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	695b      	ldr	r3, [r3, #20]
 8003584:	61bb      	str	r3, [r7, #24]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	61bb      	str	r3, [r7, #24]
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	e158      	b.n	8003844 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80035a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	695b      	ldr	r3, [r3, #20]
 80035ac:	617b      	str	r3, [r7, #20]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	617b      	str	r3, [r7, #20]
 80035b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80035b8:	e144      	b.n	8003844 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035be:	2b03      	cmp	r3, #3
 80035c0:	f200 80f1 	bhi.w	80037a6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d123      	bne.n	8003614 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80035d0:	68f8      	ldr	r0, [r7, #12]
 80035d2:	f000 fc4b 	bl	8003e6c <I2C_WaitOnRXNEFlagUntilTimeout>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d001      	beq.n	80035e0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e145      	b.n	800386c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	691a      	ldr	r2, [r3, #16]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ea:	b2d2      	uxtb	r2, r2
 80035ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f2:	1c5a      	adds	r2, r3, #1
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035fc:	3b01      	subs	r3, #1
 80035fe:	b29a      	uxth	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003608:	b29b      	uxth	r3, r3
 800360a:	3b01      	subs	r3, #1
 800360c:	b29a      	uxth	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003612:	e117      	b.n	8003844 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003618:	2b02      	cmp	r3, #2
 800361a:	d14e      	bne.n	80036ba <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800361c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361e:	9300      	str	r3, [sp, #0]
 8003620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003622:	2200      	movs	r2, #0
 8003624:	4906      	ldr	r1, [pc, #24]	@ (8003640 <HAL_I2C_Master_Receive+0x22c>)
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f000 fa76 	bl	8003b18 <I2C_WaitOnFlagUntilTimeout>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d008      	beq.n	8003644 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e11a      	b.n	800386c <HAL_I2C_Master_Receive+0x458>
 8003636:	bf00      	nop
 8003638:	00100002 	.word	0x00100002
 800363c:	ffff0000 	.word	0xffff0000
 8003640:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003652:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	691a      	ldr	r2, [r3, #16]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365e:	b2d2      	uxtb	r2, r2
 8003660:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003666:	1c5a      	adds	r2, r3, #1
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003670:	3b01      	subs	r3, #1
 8003672:	b29a      	uxth	r2, r3
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800367c:	b29b      	uxth	r3, r3
 800367e:	3b01      	subs	r3, #1
 8003680:	b29a      	uxth	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	691a      	ldr	r2, [r3, #16]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003690:	b2d2      	uxtb	r2, r2
 8003692:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003698:	1c5a      	adds	r2, r3, #1
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036a2:	3b01      	subs	r3, #1
 80036a4:	b29a      	uxth	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	3b01      	subs	r3, #1
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036b8:	e0c4      	b.n	8003844 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036bc:	9300      	str	r3, [sp, #0]
 80036be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c0:	2200      	movs	r2, #0
 80036c2:	496c      	ldr	r1, [pc, #432]	@ (8003874 <HAL_I2C_Master_Receive+0x460>)
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f000 fa27 	bl	8003b18 <I2C_WaitOnFlagUntilTimeout>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d001      	beq.n	80036d4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e0cb      	b.n	800386c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	691a      	ldr	r2, [r3, #16]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ee:	b2d2      	uxtb	r2, r2
 80036f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f6:	1c5a      	adds	r2, r3, #1
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003700:	3b01      	subs	r3, #1
 8003702:	b29a      	uxth	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800370c:	b29b      	uxth	r3, r3
 800370e:	3b01      	subs	r3, #1
 8003710:	b29a      	uxth	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800371c:	2200      	movs	r2, #0
 800371e:	4955      	ldr	r1, [pc, #340]	@ (8003874 <HAL_I2C_Master_Receive+0x460>)
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 f9f9 	bl	8003b18 <I2C_WaitOnFlagUntilTimeout>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e09d      	b.n	800386c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800373e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	691a      	ldr	r2, [r3, #16]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374a:	b2d2      	uxtb	r2, r2
 800374c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003752:	1c5a      	adds	r2, r3, #1
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800375c:	3b01      	subs	r3, #1
 800375e:	b29a      	uxth	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003768:	b29b      	uxth	r3, r3
 800376a:	3b01      	subs	r3, #1
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	691a      	ldr	r2, [r3, #16]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377c:	b2d2      	uxtb	r2, r2
 800377e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003784:	1c5a      	adds	r2, r3, #1
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800378e:	3b01      	subs	r3, #1
 8003790:	b29a      	uxth	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800379a:	b29b      	uxth	r3, r3
 800379c:	3b01      	subs	r3, #1
 800379e:	b29a      	uxth	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80037a4:	e04e      	b.n	8003844 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037a8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f000 fb5e 	bl	8003e6c <I2C_WaitOnRXNEFlagUntilTimeout>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e058      	b.n	800386c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	691a      	ldr	r2, [r3, #16]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c4:	b2d2      	uxtb	r2, r2
 80037c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037cc:	1c5a      	adds	r2, r3, #1
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037d6:	3b01      	subs	r3, #1
 80037d8:	b29a      	uxth	r2, r3
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	3b01      	subs	r3, #1
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	f003 0304 	and.w	r3, r3, #4
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	d124      	bne.n	8003844 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037fe:	2b03      	cmp	r3, #3
 8003800:	d107      	bne.n	8003812 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003810:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	691a      	ldr	r2, [r3, #16]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381c:	b2d2      	uxtb	r2, r2
 800381e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003824:	1c5a      	adds	r2, r3, #1
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800382e:	3b01      	subs	r3, #1
 8003830:	b29a      	uxth	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800383a:	b29b      	uxth	r3, r3
 800383c:	3b01      	subs	r3, #1
 800383e:	b29a      	uxth	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003848:	2b00      	cmp	r3, #0
 800384a:	f47f aeb6 	bne.w	80035ba <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2220      	movs	r2, #32
 8003852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003866:	2300      	movs	r3, #0
 8003868:	e000      	b.n	800386c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800386a:	2302      	movs	r3, #2
  }
}
 800386c:	4618      	mov	r0, r3
 800386e:	3728      	adds	r7, #40	@ 0x28
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	00010004 	.word	0x00010004

08003878 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b088      	sub	sp, #32
 800387c:	af02      	add	r7, sp, #8
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	607a      	str	r2, [r7, #4]
 8003882:	603b      	str	r3, [r7, #0]
 8003884:	460b      	mov	r3, r1
 8003886:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800388c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	2b08      	cmp	r3, #8
 8003892:	d006      	beq.n	80038a2 <I2C_MasterRequestWrite+0x2a>
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	2b01      	cmp	r3, #1
 8003898:	d003      	beq.n	80038a2 <I2C_MasterRequestWrite+0x2a>
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80038a0:	d108      	bne.n	80038b4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	e00b      	b.n	80038cc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b8:	2b12      	cmp	r3, #18
 80038ba:	d107      	bne.n	80038cc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	9300      	str	r3, [sp, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f000 f91d 	bl	8003b18 <I2C_WaitOnFlagUntilTimeout>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d00d      	beq.n	8003900 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038f2:	d103      	bne.n	80038fc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80038fc:	2303      	movs	r3, #3
 80038fe:	e035      	b.n	800396c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	691b      	ldr	r3, [r3, #16]
 8003904:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003908:	d108      	bne.n	800391c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800390a:	897b      	ldrh	r3, [r7, #10]
 800390c:	b2db      	uxtb	r3, r3
 800390e:	461a      	mov	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003918:	611a      	str	r2, [r3, #16]
 800391a:	e01b      	b.n	8003954 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800391c:	897b      	ldrh	r3, [r7, #10]
 800391e:	11db      	asrs	r3, r3, #7
 8003920:	b2db      	uxtb	r3, r3
 8003922:	f003 0306 	and.w	r3, r3, #6
 8003926:	b2db      	uxtb	r3, r3
 8003928:	f063 030f 	orn	r3, r3, #15
 800392c:	b2da      	uxtb	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	490e      	ldr	r1, [pc, #56]	@ (8003974 <I2C_MasterRequestWrite+0xfc>)
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f000 f966 	bl	8003c0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e010      	b.n	800396c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800394a:	897b      	ldrh	r3, [r7, #10]
 800394c:	b2da      	uxtb	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	4907      	ldr	r1, [pc, #28]	@ (8003978 <I2C_MasterRequestWrite+0x100>)
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f000 f956 	bl	8003c0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e000      	b.n	800396c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3718      	adds	r7, #24
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	00010008 	.word	0x00010008
 8003978:	00010002 	.word	0x00010002

0800397c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b088      	sub	sp, #32
 8003980:	af02      	add	r7, sp, #8
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	607a      	str	r2, [r7, #4]
 8003986:	603b      	str	r3, [r7, #0]
 8003988:	460b      	mov	r3, r1
 800398a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003990:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80039a0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	2b08      	cmp	r3, #8
 80039a6:	d006      	beq.n	80039b6 <I2C_MasterRequestRead+0x3a>
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d003      	beq.n	80039b6 <I2C_MasterRequestRead+0x3a>
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80039b4:	d108      	bne.n	80039c8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039c4:	601a      	str	r2, [r3, #0]
 80039c6:	e00b      	b.n	80039e0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039cc:	2b11      	cmp	r3, #17
 80039ce:	d107      	bne.n	80039e0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	9300      	str	r3, [sp, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039ec:	68f8      	ldr	r0, [r7, #12]
 80039ee:	f000 f893 	bl	8003b18 <I2C_WaitOnFlagUntilTimeout>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00d      	beq.n	8003a14 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a06:	d103      	bne.n	8003a10 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e079      	b.n	8003b08 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a1c:	d108      	bne.n	8003a30 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a1e:	897b      	ldrh	r3, [r7, #10]
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	f043 0301 	orr.w	r3, r3, #1
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	611a      	str	r2, [r3, #16]
 8003a2e:	e05f      	b.n	8003af0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a30:	897b      	ldrh	r3, [r7, #10]
 8003a32:	11db      	asrs	r3, r3, #7
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	f003 0306 	and.w	r3, r3, #6
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	f063 030f 	orn	r3, r3, #15
 8003a40:	b2da      	uxtb	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	4930      	ldr	r1, [pc, #192]	@ (8003b10 <I2C_MasterRequestRead+0x194>)
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f000 f8dc 	bl	8003c0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e054      	b.n	8003b08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a5e:	897b      	ldrh	r3, [r7, #10]
 8003a60:	b2da      	uxtb	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	4929      	ldr	r1, [pc, #164]	@ (8003b14 <I2C_MasterRequestRead+0x198>)
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f000 f8cc 	bl	8003c0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e044      	b.n	8003b08 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a7e:	2300      	movs	r3, #0
 8003a80:	613b      	str	r3, [r7, #16]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	695b      	ldr	r3, [r3, #20]
 8003a88:	613b      	str	r3, [r7, #16]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	699b      	ldr	r3, [r3, #24]
 8003a90:	613b      	str	r3, [r7, #16]
 8003a92:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003aa2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	9300      	str	r3, [sp, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f000 f831 	bl	8003b18 <I2C_WaitOnFlagUntilTimeout>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d00d      	beq.n	8003ad8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003aca:	d103      	bne.n	8003ad4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ad2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e017      	b.n	8003b08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003ad8:	897b      	ldrh	r3, [r7, #10]
 8003ada:	11db      	asrs	r3, r3, #7
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	f003 0306 	and.w	r3, r3, #6
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	f063 030e 	orn	r3, r3, #14
 8003ae8:	b2da      	uxtb	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	4907      	ldr	r1, [pc, #28]	@ (8003b14 <I2C_MasterRequestRead+0x198>)
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f000 f888 	bl	8003c0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e000      	b.n	8003b08 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3718      	adds	r7, #24
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	00010008 	.word	0x00010008
 8003b14:	00010002 	.word	0x00010002

08003b18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	603b      	str	r3, [r7, #0]
 8003b24:	4613      	mov	r3, r2
 8003b26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b28:	e048      	b.n	8003bbc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b30:	d044      	beq.n	8003bbc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b32:	f7fe fbab 	bl	800228c <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	683a      	ldr	r2, [r7, #0]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d302      	bcc.n	8003b48 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d139      	bne.n	8003bbc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	0c1b      	lsrs	r3, r3, #16
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d10d      	bne.n	8003b6e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	43da      	mvns	r2, r3
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	bf0c      	ite	eq
 8003b64:	2301      	moveq	r3, #1
 8003b66:	2300      	movne	r3, #0
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	e00c      	b.n	8003b88 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	699b      	ldr	r3, [r3, #24]
 8003b74:	43da      	mvns	r2, r3
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	4013      	ands	r3, r2
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	bf0c      	ite	eq
 8003b80:	2301      	moveq	r3, #1
 8003b82:	2300      	movne	r3, #0
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	461a      	mov	r2, r3
 8003b88:	79fb      	ldrb	r3, [r7, #7]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d116      	bne.n	8003bbc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2220      	movs	r2, #32
 8003b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba8:	f043 0220 	orr.w	r2, r3, #32
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e023      	b.n	8003c04 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	0c1b      	lsrs	r3, r3, #16
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d10d      	bne.n	8003be2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	43da      	mvns	r2, r3
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	bf0c      	ite	eq
 8003bd8:	2301      	moveq	r3, #1
 8003bda:	2300      	movne	r3, #0
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	461a      	mov	r2, r3
 8003be0:	e00c      	b.n	8003bfc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	43da      	mvns	r2, r3
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	4013      	ands	r3, r2
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	bf0c      	ite	eq
 8003bf4:	2301      	moveq	r3, #1
 8003bf6:	2300      	movne	r3, #0
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	79fb      	ldrb	r3, [r7, #7]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d093      	beq.n	8003b2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c02:	2300      	movs	r3, #0
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3710      	adds	r7, #16
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
 8003c18:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c1a:	e071      	b.n	8003d00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	695b      	ldr	r3, [r3, #20]
 8003c22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c2a:	d123      	bne.n	8003c74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c3a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c60:	f043 0204 	orr.w	r2, r3, #4
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e067      	b.n	8003d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c7a:	d041      	beq.n	8003d00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c7c:	f7fe fb06 	bl	800228c <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d302      	bcc.n	8003c92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d136      	bne.n	8003d00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	0c1b      	lsrs	r3, r3, #16
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d10c      	bne.n	8003cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	43da      	mvns	r2, r3
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	bf14      	ite	ne
 8003cae:	2301      	movne	r3, #1
 8003cb0:	2300      	moveq	r3, #0
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	e00b      	b.n	8003cce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	699b      	ldr	r3, [r3, #24]
 8003cbc:	43da      	mvns	r2, r3
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	bf14      	ite	ne
 8003cc8:	2301      	movne	r3, #1
 8003cca:	2300      	moveq	r3, #0
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d016      	beq.n	8003d00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2220      	movs	r2, #32
 8003cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cec:	f043 0220 	orr.w	r2, r3, #32
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e021      	b.n	8003d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	0c1b      	lsrs	r3, r3, #16
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d10c      	bne.n	8003d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	695b      	ldr	r3, [r3, #20]
 8003d10:	43da      	mvns	r2, r3
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	4013      	ands	r3, r2
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	bf14      	ite	ne
 8003d1c:	2301      	movne	r3, #1
 8003d1e:	2300      	moveq	r3, #0
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	e00b      	b.n	8003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	699b      	ldr	r3, [r3, #24]
 8003d2a:	43da      	mvns	r2, r3
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	4013      	ands	r3, r2
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	bf14      	ite	ne
 8003d36:	2301      	movne	r3, #1
 8003d38:	2300      	moveq	r3, #0
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f47f af6d 	bne.w	8003c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3710      	adds	r7, #16
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d58:	e034      	b.n	8003dc4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f000 f8e3 	bl	8003f26 <I2C_IsAcknowledgeFailed>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e034      	b.n	8003dd4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d70:	d028      	beq.n	8003dc4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d72:	f7fe fa8b 	bl	800228c <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	68ba      	ldr	r2, [r7, #8]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d302      	bcc.n	8003d88 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d11d      	bne.n	8003dc4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d92:	2b80      	cmp	r3, #128	@ 0x80
 8003d94:	d016      	beq.n	8003dc4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db0:	f043 0220 	orr.w	r2, r3, #32
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e007      	b.n	8003dd4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dce:	2b80      	cmp	r3, #128	@ 0x80
 8003dd0:	d1c3      	bne.n	8003d5a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003de8:	e034      	b.n	8003e54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 f89b 	bl	8003f26 <I2C_IsAcknowledgeFailed>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e034      	b.n	8003e64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e00:	d028      	beq.n	8003e54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e02:	f7fe fa43 	bl	800228c <HAL_GetTick>
 8003e06:	4602      	mov	r2, r0
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d302      	bcc.n	8003e18 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d11d      	bne.n	8003e54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	f003 0304 	and.w	r3, r3, #4
 8003e22:	2b04      	cmp	r3, #4
 8003e24:	d016      	beq.n	8003e54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2220      	movs	r2, #32
 8003e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e40:	f043 0220 	orr.w	r2, r3, #32
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e007      	b.n	8003e64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	f003 0304 	and.w	r3, r3, #4
 8003e5e:	2b04      	cmp	r3, #4
 8003e60:	d1c3      	bne.n	8003dea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3710      	adds	r7, #16
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	60b9      	str	r1, [r7, #8]
 8003e76:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e78:	e049      	b.n	8003f0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	695b      	ldr	r3, [r3, #20]
 8003e80:	f003 0310 	and.w	r3, r3, #16
 8003e84:	2b10      	cmp	r3, #16
 8003e86:	d119      	bne.n	8003ebc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f06f 0210 	mvn.w	r2, #16
 8003e90:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2220      	movs	r2, #32
 8003e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e030      	b.n	8003f1e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ebc:	f7fe f9e6 	bl	800228c <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	68ba      	ldr	r2, [r7, #8]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d302      	bcc.n	8003ed2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d11d      	bne.n	8003f0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003edc:	2b40      	cmp	r3, #64	@ 0x40
 8003ede:	d016      	beq.n	8003f0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2220      	movs	r2, #32
 8003eea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efa:	f043 0220 	orr.w	r2, r3, #32
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e007      	b.n	8003f1e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f18:	2b40      	cmp	r3, #64	@ 0x40
 8003f1a:	d1ae      	bne.n	8003e7a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f26:	b480      	push	{r7}
 8003f28:	b083      	sub	sp, #12
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	695b      	ldr	r3, [r3, #20]
 8003f34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f3c:	d11b      	bne.n	8003f76 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f46:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2220      	movs	r2, #32
 8003f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f62:	f043 0204 	orr.w	r2, r3, #4
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e000      	b.n	8003f78 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b088      	sub	sp, #32
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d101      	bne.n	8003f96 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e128      	b.n	80041e8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d109      	bne.n	8003fb6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a90      	ldr	r2, [pc, #576]	@ (80041f0 <HAL_I2S_Init+0x26c>)
 8003fae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f7fd feed 	bl	8001d90 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2202      	movs	r2, #2
 8003fba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	6812      	ldr	r2, [r2, #0]
 8003fc8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003fcc:	f023 030f 	bic.w	r3, r3, #15
 8003fd0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2202      	movs	r2, #2
 8003fd8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d060      	beq.n	80040a4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d102      	bne.n	8003ff0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003fea:	2310      	movs	r3, #16
 8003fec:	617b      	str	r3, [r7, #20]
 8003fee:	e001      	b.n	8003ff4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003ff0:	2320      	movs	r3, #32
 8003ff2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	2b20      	cmp	r3, #32
 8003ffa:	d802      	bhi.n	8004002 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004002:	2001      	movs	r0, #1
 8004004:	f002 fd10 	bl	8006a28 <HAL_RCCEx_GetPeriphCLKFreq>
 8004008:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004012:	d125      	bne.n	8004060 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d010      	beq.n	800403e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	68fa      	ldr	r2, [r7, #12]
 8004022:	fbb2 f2f3 	udiv	r2, r2, r3
 8004026:	4613      	mov	r3, r2
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	4413      	add	r3, r2
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	461a      	mov	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	695b      	ldr	r3, [r3, #20]
 8004034:	fbb2 f3f3 	udiv	r3, r2, r3
 8004038:	3305      	adds	r3, #5
 800403a:	613b      	str	r3, [r7, #16]
 800403c:	e01f      	b.n	800407e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	00db      	lsls	r3, r3, #3
 8004042:	68fa      	ldr	r2, [r7, #12]
 8004044:	fbb2 f2f3 	udiv	r2, r2, r3
 8004048:	4613      	mov	r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	4413      	add	r3, r2
 800404e:	005b      	lsls	r3, r3, #1
 8004050:	461a      	mov	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	fbb2 f3f3 	udiv	r3, r2, r3
 800405a:	3305      	adds	r3, #5
 800405c:	613b      	str	r3, [r7, #16]
 800405e:	e00e      	b.n	800407e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	fbb2 f2f3 	udiv	r2, r2, r3
 8004068:	4613      	mov	r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	4413      	add	r3, r2
 800406e:	005b      	lsls	r3, r3, #1
 8004070:	461a      	mov	r2, r3
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	695b      	ldr	r3, [r3, #20]
 8004076:	fbb2 f3f3 	udiv	r3, r2, r3
 800407a:	3305      	adds	r3, #5
 800407c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	4a5c      	ldr	r2, [pc, #368]	@ (80041f4 <HAL_I2S_Init+0x270>)
 8004082:	fba2 2303 	umull	r2, r3, r2, r3
 8004086:	08db      	lsrs	r3, r3, #3
 8004088:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	f003 0301 	and.w	r3, r3, #1
 8004090:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004092:	693a      	ldr	r2, [r7, #16]
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	085b      	lsrs	r3, r3, #1
 800409a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	021b      	lsls	r3, r3, #8
 80040a0:	61bb      	str	r3, [r7, #24]
 80040a2:	e003      	b.n	80040ac <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80040a4:	2302      	movs	r3, #2
 80040a6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80040a8:	2300      	movs	r3, #0
 80040aa:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d902      	bls.n	80040b8 <HAL_I2S_Init+0x134>
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	2bff      	cmp	r3, #255	@ 0xff
 80040b6:	d907      	bls.n	80040c8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040bc:	f043 0210 	orr.w	r2, r3, #16
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e08f      	b.n	80041e8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	691a      	ldr	r2, [r3, #16]
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	ea42 0103 	orr.w	r1, r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	69fa      	ldr	r2, [r7, #28]
 80040d8:	430a      	orrs	r2, r1
 80040da:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	69db      	ldr	r3, [r3, #28]
 80040e2:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80040e6:	f023 030f 	bic.w	r3, r3, #15
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	6851      	ldr	r1, [r2, #4]
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	6892      	ldr	r2, [r2, #8]
 80040f2:	4311      	orrs	r1, r2
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	68d2      	ldr	r2, [r2, #12]
 80040f8:	4311      	orrs	r1, r2
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	6992      	ldr	r2, [r2, #24]
 80040fe:	430a      	orrs	r2, r1
 8004100:	431a      	orrs	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800410a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a1b      	ldr	r3, [r3, #32]
 8004110:	2b01      	cmp	r3, #1
 8004112:	d161      	bne.n	80041d8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a38      	ldr	r2, [pc, #224]	@ (80041f8 <HAL_I2S_Init+0x274>)
 8004118:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a37      	ldr	r2, [pc, #220]	@ (80041fc <HAL_I2S_Init+0x278>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d101      	bne.n	8004128 <HAL_I2S_Init+0x1a4>
 8004124:	4b36      	ldr	r3, [pc, #216]	@ (8004200 <HAL_I2S_Init+0x27c>)
 8004126:	e001      	b.n	800412c <HAL_I2S_Init+0x1a8>
 8004128:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800412c:	69db      	ldr	r3, [r3, #28]
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	6812      	ldr	r2, [r2, #0]
 8004132:	4932      	ldr	r1, [pc, #200]	@ (80041fc <HAL_I2S_Init+0x278>)
 8004134:	428a      	cmp	r2, r1
 8004136:	d101      	bne.n	800413c <HAL_I2S_Init+0x1b8>
 8004138:	4a31      	ldr	r2, [pc, #196]	@ (8004200 <HAL_I2S_Init+0x27c>)
 800413a:	e001      	b.n	8004140 <HAL_I2S_Init+0x1bc>
 800413c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004140:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004144:	f023 030f 	bic.w	r3, r3, #15
 8004148:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a2b      	ldr	r2, [pc, #172]	@ (80041fc <HAL_I2S_Init+0x278>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d101      	bne.n	8004158 <HAL_I2S_Init+0x1d4>
 8004154:	4b2a      	ldr	r3, [pc, #168]	@ (8004200 <HAL_I2S_Init+0x27c>)
 8004156:	e001      	b.n	800415c <HAL_I2S_Init+0x1d8>
 8004158:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800415c:	2202      	movs	r2, #2
 800415e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a25      	ldr	r2, [pc, #148]	@ (80041fc <HAL_I2S_Init+0x278>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d101      	bne.n	800416e <HAL_I2S_Init+0x1ea>
 800416a:	4b25      	ldr	r3, [pc, #148]	@ (8004200 <HAL_I2S_Init+0x27c>)
 800416c:	e001      	b.n	8004172 <HAL_I2S_Init+0x1ee>
 800416e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800417e:	d003      	beq.n	8004188 <HAL_I2S_Init+0x204>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d103      	bne.n	8004190 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004188:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800418c:	613b      	str	r3, [r7, #16]
 800418e:	e001      	b.n	8004194 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004190:	2300      	movs	r3, #0
 8004192:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800419e:	4313      	orrs	r3, r2
 80041a0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80041a8:	4313      	orrs	r3, r2
 80041aa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80041b2:	4313      	orrs	r3, r2
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	897b      	ldrh	r3, [r7, #10]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80041c0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a0d      	ldr	r2, [pc, #52]	@ (80041fc <HAL_I2S_Init+0x278>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d101      	bne.n	80041d0 <HAL_I2S_Init+0x24c>
 80041cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004200 <HAL_I2S_Init+0x27c>)
 80041ce:	e001      	b.n	80041d4 <HAL_I2S_Init+0x250>
 80041d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041d4:	897a      	ldrh	r2, [r7, #10]
 80041d6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2201      	movs	r2, #1
 80041e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3720      	adds	r7, #32
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	080044f1 	.word	0x080044f1
 80041f4:	cccccccd 	.word	0xcccccccd
 80041f8:	08004605 	.word	0x08004605
 80041fc:	40003800 	.word	0x40003800
 8004200:	40003400 	.word	0x40003400

08004204 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	4613      	mov	r3, r2
 8004210:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d002      	beq.n	800421e <HAL_I2S_Transmit_DMA+0x1a>
 8004218:	88fb      	ldrh	r3, [r7, #6]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e08a      	b.n	8004338 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b01      	cmp	r3, #1
 800422c:	d001      	beq.n	8004232 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 800422e:	2302      	movs	r3, #2
 8004230:	e082      	b.n	8004338 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b01      	cmp	r3, #1
 800423c:	d101      	bne.n	8004242 <HAL_I2S_Transmit_DMA+0x3e>
 800423e:	2302      	movs	r3, #2
 8004240:	e07a      	b.n	8004338 <HAL_I2S_Transmit_DMA+0x134>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2201      	movs	r2, #1
 8004246:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2203      	movs	r2, #3
 800424e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	69db      	ldr	r3, [r3, #28]
 8004264:	f003 0307 	and.w	r3, r3, #7
 8004268:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	2b03      	cmp	r3, #3
 800426e:	d002      	beq.n	8004276 <HAL_I2S_Transmit_DMA+0x72>
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	2b05      	cmp	r3, #5
 8004274:	d10a      	bne.n	800428c <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8004276:	88fb      	ldrh	r3, [r7, #6]
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8004280:	88fb      	ldrh	r3, [r7, #6]
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	b29a      	uxth	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800428a:	e005      	b.n	8004298 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	88fa      	ldrh	r2, [r7, #6]
 8004290:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	88fa      	ldrh	r2, [r7, #6]
 8004296:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800429c:	4a28      	ldr	r2, [pc, #160]	@ (8004340 <HAL_I2S_Transmit_DMA+0x13c>)
 800429e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a4:	4a27      	ldr	r2, [pc, #156]	@ (8004344 <HAL_I2S_Transmit_DMA+0x140>)
 80042a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ac:	4a26      	ldr	r2, [pc, #152]	@ (8004348 <HAL_I2S_Transmit_DMA+0x144>)
 80042ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80042b8:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80042c0:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042c6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80042c8:	f7fe f9d0 	bl	800266c <HAL_DMA_Start_IT>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00f      	beq.n	80042f2 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d6:	f043 0208 	orr.w	r2, r3, #8
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e022      	b.n	8004338 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d107      	bne.n	8004318 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	685a      	ldr	r2, [r3, #4]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f042 0202 	orr.w	r2, r2, #2
 8004316:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	69db      	ldr	r3, [r3, #28]
 800431e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004322:	2b00      	cmp	r3, #0
 8004324:	d107      	bne.n	8004336 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	69da      	ldr	r2, [r3, #28]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004334:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	3718      	adds	r7, #24
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	080043cf 	.word	0x080043cf
 8004344:	0800438d 	.word	0x0800438d
 8004348:	080043eb 	.word	0x080043eb

0800434c <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	4798      	blx	r3
}
 800435c:	bf00      	nop
 800435e:	3708      	adds	r7, #8
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}

08004364 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004380:	bf00      	nop
 8004382:	370c      	adds	r7, #12
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr

0800438c <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004398:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	69db      	ldr	r3, [r3, #28]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10e      	bne.n	80043c0 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f022 0202 	bic.w	r2, r2, #2
 80043b0:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f7fc fdf7 	bl	8000fb4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80043c6:	bf00      	nop
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b084      	sub	sp, #16
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043da:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f7fc fdd3 	bl	8000f88 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80043e2:	bf00      	nop
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}

080043ea <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80043ea:	b580      	push	{r7, lr}
 80043ec:	b084      	sub	sp, #16
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043f6:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	685a      	ldr	r2, [r3, #4]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f022 0203 	bic.w	r2, r2, #3
 8004406:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2200      	movs	r2, #0
 8004412:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004420:	f043 0208 	orr.w	r2, r3, #8
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f7ff ffa5 	bl	8004378 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800442e:	bf00      	nop
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}

08004436 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004436:	b580      	push	{r7, lr}
 8004438:	b082      	sub	sp, #8
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004442:	881a      	ldrh	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444e:	1c9a      	adds	r2, r3, #2
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004458:	b29b      	uxth	r3, r3
 800445a:	3b01      	subs	r3, #1
 800445c:	b29a      	uxth	r2, r3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004466:	b29b      	uxth	r3, r3
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10e      	bne.n	800448a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800447a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2201      	movs	r2, #1
 8004480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f7fc fd95 	bl	8000fb4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800448a:	bf00      	nop
 800448c:	3708      	adds	r7, #8
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004492:	b580      	push	{r7, lr}
 8004494:	b082      	sub	sp, #8
 8004496:	af00      	add	r7, sp, #0
 8004498:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68da      	ldr	r2, [r3, #12]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a4:	b292      	uxth	r2, r2
 80044a6:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ac:	1c9a      	adds	r2, r3, #2
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	3b01      	subs	r3, #1
 80044ba:	b29a      	uxth	r2, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10e      	bne.n	80044e8 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80044d8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2201      	movs	r2, #1
 80044de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7ff ff3e 	bl	8004364 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80044e8:	bf00      	nop
 80044ea:	3708      	adds	r7, #8
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2b04      	cmp	r3, #4
 800450a:	d13a      	bne.n	8004582 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b01      	cmp	r3, #1
 8004514:	d109      	bne.n	800452a <I2S_IRQHandler+0x3a>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004520:	2b40      	cmp	r3, #64	@ 0x40
 8004522:	d102      	bne.n	800452a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f7ff ffb4 	bl	8004492 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004530:	2b40      	cmp	r3, #64	@ 0x40
 8004532:	d126      	bne.n	8004582 <I2S_IRQHandler+0x92>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f003 0320 	and.w	r3, r3, #32
 800453e:	2b20      	cmp	r3, #32
 8004540:	d11f      	bne.n	8004582 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	685a      	ldr	r2, [r3, #4]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004550:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004552:	2300      	movs	r3, #0
 8004554:	613b      	str	r3, [r7, #16]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	613b      	str	r3, [r7, #16]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	613b      	str	r3, [r7, #16]
 8004566:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004574:	f043 0202 	orr.w	r2, r3, #2
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f7ff fefb 	bl	8004378 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004588:	b2db      	uxtb	r3, r3
 800458a:	2b03      	cmp	r3, #3
 800458c:	d136      	bne.n	80045fc <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b02      	cmp	r3, #2
 8004596:	d109      	bne.n	80045ac <I2S_IRQHandler+0xbc>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045a2:	2b80      	cmp	r3, #128	@ 0x80
 80045a4:	d102      	bne.n	80045ac <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f7ff ff45 	bl	8004436 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	f003 0308 	and.w	r3, r3, #8
 80045b2:	2b08      	cmp	r3, #8
 80045b4:	d122      	bne.n	80045fc <I2S_IRQHandler+0x10c>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f003 0320 	and.w	r3, r3, #32
 80045c0:	2b20      	cmp	r3, #32
 80045c2:	d11b      	bne.n	80045fc <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	685a      	ldr	r2, [r3, #4]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80045d2:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80045d4:	2300      	movs	r3, #0
 80045d6:	60fb      	str	r3, [r7, #12]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	60fb      	str	r3, [r7, #12]
 80045e0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ee:	f043 0204 	orr.w	r2, r3, #4
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f7ff febe 	bl	8004378 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80045fc:	bf00      	nop
 80045fe:	3718      	adds	r7, #24
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b088      	sub	sp, #32
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a92      	ldr	r2, [pc, #584]	@ (8004864 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d101      	bne.n	8004622 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800461e:	4b92      	ldr	r3, [pc, #584]	@ (8004868 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004620:	e001      	b.n	8004626 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004622:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a8b      	ldr	r2, [pc, #556]	@ (8004864 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d101      	bne.n	8004640 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800463c:	4b8a      	ldr	r3, [pc, #552]	@ (8004868 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800463e:	e001      	b.n	8004644 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004640:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004650:	d004      	beq.n	800465c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	2b00      	cmp	r3, #0
 8004658:	f040 8099 	bne.w	800478e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b02      	cmp	r3, #2
 8004664:	d107      	bne.n	8004676 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800466c:	2b00      	cmp	r3, #0
 800466e:	d002      	beq.n	8004676 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f000 f925 	bl	80048c0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	f003 0301 	and.w	r3, r3, #1
 800467c:	2b01      	cmp	r3, #1
 800467e:	d107      	bne.n	8004690 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004686:	2b00      	cmp	r3, #0
 8004688:	d002      	beq.n	8004690 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 f9c8 	bl	8004a20 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004696:	2b40      	cmp	r3, #64	@ 0x40
 8004698:	d13a      	bne.n	8004710 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	f003 0320 	and.w	r3, r3, #32
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d035      	beq.n	8004710 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a6e      	ldr	r2, [pc, #440]	@ (8004864 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d101      	bne.n	80046b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80046ae:	4b6e      	ldr	r3, [pc, #440]	@ (8004868 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80046b0:	e001      	b.n	80046b6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80046b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4969      	ldr	r1, [pc, #420]	@ (8004864 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80046be:	428b      	cmp	r3, r1
 80046c0:	d101      	bne.n	80046c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80046c2:	4b69      	ldr	r3, [pc, #420]	@ (8004868 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80046c4:	e001      	b.n	80046ca <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80046c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80046ca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80046ce:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80046de:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80046e0:	2300      	movs	r3, #0
 80046e2:	60fb      	str	r3, [r7, #12]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	60fb      	str	r3, [r7, #12]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	60fb      	str	r3, [r7, #12]
 80046f4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004702:	f043 0202 	orr.w	r2, r3, #2
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7ff fe34 	bl	8004378 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	f003 0308 	and.w	r3, r3, #8
 8004716:	2b08      	cmp	r3, #8
 8004718:	f040 80c3 	bne.w	80048a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	f003 0320 	and.w	r3, r3, #32
 8004722:	2b00      	cmp	r3, #0
 8004724:	f000 80bd 	beq.w	80048a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	685a      	ldr	r2, [r3, #4]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004736:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a49      	ldr	r2, [pc, #292]	@ (8004864 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d101      	bne.n	8004746 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004742:	4b49      	ldr	r3, [pc, #292]	@ (8004868 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004744:	e001      	b.n	800474a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004746:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800474a:	685a      	ldr	r2, [r3, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4944      	ldr	r1, [pc, #272]	@ (8004864 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004752:	428b      	cmp	r3, r1
 8004754:	d101      	bne.n	800475a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004756:	4b44      	ldr	r3, [pc, #272]	@ (8004868 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004758:	e001      	b.n	800475e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800475a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800475e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004762:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004764:	2300      	movs	r3, #0
 8004766:	60bb      	str	r3, [r7, #8]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	60bb      	str	r3, [r7, #8]
 8004770:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800477e:	f043 0204 	orr.w	r2, r3, #4
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f7ff fdf6 	bl	8004378 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800478c:	e089      	b.n	80048a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	f003 0302 	and.w	r3, r3, #2
 8004794:	2b02      	cmp	r3, #2
 8004796:	d107      	bne.n	80047a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d002      	beq.n	80047a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f000 f8be 	bl	8004924 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	f003 0301 	and.w	r3, r3, #1
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d107      	bne.n	80047c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d002      	beq.n	80047c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f000 f8fd 	bl	80049bc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80047c2:	69fb      	ldr	r3, [r7, #28]
 80047c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c8:	2b40      	cmp	r3, #64	@ 0x40
 80047ca:	d12f      	bne.n	800482c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	f003 0320 	and.w	r3, r3, #32
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d02a      	beq.n	800482c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80047e4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a1e      	ldr	r2, [pc, #120]	@ (8004864 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d101      	bne.n	80047f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80047f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004868 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80047f2:	e001      	b.n	80047f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80047f4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047f8:	685a      	ldr	r2, [r3, #4]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4919      	ldr	r1, [pc, #100]	@ (8004864 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004800:	428b      	cmp	r3, r1
 8004802:	d101      	bne.n	8004808 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004804:	4b18      	ldr	r3, [pc, #96]	@ (8004868 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004806:	e001      	b.n	800480c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004808:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800480c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004810:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800481e:	f043 0202 	orr.w	r2, r3, #2
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f7ff fda6 	bl	8004378 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	f003 0308 	and.w	r3, r3, #8
 8004832:	2b08      	cmp	r3, #8
 8004834:	d136      	bne.n	80048a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	f003 0320 	and.w	r3, r3, #32
 800483c:	2b00      	cmp	r3, #0
 800483e:	d031      	beq.n	80048a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a07      	ldr	r2, [pc, #28]	@ (8004864 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d101      	bne.n	800484e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800484a:	4b07      	ldr	r3, [pc, #28]	@ (8004868 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800484c:	e001      	b.n	8004852 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800484e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4902      	ldr	r1, [pc, #8]	@ (8004864 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800485a:	428b      	cmp	r3, r1
 800485c:	d106      	bne.n	800486c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800485e:	4b02      	ldr	r3, [pc, #8]	@ (8004868 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004860:	e006      	b.n	8004870 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004862:	bf00      	nop
 8004864:	40003800 	.word	0x40003800
 8004868:	40003400 	.word	0x40003400
 800486c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004870:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004874:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004884:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004892:	f043 0204 	orr.w	r2, r3, #4
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7ff fd6c 	bl	8004378 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80048a0:	e000      	b.n	80048a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80048a2:	bf00      	nop
}
 80048a4:	bf00      	nop
 80048a6:	3720      	adds	r7, #32
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048cc:	1c99      	adds	r1, r3, #2
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	6251      	str	r1, [r2, #36]	@ 0x24
 80048d2:	881a      	ldrh	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048de:	b29b      	uxth	r3, r3
 80048e0:	3b01      	subs	r3, #1
 80048e2:	b29a      	uxth	r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d113      	bne.n	800491a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004900:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004906:	b29b      	uxth	r3, r3
 8004908:	2b00      	cmp	r3, #0
 800490a:	d106      	bne.n	800491a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f7ff ffc9 	bl	80048ac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800491a:	bf00      	nop
 800491c:	3708      	adds	r7, #8
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
	...

08004924 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b082      	sub	sp, #8
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004930:	1c99      	adds	r1, r3, #2
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	6251      	str	r1, [r2, #36]	@ 0x24
 8004936:	8819      	ldrh	r1, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a1d      	ldr	r2, [pc, #116]	@ (80049b4 <I2SEx_TxISR_I2SExt+0x90>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d101      	bne.n	8004946 <I2SEx_TxISR_I2SExt+0x22>
 8004942:	4b1d      	ldr	r3, [pc, #116]	@ (80049b8 <I2SEx_TxISR_I2SExt+0x94>)
 8004944:	e001      	b.n	800494a <I2SEx_TxISR_I2SExt+0x26>
 8004946:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800494a:	460a      	mov	r2, r1
 800494c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004952:	b29b      	uxth	r3, r3
 8004954:	3b01      	subs	r3, #1
 8004956:	b29a      	uxth	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004960:	b29b      	uxth	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d121      	bne.n	80049aa <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a12      	ldr	r2, [pc, #72]	@ (80049b4 <I2SEx_TxISR_I2SExt+0x90>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d101      	bne.n	8004974 <I2SEx_TxISR_I2SExt+0x50>
 8004970:	4b11      	ldr	r3, [pc, #68]	@ (80049b8 <I2SEx_TxISR_I2SExt+0x94>)
 8004972:	e001      	b.n	8004978 <I2SEx_TxISR_I2SExt+0x54>
 8004974:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004978:	685a      	ldr	r2, [r3, #4]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	490d      	ldr	r1, [pc, #52]	@ (80049b4 <I2SEx_TxISR_I2SExt+0x90>)
 8004980:	428b      	cmp	r3, r1
 8004982:	d101      	bne.n	8004988 <I2SEx_TxISR_I2SExt+0x64>
 8004984:	4b0c      	ldr	r3, [pc, #48]	@ (80049b8 <I2SEx_TxISR_I2SExt+0x94>)
 8004986:	e001      	b.n	800498c <I2SEx_TxISR_I2SExt+0x68>
 8004988:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800498c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004990:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004996:	b29b      	uxth	r3, r3
 8004998:	2b00      	cmp	r3, #0
 800499a:	d106      	bne.n	80049aa <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f7ff ff81 	bl	80048ac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80049aa:	bf00      	nop
 80049ac:	3708      	adds	r7, #8
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	40003800 	.word	0x40003800
 80049b8:	40003400 	.word	0x40003400

080049bc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b082      	sub	sp, #8
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68d8      	ldr	r0, [r3, #12]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ce:	1c99      	adds	r1, r3, #2
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80049d4:	b282      	uxth	r2, r0
 80049d6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80049dc:	b29b      	uxth	r3, r3
 80049de:	3b01      	subs	r3, #1
 80049e0:	b29a      	uxth	r2, r3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d113      	bne.n	8004a18 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80049fe:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d106      	bne.n	8004a18 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f7ff ff4a 	bl	80048ac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004a18:	bf00      	nop
 8004a1a:	3708      	adds	r7, #8
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a20      	ldr	r2, [pc, #128]	@ (8004ab0 <I2SEx_RxISR_I2SExt+0x90>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d101      	bne.n	8004a36 <I2SEx_RxISR_I2SExt+0x16>
 8004a32:	4b20      	ldr	r3, [pc, #128]	@ (8004ab4 <I2SEx_RxISR_I2SExt+0x94>)
 8004a34:	e001      	b.n	8004a3a <I2SEx_RxISR_I2SExt+0x1a>
 8004a36:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a3a:	68d8      	ldr	r0, [r3, #12]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a40:	1c99      	adds	r1, r3, #2
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004a46:	b282      	uxth	r2, r0
 8004a48:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	3b01      	subs	r3, #1
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d121      	bne.n	8004aa6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a12      	ldr	r2, [pc, #72]	@ (8004ab0 <I2SEx_RxISR_I2SExt+0x90>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d101      	bne.n	8004a70 <I2SEx_RxISR_I2SExt+0x50>
 8004a6c:	4b11      	ldr	r3, [pc, #68]	@ (8004ab4 <I2SEx_RxISR_I2SExt+0x94>)
 8004a6e:	e001      	b.n	8004a74 <I2SEx_RxISR_I2SExt+0x54>
 8004a70:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	490d      	ldr	r1, [pc, #52]	@ (8004ab0 <I2SEx_RxISR_I2SExt+0x90>)
 8004a7c:	428b      	cmp	r3, r1
 8004a7e:	d101      	bne.n	8004a84 <I2SEx_RxISR_I2SExt+0x64>
 8004a80:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab4 <I2SEx_RxISR_I2SExt+0x94>)
 8004a82:	e001      	b.n	8004a88 <I2SEx_RxISR_I2SExt+0x68>
 8004a84:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a88:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004a8c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d106      	bne.n	8004aa6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f7ff ff03 	bl	80048ac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004aa6:	bf00      	nop
 8004aa8:	3708      	adds	r7, #8
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	40003800 	.word	0x40003800
 8004ab4:	40003400 	.word	0x40003400

08004ab8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af02      	add	r7, sp, #8
 8004abe:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e101      	b.n	8004cce <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d106      	bne.n	8004aea <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f005 fd43 	bl	800a570 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2203      	movs	r2, #3
 8004aee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004af8:	d102      	bne.n	8004b00 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4618      	mov	r0, r3
 8004b06:	f002 f990 	bl	8006e2a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6818      	ldr	r0, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	7c1a      	ldrb	r2, [r3, #16]
 8004b12:	f88d 2000 	strb.w	r2, [sp]
 8004b16:	3304      	adds	r3, #4
 8004b18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b1a:	f002 f86e 	bl	8006bfa <USB_CoreInit>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d005      	beq.n	8004b30 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2202      	movs	r2, #2
 8004b28:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e0ce      	b.n	8004cce <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2100      	movs	r1, #0
 8004b36:	4618      	mov	r0, r3
 8004b38:	f002 f988 	bl	8006e4c <USB_SetCurrentMode>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d005      	beq.n	8004b4e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2202      	movs	r2, #2
 8004b46:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e0bf      	b.n	8004cce <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b4e:	2300      	movs	r3, #0
 8004b50:	73fb      	strb	r3, [r7, #15]
 8004b52:	e04a      	b.n	8004bea <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004b54:	7bfa      	ldrb	r2, [r7, #15]
 8004b56:	6879      	ldr	r1, [r7, #4]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	00db      	lsls	r3, r3, #3
 8004b5c:	4413      	add	r3, r2
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	440b      	add	r3, r1
 8004b62:	3315      	adds	r3, #21
 8004b64:	2201      	movs	r2, #1
 8004b66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004b68:	7bfa      	ldrb	r2, [r7, #15]
 8004b6a:	6879      	ldr	r1, [r7, #4]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	00db      	lsls	r3, r3, #3
 8004b70:	4413      	add	r3, r2
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	440b      	add	r3, r1
 8004b76:	3314      	adds	r3, #20
 8004b78:	7bfa      	ldrb	r2, [r7, #15]
 8004b7a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004b7c:	7bfa      	ldrb	r2, [r7, #15]
 8004b7e:	7bfb      	ldrb	r3, [r7, #15]
 8004b80:	b298      	uxth	r0, r3
 8004b82:	6879      	ldr	r1, [r7, #4]
 8004b84:	4613      	mov	r3, r2
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	4413      	add	r3, r2
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	440b      	add	r3, r1
 8004b8e:	332e      	adds	r3, #46	@ 0x2e
 8004b90:	4602      	mov	r2, r0
 8004b92:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004b94:	7bfa      	ldrb	r2, [r7, #15]
 8004b96:	6879      	ldr	r1, [r7, #4]
 8004b98:	4613      	mov	r3, r2
 8004b9a:	00db      	lsls	r3, r3, #3
 8004b9c:	4413      	add	r3, r2
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	440b      	add	r3, r1
 8004ba2:	3318      	adds	r3, #24
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004ba8:	7bfa      	ldrb	r2, [r7, #15]
 8004baa:	6879      	ldr	r1, [r7, #4]
 8004bac:	4613      	mov	r3, r2
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	4413      	add	r3, r2
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	440b      	add	r3, r1
 8004bb6:	331c      	adds	r3, #28
 8004bb8:	2200      	movs	r2, #0
 8004bba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004bbc:	7bfa      	ldrb	r2, [r7, #15]
 8004bbe:	6879      	ldr	r1, [r7, #4]
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	00db      	lsls	r3, r3, #3
 8004bc4:	4413      	add	r3, r2
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	440b      	add	r3, r1
 8004bca:	3320      	adds	r3, #32
 8004bcc:	2200      	movs	r2, #0
 8004bce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004bd0:	7bfa      	ldrb	r2, [r7, #15]
 8004bd2:	6879      	ldr	r1, [r7, #4]
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	4413      	add	r3, r2
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	440b      	add	r3, r1
 8004bde:	3324      	adds	r3, #36	@ 0x24
 8004be0:	2200      	movs	r2, #0
 8004be2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004be4:	7bfb      	ldrb	r3, [r7, #15]
 8004be6:	3301      	adds	r3, #1
 8004be8:	73fb      	strb	r3, [r7, #15]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	791b      	ldrb	r3, [r3, #4]
 8004bee:	7bfa      	ldrb	r2, [r7, #15]
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d3af      	bcc.n	8004b54 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	73fb      	strb	r3, [r7, #15]
 8004bf8:	e044      	b.n	8004c84 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004bfa:	7bfa      	ldrb	r2, [r7, #15]
 8004bfc:	6879      	ldr	r1, [r7, #4]
 8004bfe:	4613      	mov	r3, r2
 8004c00:	00db      	lsls	r3, r3, #3
 8004c02:	4413      	add	r3, r2
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	440b      	add	r3, r1
 8004c08:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004c10:	7bfa      	ldrb	r2, [r7, #15]
 8004c12:	6879      	ldr	r1, [r7, #4]
 8004c14:	4613      	mov	r3, r2
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	4413      	add	r3, r2
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	440b      	add	r3, r1
 8004c1e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004c22:	7bfa      	ldrb	r2, [r7, #15]
 8004c24:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004c26:	7bfa      	ldrb	r2, [r7, #15]
 8004c28:	6879      	ldr	r1, [r7, #4]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	00db      	lsls	r3, r3, #3
 8004c2e:	4413      	add	r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	440b      	add	r3, r1
 8004c34:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004c38:	2200      	movs	r2, #0
 8004c3a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004c3c:	7bfa      	ldrb	r2, [r7, #15]
 8004c3e:	6879      	ldr	r1, [r7, #4]
 8004c40:	4613      	mov	r3, r2
 8004c42:	00db      	lsls	r3, r3, #3
 8004c44:	4413      	add	r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004c4e:	2200      	movs	r2, #0
 8004c50:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004c52:	7bfa      	ldrb	r2, [r7, #15]
 8004c54:	6879      	ldr	r1, [r7, #4]
 8004c56:	4613      	mov	r3, r2
 8004c58:	00db      	lsls	r3, r3, #3
 8004c5a:	4413      	add	r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	440b      	add	r3, r1
 8004c60:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004c64:	2200      	movs	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004c68:	7bfa      	ldrb	r2, [r7, #15]
 8004c6a:	6879      	ldr	r1, [r7, #4]
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	00db      	lsls	r3, r3, #3
 8004c70:	4413      	add	r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	440b      	add	r3, r1
 8004c76:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c7e:	7bfb      	ldrb	r3, [r7, #15]
 8004c80:	3301      	adds	r3, #1
 8004c82:	73fb      	strb	r3, [r7, #15]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	791b      	ldrb	r3, [r3, #4]
 8004c88:	7bfa      	ldrb	r2, [r7, #15]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d3b5      	bcc.n	8004bfa <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6818      	ldr	r0, [r3, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	7c1a      	ldrb	r2, [r3, #16]
 8004c96:	f88d 2000 	strb.w	r2, [sp]
 8004c9a:	3304      	adds	r3, #4
 8004c9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c9e:	f002 f921 	bl	8006ee4 <USB_DevInit>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d005      	beq.n	8004cb4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2202      	movs	r2, #2
 8004cac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e00c      	b.n	8004cce <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f003 f96b 	bl	8007fa2 <USB_DevDisconnect>

  return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b084      	sub	sp, #16
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d101      	bne.n	8004cf2 <HAL_PCD_Start+0x1c>
 8004cee:	2302      	movs	r3, #2
 8004cf0:	e022      	b.n	8004d38 <HAL_PCD_Start+0x62>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d009      	beq.n	8004d1a <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d105      	bne.n	8004d1a <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d12:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f002 f872 	bl	8006e08 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f003 f919 	bl	8007f60 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004d40:	b590      	push	{r4, r7, lr}
 8004d42:	b08d      	sub	sp, #52	@ 0x34
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d4e:	6a3b      	ldr	r3, [r7, #32]
 8004d50:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4618      	mov	r0, r3
 8004d58:	f003 f9d7 	bl	800810a <USB_GetMode>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f040 848c 	bne.w	800567c <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f003 f93b 	bl	8007fe4 <USB_ReadInterrupts>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f000 8482 	beq.w	800567a <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	0a1b      	lsrs	r3, r3, #8
 8004d80:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f003 f928 	bl	8007fe4 <USB_ReadInterrupts>
 8004d94:	4603      	mov	r3, r0
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	d107      	bne.n	8004dae <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	695a      	ldr	r2, [r3, #20]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f002 0202 	and.w	r2, r2, #2
 8004dac:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f003 f916 	bl	8007fe4 <USB_ReadInterrupts>
 8004db8:	4603      	mov	r3, r0
 8004dba:	f003 0310 	and.w	r3, r3, #16
 8004dbe:	2b10      	cmp	r3, #16
 8004dc0:	d161      	bne.n	8004e86 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	699a      	ldr	r2, [r3, #24]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f022 0210 	bic.w	r2, r2, #16
 8004dd0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004dd2:	6a3b      	ldr	r3, [r7, #32]
 8004dd4:	6a1b      	ldr	r3, [r3, #32]
 8004dd6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	f003 020f 	and.w	r2, r3, #15
 8004dde:	4613      	mov	r3, r2
 8004de0:	00db      	lsls	r3, r3, #3
 8004de2:	4413      	add	r3, r2
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	4413      	add	r3, r2
 8004dee:	3304      	adds	r3, #4
 8004df0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004df2:	69bb      	ldr	r3, [r7, #24]
 8004df4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004df8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004dfc:	d124      	bne.n	8004e48 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004dfe:	69ba      	ldr	r2, [r7, #24]
 8004e00:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004e04:	4013      	ands	r3, r2
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d035      	beq.n	8004e76 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	091b      	lsrs	r3, r3, #4
 8004e12:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004e14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	6a38      	ldr	r0, [r7, #32]
 8004e1e:	f002 ff4d 	bl	8007cbc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	68da      	ldr	r2, [r3, #12]
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	091b      	lsrs	r3, r3, #4
 8004e2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e2e:	441a      	add	r2, r3
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	695a      	ldr	r2, [r3, #20]
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	091b      	lsrs	r3, r3, #4
 8004e3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e40:	441a      	add	r2, r3
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	615a      	str	r2, [r3, #20]
 8004e46:	e016      	b.n	8004e76 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004e48:	69bb      	ldr	r3, [r7, #24]
 8004e4a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004e4e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e52:	d110      	bne.n	8004e76 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e5a:	2208      	movs	r2, #8
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	6a38      	ldr	r0, [r7, #32]
 8004e60:	f002 ff2c 	bl	8007cbc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	695a      	ldr	r2, [r3, #20]
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	091b      	lsrs	r3, r3, #4
 8004e6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e70:	441a      	add	r2, r3
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	699a      	ldr	r2, [r3, #24]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f042 0210 	orr.w	r2, r2, #16
 8004e84:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f003 f8aa 	bl	8007fe4 <USB_ReadInterrupts>
 8004e90:	4603      	mov	r3, r0
 8004e92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e96:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e9a:	f040 80a7 	bne.w	8004fec <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f003 f8af 	bl	800800a <USB_ReadDevAllOutEpInterrupt>
 8004eac:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004eae:	e099      	b.n	8004fe4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f000 808e 	beq.w	8004fd8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ec2:	b2d2      	uxtb	r2, r2
 8004ec4:	4611      	mov	r1, r2
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f003 f8d3 	bl	8008072 <USB_ReadDevOutEPInterrupt>
 8004ecc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00c      	beq.n	8004ef2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eda:	015a      	lsls	r2, r3, #5
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	4413      	add	r3, r2
 8004ee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004eea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 fea3 	bl	8005c38 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	f003 0308 	and.w	r3, r3, #8
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00c      	beq.n	8004f16 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efe:	015a      	lsls	r2, r3, #5
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	4413      	add	r3, r2
 8004f04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f08:	461a      	mov	r2, r3
 8004f0a:	2308      	movs	r3, #8
 8004f0c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004f0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f000 ff79 	bl	8005e08 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	f003 0310 	and.w	r3, r3, #16
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d008      	beq.n	8004f32 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f22:	015a      	lsls	r2, r3, #5
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	4413      	add	r3, r2
 8004f28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	2310      	movs	r3, #16
 8004f30:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	f003 0302 	and.w	r3, r3, #2
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d030      	beq.n	8004f9e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004f3c:	6a3b      	ldr	r3, [r7, #32]
 8004f3e:	695b      	ldr	r3, [r3, #20]
 8004f40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f44:	2b80      	cmp	r3, #128	@ 0x80
 8004f46:	d109      	bne.n	8004f5c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	69fa      	ldr	r2, [r7, #28]
 8004f52:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f5a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004f5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f5e:	4613      	mov	r3, r2
 8004f60:	00db      	lsls	r3, r3, #3
 8004f62:	4413      	add	r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	4413      	add	r3, r2
 8004f6e:	3304      	adds	r3, #4
 8004f70:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	78db      	ldrb	r3, [r3, #3]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d108      	bne.n	8004f8c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	4619      	mov	r1, r3
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f005 fc06 	bl	800a798 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8e:	015a      	lsls	r2, r3, #5
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	4413      	add	r3, r2
 8004f94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f98:	461a      	mov	r2, r3
 8004f9a:	2302      	movs	r3, #2
 8004f9c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	f003 0320 	and.w	r3, r3, #32
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d008      	beq.n	8004fba <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	2320      	movs	r3, #32
 8004fb8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d009      	beq.n	8004fd8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc6:	015a      	lsls	r2, r3, #5
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	4413      	add	r3, r2
 8004fcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004fd6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fda:	3301      	adds	r3, #1
 8004fdc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe0:	085b      	lsrs	r3, r3, #1
 8004fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f47f af62 	bne.w	8004eb0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f002 fff7 	bl	8007fe4 <USB_ReadInterrupts>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ffc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005000:	f040 80db 	bne.w	80051ba <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4618      	mov	r0, r3
 800500a:	f003 f818 	bl	800803e <USB_ReadDevAllInEpInterrupt>
 800500e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005010:	2300      	movs	r3, #0
 8005012:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005014:	e0cd      	b.n	80051b2 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 80c2 	beq.w	80051a6 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005028:	b2d2      	uxtb	r2, r2
 800502a:	4611      	mov	r1, r2
 800502c:	4618      	mov	r0, r3
 800502e:	f003 f83e 	bl	80080ae <USB_ReadDevInEPInterrupt>
 8005032:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	f003 0301 	and.w	r3, r3, #1
 800503a:	2b00      	cmp	r3, #0
 800503c:	d057      	beq.n	80050ee <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800503e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005040:	f003 030f 	and.w	r3, r3, #15
 8005044:	2201      	movs	r2, #1
 8005046:	fa02 f303 	lsl.w	r3, r2, r3
 800504a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005052:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	43db      	mvns	r3, r3
 8005058:	69f9      	ldr	r1, [r7, #28]
 800505a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800505e:	4013      	ands	r3, r2
 8005060:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005064:	015a      	lsls	r2, r3, #5
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	4413      	add	r3, r2
 800506a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800506e:	461a      	mov	r2, r3
 8005070:	2301      	movs	r3, #1
 8005072:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	799b      	ldrb	r3, [r3, #6]
 8005078:	2b01      	cmp	r3, #1
 800507a:	d132      	bne.n	80050e2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800507c:	6879      	ldr	r1, [r7, #4]
 800507e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005080:	4613      	mov	r3, r2
 8005082:	00db      	lsls	r3, r3, #3
 8005084:	4413      	add	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	440b      	add	r3, r1
 800508a:	3320      	adds	r3, #32
 800508c:	6819      	ldr	r1, [r3, #0]
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005092:	4613      	mov	r3, r2
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	4413      	add	r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	4403      	add	r3, r0
 800509c:	331c      	adds	r3, #28
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4419      	add	r1, r3
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050a6:	4613      	mov	r3, r2
 80050a8:	00db      	lsls	r3, r3, #3
 80050aa:	4413      	add	r3, r2
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	4403      	add	r3, r0
 80050b0:	3320      	adds	r3, #32
 80050b2:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80050b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d113      	bne.n	80050e2 <HAL_PCD_IRQHandler+0x3a2>
 80050ba:	6879      	ldr	r1, [r7, #4]
 80050bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050be:	4613      	mov	r3, r2
 80050c0:	00db      	lsls	r3, r3, #3
 80050c2:	4413      	add	r3, r2
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	440b      	add	r3, r1
 80050c8:	3324      	adds	r3, #36	@ 0x24
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d108      	bne.n	80050e2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6818      	ldr	r0, [r3, #0]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80050da:	461a      	mov	r2, r3
 80050dc:	2101      	movs	r1, #1
 80050de:	f003 f845 	bl	800816c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80050e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	4619      	mov	r1, r3
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f005 fad0 	bl	800a68e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	f003 0308 	and.w	r3, r3, #8
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d008      	beq.n	800510a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80050f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fa:	015a      	lsls	r2, r3, #5
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	4413      	add	r3, r2
 8005100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005104:	461a      	mov	r2, r3
 8005106:	2308      	movs	r3, #8
 8005108:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	f003 0310 	and.w	r3, r3, #16
 8005110:	2b00      	cmp	r3, #0
 8005112:	d008      	beq.n	8005126 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005116:	015a      	lsls	r2, r3, #5
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	4413      	add	r3, r2
 800511c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005120:	461a      	mov	r2, r3
 8005122:	2310      	movs	r3, #16
 8005124:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800512c:	2b00      	cmp	r3, #0
 800512e:	d008      	beq.n	8005142 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005132:	015a      	lsls	r2, r3, #5
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	4413      	add	r3, r2
 8005138:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800513c:	461a      	mov	r2, r3
 800513e:	2340      	movs	r3, #64	@ 0x40
 8005140:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	f003 0302 	and.w	r3, r3, #2
 8005148:	2b00      	cmp	r3, #0
 800514a:	d023      	beq.n	8005194 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800514c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800514e:	6a38      	ldr	r0, [r7, #32]
 8005150:	f002 f82c 	bl	80071ac <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005154:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005156:	4613      	mov	r3, r2
 8005158:	00db      	lsls	r3, r3, #3
 800515a:	4413      	add	r3, r2
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	3310      	adds	r3, #16
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	4413      	add	r3, r2
 8005164:	3304      	adds	r3, #4
 8005166:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	78db      	ldrb	r3, [r3, #3]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d108      	bne.n	8005182 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	2200      	movs	r2, #0
 8005174:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005178:	b2db      	uxtb	r3, r3
 800517a:	4619      	mov	r1, r3
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f005 fb1d 	bl	800a7bc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005184:	015a      	lsls	r2, r3, #5
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	4413      	add	r3, r2
 800518a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800518e:	461a      	mov	r2, r3
 8005190:	2302      	movs	r3, #2
 8005192:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800519a:	2b00      	cmp	r3, #0
 800519c:	d003      	beq.n	80051a6 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800519e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f000 fcbd 	bl	8005b20 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80051a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a8:	3301      	adds	r3, #1
 80051aa:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80051ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ae:	085b      	lsrs	r3, r3, #1
 80051b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80051b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f47f af2e 	bne.w	8005016 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4618      	mov	r0, r3
 80051c0:	f002 ff10 	bl	8007fe4 <USB_ReadInterrupts>
 80051c4:	4603      	mov	r3, r0
 80051c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051ce:	d122      	bne.n	8005216 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	69fa      	ldr	r2, [r7, #28]
 80051da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051de:	f023 0301 	bic.w	r3, r3, #1
 80051e2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d108      	bne.n	8005200 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80051f6:	2100      	movs	r1, #0
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 fea3 	bl	8005f44 <HAL_PCDEx_LPM_Callback>
 80051fe:	e002      	b.n	8005206 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f005 fabb 	bl	800a77c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	695a      	ldr	r2, [r3, #20]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005214:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4618      	mov	r0, r3
 800521c:	f002 fee2 	bl	8007fe4 <USB_ReadInterrupts>
 8005220:	4603      	mov	r3, r0
 8005222:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005226:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800522a:	d112      	bne.n	8005252 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f003 0301 	and.w	r3, r3, #1
 8005238:	2b01      	cmp	r3, #1
 800523a:	d102      	bne.n	8005242 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	f005 fa77 	bl	800a730 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	695a      	ldr	r2, [r3, #20]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005250:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4618      	mov	r0, r3
 8005258:	f002 fec4 	bl	8007fe4 <USB_ReadInterrupts>
 800525c:	4603      	mov	r3, r0
 800525e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005262:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005266:	f040 80b7 	bne.w	80053d8 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	69fa      	ldr	r2, [r7, #28]
 8005274:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005278:	f023 0301 	bic.w	r3, r3, #1
 800527c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	2110      	movs	r1, #16
 8005284:	4618      	mov	r0, r3
 8005286:	f001 ff91 	bl	80071ac <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800528a:	2300      	movs	r3, #0
 800528c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800528e:	e046      	b.n	800531e <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005292:	015a      	lsls	r2, r3, #5
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	4413      	add	r3, r2
 8005298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800529c:	461a      	mov	r2, r3
 800529e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80052a2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80052a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052a6:	015a      	lsls	r2, r3, #5
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	4413      	add	r3, r2
 80052ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052b4:	0151      	lsls	r1, r2, #5
 80052b6:	69fa      	ldr	r2, [r7, #28]
 80052b8:	440a      	add	r2, r1
 80052ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80052c2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80052c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052c6:	015a      	lsls	r2, r3, #5
 80052c8:	69fb      	ldr	r3, [r7, #28]
 80052ca:	4413      	add	r3, r2
 80052cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052d0:	461a      	mov	r2, r3
 80052d2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80052d6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80052d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052da:	015a      	lsls	r2, r3, #5
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	4413      	add	r3, r2
 80052e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052e8:	0151      	lsls	r1, r2, #5
 80052ea:	69fa      	ldr	r2, [r7, #28]
 80052ec:	440a      	add	r2, r1
 80052ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80052f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80052f6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80052f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052fa:	015a      	lsls	r2, r3, #5
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	4413      	add	r3, r2
 8005300:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005308:	0151      	lsls	r1, r2, #5
 800530a:	69fa      	ldr	r2, [r7, #28]
 800530c:	440a      	add	r2, r1
 800530e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005312:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005316:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800531a:	3301      	adds	r3, #1
 800531c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	791b      	ldrb	r3, [r3, #4]
 8005322:	461a      	mov	r2, r3
 8005324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005326:	4293      	cmp	r3, r2
 8005328:	d3b2      	bcc.n	8005290 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	69fa      	ldr	r2, [r7, #28]
 8005334:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005338:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800533c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	7bdb      	ldrb	r3, [r3, #15]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d016      	beq.n	8005374 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800534c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005350:	69fa      	ldr	r2, [r7, #28]
 8005352:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005356:	f043 030b 	orr.w	r3, r3, #11
 800535a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005366:	69fa      	ldr	r2, [r7, #28]
 8005368:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800536c:	f043 030b 	orr.w	r3, r3, #11
 8005370:	6453      	str	r3, [r2, #68]	@ 0x44
 8005372:	e015      	b.n	80053a0 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	69fa      	ldr	r2, [r7, #28]
 800537e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005382:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005386:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800538a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005392:	691b      	ldr	r3, [r3, #16]
 8005394:	69fa      	ldr	r2, [r7, #28]
 8005396:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800539a:	f043 030b 	orr.w	r3, r3, #11
 800539e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	69fa      	ldr	r2, [r7, #28]
 80053aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053ae:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80053b2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6818      	ldr	r0, [r3, #0]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80053c2:	461a      	mov	r2, r3
 80053c4:	f002 fed2 	bl	800816c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	695a      	ldr	r2, [r3, #20]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80053d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4618      	mov	r0, r3
 80053de:	f002 fe01 	bl	8007fe4 <USB_ReadInterrupts>
 80053e2:	4603      	mov	r3, r0
 80053e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053ec:	d123      	bne.n	8005436 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f002 fe97 	bl	8008126 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4618      	mov	r0, r3
 80053fe:	f001 ff4e 	bl	800729e <USB_GetDevSpeed>
 8005402:	4603      	mov	r3, r0
 8005404:	461a      	mov	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681c      	ldr	r4, [r3, #0]
 800540e:	f001 fa09 	bl	8006824 <HAL_RCC_GetHCLKFreq>
 8005412:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005418:	461a      	mov	r2, r3
 800541a:	4620      	mov	r0, r4
 800541c:	f001 fc52 	bl	8006cc4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f005 f95c 	bl	800a6de <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	695a      	ldr	r2, [r3, #20]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005434:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4618      	mov	r0, r3
 800543c:	f002 fdd2 	bl	8007fe4 <USB_ReadInterrupts>
 8005440:	4603      	mov	r3, r0
 8005442:	f003 0308 	and.w	r3, r3, #8
 8005446:	2b08      	cmp	r3, #8
 8005448:	d10a      	bne.n	8005460 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f005 f939 	bl	800a6c2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	695a      	ldr	r2, [r3, #20]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f002 0208 	and.w	r2, r2, #8
 800545e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4618      	mov	r0, r3
 8005466:	f002 fdbd 	bl	8007fe4 <USB_ReadInterrupts>
 800546a:	4603      	mov	r3, r0
 800546c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005470:	2b80      	cmp	r3, #128	@ 0x80
 8005472:	d123      	bne.n	80054bc <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005474:	6a3b      	ldr	r3, [r7, #32]
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800547c:	6a3b      	ldr	r3, [r7, #32]
 800547e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005480:	2301      	movs	r3, #1
 8005482:	627b      	str	r3, [r7, #36]	@ 0x24
 8005484:	e014      	b.n	80054b0 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005486:	6879      	ldr	r1, [r7, #4]
 8005488:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800548a:	4613      	mov	r3, r2
 800548c:	00db      	lsls	r3, r3, #3
 800548e:	4413      	add	r3, r2
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	440b      	add	r3, r1
 8005494:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d105      	bne.n	80054aa <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800549e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	4619      	mov	r1, r3
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f000 fb0a 	bl	8005abe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ac:	3301      	adds	r3, #1
 80054ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	791b      	ldrb	r3, [r3, #4]
 80054b4:	461a      	mov	r2, r3
 80054b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d3e4      	bcc.n	8005486 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4618      	mov	r0, r3
 80054c2:	f002 fd8f 	bl	8007fe4 <USB_ReadInterrupts>
 80054c6:	4603      	mov	r3, r0
 80054c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054d0:	d13c      	bne.n	800554c <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054d2:	2301      	movs	r3, #1
 80054d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80054d6:	e02b      	b.n	8005530 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80054d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054da:	015a      	lsls	r2, r3, #5
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	4413      	add	r3, r2
 80054e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80054e8:	6879      	ldr	r1, [r7, #4]
 80054ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ec:	4613      	mov	r3, r2
 80054ee:	00db      	lsls	r3, r3, #3
 80054f0:	4413      	add	r3, r2
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	440b      	add	r3, r1
 80054f6:	3318      	adds	r3, #24
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d115      	bne.n	800552a <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80054fe:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005500:	2b00      	cmp	r3, #0
 8005502:	da12      	bge.n	800552a <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005504:	6879      	ldr	r1, [r7, #4]
 8005506:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005508:	4613      	mov	r3, r2
 800550a:	00db      	lsls	r3, r3, #3
 800550c:	4413      	add	r3, r2
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	440b      	add	r3, r1
 8005512:	3317      	adds	r3, #23
 8005514:	2201      	movs	r2, #1
 8005516:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800551a:	b2db      	uxtb	r3, r3
 800551c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005520:	b2db      	uxtb	r3, r3
 8005522:	4619      	mov	r1, r3
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 faca 	bl	8005abe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800552a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552c:	3301      	adds	r3, #1
 800552e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	791b      	ldrb	r3, [r3, #4]
 8005534:	461a      	mov	r2, r3
 8005536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005538:	4293      	cmp	r3, r2
 800553a:	d3cd      	bcc.n	80054d8 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	695a      	ldr	r2, [r3, #20]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800554a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4618      	mov	r0, r3
 8005552:	f002 fd47 	bl	8007fe4 <USB_ReadInterrupts>
 8005556:	4603      	mov	r3, r0
 8005558:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800555c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005560:	d156      	bne.n	8005610 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005562:	2301      	movs	r3, #1
 8005564:	627b      	str	r3, [r7, #36]	@ 0x24
 8005566:	e045      	b.n	80055f4 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556a:	015a      	lsls	r2, r3, #5
 800556c:	69fb      	ldr	r3, [r7, #28]
 800556e:	4413      	add	r3, r2
 8005570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005578:	6879      	ldr	r1, [r7, #4]
 800557a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800557c:	4613      	mov	r3, r2
 800557e:	00db      	lsls	r3, r3, #3
 8005580:	4413      	add	r3, r2
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	440b      	add	r3, r1
 8005586:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800558a:	781b      	ldrb	r3, [r3, #0]
 800558c:	2b01      	cmp	r3, #1
 800558e:	d12e      	bne.n	80055ee <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005590:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005592:	2b00      	cmp	r3, #0
 8005594:	da2b      	bge.n	80055ee <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80055a2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d121      	bne.n	80055ee <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80055aa:	6879      	ldr	r1, [r7, #4]
 80055ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055ae:	4613      	mov	r3, r2
 80055b0:	00db      	lsls	r3, r3, #3
 80055b2:	4413      	add	r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	440b      	add	r3, r1
 80055b8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80055bc:	2201      	movs	r2, #1
 80055be:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80055c0:	6a3b      	ldr	r3, [r7, #32]
 80055c2:	699b      	ldr	r3, [r3, #24]
 80055c4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80055c8:	6a3b      	ldr	r3, [r7, #32]
 80055ca:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80055cc:	6a3b      	ldr	r3, [r7, #32]
 80055ce:	695b      	ldr	r3, [r3, #20]
 80055d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10a      	bne.n	80055ee <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	69fa      	ldr	r2, [r7, #28]
 80055e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80055e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80055ea:	6053      	str	r3, [r2, #4]
            break;
 80055ec:	e008      	b.n	8005600 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f0:	3301      	adds	r3, #1
 80055f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	791b      	ldrb	r3, [r3, #4]
 80055f8:	461a      	mov	r2, r3
 80055fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d3b3      	bcc.n	8005568 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	695a      	ldr	r2, [r3, #20]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800560e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4618      	mov	r0, r3
 8005616:	f002 fce5 	bl	8007fe4 <USB_ReadInterrupts>
 800561a:	4603      	mov	r3, r0
 800561c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005620:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005624:	d10a      	bne.n	800563c <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f005 f8da 	bl	800a7e0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	695a      	ldr	r2, [r3, #20]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800563a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4618      	mov	r0, r3
 8005642:	f002 fccf 	bl	8007fe4 <USB_ReadInterrupts>
 8005646:	4603      	mov	r3, r0
 8005648:	f003 0304 	and.w	r3, r3, #4
 800564c:	2b04      	cmp	r3, #4
 800564e:	d115      	bne.n	800567c <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	f003 0304 	and.w	r3, r3, #4
 800565e:	2b00      	cmp	r3, #0
 8005660:	d002      	beq.n	8005668 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f005 f8ca 	bl	800a7fc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	6859      	ldr	r1, [r3, #4]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	69ba      	ldr	r2, [r7, #24]
 8005674:	430a      	orrs	r2, r1
 8005676:	605a      	str	r2, [r3, #4]
 8005678:	e000      	b.n	800567c <HAL_PCD_IRQHandler+0x93c>
      return;
 800567a:	bf00      	nop
    }
  }
}
 800567c:	3734      	adds	r7, #52	@ 0x34
 800567e:	46bd      	mov	sp, r7
 8005680:	bd90      	pop	{r4, r7, pc}

08005682 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005682:	b580      	push	{r7, lr}
 8005684:	b082      	sub	sp, #8
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
 800568a:	460b      	mov	r3, r1
 800568c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005694:	2b01      	cmp	r3, #1
 8005696:	d101      	bne.n	800569c <HAL_PCD_SetAddress+0x1a>
 8005698:	2302      	movs	r3, #2
 800569a:	e012      	b.n	80056c2 <HAL_PCD_SetAddress+0x40>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	78fa      	ldrb	r2, [r7, #3]
 80056a8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	78fa      	ldrb	r2, [r7, #3]
 80056b0:	4611      	mov	r1, r2
 80056b2:	4618      	mov	r0, r3
 80056b4:	f002 fc2e 	bl	8007f14 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3708      	adds	r7, #8
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80056ca:	b580      	push	{r7, lr}
 80056cc:	b084      	sub	sp, #16
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	6078      	str	r0, [r7, #4]
 80056d2:	4608      	mov	r0, r1
 80056d4:	4611      	mov	r1, r2
 80056d6:	461a      	mov	r2, r3
 80056d8:	4603      	mov	r3, r0
 80056da:	70fb      	strb	r3, [r7, #3]
 80056dc:	460b      	mov	r3, r1
 80056de:	803b      	strh	r3, [r7, #0]
 80056e0:	4613      	mov	r3, r2
 80056e2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80056e4:	2300      	movs	r3, #0
 80056e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80056e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	da0f      	bge.n	8005710 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80056f0:	78fb      	ldrb	r3, [r7, #3]
 80056f2:	f003 020f 	and.w	r2, r3, #15
 80056f6:	4613      	mov	r3, r2
 80056f8:	00db      	lsls	r3, r3, #3
 80056fa:	4413      	add	r3, r2
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	3310      	adds	r3, #16
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	4413      	add	r3, r2
 8005704:	3304      	adds	r3, #4
 8005706:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2201      	movs	r2, #1
 800570c:	705a      	strb	r2, [r3, #1]
 800570e:	e00f      	b.n	8005730 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005710:	78fb      	ldrb	r3, [r7, #3]
 8005712:	f003 020f 	and.w	r2, r3, #15
 8005716:	4613      	mov	r3, r2
 8005718:	00db      	lsls	r3, r3, #3
 800571a:	4413      	add	r3, r2
 800571c:	009b      	lsls	r3, r3, #2
 800571e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	4413      	add	r3, r2
 8005726:	3304      	adds	r3, #4
 8005728:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2200      	movs	r2, #0
 800572e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005730:	78fb      	ldrb	r3, [r7, #3]
 8005732:	f003 030f 	and.w	r3, r3, #15
 8005736:	b2da      	uxtb	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800573c:	883b      	ldrh	r3, [r7, #0]
 800573e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	78ba      	ldrb	r2, [r7, #2]
 800574a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	785b      	ldrb	r3, [r3, #1]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d004      	beq.n	800575e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	461a      	mov	r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800575e:	78bb      	ldrb	r3, [r7, #2]
 8005760:	2b02      	cmp	r3, #2
 8005762:	d102      	bne.n	800576a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005770:	2b01      	cmp	r3, #1
 8005772:	d101      	bne.n	8005778 <HAL_PCD_EP_Open+0xae>
 8005774:	2302      	movs	r3, #2
 8005776:	e00e      	b.n	8005796 <HAL_PCD_EP_Open+0xcc>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68f9      	ldr	r1, [r7, #12]
 8005786:	4618      	mov	r0, r3
 8005788:	f001 fdae 	bl	80072e8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005794:	7afb      	ldrb	r3, [r7, #11]
}
 8005796:	4618      	mov	r0, r3
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}

0800579e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	b084      	sub	sp, #16
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
 80057a6:	460b      	mov	r3, r1
 80057a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80057aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	da0f      	bge.n	80057d2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057b2:	78fb      	ldrb	r3, [r7, #3]
 80057b4:	f003 020f 	and.w	r2, r3, #15
 80057b8:	4613      	mov	r3, r2
 80057ba:	00db      	lsls	r3, r3, #3
 80057bc:	4413      	add	r3, r2
 80057be:	009b      	lsls	r3, r3, #2
 80057c0:	3310      	adds	r3, #16
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	4413      	add	r3, r2
 80057c6:	3304      	adds	r3, #4
 80057c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2201      	movs	r2, #1
 80057ce:	705a      	strb	r2, [r3, #1]
 80057d0:	e00f      	b.n	80057f2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057d2:	78fb      	ldrb	r3, [r7, #3]
 80057d4:	f003 020f 	and.w	r2, r3, #15
 80057d8:	4613      	mov	r3, r2
 80057da:	00db      	lsls	r3, r3, #3
 80057dc:	4413      	add	r3, r2
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	4413      	add	r3, r2
 80057e8:	3304      	adds	r3, #4
 80057ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80057f2:	78fb      	ldrb	r3, [r7, #3]
 80057f4:	f003 030f 	and.w	r3, r3, #15
 80057f8:	b2da      	uxtb	r2, r3
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005804:	2b01      	cmp	r3, #1
 8005806:	d101      	bne.n	800580c <HAL_PCD_EP_Close+0x6e>
 8005808:	2302      	movs	r3, #2
 800580a:	e00e      	b.n	800582a <HAL_PCD_EP_Close+0x8c>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68f9      	ldr	r1, [r7, #12]
 800581a:	4618      	mov	r0, r3
 800581c:	f001 fdec 	bl	80073f8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3710      	adds	r7, #16
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005832:	b580      	push	{r7, lr}
 8005834:	b086      	sub	sp, #24
 8005836:	af00      	add	r7, sp, #0
 8005838:	60f8      	str	r0, [r7, #12]
 800583a:	607a      	str	r2, [r7, #4]
 800583c:	603b      	str	r3, [r7, #0]
 800583e:	460b      	mov	r3, r1
 8005840:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005842:	7afb      	ldrb	r3, [r7, #11]
 8005844:	f003 020f 	and.w	r2, r3, #15
 8005848:	4613      	mov	r3, r2
 800584a:	00db      	lsls	r3, r3, #3
 800584c:	4413      	add	r3, r2
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005854:	68fa      	ldr	r2, [r7, #12]
 8005856:	4413      	add	r3, r2
 8005858:	3304      	adds	r3, #4
 800585a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	683a      	ldr	r2, [r7, #0]
 8005866:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	2200      	movs	r2, #0
 800586c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	2200      	movs	r2, #0
 8005872:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005874:	7afb      	ldrb	r3, [r7, #11]
 8005876:	f003 030f 	and.w	r3, r3, #15
 800587a:	b2da      	uxtb	r2, r3
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	799b      	ldrb	r3, [r3, #6]
 8005884:	2b01      	cmp	r3, #1
 8005886:	d102      	bne.n	800588e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6818      	ldr	r0, [r3, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	799b      	ldrb	r3, [r3, #6]
 8005896:	461a      	mov	r2, r3
 8005898:	6979      	ldr	r1, [r7, #20]
 800589a:	f001 fe89 	bl	80075b0 <USB_EPStartXfer>

  return HAL_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3718      	adds	r7, #24
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	460b      	mov	r3, r1
 80058b2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80058b4:	78fb      	ldrb	r3, [r7, #3]
 80058b6:	f003 020f 	and.w	r2, r3, #15
 80058ba:	6879      	ldr	r1, [r7, #4]
 80058bc:	4613      	mov	r3, r2
 80058be:	00db      	lsls	r3, r3, #3
 80058c0:	4413      	add	r3, r2
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	440b      	add	r3, r1
 80058c6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80058ca:	681b      	ldr	r3, [r3, #0]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr

080058d8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b086      	sub	sp, #24
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	607a      	str	r2, [r7, #4]
 80058e2:	603b      	str	r3, [r7, #0]
 80058e4:	460b      	mov	r3, r1
 80058e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058e8:	7afb      	ldrb	r3, [r7, #11]
 80058ea:	f003 020f 	and.w	r2, r3, #15
 80058ee:	4613      	mov	r3, r2
 80058f0:	00db      	lsls	r3, r3, #3
 80058f2:	4413      	add	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	3310      	adds	r3, #16
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	4413      	add	r3, r2
 80058fc:	3304      	adds	r3, #4
 80058fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	683a      	ldr	r2, [r7, #0]
 800590a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	2200      	movs	r2, #0
 8005910:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	2201      	movs	r2, #1
 8005916:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005918:	7afb      	ldrb	r3, [r7, #11]
 800591a:	f003 030f 	and.w	r3, r3, #15
 800591e:	b2da      	uxtb	r2, r3
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	799b      	ldrb	r3, [r3, #6]
 8005928:	2b01      	cmp	r3, #1
 800592a:	d102      	bne.n	8005932 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6818      	ldr	r0, [r3, #0]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	799b      	ldrb	r3, [r3, #6]
 800593a:	461a      	mov	r2, r3
 800593c:	6979      	ldr	r1, [r7, #20]
 800593e:	f001 fe37 	bl	80075b0 <USB_EPStartXfer>

  return HAL_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3718      	adds	r7, #24
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	460b      	mov	r3, r1
 8005956:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005958:	78fb      	ldrb	r3, [r7, #3]
 800595a:	f003 030f 	and.w	r3, r3, #15
 800595e:	687a      	ldr	r2, [r7, #4]
 8005960:	7912      	ldrb	r2, [r2, #4]
 8005962:	4293      	cmp	r3, r2
 8005964:	d901      	bls.n	800596a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e04f      	b.n	8005a0a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800596a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800596e:	2b00      	cmp	r3, #0
 8005970:	da0f      	bge.n	8005992 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005972:	78fb      	ldrb	r3, [r7, #3]
 8005974:	f003 020f 	and.w	r2, r3, #15
 8005978:	4613      	mov	r3, r2
 800597a:	00db      	lsls	r3, r3, #3
 800597c:	4413      	add	r3, r2
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	3310      	adds	r3, #16
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	4413      	add	r3, r2
 8005986:	3304      	adds	r3, #4
 8005988:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2201      	movs	r2, #1
 800598e:	705a      	strb	r2, [r3, #1]
 8005990:	e00d      	b.n	80059ae <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005992:	78fa      	ldrb	r2, [r7, #3]
 8005994:	4613      	mov	r3, r2
 8005996:	00db      	lsls	r3, r3, #3
 8005998:	4413      	add	r3, r2
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	4413      	add	r3, r2
 80059a4:	3304      	adds	r3, #4
 80059a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2201      	movs	r2, #1
 80059b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80059b4:	78fb      	ldrb	r3, [r7, #3]
 80059b6:	f003 030f 	and.w	r3, r3, #15
 80059ba:	b2da      	uxtb	r2, r3
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d101      	bne.n	80059ce <HAL_PCD_EP_SetStall+0x82>
 80059ca:	2302      	movs	r3, #2
 80059cc:	e01d      	b.n	8005a0a <HAL_PCD_EP_SetStall+0xbe>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68f9      	ldr	r1, [r7, #12]
 80059dc:	4618      	mov	r0, r3
 80059de:	f002 f9c5 	bl	8007d6c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80059e2:	78fb      	ldrb	r3, [r7, #3]
 80059e4:	f003 030f 	and.w	r3, r3, #15
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d109      	bne.n	8005a00 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6818      	ldr	r0, [r3, #0]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	7999      	ldrb	r1, [r3, #6]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80059fa:	461a      	mov	r2, r3
 80059fc:	f002 fbb6 	bl	800816c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3710      	adds	r7, #16
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}

08005a12 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a12:	b580      	push	{r7, lr}
 8005a14:	b084      	sub	sp, #16
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005a1e:	78fb      	ldrb	r3, [r7, #3]
 8005a20:	f003 030f 	and.w	r3, r3, #15
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	7912      	ldrb	r2, [r2, #4]
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d901      	bls.n	8005a30 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e042      	b.n	8005ab6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005a30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	da0f      	bge.n	8005a58 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a38:	78fb      	ldrb	r3, [r7, #3]
 8005a3a:	f003 020f 	and.w	r2, r3, #15
 8005a3e:	4613      	mov	r3, r2
 8005a40:	00db      	lsls	r3, r3, #3
 8005a42:	4413      	add	r3, r2
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	3310      	adds	r3, #16
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	3304      	adds	r3, #4
 8005a4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2201      	movs	r2, #1
 8005a54:	705a      	strb	r2, [r3, #1]
 8005a56:	e00f      	b.n	8005a78 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a58:	78fb      	ldrb	r3, [r7, #3]
 8005a5a:	f003 020f 	and.w	r2, r3, #15
 8005a5e:	4613      	mov	r3, r2
 8005a60:	00db      	lsls	r3, r3, #3
 8005a62:	4413      	add	r3, r2
 8005a64:	009b      	lsls	r3, r3, #2
 8005a66:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	3304      	adds	r3, #4
 8005a70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a7e:	78fb      	ldrb	r3, [r7, #3]
 8005a80:	f003 030f 	and.w	r3, r3, #15
 8005a84:	b2da      	uxtb	r2, r3
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d101      	bne.n	8005a98 <HAL_PCD_EP_ClrStall+0x86>
 8005a94:	2302      	movs	r3, #2
 8005a96:	e00e      	b.n	8005ab6 <HAL_PCD_EP_ClrStall+0xa4>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68f9      	ldr	r1, [r7, #12]
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f002 f9ce 	bl	8007e48 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3710      	adds	r7, #16
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}

08005abe <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	b084      	sub	sp, #16
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	6078      	str	r0, [r7, #4]
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005aca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	da0c      	bge.n	8005aec <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ad2:	78fb      	ldrb	r3, [r7, #3]
 8005ad4:	f003 020f 	and.w	r2, r3, #15
 8005ad8:	4613      	mov	r3, r2
 8005ada:	00db      	lsls	r3, r3, #3
 8005adc:	4413      	add	r3, r2
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	3310      	adds	r3, #16
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	3304      	adds	r3, #4
 8005ae8:	60fb      	str	r3, [r7, #12]
 8005aea:	e00c      	b.n	8005b06 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005aec:	78fb      	ldrb	r3, [r7, #3]
 8005aee:	f003 020f 	and.w	r2, r3, #15
 8005af2:	4613      	mov	r3, r2
 8005af4:	00db      	lsls	r3, r3, #3
 8005af6:	4413      	add	r3, r2
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	4413      	add	r3, r2
 8005b02:	3304      	adds	r3, #4
 8005b04:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68f9      	ldr	r1, [r7, #12]
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f001 ffed 	bl	8007aec <USB_EPStopXfer>
 8005b12:	4603      	mov	r3, r0
 8005b14:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005b16:	7afb      	ldrb	r3, [r7, #11]
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3710      	adds	r7, #16
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}

08005b20 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b08a      	sub	sp, #40	@ 0x28
 8005b24:	af02      	add	r7, sp, #8
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005b34:	683a      	ldr	r2, [r7, #0]
 8005b36:	4613      	mov	r3, r2
 8005b38:	00db      	lsls	r3, r3, #3
 8005b3a:	4413      	add	r3, r2
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	3310      	adds	r3, #16
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	4413      	add	r3, r2
 8005b44:	3304      	adds	r3, #4
 8005b46:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	695a      	ldr	r2, [r3, #20]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	691b      	ldr	r3, [r3, #16]
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d901      	bls.n	8005b58 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e06b      	b.n	8005c30 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	691a      	ldr	r2, [r3, #16]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	69fa      	ldr	r2, [r7, #28]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d902      	bls.n	8005b74 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	3303      	adds	r3, #3
 8005b78:	089b      	lsrs	r3, r3, #2
 8005b7a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005b7c:	e02a      	b.n	8005bd4 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	691a      	ldr	r2, [r3, #16]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	69fa      	ldr	r2, [r7, #28]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d902      	bls.n	8005b9a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	3303      	adds	r3, #3
 8005b9e:	089b      	lsrs	r3, r3, #2
 8005ba0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	68d9      	ldr	r1, [r3, #12]
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	b2da      	uxtb	r2, r3
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005bb2:	9300      	str	r3, [sp, #0]
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	6978      	ldr	r0, [r7, #20]
 8005bb8:	f002 f842 	bl	8007c40 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	68da      	ldr	r2, [r3, #12]
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	441a      	add	r2, r3
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	695a      	ldr	r2, [r3, #20]
 8005bcc:	69fb      	ldr	r3, [r7, #28]
 8005bce:	441a      	add	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	015a      	lsls	r2, r3, #5
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	4413      	add	r3, r2
 8005bdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005be4:	69ba      	ldr	r2, [r7, #24]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d809      	bhi.n	8005bfe <PCD_WriteEmptyTxFifo+0xde>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	695a      	ldr	r2, [r3, #20]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d203      	bcs.n	8005bfe <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1bf      	bne.n	8005b7e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	691a      	ldr	r2, [r3, #16]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d811      	bhi.n	8005c2e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	f003 030f 	and.w	r3, r3, #15
 8005c10:	2201      	movs	r2, #1
 8005c12:	fa02 f303 	lsl.w	r3, r2, r3
 8005c16:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	43db      	mvns	r3, r3
 8005c24:	6939      	ldr	r1, [r7, #16]
 8005c26:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005c2e:	2300      	movs	r3, #0
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3720      	adds	r7, #32
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b088      	sub	sp, #32
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005c4c:	69fb      	ldr	r3, [r7, #28]
 8005c4e:	333c      	adds	r3, #60	@ 0x3c
 8005c50:	3304      	adds	r3, #4
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	015a      	lsls	r2, r3, #5
 8005c5a:	69bb      	ldr	r3, [r7, #24]
 8005c5c:	4413      	add	r3, r2
 8005c5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	799b      	ldrb	r3, [r3, #6]
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d17b      	bne.n	8005d66 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	f003 0308 	and.w	r3, r3, #8
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d015      	beq.n	8005ca4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	4a61      	ldr	r2, [pc, #388]	@ (8005e00 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	f240 80b9 	bls.w	8005df4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	f000 80b3 	beq.w	8005df4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	015a      	lsls	r2, r3, #5
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	4413      	add	r3, r2
 8005c96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ca0:	6093      	str	r3, [r2, #8]
 8005ca2:	e0a7      	b.n	8005df4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	f003 0320 	and.w	r3, r3, #32
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d009      	beq.n	8005cc2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	015a      	lsls	r2, r3, #5
 8005cb2:	69bb      	ldr	r3, [r7, #24]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cba:	461a      	mov	r2, r3
 8005cbc:	2320      	movs	r3, #32
 8005cbe:	6093      	str	r3, [r2, #8]
 8005cc0:	e098      	b.n	8005df4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	f040 8093 	bne.w	8005df4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	4a4b      	ldr	r2, [pc, #300]	@ (8005e00 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d90f      	bls.n	8005cf6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d00a      	beq.n	8005cf6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	015a      	lsls	r2, r3, #5
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cec:	461a      	mov	r2, r3
 8005cee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cf2:	6093      	str	r3, [r2, #8]
 8005cf4:	e07e      	b.n	8005df4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005cf6:	683a      	ldr	r2, [r7, #0]
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	00db      	lsls	r3, r3, #3
 8005cfc:	4413      	add	r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	4413      	add	r3, r2
 8005d08:	3304      	adds	r3, #4
 8005d0a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6a1a      	ldr	r2, [r3, #32]
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	0159      	lsls	r1, r3, #5
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	440b      	add	r3, r1
 8005d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d22:	1ad2      	subs	r2, r2, r3
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d114      	bne.n	8005d58 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d109      	bne.n	8005d4a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6818      	ldr	r0, [r3, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005d40:	461a      	mov	r2, r3
 8005d42:	2101      	movs	r1, #1
 8005d44:	f002 fa12 	bl	800816c <USB_EP0_OutStart>
 8005d48:	e006      	b.n	8005d58 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	68da      	ldr	r2, [r3, #12]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	441a      	add	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	4619      	mov	r1, r3
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f004 fc7a 	bl	800a658 <HAL_PCD_DataOutStageCallback>
 8005d64:	e046      	b.n	8005df4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	4a26      	ldr	r2, [pc, #152]	@ (8005e04 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d124      	bne.n	8005db8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d00a      	beq.n	8005d8e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	015a      	lsls	r2, r3, #5
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	4413      	add	r3, r2
 8005d80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d84:	461a      	mov	r2, r3
 8005d86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d8a:	6093      	str	r3, [r2, #8]
 8005d8c:	e032      	b.n	8005df4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	f003 0320 	and.w	r3, r3, #32
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d008      	beq.n	8005daa <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	015a      	lsls	r2, r3, #5
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	4413      	add	r3, r2
 8005da0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005da4:	461a      	mov	r2, r3
 8005da6:	2320      	movs	r3, #32
 8005da8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	4619      	mov	r1, r3
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f004 fc51 	bl	800a658 <HAL_PCD_DataOutStageCallback>
 8005db6:	e01d      	b.n	8005df4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d114      	bne.n	8005de8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005dbe:	6879      	ldr	r1, [r7, #4]
 8005dc0:	683a      	ldr	r2, [r7, #0]
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	00db      	lsls	r3, r3, #3
 8005dc6:	4413      	add	r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	440b      	add	r3, r1
 8005dcc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d108      	bne.n	8005de8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6818      	ldr	r0, [r3, #0]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005de0:	461a      	mov	r2, r3
 8005de2:	2100      	movs	r1, #0
 8005de4:	f002 f9c2 	bl	800816c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	4619      	mov	r1, r3
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f004 fc32 	bl	800a658 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005df4:	2300      	movs	r3, #0
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3720      	adds	r7, #32
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	4f54300a 	.word	0x4f54300a
 8005e04:	4f54310a 	.word	0x4f54310a

08005e08 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	333c      	adds	r3, #60	@ 0x3c
 8005e20:	3304      	adds	r3, #4
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	015a      	lsls	r2, r3, #5
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	4a15      	ldr	r2, [pc, #84]	@ (8005e90 <PCD_EP_OutSetupPacket_int+0x88>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d90e      	bls.n	8005e5c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d009      	beq.n	8005e5c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	015a      	lsls	r2, r3, #5
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	4413      	add	r3, r2
 8005e50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e54:	461a      	mov	r2, r3
 8005e56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e5a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f004 fbe9 	bl	800a634 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	4a0a      	ldr	r2, [pc, #40]	@ (8005e90 <PCD_EP_OutSetupPacket_int+0x88>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d90c      	bls.n	8005e84 <PCD_EP_OutSetupPacket_int+0x7c>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	799b      	ldrb	r3, [r3, #6]
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d108      	bne.n	8005e84 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6818      	ldr	r0, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	2101      	movs	r1, #1
 8005e80:	f002 f974 	bl	800816c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3718      	adds	r7, #24
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	4f54300a 	.word	0x4f54300a

08005e94 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b085      	sub	sp, #20
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	460b      	mov	r3, r1
 8005e9e:	70fb      	strb	r3, [r7, #3]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eaa:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005eac:	78fb      	ldrb	r3, [r7, #3]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d107      	bne.n	8005ec2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005eb2:	883b      	ldrh	r3, [r7, #0]
 8005eb4:	0419      	lsls	r1, r3, #16
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68ba      	ldr	r2, [r7, #8]
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	629a      	str	r2, [r3, #40]	@ 0x28
 8005ec0:	e028      	b.n	8005f14 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ec8:	0c1b      	lsrs	r3, r3, #16
 8005eca:	68ba      	ldr	r2, [r7, #8]
 8005ecc:	4413      	add	r3, r2
 8005ece:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	73fb      	strb	r3, [r7, #15]
 8005ed4:	e00d      	b.n	8005ef2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	7bfb      	ldrb	r3, [r7, #15]
 8005edc:	3340      	adds	r3, #64	@ 0x40
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	4413      	add	r3, r2
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	0c1b      	lsrs	r3, r3, #16
 8005ee6:	68ba      	ldr	r2, [r7, #8]
 8005ee8:	4413      	add	r3, r2
 8005eea:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005eec:	7bfb      	ldrb	r3, [r7, #15]
 8005eee:	3301      	adds	r3, #1
 8005ef0:	73fb      	strb	r3, [r7, #15]
 8005ef2:	7bfa      	ldrb	r2, [r7, #15]
 8005ef4:	78fb      	ldrb	r3, [r7, #3]
 8005ef6:	3b01      	subs	r3, #1
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d3ec      	bcc.n	8005ed6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005efc:	883b      	ldrh	r3, [r7, #0]
 8005efe:	0418      	lsls	r0, r3, #16
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6819      	ldr	r1, [r3, #0]
 8005f04:	78fb      	ldrb	r3, [r7, #3]
 8005f06:	3b01      	subs	r3, #1
 8005f08:	68ba      	ldr	r2, [r7, #8]
 8005f0a:	4302      	orrs	r2, r0
 8005f0c:	3340      	adds	r3, #64	@ 0x40
 8005f0e:	009b      	lsls	r3, r3, #2
 8005f10:	440b      	add	r3, r1
 8005f12:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3714      	adds	r7, #20
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr

08005f22 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005f22:	b480      	push	{r7}
 8005f24:	b083      	sub	sp, #12
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
 8005f2a:	460b      	mov	r3, r1
 8005f2c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	887a      	ldrh	r2, [r7, #2]
 8005f34:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005f36:	2300      	movs	r3, #0
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	370c      	adds	r7, #12
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005f50:	bf00      	nop
 8005f52:	370c      	adds	r7, #12
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr

08005f5c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b086      	sub	sp, #24
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d101      	bne.n	8005f6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e267      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 0301 	and.w	r3, r3, #1
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d075      	beq.n	8006066 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005f7a:	4b88      	ldr	r3, [pc, #544]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	f003 030c 	and.w	r3, r3, #12
 8005f82:	2b04      	cmp	r3, #4
 8005f84:	d00c      	beq.n	8005fa0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f86:	4b85      	ldr	r3, [pc, #532]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005f8e:	2b08      	cmp	r3, #8
 8005f90:	d112      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f92:	4b82      	ldr	r3, [pc, #520]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f9a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f9e:	d10b      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fa0:	4b7e      	ldr	r3, [pc, #504]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d05b      	beq.n	8006064 <HAL_RCC_OscConfig+0x108>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d157      	bne.n	8006064 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e242      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fc0:	d106      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x74>
 8005fc2:	4b76      	ldr	r3, [pc, #472]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a75      	ldr	r2, [pc, #468]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8005fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fcc:	6013      	str	r3, [r2, #0]
 8005fce:	e01d      	b.n	800600c <HAL_RCC_OscConfig+0xb0>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005fd8:	d10c      	bne.n	8005ff4 <HAL_RCC_OscConfig+0x98>
 8005fda:	4b70      	ldr	r3, [pc, #448]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a6f      	ldr	r2, [pc, #444]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8005fe0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005fe4:	6013      	str	r3, [r2, #0]
 8005fe6:	4b6d      	ldr	r3, [pc, #436]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a6c      	ldr	r2, [pc, #432]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8005fec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ff0:	6013      	str	r3, [r2, #0]
 8005ff2:	e00b      	b.n	800600c <HAL_RCC_OscConfig+0xb0>
 8005ff4:	4b69      	ldr	r3, [pc, #420]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a68      	ldr	r2, [pc, #416]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8005ffa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ffe:	6013      	str	r3, [r2, #0]
 8006000:	4b66      	ldr	r3, [pc, #408]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a65      	ldr	r2, [pc, #404]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8006006:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800600a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d013      	beq.n	800603c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006014:	f7fc f93a 	bl	800228c <HAL_GetTick>
 8006018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800601a:	e008      	b.n	800602e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800601c:	f7fc f936 	bl	800228c <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	2b64      	cmp	r3, #100	@ 0x64
 8006028:	d901      	bls.n	800602e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e207      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800602e:	4b5b      	ldr	r3, [pc, #364]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006036:	2b00      	cmp	r3, #0
 8006038:	d0f0      	beq.n	800601c <HAL_RCC_OscConfig+0xc0>
 800603a:	e014      	b.n	8006066 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800603c:	f7fc f926 	bl	800228c <HAL_GetTick>
 8006040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006042:	e008      	b.n	8006056 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006044:	f7fc f922 	bl	800228c <HAL_GetTick>
 8006048:	4602      	mov	r2, r0
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	1ad3      	subs	r3, r2, r3
 800604e:	2b64      	cmp	r3, #100	@ 0x64
 8006050:	d901      	bls.n	8006056 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006052:	2303      	movs	r3, #3
 8006054:	e1f3      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006056:	4b51      	ldr	r3, [pc, #324]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800605e:	2b00      	cmp	r3, #0
 8006060:	d1f0      	bne.n	8006044 <HAL_RCC_OscConfig+0xe8>
 8006062:	e000      	b.n	8006066 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006064:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 0302 	and.w	r3, r3, #2
 800606e:	2b00      	cmp	r3, #0
 8006070:	d063      	beq.n	800613a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006072:	4b4a      	ldr	r3, [pc, #296]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f003 030c 	and.w	r3, r3, #12
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00b      	beq.n	8006096 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800607e:	4b47      	ldr	r3, [pc, #284]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006086:	2b08      	cmp	r3, #8
 8006088:	d11c      	bne.n	80060c4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800608a:	4b44      	ldr	r3, [pc, #272]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d116      	bne.n	80060c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006096:	4b41      	ldr	r3, [pc, #260]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f003 0302 	and.w	r3, r3, #2
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d005      	beq.n	80060ae <HAL_RCC_OscConfig+0x152>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d001      	beq.n	80060ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e1c7      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060ae:	4b3b      	ldr	r3, [pc, #236]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	00db      	lsls	r3, r3, #3
 80060bc:	4937      	ldr	r1, [pc, #220]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 80060be:	4313      	orrs	r3, r2
 80060c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060c2:	e03a      	b.n	800613a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d020      	beq.n	800610e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060cc:	4b34      	ldr	r3, [pc, #208]	@ (80061a0 <HAL_RCC_OscConfig+0x244>)
 80060ce:	2201      	movs	r2, #1
 80060d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d2:	f7fc f8db 	bl	800228c <HAL_GetTick>
 80060d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060d8:	e008      	b.n	80060ec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060da:	f7fc f8d7 	bl	800228c <HAL_GetTick>
 80060de:	4602      	mov	r2, r0
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	2b02      	cmp	r3, #2
 80060e6:	d901      	bls.n	80060ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80060e8:	2303      	movs	r3, #3
 80060ea:	e1a8      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060ec:	4b2b      	ldr	r3, [pc, #172]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f003 0302 	and.w	r3, r3, #2
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d0f0      	beq.n	80060da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060f8:	4b28      	ldr	r3, [pc, #160]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	00db      	lsls	r3, r3, #3
 8006106:	4925      	ldr	r1, [pc, #148]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8006108:	4313      	orrs	r3, r2
 800610a:	600b      	str	r3, [r1, #0]
 800610c:	e015      	b.n	800613a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800610e:	4b24      	ldr	r3, [pc, #144]	@ (80061a0 <HAL_RCC_OscConfig+0x244>)
 8006110:	2200      	movs	r2, #0
 8006112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006114:	f7fc f8ba 	bl	800228c <HAL_GetTick>
 8006118:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800611a:	e008      	b.n	800612e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800611c:	f7fc f8b6 	bl	800228c <HAL_GetTick>
 8006120:	4602      	mov	r2, r0
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	2b02      	cmp	r3, #2
 8006128:	d901      	bls.n	800612e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800612a:	2303      	movs	r3, #3
 800612c:	e187      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800612e:	4b1b      	ldr	r3, [pc, #108]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 0302 	and.w	r3, r3, #2
 8006136:	2b00      	cmp	r3, #0
 8006138:	d1f0      	bne.n	800611c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 0308 	and.w	r3, r3, #8
 8006142:	2b00      	cmp	r3, #0
 8006144:	d036      	beq.n	80061b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d016      	beq.n	800617c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800614e:	4b15      	ldr	r3, [pc, #84]	@ (80061a4 <HAL_RCC_OscConfig+0x248>)
 8006150:	2201      	movs	r2, #1
 8006152:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006154:	f7fc f89a 	bl	800228c <HAL_GetTick>
 8006158:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800615a:	e008      	b.n	800616e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800615c:	f7fc f896 	bl	800228c <HAL_GetTick>
 8006160:	4602      	mov	r2, r0
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	1ad3      	subs	r3, r2, r3
 8006166:	2b02      	cmp	r3, #2
 8006168:	d901      	bls.n	800616e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800616a:	2303      	movs	r3, #3
 800616c:	e167      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800616e:	4b0b      	ldr	r3, [pc, #44]	@ (800619c <HAL_RCC_OscConfig+0x240>)
 8006170:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b00      	cmp	r3, #0
 8006178:	d0f0      	beq.n	800615c <HAL_RCC_OscConfig+0x200>
 800617a:	e01b      	b.n	80061b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800617c:	4b09      	ldr	r3, [pc, #36]	@ (80061a4 <HAL_RCC_OscConfig+0x248>)
 800617e:	2200      	movs	r2, #0
 8006180:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006182:	f7fc f883 	bl	800228c <HAL_GetTick>
 8006186:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006188:	e00e      	b.n	80061a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800618a:	f7fc f87f 	bl	800228c <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	2b02      	cmp	r3, #2
 8006196:	d907      	bls.n	80061a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006198:	2303      	movs	r3, #3
 800619a:	e150      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
 800619c:	40023800 	.word	0x40023800
 80061a0:	42470000 	.word	0x42470000
 80061a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061a8:	4b88      	ldr	r3, [pc, #544]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 80061aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ac:	f003 0302 	and.w	r3, r3, #2
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d1ea      	bne.n	800618a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f003 0304 	and.w	r3, r3, #4
 80061bc:	2b00      	cmp	r3, #0
 80061be:	f000 8097 	beq.w	80062f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061c2:	2300      	movs	r3, #0
 80061c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061c6:	4b81      	ldr	r3, [pc, #516]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 80061c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d10f      	bne.n	80061f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061d2:	2300      	movs	r3, #0
 80061d4:	60bb      	str	r3, [r7, #8]
 80061d6:	4b7d      	ldr	r3, [pc, #500]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 80061d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061da:	4a7c      	ldr	r2, [pc, #496]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 80061dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80061e2:	4b7a      	ldr	r3, [pc, #488]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 80061e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061ea:	60bb      	str	r3, [r7, #8]
 80061ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061ee:	2301      	movs	r3, #1
 80061f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061f2:	4b77      	ldr	r3, [pc, #476]	@ (80063d0 <HAL_RCC_OscConfig+0x474>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d118      	bne.n	8006230 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061fe:	4b74      	ldr	r3, [pc, #464]	@ (80063d0 <HAL_RCC_OscConfig+0x474>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a73      	ldr	r2, [pc, #460]	@ (80063d0 <HAL_RCC_OscConfig+0x474>)
 8006204:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006208:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800620a:	f7fc f83f 	bl	800228c <HAL_GetTick>
 800620e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006210:	e008      	b.n	8006224 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006212:	f7fc f83b 	bl	800228c <HAL_GetTick>
 8006216:	4602      	mov	r2, r0
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	1ad3      	subs	r3, r2, r3
 800621c:	2b02      	cmp	r3, #2
 800621e:	d901      	bls.n	8006224 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e10c      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006224:	4b6a      	ldr	r3, [pc, #424]	@ (80063d0 <HAL_RCC_OscConfig+0x474>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800622c:	2b00      	cmp	r3, #0
 800622e:	d0f0      	beq.n	8006212 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	2b01      	cmp	r3, #1
 8006236:	d106      	bne.n	8006246 <HAL_RCC_OscConfig+0x2ea>
 8006238:	4b64      	ldr	r3, [pc, #400]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 800623a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800623c:	4a63      	ldr	r2, [pc, #396]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 800623e:	f043 0301 	orr.w	r3, r3, #1
 8006242:	6713      	str	r3, [r2, #112]	@ 0x70
 8006244:	e01c      	b.n	8006280 <HAL_RCC_OscConfig+0x324>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	2b05      	cmp	r3, #5
 800624c:	d10c      	bne.n	8006268 <HAL_RCC_OscConfig+0x30c>
 800624e:	4b5f      	ldr	r3, [pc, #380]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 8006250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006252:	4a5e      	ldr	r2, [pc, #376]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 8006254:	f043 0304 	orr.w	r3, r3, #4
 8006258:	6713      	str	r3, [r2, #112]	@ 0x70
 800625a:	4b5c      	ldr	r3, [pc, #368]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 800625c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800625e:	4a5b      	ldr	r2, [pc, #364]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 8006260:	f043 0301 	orr.w	r3, r3, #1
 8006264:	6713      	str	r3, [r2, #112]	@ 0x70
 8006266:	e00b      	b.n	8006280 <HAL_RCC_OscConfig+0x324>
 8006268:	4b58      	ldr	r3, [pc, #352]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 800626a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800626c:	4a57      	ldr	r2, [pc, #348]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 800626e:	f023 0301 	bic.w	r3, r3, #1
 8006272:	6713      	str	r3, [r2, #112]	@ 0x70
 8006274:	4b55      	ldr	r3, [pc, #340]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 8006276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006278:	4a54      	ldr	r2, [pc, #336]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 800627a:	f023 0304 	bic.w	r3, r3, #4
 800627e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d015      	beq.n	80062b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006288:	f7fc f800 	bl	800228c <HAL_GetTick>
 800628c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800628e:	e00a      	b.n	80062a6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006290:	f7fb fffc 	bl	800228c <HAL_GetTick>
 8006294:	4602      	mov	r2, r0
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800629e:	4293      	cmp	r3, r2
 80062a0:	d901      	bls.n	80062a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80062a2:	2303      	movs	r3, #3
 80062a4:	e0cb      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062a6:	4b49      	ldr	r3, [pc, #292]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 80062a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062aa:	f003 0302 	and.w	r3, r3, #2
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d0ee      	beq.n	8006290 <HAL_RCC_OscConfig+0x334>
 80062b2:	e014      	b.n	80062de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062b4:	f7fb ffea 	bl	800228c <HAL_GetTick>
 80062b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062ba:	e00a      	b.n	80062d2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062bc:	f7fb ffe6 	bl	800228c <HAL_GetTick>
 80062c0:	4602      	mov	r2, r0
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d901      	bls.n	80062d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e0b5      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062d2:	4b3e      	ldr	r3, [pc, #248]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 80062d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062d6:	f003 0302 	and.w	r3, r3, #2
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d1ee      	bne.n	80062bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80062de:	7dfb      	ldrb	r3, [r7, #23]
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d105      	bne.n	80062f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062e4:	4b39      	ldr	r3, [pc, #228]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 80062e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e8:	4a38      	ldr	r2, [pc, #224]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 80062ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	699b      	ldr	r3, [r3, #24]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	f000 80a1 	beq.w	800643c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80062fa:	4b34      	ldr	r3, [pc, #208]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f003 030c 	and.w	r3, r3, #12
 8006302:	2b08      	cmp	r3, #8
 8006304:	d05c      	beq.n	80063c0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	699b      	ldr	r3, [r3, #24]
 800630a:	2b02      	cmp	r3, #2
 800630c:	d141      	bne.n	8006392 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800630e:	4b31      	ldr	r3, [pc, #196]	@ (80063d4 <HAL_RCC_OscConfig+0x478>)
 8006310:	2200      	movs	r2, #0
 8006312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006314:	f7fb ffba 	bl	800228c <HAL_GetTick>
 8006318:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800631a:	e008      	b.n	800632e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800631c:	f7fb ffb6 	bl	800228c <HAL_GetTick>
 8006320:	4602      	mov	r2, r0
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	2b02      	cmp	r3, #2
 8006328:	d901      	bls.n	800632e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800632a:	2303      	movs	r3, #3
 800632c:	e087      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800632e:	4b27      	ldr	r3, [pc, #156]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1f0      	bne.n	800631c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	69da      	ldr	r2, [r3, #28]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a1b      	ldr	r3, [r3, #32]
 8006342:	431a      	orrs	r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006348:	019b      	lsls	r3, r3, #6
 800634a:	431a      	orrs	r2, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006350:	085b      	lsrs	r3, r3, #1
 8006352:	3b01      	subs	r3, #1
 8006354:	041b      	lsls	r3, r3, #16
 8006356:	431a      	orrs	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800635c:	061b      	lsls	r3, r3, #24
 800635e:	491b      	ldr	r1, [pc, #108]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 8006360:	4313      	orrs	r3, r2
 8006362:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006364:	4b1b      	ldr	r3, [pc, #108]	@ (80063d4 <HAL_RCC_OscConfig+0x478>)
 8006366:	2201      	movs	r2, #1
 8006368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800636a:	f7fb ff8f 	bl	800228c <HAL_GetTick>
 800636e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006370:	e008      	b.n	8006384 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006372:	f7fb ff8b 	bl	800228c <HAL_GetTick>
 8006376:	4602      	mov	r2, r0
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	2b02      	cmp	r3, #2
 800637e:	d901      	bls.n	8006384 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006380:	2303      	movs	r3, #3
 8006382:	e05c      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006384:	4b11      	ldr	r3, [pc, #68]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800638c:	2b00      	cmp	r3, #0
 800638e:	d0f0      	beq.n	8006372 <HAL_RCC_OscConfig+0x416>
 8006390:	e054      	b.n	800643c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006392:	4b10      	ldr	r3, [pc, #64]	@ (80063d4 <HAL_RCC_OscConfig+0x478>)
 8006394:	2200      	movs	r2, #0
 8006396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006398:	f7fb ff78 	bl	800228c <HAL_GetTick>
 800639c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800639e:	e008      	b.n	80063b2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063a0:	f7fb ff74 	bl	800228c <HAL_GetTick>
 80063a4:	4602      	mov	r2, r0
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	2b02      	cmp	r3, #2
 80063ac:	d901      	bls.n	80063b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80063ae:	2303      	movs	r3, #3
 80063b0:	e045      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063b2:	4b06      	ldr	r3, [pc, #24]	@ (80063cc <HAL_RCC_OscConfig+0x470>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1f0      	bne.n	80063a0 <HAL_RCC_OscConfig+0x444>
 80063be:	e03d      	b.n	800643c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	699b      	ldr	r3, [r3, #24]
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d107      	bne.n	80063d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	e038      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
 80063cc:	40023800 	.word	0x40023800
 80063d0:	40007000 	.word	0x40007000
 80063d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80063d8:	4b1b      	ldr	r3, [pc, #108]	@ (8006448 <HAL_RCC_OscConfig+0x4ec>)
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d028      	beq.n	8006438 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d121      	bne.n	8006438 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063fe:	429a      	cmp	r2, r3
 8006400:	d11a      	bne.n	8006438 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006408:	4013      	ands	r3, r2
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800640e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006410:	4293      	cmp	r3, r2
 8006412:	d111      	bne.n	8006438 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800641e:	085b      	lsrs	r3, r3, #1
 8006420:	3b01      	subs	r3, #1
 8006422:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006424:	429a      	cmp	r2, r3
 8006426:	d107      	bne.n	8006438 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006432:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006434:	429a      	cmp	r2, r3
 8006436:	d001      	beq.n	800643c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e000      	b.n	800643e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3718      	adds	r7, #24
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	40023800 	.word	0x40023800

0800644c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d101      	bne.n	8006460 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	e0cc      	b.n	80065fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006460:	4b68      	ldr	r3, [pc, #416]	@ (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f003 0307 	and.w	r3, r3, #7
 8006468:	683a      	ldr	r2, [r7, #0]
 800646a:	429a      	cmp	r2, r3
 800646c:	d90c      	bls.n	8006488 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800646e:	4b65      	ldr	r3, [pc, #404]	@ (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 8006470:	683a      	ldr	r2, [r7, #0]
 8006472:	b2d2      	uxtb	r2, r2
 8006474:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006476:	4b63      	ldr	r3, [pc, #396]	@ (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f003 0307 	and.w	r3, r3, #7
 800647e:	683a      	ldr	r2, [r7, #0]
 8006480:	429a      	cmp	r2, r3
 8006482:	d001      	beq.n	8006488 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	e0b8      	b.n	80065fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 0302 	and.w	r3, r3, #2
 8006490:	2b00      	cmp	r3, #0
 8006492:	d020      	beq.n	80064d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 0304 	and.w	r3, r3, #4
 800649c:	2b00      	cmp	r3, #0
 800649e:	d005      	beq.n	80064ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064a0:	4b59      	ldr	r3, [pc, #356]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	4a58      	ldr	r2, [pc, #352]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80064a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80064aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0308 	and.w	r3, r3, #8
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d005      	beq.n	80064c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064b8:	4b53      	ldr	r3, [pc, #332]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	4a52      	ldr	r2, [pc, #328]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80064be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80064c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064c4:	4b50      	ldr	r3, [pc, #320]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	494d      	ldr	r1, [pc, #308]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80064d2:	4313      	orrs	r3, r2
 80064d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f003 0301 	and.w	r3, r3, #1
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d044      	beq.n	800656c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d107      	bne.n	80064fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064ea:	4b47      	ldr	r3, [pc, #284]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d119      	bne.n	800652a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064f6:	2301      	movs	r3, #1
 80064f8:	e07f      	b.n	80065fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	2b02      	cmp	r3, #2
 8006500:	d003      	beq.n	800650a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006506:	2b03      	cmp	r3, #3
 8006508:	d107      	bne.n	800651a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800650a:	4b3f      	ldr	r3, [pc, #252]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006512:	2b00      	cmp	r3, #0
 8006514:	d109      	bne.n	800652a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e06f      	b.n	80065fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800651a:	4b3b      	ldr	r3, [pc, #236]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 0302 	and.w	r3, r3, #2
 8006522:	2b00      	cmp	r3, #0
 8006524:	d101      	bne.n	800652a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e067      	b.n	80065fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800652a:	4b37      	ldr	r3, [pc, #220]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	f023 0203 	bic.w	r2, r3, #3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	4934      	ldr	r1, [pc, #208]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 8006538:	4313      	orrs	r3, r2
 800653a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800653c:	f7fb fea6 	bl	800228c <HAL_GetTick>
 8006540:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006542:	e00a      	b.n	800655a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006544:	f7fb fea2 	bl	800228c <HAL_GetTick>
 8006548:	4602      	mov	r2, r0
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006552:	4293      	cmp	r3, r2
 8006554:	d901      	bls.n	800655a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e04f      	b.n	80065fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800655a:	4b2b      	ldr	r3, [pc, #172]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f003 020c 	and.w	r2, r3, #12
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	429a      	cmp	r2, r3
 800656a:	d1eb      	bne.n	8006544 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800656c:	4b25      	ldr	r3, [pc, #148]	@ (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f003 0307 	and.w	r3, r3, #7
 8006574:	683a      	ldr	r2, [r7, #0]
 8006576:	429a      	cmp	r2, r3
 8006578:	d20c      	bcs.n	8006594 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800657a:	4b22      	ldr	r3, [pc, #136]	@ (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 800657c:	683a      	ldr	r2, [r7, #0]
 800657e:	b2d2      	uxtb	r2, r2
 8006580:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006582:	4b20      	ldr	r3, [pc, #128]	@ (8006604 <HAL_RCC_ClockConfig+0x1b8>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f003 0307 	and.w	r3, r3, #7
 800658a:	683a      	ldr	r2, [r7, #0]
 800658c:	429a      	cmp	r2, r3
 800658e:	d001      	beq.n	8006594 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e032      	b.n	80065fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0304 	and.w	r3, r3, #4
 800659c:	2b00      	cmp	r3, #0
 800659e:	d008      	beq.n	80065b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065a0:	4b19      	ldr	r3, [pc, #100]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	4916      	ldr	r1, [pc, #88]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80065ae:	4313      	orrs	r3, r2
 80065b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f003 0308 	and.w	r3, r3, #8
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d009      	beq.n	80065d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80065be:	4b12      	ldr	r3, [pc, #72]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	00db      	lsls	r3, r3, #3
 80065cc:	490e      	ldr	r1, [pc, #56]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80065ce:	4313      	orrs	r3, r2
 80065d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80065d2:	f000 f821 	bl	8006618 <HAL_RCC_GetSysClockFreq>
 80065d6:	4602      	mov	r2, r0
 80065d8:	4b0b      	ldr	r3, [pc, #44]	@ (8006608 <HAL_RCC_ClockConfig+0x1bc>)
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	091b      	lsrs	r3, r3, #4
 80065de:	f003 030f 	and.w	r3, r3, #15
 80065e2:	490a      	ldr	r1, [pc, #40]	@ (800660c <HAL_RCC_ClockConfig+0x1c0>)
 80065e4:	5ccb      	ldrb	r3, [r1, r3]
 80065e6:	fa22 f303 	lsr.w	r3, r2, r3
 80065ea:	4a09      	ldr	r2, [pc, #36]	@ (8006610 <HAL_RCC_ClockConfig+0x1c4>)
 80065ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80065ee:	4b09      	ldr	r3, [pc, #36]	@ (8006614 <HAL_RCC_ClockConfig+0x1c8>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4618      	mov	r0, r3
 80065f4:	f7fb fe06 	bl	8002204 <HAL_InitTick>

  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
 8006602:	bf00      	nop
 8006604:	40023c00 	.word	0x40023c00
 8006608:	40023800 	.word	0x40023800
 800660c:	0800cc1c 	.word	0x0800cc1c
 8006610:	20000004 	.word	0x20000004
 8006614:	20000008 	.word	0x20000008

08006618 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006618:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800661c:	b094      	sub	sp, #80	@ 0x50
 800661e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006620:	2300      	movs	r3, #0
 8006622:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006624:	2300      	movs	r3, #0
 8006626:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006628:	2300      	movs	r3, #0
 800662a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800662c:	2300      	movs	r3, #0
 800662e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006630:	4b79      	ldr	r3, [pc, #484]	@ (8006818 <HAL_RCC_GetSysClockFreq+0x200>)
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f003 030c 	and.w	r3, r3, #12
 8006638:	2b08      	cmp	r3, #8
 800663a:	d00d      	beq.n	8006658 <HAL_RCC_GetSysClockFreq+0x40>
 800663c:	2b08      	cmp	r3, #8
 800663e:	f200 80e1 	bhi.w	8006804 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006642:	2b00      	cmp	r3, #0
 8006644:	d002      	beq.n	800664c <HAL_RCC_GetSysClockFreq+0x34>
 8006646:	2b04      	cmp	r3, #4
 8006648:	d003      	beq.n	8006652 <HAL_RCC_GetSysClockFreq+0x3a>
 800664a:	e0db      	b.n	8006804 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800664c:	4b73      	ldr	r3, [pc, #460]	@ (800681c <HAL_RCC_GetSysClockFreq+0x204>)
 800664e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006650:	e0db      	b.n	800680a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006652:	4b73      	ldr	r3, [pc, #460]	@ (8006820 <HAL_RCC_GetSysClockFreq+0x208>)
 8006654:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006656:	e0d8      	b.n	800680a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006658:	4b6f      	ldr	r3, [pc, #444]	@ (8006818 <HAL_RCC_GetSysClockFreq+0x200>)
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006660:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006662:	4b6d      	ldr	r3, [pc, #436]	@ (8006818 <HAL_RCC_GetSysClockFreq+0x200>)
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800666a:	2b00      	cmp	r3, #0
 800666c:	d063      	beq.n	8006736 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800666e:	4b6a      	ldr	r3, [pc, #424]	@ (8006818 <HAL_RCC_GetSysClockFreq+0x200>)
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	099b      	lsrs	r3, r3, #6
 8006674:	2200      	movs	r2, #0
 8006676:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006678:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800667a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800667c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006680:	633b      	str	r3, [r7, #48]	@ 0x30
 8006682:	2300      	movs	r3, #0
 8006684:	637b      	str	r3, [r7, #52]	@ 0x34
 8006686:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800668a:	4622      	mov	r2, r4
 800668c:	462b      	mov	r3, r5
 800668e:	f04f 0000 	mov.w	r0, #0
 8006692:	f04f 0100 	mov.w	r1, #0
 8006696:	0159      	lsls	r1, r3, #5
 8006698:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800669c:	0150      	lsls	r0, r2, #5
 800669e:	4602      	mov	r2, r0
 80066a0:	460b      	mov	r3, r1
 80066a2:	4621      	mov	r1, r4
 80066a4:	1a51      	subs	r1, r2, r1
 80066a6:	6139      	str	r1, [r7, #16]
 80066a8:	4629      	mov	r1, r5
 80066aa:	eb63 0301 	sbc.w	r3, r3, r1
 80066ae:	617b      	str	r3, [r7, #20]
 80066b0:	f04f 0200 	mov.w	r2, #0
 80066b4:	f04f 0300 	mov.w	r3, #0
 80066b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066bc:	4659      	mov	r1, fp
 80066be:	018b      	lsls	r3, r1, #6
 80066c0:	4651      	mov	r1, sl
 80066c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80066c6:	4651      	mov	r1, sl
 80066c8:	018a      	lsls	r2, r1, #6
 80066ca:	4651      	mov	r1, sl
 80066cc:	ebb2 0801 	subs.w	r8, r2, r1
 80066d0:	4659      	mov	r1, fp
 80066d2:	eb63 0901 	sbc.w	r9, r3, r1
 80066d6:	f04f 0200 	mov.w	r2, #0
 80066da:	f04f 0300 	mov.w	r3, #0
 80066de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80066e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80066e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80066ea:	4690      	mov	r8, r2
 80066ec:	4699      	mov	r9, r3
 80066ee:	4623      	mov	r3, r4
 80066f0:	eb18 0303 	adds.w	r3, r8, r3
 80066f4:	60bb      	str	r3, [r7, #8]
 80066f6:	462b      	mov	r3, r5
 80066f8:	eb49 0303 	adc.w	r3, r9, r3
 80066fc:	60fb      	str	r3, [r7, #12]
 80066fe:	f04f 0200 	mov.w	r2, #0
 8006702:	f04f 0300 	mov.w	r3, #0
 8006706:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800670a:	4629      	mov	r1, r5
 800670c:	024b      	lsls	r3, r1, #9
 800670e:	4621      	mov	r1, r4
 8006710:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006714:	4621      	mov	r1, r4
 8006716:	024a      	lsls	r2, r1, #9
 8006718:	4610      	mov	r0, r2
 800671a:	4619      	mov	r1, r3
 800671c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800671e:	2200      	movs	r2, #0
 8006720:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006722:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006724:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006728:	f7fa fa70 	bl	8000c0c <__aeabi_uldivmod>
 800672c:	4602      	mov	r2, r0
 800672e:	460b      	mov	r3, r1
 8006730:	4613      	mov	r3, r2
 8006732:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006734:	e058      	b.n	80067e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006736:	4b38      	ldr	r3, [pc, #224]	@ (8006818 <HAL_RCC_GetSysClockFreq+0x200>)
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	099b      	lsrs	r3, r3, #6
 800673c:	2200      	movs	r2, #0
 800673e:	4618      	mov	r0, r3
 8006740:	4611      	mov	r1, r2
 8006742:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006746:	623b      	str	r3, [r7, #32]
 8006748:	2300      	movs	r3, #0
 800674a:	627b      	str	r3, [r7, #36]	@ 0x24
 800674c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006750:	4642      	mov	r2, r8
 8006752:	464b      	mov	r3, r9
 8006754:	f04f 0000 	mov.w	r0, #0
 8006758:	f04f 0100 	mov.w	r1, #0
 800675c:	0159      	lsls	r1, r3, #5
 800675e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006762:	0150      	lsls	r0, r2, #5
 8006764:	4602      	mov	r2, r0
 8006766:	460b      	mov	r3, r1
 8006768:	4641      	mov	r1, r8
 800676a:	ebb2 0a01 	subs.w	sl, r2, r1
 800676e:	4649      	mov	r1, r9
 8006770:	eb63 0b01 	sbc.w	fp, r3, r1
 8006774:	f04f 0200 	mov.w	r2, #0
 8006778:	f04f 0300 	mov.w	r3, #0
 800677c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006780:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006784:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006788:	ebb2 040a 	subs.w	r4, r2, sl
 800678c:	eb63 050b 	sbc.w	r5, r3, fp
 8006790:	f04f 0200 	mov.w	r2, #0
 8006794:	f04f 0300 	mov.w	r3, #0
 8006798:	00eb      	lsls	r3, r5, #3
 800679a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800679e:	00e2      	lsls	r2, r4, #3
 80067a0:	4614      	mov	r4, r2
 80067a2:	461d      	mov	r5, r3
 80067a4:	4643      	mov	r3, r8
 80067a6:	18e3      	adds	r3, r4, r3
 80067a8:	603b      	str	r3, [r7, #0]
 80067aa:	464b      	mov	r3, r9
 80067ac:	eb45 0303 	adc.w	r3, r5, r3
 80067b0:	607b      	str	r3, [r7, #4]
 80067b2:	f04f 0200 	mov.w	r2, #0
 80067b6:	f04f 0300 	mov.w	r3, #0
 80067ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80067be:	4629      	mov	r1, r5
 80067c0:	028b      	lsls	r3, r1, #10
 80067c2:	4621      	mov	r1, r4
 80067c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80067c8:	4621      	mov	r1, r4
 80067ca:	028a      	lsls	r2, r1, #10
 80067cc:	4610      	mov	r0, r2
 80067ce:	4619      	mov	r1, r3
 80067d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067d2:	2200      	movs	r2, #0
 80067d4:	61bb      	str	r3, [r7, #24]
 80067d6:	61fa      	str	r2, [r7, #28]
 80067d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067dc:	f7fa fa16 	bl	8000c0c <__aeabi_uldivmod>
 80067e0:	4602      	mov	r2, r0
 80067e2:	460b      	mov	r3, r1
 80067e4:	4613      	mov	r3, r2
 80067e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80067e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006818 <HAL_RCC_GetSysClockFreq+0x200>)
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	0c1b      	lsrs	r3, r3, #16
 80067ee:	f003 0303 	and.w	r3, r3, #3
 80067f2:	3301      	adds	r3, #1
 80067f4:	005b      	lsls	r3, r3, #1
 80067f6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80067f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80067fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006800:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006802:	e002      	b.n	800680a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006804:	4b05      	ldr	r3, [pc, #20]	@ (800681c <HAL_RCC_GetSysClockFreq+0x204>)
 8006806:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006808:	bf00      	nop
    }
  }
  return sysclockfreq;
 800680a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800680c:	4618      	mov	r0, r3
 800680e:	3750      	adds	r7, #80	@ 0x50
 8006810:	46bd      	mov	sp, r7
 8006812:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006816:	bf00      	nop
 8006818:	40023800 	.word	0x40023800
 800681c:	00f42400 	.word	0x00f42400
 8006820:	007a1200 	.word	0x007a1200

08006824 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006824:	b480      	push	{r7}
 8006826:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006828:	4b03      	ldr	r3, [pc, #12]	@ (8006838 <HAL_RCC_GetHCLKFreq+0x14>)
 800682a:	681b      	ldr	r3, [r3, #0]
}
 800682c:	4618      	mov	r0, r3
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	20000004 	.word	0x20000004

0800683c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006840:	f7ff fff0 	bl	8006824 <HAL_RCC_GetHCLKFreq>
 8006844:	4602      	mov	r2, r0
 8006846:	4b05      	ldr	r3, [pc, #20]	@ (800685c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	0a9b      	lsrs	r3, r3, #10
 800684c:	f003 0307 	and.w	r3, r3, #7
 8006850:	4903      	ldr	r1, [pc, #12]	@ (8006860 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006852:	5ccb      	ldrb	r3, [r1, r3]
 8006854:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006858:	4618      	mov	r0, r3
 800685a:	bd80      	pop	{r7, pc}
 800685c:	40023800 	.word	0x40023800
 8006860:	0800cc2c 	.word	0x0800cc2c

08006864 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b086      	sub	sp, #24
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800686c:	2300      	movs	r3, #0
 800686e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006870:	2300      	movs	r3, #0
 8006872:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 0301 	and.w	r3, r3, #1
 800687c:	2b00      	cmp	r3, #0
 800687e:	d105      	bne.n	800688c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006888:	2b00      	cmp	r3, #0
 800688a:	d035      	beq.n	80068f8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800688c:	4b62      	ldr	r3, [pc, #392]	@ (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800688e:	2200      	movs	r2, #0
 8006890:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006892:	f7fb fcfb 	bl	800228c <HAL_GetTick>
 8006896:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006898:	e008      	b.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800689a:	f7fb fcf7 	bl	800228c <HAL_GetTick>
 800689e:	4602      	mov	r2, r0
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	d901      	bls.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e0b0      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80068ac:	4b5b      	ldr	r3, [pc, #364]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1f0      	bne.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	019a      	lsls	r2, r3, #6
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	071b      	lsls	r3, r3, #28
 80068c4:	4955      	ldr	r1, [pc, #340]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80068c6:	4313      	orrs	r3, r2
 80068c8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80068cc:	4b52      	ldr	r3, [pc, #328]	@ (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80068ce:	2201      	movs	r2, #1
 80068d0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80068d2:	f7fb fcdb 	bl	800228c <HAL_GetTick>
 80068d6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80068d8:	e008      	b.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80068da:	f7fb fcd7 	bl	800228c <HAL_GetTick>
 80068de:	4602      	mov	r2, r0
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	1ad3      	subs	r3, r2, r3
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d901      	bls.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	e090      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80068ec:	4b4b      	ldr	r3, [pc, #300]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d0f0      	beq.n	80068da <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f003 0302 	and.w	r3, r3, #2
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 8083 	beq.w	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006906:	2300      	movs	r3, #0
 8006908:	60fb      	str	r3, [r7, #12]
 800690a:	4b44      	ldr	r3, [pc, #272]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800690c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800690e:	4a43      	ldr	r2, [pc, #268]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006910:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006914:	6413      	str	r3, [r2, #64]	@ 0x40
 8006916:	4b41      	ldr	r3, [pc, #260]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800691e:	60fb      	str	r3, [r7, #12]
 8006920:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006922:	4b3f      	ldr	r3, [pc, #252]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a3e      	ldr	r2, [pc, #248]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006928:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800692c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800692e:	f7fb fcad 	bl	800228c <HAL_GetTick>
 8006932:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006934:	e008      	b.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006936:	f7fb fca9 	bl	800228c <HAL_GetTick>
 800693a:	4602      	mov	r2, r0
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	2b02      	cmp	r3, #2
 8006942:	d901      	bls.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006944:	2303      	movs	r3, #3
 8006946:	e062      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006948:	4b35      	ldr	r3, [pc, #212]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006950:	2b00      	cmp	r3, #0
 8006952:	d0f0      	beq.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006954:	4b31      	ldr	r3, [pc, #196]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006956:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006958:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800695c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d02f      	beq.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800696c:	693a      	ldr	r2, [r7, #16]
 800696e:	429a      	cmp	r2, r3
 8006970:	d028      	beq.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006972:	4b2a      	ldr	r3, [pc, #168]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006976:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800697a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800697c:	4b29      	ldr	r3, [pc, #164]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800697e:	2201      	movs	r2, #1
 8006980:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006982:	4b28      	ldr	r3, [pc, #160]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006984:	2200      	movs	r2, #0
 8006986:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006988:	4a24      	ldr	r2, [pc, #144]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800698e:	4b23      	ldr	r3, [pc, #140]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006992:	f003 0301 	and.w	r3, r3, #1
 8006996:	2b01      	cmp	r3, #1
 8006998:	d114      	bne.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800699a:	f7fb fc77 	bl	800228c <HAL_GetTick>
 800699e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069a0:	e00a      	b.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069a2:	f7fb fc73 	bl	800228c <HAL_GetTick>
 80069a6:	4602      	mov	r2, r0
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d901      	bls.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80069b4:	2303      	movs	r3, #3
 80069b6:	e02a      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069b8:	4b18      	ldr	r3, [pc, #96]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069bc:	f003 0302 	and.w	r3, r3, #2
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d0ee      	beq.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069d0:	d10d      	bne.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80069d2:	4b12      	ldr	r3, [pc, #72]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80069e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069e6:	490d      	ldr	r1, [pc, #52]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069e8:	4313      	orrs	r3, r2
 80069ea:	608b      	str	r3, [r1, #8]
 80069ec:	e005      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x196>
 80069ee:	4b0b      	ldr	r3, [pc, #44]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	4a0a      	ldr	r2, [pc, #40]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069f4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80069f8:	6093      	str	r3, [r2, #8]
 80069fa:	4b08      	ldr	r3, [pc, #32]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069fc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a06:	4905      	ldr	r1, [pc, #20]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006a0c:	2300      	movs	r3, #0
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3718      	adds	r7, #24
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	42470068 	.word	0x42470068
 8006a1c:	40023800 	.word	0x40023800
 8006a20:	40007000 	.word	0x40007000
 8006a24:	42470e40 	.word	0x42470e40

08006a28 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b087      	sub	sp, #28
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006a30:	2300      	movs	r3, #0
 8006a32:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006a34:	2300      	movs	r3, #0
 8006a36:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d13f      	bne.n	8006ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006a46:	4b24      	ldr	r3, [pc, #144]	@ (8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a4e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d006      	beq.n	8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006a5c:	d12f      	bne.n	8006abe <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006a5e:	4b1f      	ldr	r3, [pc, #124]	@ (8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006a60:	617b      	str	r3, [r7, #20]
          break;
 8006a62:	e02f      	b.n	8006ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006a64:	4b1c      	ldr	r3, [pc, #112]	@ (8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a70:	d108      	bne.n	8006a84 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006a72:	4b19      	ldr	r3, [pc, #100]	@ (8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a7a:	4a19      	ldr	r2, [pc, #100]	@ (8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a80:	613b      	str	r3, [r7, #16]
 8006a82:	e007      	b.n	8006a94 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006a84:	4b14      	ldr	r3, [pc, #80]	@ (8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a8c:	4a15      	ldr	r2, [pc, #84]	@ (8006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8006a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a92:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006a94:	4b10      	ldr	r3, [pc, #64]	@ (8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006a96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a9a:	099b      	lsrs	r3, r3, #6
 8006a9c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	fb02 f303 	mul.w	r3, r2, r3
 8006aa6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006aaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006aae:	0f1b      	lsrs	r3, r3, #28
 8006ab0:	f003 0307 	and.w	r3, r3, #7
 8006ab4:	68ba      	ldr	r2, [r7, #8]
 8006ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aba:	617b      	str	r3, [r7, #20]
          break;
 8006abc:	e002      	b.n	8006ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	617b      	str	r3, [r7, #20]
          break;
 8006ac2:	bf00      	nop
        }
      }
      break;
 8006ac4:	e000      	b.n	8006ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8006ac6:	bf00      	nop
    }
  }
  return frequency;
 8006ac8:	697b      	ldr	r3, [r7, #20]
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	371c      	adds	r7, #28
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr
 8006ad6:	bf00      	nop
 8006ad8:	40023800 	.word	0x40023800
 8006adc:	00bb8000 	.word	0x00bb8000
 8006ae0:	007a1200 	.word	0x007a1200
 8006ae4:	00f42400 	.word	0x00f42400

08006ae8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b082      	sub	sp, #8
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d101      	bne.n	8006afa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	e07b      	b.n	8006bf2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d108      	bne.n	8006b14 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b0a:	d009      	beq.n	8006b20 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	61da      	str	r2, [r3, #28]
 8006b12:	e005      	b.n	8006b20 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2200      	movs	r2, #0
 8006b24:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d106      	bne.n	8006b40 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f7fb f9e6 	bl	8001f0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2202      	movs	r2, #2
 8006b44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b56:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006b68:	431a      	orrs	r2, r3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b72:	431a      	orrs	r2, r3
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	691b      	ldr	r3, [r3, #16]
 8006b78:	f003 0302 	and.w	r3, r3, #2
 8006b7c:	431a      	orrs	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	695b      	ldr	r3, [r3, #20]
 8006b82:	f003 0301 	and.w	r3, r3, #1
 8006b86:	431a      	orrs	r2, r3
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	699b      	ldr	r3, [r3, #24]
 8006b8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b90:	431a      	orrs	r2, r3
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	69db      	ldr	r3, [r3, #28]
 8006b96:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b9a:	431a      	orrs	r2, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6a1b      	ldr	r3, [r3, #32]
 8006ba0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ba4:	ea42 0103 	orr.w	r1, r2, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bac:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	430a      	orrs	r2, r1
 8006bb6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	699b      	ldr	r3, [r3, #24]
 8006bbc:	0c1b      	lsrs	r3, r3, #16
 8006bbe:	f003 0104 	and.w	r1, r3, #4
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bc6:	f003 0210 	and.w	r2, r3, #16
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	69da      	ldr	r2, [r3, #28]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006be0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006bf0:	2300      	movs	r3, #0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3708      	adds	r7, #8
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	f107 001c 	add.w	r0, r7, #28
 8006c08:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006c0c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d123      	bne.n	8006c5c <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c18:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006c28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006c3c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d105      	bne.n	8006c50 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f001 fae9 	bl	8008228 <USB_CoreReset>
 8006c56:	4603      	mov	r3, r0
 8006c58:	73fb      	strb	r3, [r7, #15]
 8006c5a:	e01b      	b.n	8006c94 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	68db      	ldr	r3, [r3, #12]
 8006c60:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f001 fadd 	bl	8008228 <USB_CoreReset>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006c72:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d106      	bne.n	8006c88 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c7e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	639a      	str	r2, [r3, #56]	@ 0x38
 8006c86:	e005      	b.n	8006c94 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c8c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006c94:	7fbb      	ldrb	r3, [r7, #30]
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d10b      	bne.n	8006cb2 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	f043 0206 	orr.w	r2, r3, #6
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	f043 0220 	orr.w	r2, r3, #32
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3710      	adds	r7, #16
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006cbe:	b004      	add	sp, #16
 8006cc0:	4770      	bx	lr
	...

08006cc4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b087      	sub	sp, #28
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	4613      	mov	r3, r2
 8006cd0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006cd2:	79fb      	ldrb	r3, [r7, #7]
 8006cd4:	2b02      	cmp	r3, #2
 8006cd6:	d165      	bne.n	8006da4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	4a41      	ldr	r2, [pc, #260]	@ (8006de0 <USB_SetTurnaroundTime+0x11c>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d906      	bls.n	8006cee <USB_SetTurnaroundTime+0x2a>
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	4a40      	ldr	r2, [pc, #256]	@ (8006de4 <USB_SetTurnaroundTime+0x120>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d202      	bcs.n	8006cee <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006ce8:	230f      	movs	r3, #15
 8006cea:	617b      	str	r3, [r7, #20]
 8006cec:	e062      	b.n	8006db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	4a3c      	ldr	r2, [pc, #240]	@ (8006de4 <USB_SetTurnaroundTime+0x120>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d306      	bcc.n	8006d04 <USB_SetTurnaroundTime+0x40>
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	4a3b      	ldr	r2, [pc, #236]	@ (8006de8 <USB_SetTurnaroundTime+0x124>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d202      	bcs.n	8006d04 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006cfe:	230e      	movs	r3, #14
 8006d00:	617b      	str	r3, [r7, #20]
 8006d02:	e057      	b.n	8006db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	4a38      	ldr	r2, [pc, #224]	@ (8006de8 <USB_SetTurnaroundTime+0x124>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d306      	bcc.n	8006d1a <USB_SetTurnaroundTime+0x56>
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	4a37      	ldr	r2, [pc, #220]	@ (8006dec <USB_SetTurnaroundTime+0x128>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d202      	bcs.n	8006d1a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006d14:	230d      	movs	r3, #13
 8006d16:	617b      	str	r3, [r7, #20]
 8006d18:	e04c      	b.n	8006db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	4a33      	ldr	r2, [pc, #204]	@ (8006dec <USB_SetTurnaroundTime+0x128>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d306      	bcc.n	8006d30 <USB_SetTurnaroundTime+0x6c>
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	4a32      	ldr	r2, [pc, #200]	@ (8006df0 <USB_SetTurnaroundTime+0x12c>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d802      	bhi.n	8006d30 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006d2a:	230c      	movs	r3, #12
 8006d2c:	617b      	str	r3, [r7, #20]
 8006d2e:	e041      	b.n	8006db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	4a2f      	ldr	r2, [pc, #188]	@ (8006df0 <USB_SetTurnaroundTime+0x12c>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d906      	bls.n	8006d46 <USB_SetTurnaroundTime+0x82>
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	4a2e      	ldr	r2, [pc, #184]	@ (8006df4 <USB_SetTurnaroundTime+0x130>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d802      	bhi.n	8006d46 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006d40:	230b      	movs	r3, #11
 8006d42:	617b      	str	r3, [r7, #20]
 8006d44:	e036      	b.n	8006db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	4a2a      	ldr	r2, [pc, #168]	@ (8006df4 <USB_SetTurnaroundTime+0x130>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d906      	bls.n	8006d5c <USB_SetTurnaroundTime+0x98>
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	4a29      	ldr	r2, [pc, #164]	@ (8006df8 <USB_SetTurnaroundTime+0x134>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d802      	bhi.n	8006d5c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006d56:	230a      	movs	r3, #10
 8006d58:	617b      	str	r3, [r7, #20]
 8006d5a:	e02b      	b.n	8006db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	4a26      	ldr	r2, [pc, #152]	@ (8006df8 <USB_SetTurnaroundTime+0x134>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d906      	bls.n	8006d72 <USB_SetTurnaroundTime+0xae>
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	4a25      	ldr	r2, [pc, #148]	@ (8006dfc <USB_SetTurnaroundTime+0x138>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d202      	bcs.n	8006d72 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006d6c:	2309      	movs	r3, #9
 8006d6e:	617b      	str	r3, [r7, #20]
 8006d70:	e020      	b.n	8006db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	4a21      	ldr	r2, [pc, #132]	@ (8006dfc <USB_SetTurnaroundTime+0x138>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d306      	bcc.n	8006d88 <USB_SetTurnaroundTime+0xc4>
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	4a20      	ldr	r2, [pc, #128]	@ (8006e00 <USB_SetTurnaroundTime+0x13c>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d802      	bhi.n	8006d88 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006d82:	2308      	movs	r3, #8
 8006d84:	617b      	str	r3, [r7, #20]
 8006d86:	e015      	b.n	8006db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	4a1d      	ldr	r2, [pc, #116]	@ (8006e00 <USB_SetTurnaroundTime+0x13c>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d906      	bls.n	8006d9e <USB_SetTurnaroundTime+0xda>
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	4a1c      	ldr	r2, [pc, #112]	@ (8006e04 <USB_SetTurnaroundTime+0x140>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d202      	bcs.n	8006d9e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006d98:	2307      	movs	r3, #7
 8006d9a:	617b      	str	r3, [r7, #20]
 8006d9c:	e00a      	b.n	8006db4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006d9e:	2306      	movs	r3, #6
 8006da0:	617b      	str	r3, [r7, #20]
 8006da2:	e007      	b.n	8006db4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006da4:	79fb      	ldrb	r3, [r7, #7]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d102      	bne.n	8006db0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006daa:	2309      	movs	r3, #9
 8006dac:	617b      	str	r3, [r7, #20]
 8006dae:	e001      	b.n	8006db4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006db0:	2309      	movs	r3, #9
 8006db2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	68da      	ldr	r2, [r3, #12]
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	029b      	lsls	r3, r3, #10
 8006dc8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006dcc:	431a      	orrs	r2, r3
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006dd2:	2300      	movs	r3, #0
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	371c      	adds	r7, #28
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr
 8006de0:	00d8acbf 	.word	0x00d8acbf
 8006de4:	00e4e1c0 	.word	0x00e4e1c0
 8006de8:	00f42400 	.word	0x00f42400
 8006dec:	01067380 	.word	0x01067380
 8006df0:	011a499f 	.word	0x011a499f
 8006df4:	01312cff 	.word	0x01312cff
 8006df8:	014ca43f 	.word	0x014ca43f
 8006dfc:	016e3600 	.word	0x016e3600
 8006e00:	01a6ab1f 	.word	0x01a6ab1f
 8006e04:	01e84800 	.word	0x01e84800

08006e08 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	689b      	ldr	r3, [r3, #8]
 8006e14:	f043 0201 	orr.w	r2, r3, #1
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	370c      	adds	r7, #12
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr

08006e2a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e2a:	b480      	push	{r7}
 8006e2c:	b083      	sub	sp, #12
 8006e2e:	af00      	add	r7, sp, #0
 8006e30:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	f023 0201 	bic.w	r2, r3, #1
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	460b      	mov	r3, r1
 8006e56:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006e68:	78fb      	ldrb	r3, [r7, #3]
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d115      	bne.n	8006e9a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	68db      	ldr	r3, [r3, #12]
 8006e72:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006e7a:	200a      	movs	r0, #10
 8006e7c:	f7fb fa12 	bl	80022a4 <HAL_Delay>
      ms += 10U;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	330a      	adds	r3, #10
 8006e84:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f001 f93f 	bl	800810a <USB_GetMode>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b01      	cmp	r3, #1
 8006e90:	d01e      	beq.n	8006ed0 <USB_SetCurrentMode+0x84>
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2bc7      	cmp	r3, #199	@ 0xc7
 8006e96:	d9f0      	bls.n	8006e7a <USB_SetCurrentMode+0x2e>
 8006e98:	e01a      	b.n	8006ed0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006e9a:	78fb      	ldrb	r3, [r7, #3]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d115      	bne.n	8006ecc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006eac:	200a      	movs	r0, #10
 8006eae:	f7fb f9f9 	bl	80022a4 <HAL_Delay>
      ms += 10U;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	330a      	adds	r3, #10
 8006eb6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f001 f926 	bl	800810a <USB_GetMode>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d005      	beq.n	8006ed0 <USB_SetCurrentMode+0x84>
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2bc7      	cmp	r3, #199	@ 0xc7
 8006ec8:	d9f0      	bls.n	8006eac <USB_SetCurrentMode+0x60>
 8006eca:	e001      	b.n	8006ed0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e005      	b.n	8006edc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2bc8      	cmp	r3, #200	@ 0xc8
 8006ed4:	d101      	bne.n	8006eda <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e000      	b.n	8006edc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006eda:	2300      	movs	r3, #0
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3710      	adds	r7, #16
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ee4:	b084      	sub	sp, #16
 8006ee6:	b580      	push	{r7, lr}
 8006ee8:	b086      	sub	sp, #24
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
 8006eee:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006ef2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006efe:	2300      	movs	r3, #0
 8006f00:	613b      	str	r3, [r7, #16]
 8006f02:	e009      	b.n	8006f18 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	3340      	adds	r3, #64	@ 0x40
 8006f0a:	009b      	lsls	r3, r3, #2
 8006f0c:	4413      	add	r3, r2
 8006f0e:	2200      	movs	r2, #0
 8006f10:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	3301      	adds	r3, #1
 8006f16:	613b      	str	r3, [r7, #16]
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	2b0e      	cmp	r3, #14
 8006f1c:	d9f2      	bls.n	8006f04 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006f1e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d11c      	bne.n	8006f60 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	68fa      	ldr	r2, [r7, #12]
 8006f30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f34:	f043 0302 	orr.w	r3, r3, #2
 8006f38:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f3e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f4a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f56:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	639a      	str	r2, [r3, #56]	@ 0x38
 8006f5e:	e00b      	b.n	8006f78 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f64:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f70:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006f7e:	461a      	mov	r2, r3
 8006f80:	2300      	movs	r3, #0
 8006f82:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f84:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d10d      	bne.n	8006fa8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006f8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d104      	bne.n	8006f9e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006f94:	2100      	movs	r1, #0
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f000 f968 	bl	800726c <USB_SetDevSpeed>
 8006f9c:	e008      	b.n	8006fb0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006f9e:	2101      	movs	r1, #1
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 f963 	bl	800726c <USB_SetDevSpeed>
 8006fa6:	e003      	b.n	8006fb0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006fa8:	2103      	movs	r1, #3
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 f95e 	bl	800726c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006fb0:	2110      	movs	r1, #16
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 f8fa 	bl	80071ac <USB_FlushTxFifo>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d001      	beq.n	8006fc2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 f924 	bl	8007210 <USB_FlushRxFifo>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d001      	beq.n	8006fd2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fd8:	461a      	mov	r2, r3
 8006fda:	2300      	movs	r3, #0
 8006fdc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	613b      	str	r3, [r7, #16]
 8006ffa:	e043      	b.n	8007084 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	015a      	lsls	r2, r3, #5
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	4413      	add	r3, r2
 8007004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800700e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007012:	d118      	bne.n	8007046 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d10a      	bne.n	8007030 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	015a      	lsls	r2, r3, #5
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	4413      	add	r3, r2
 8007022:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007026:	461a      	mov	r2, r3
 8007028:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800702c:	6013      	str	r3, [r2, #0]
 800702e:	e013      	b.n	8007058 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	015a      	lsls	r2, r3, #5
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	4413      	add	r3, r2
 8007038:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800703c:	461a      	mov	r2, r3
 800703e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007042:	6013      	str	r3, [r2, #0]
 8007044:	e008      	b.n	8007058 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	015a      	lsls	r2, r3, #5
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4413      	add	r3, r2
 800704e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007052:	461a      	mov	r2, r3
 8007054:	2300      	movs	r3, #0
 8007056:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	015a      	lsls	r2, r3, #5
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	4413      	add	r3, r2
 8007060:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007064:	461a      	mov	r2, r3
 8007066:	2300      	movs	r3, #0
 8007068:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	015a      	lsls	r2, r3, #5
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	4413      	add	r3, r2
 8007072:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007076:	461a      	mov	r2, r3
 8007078:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800707c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	3301      	adds	r3, #1
 8007082:	613b      	str	r3, [r7, #16]
 8007084:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007088:	461a      	mov	r2, r3
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	4293      	cmp	r3, r2
 800708e:	d3b5      	bcc.n	8006ffc <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007090:	2300      	movs	r3, #0
 8007092:	613b      	str	r3, [r7, #16]
 8007094:	e043      	b.n	800711e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	015a      	lsls	r2, r3, #5
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	4413      	add	r3, r2
 800709e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070ac:	d118      	bne.n	80070e0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d10a      	bne.n	80070ca <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	015a      	lsls	r2, r3, #5
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	4413      	add	r3, r2
 80070bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070c0:	461a      	mov	r2, r3
 80070c2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80070c6:	6013      	str	r3, [r2, #0]
 80070c8:	e013      	b.n	80070f2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	015a      	lsls	r2, r3, #5
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	4413      	add	r3, r2
 80070d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d6:	461a      	mov	r2, r3
 80070d8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80070dc:	6013      	str	r3, [r2, #0]
 80070de:	e008      	b.n	80070f2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	015a      	lsls	r2, r3, #5
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	4413      	add	r3, r2
 80070e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070ec:	461a      	mov	r2, r3
 80070ee:	2300      	movs	r3, #0
 80070f0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	015a      	lsls	r2, r3, #5
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	4413      	add	r3, r2
 80070fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070fe:	461a      	mov	r2, r3
 8007100:	2300      	movs	r3, #0
 8007102:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	015a      	lsls	r2, r3, #5
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	4413      	add	r3, r2
 800710c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007110:	461a      	mov	r2, r3
 8007112:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007116:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	3301      	adds	r3, #1
 800711c:	613b      	str	r3, [r7, #16]
 800711e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007122:	461a      	mov	r2, r3
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	4293      	cmp	r3, r2
 8007128:	d3b5      	bcc.n	8007096 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007130:	691b      	ldr	r3, [r3, #16]
 8007132:	68fa      	ldr	r2, [r7, #12]
 8007134:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007138:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800713c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2200      	movs	r2, #0
 8007142:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800714a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800714c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007150:	2b00      	cmp	r3, #0
 8007152:	d105      	bne.n	8007160 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	f043 0210 	orr.w	r2, r3, #16
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	699a      	ldr	r2, [r3, #24]
 8007164:	4b10      	ldr	r3, [pc, #64]	@ (80071a8 <USB_DevInit+0x2c4>)
 8007166:	4313      	orrs	r3, r2
 8007168:	687a      	ldr	r2, [r7, #4]
 800716a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800716c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007170:	2b00      	cmp	r3, #0
 8007172:	d005      	beq.n	8007180 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	699b      	ldr	r3, [r3, #24]
 8007178:	f043 0208 	orr.w	r2, r3, #8
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007180:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007184:	2b01      	cmp	r3, #1
 8007186:	d107      	bne.n	8007198 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	699b      	ldr	r3, [r3, #24]
 800718c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007190:	f043 0304 	orr.w	r3, r3, #4
 8007194:	687a      	ldr	r2, [r7, #4]
 8007196:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007198:	7dfb      	ldrb	r3, [r7, #23]
}
 800719a:	4618      	mov	r0, r3
 800719c:	3718      	adds	r7, #24
 800719e:	46bd      	mov	sp, r7
 80071a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071a4:	b004      	add	sp, #16
 80071a6:	4770      	bx	lr
 80071a8:	803c3800 	.word	0x803c3800

080071ac <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b085      	sub	sp, #20
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80071b6:	2300      	movs	r3, #0
 80071b8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	3301      	adds	r3, #1
 80071be:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071c6:	d901      	bls.n	80071cc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80071c8:	2303      	movs	r3, #3
 80071ca:	e01b      	b.n	8007204 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	691b      	ldr	r3, [r3, #16]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	daf2      	bge.n	80071ba <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80071d4:	2300      	movs	r3, #0
 80071d6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	019b      	lsls	r3, r3, #6
 80071dc:	f043 0220 	orr.w	r2, r3, #32
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	3301      	adds	r3, #1
 80071e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071f0:	d901      	bls.n	80071f6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80071f2:	2303      	movs	r3, #3
 80071f4:	e006      	b.n	8007204 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	f003 0320 	and.w	r3, r3, #32
 80071fe:	2b20      	cmp	r3, #32
 8007200:	d0f0      	beq.n	80071e4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007202:	2300      	movs	r3, #0
}
 8007204:	4618      	mov	r0, r3
 8007206:	3714      	adds	r7, #20
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr

08007210 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007210:	b480      	push	{r7}
 8007212:	b085      	sub	sp, #20
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007218:	2300      	movs	r3, #0
 800721a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	3301      	adds	r3, #1
 8007220:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007228:	d901      	bls.n	800722e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800722a:	2303      	movs	r3, #3
 800722c:	e018      	b.n	8007260 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	2b00      	cmp	r3, #0
 8007234:	daf2      	bge.n	800721c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007236:	2300      	movs	r3, #0
 8007238:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2210      	movs	r2, #16
 800723e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	3301      	adds	r3, #1
 8007244:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800724c:	d901      	bls.n	8007252 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800724e:	2303      	movs	r3, #3
 8007250:	e006      	b.n	8007260 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	691b      	ldr	r3, [r3, #16]
 8007256:	f003 0310 	and.w	r3, r3, #16
 800725a:	2b10      	cmp	r3, #16
 800725c:	d0f0      	beq.n	8007240 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800725e:	2300      	movs	r3, #0
}
 8007260:	4618      	mov	r0, r3
 8007262:	3714      	adds	r7, #20
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800726c:	b480      	push	{r7}
 800726e:	b085      	sub	sp, #20
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	460b      	mov	r3, r1
 8007276:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007282:	681a      	ldr	r2, [r3, #0]
 8007284:	78fb      	ldrb	r3, [r7, #3]
 8007286:	68f9      	ldr	r1, [r7, #12]
 8007288:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800728c:	4313      	orrs	r3, r2
 800728e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007290:	2300      	movs	r3, #0
}
 8007292:	4618      	mov	r0, r3
 8007294:	3714      	adds	r7, #20
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr

0800729e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800729e:	b480      	push	{r7}
 80072a0:	b087      	sub	sp, #28
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	f003 0306 	and.w	r3, r3, #6
 80072b6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d102      	bne.n	80072c4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80072be:	2300      	movs	r3, #0
 80072c0:	75fb      	strb	r3, [r7, #23]
 80072c2:	e00a      	b.n	80072da <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2b02      	cmp	r3, #2
 80072c8:	d002      	beq.n	80072d0 <USB_GetDevSpeed+0x32>
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2b06      	cmp	r3, #6
 80072ce:	d102      	bne.n	80072d6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80072d0:	2302      	movs	r3, #2
 80072d2:	75fb      	strb	r3, [r7, #23]
 80072d4:	e001      	b.n	80072da <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80072d6:	230f      	movs	r3, #15
 80072d8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80072da:	7dfb      	ldrb	r3, [r7, #23]
}
 80072dc:	4618      	mov	r0, r3
 80072de:	371c      	adds	r7, #28
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b085      	sub	sp, #20
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	781b      	ldrb	r3, [r3, #0]
 80072fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	785b      	ldrb	r3, [r3, #1]
 8007300:	2b01      	cmp	r3, #1
 8007302:	d13a      	bne.n	800737a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800730a:	69da      	ldr	r2, [r3, #28]
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	781b      	ldrb	r3, [r3, #0]
 8007310:	f003 030f 	and.w	r3, r3, #15
 8007314:	2101      	movs	r1, #1
 8007316:	fa01 f303 	lsl.w	r3, r1, r3
 800731a:	b29b      	uxth	r3, r3
 800731c:	68f9      	ldr	r1, [r7, #12]
 800731e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007322:	4313      	orrs	r3, r2
 8007324:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	015a      	lsls	r2, r3, #5
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	4413      	add	r3, r2
 800732e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007338:	2b00      	cmp	r3, #0
 800733a:	d155      	bne.n	80073e8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	015a      	lsls	r2, r3, #5
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	4413      	add	r3, r2
 8007344:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	791b      	ldrb	r3, [r3, #4]
 8007356:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007358:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	059b      	lsls	r3, r3, #22
 800735e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007360:	4313      	orrs	r3, r2
 8007362:	68ba      	ldr	r2, [r7, #8]
 8007364:	0151      	lsls	r1, r2, #5
 8007366:	68fa      	ldr	r2, [r7, #12]
 8007368:	440a      	add	r2, r1
 800736a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800736e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007372:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007376:	6013      	str	r3, [r2, #0]
 8007378:	e036      	b.n	80073e8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007380:	69da      	ldr	r2, [r3, #28]
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	f003 030f 	and.w	r3, r3, #15
 800738a:	2101      	movs	r1, #1
 800738c:	fa01 f303 	lsl.w	r3, r1, r3
 8007390:	041b      	lsls	r3, r3, #16
 8007392:	68f9      	ldr	r1, [r7, #12]
 8007394:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007398:	4313      	orrs	r3, r2
 800739a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	015a      	lsls	r2, r3, #5
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	4413      	add	r3, r2
 80073a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d11a      	bne.n	80073e8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	015a      	lsls	r2, r3, #5
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	4413      	add	r3, r2
 80073ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073be:	681a      	ldr	r2, [r3, #0]
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	791b      	ldrb	r3, [r3, #4]
 80073cc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80073ce:	430b      	orrs	r3, r1
 80073d0:	4313      	orrs	r3, r2
 80073d2:	68ba      	ldr	r2, [r7, #8]
 80073d4:	0151      	lsls	r1, r2, #5
 80073d6:	68fa      	ldr	r2, [r7, #12]
 80073d8:	440a      	add	r2, r1
 80073da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073e6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80073e8:	2300      	movs	r3, #0
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3714      	adds	r7, #20
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
	...

080073f8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b085      	sub	sp, #20
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	785b      	ldrb	r3, [r3, #1]
 8007410:	2b01      	cmp	r3, #1
 8007412:	d161      	bne.n	80074d8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	015a      	lsls	r2, r3, #5
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	4413      	add	r3, r2
 800741c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007426:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800742a:	d11f      	bne.n	800746c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	015a      	lsls	r2, r3, #5
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	4413      	add	r3, r2
 8007434:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68ba      	ldr	r2, [r7, #8]
 800743c:	0151      	lsls	r1, r2, #5
 800743e:	68fa      	ldr	r2, [r7, #12]
 8007440:	440a      	add	r2, r1
 8007442:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007446:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800744a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	015a      	lsls	r2, r3, #5
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	4413      	add	r3, r2
 8007454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	68ba      	ldr	r2, [r7, #8]
 800745c:	0151      	lsls	r1, r2, #5
 800745e:	68fa      	ldr	r2, [r7, #12]
 8007460:	440a      	add	r2, r1
 8007462:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007466:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800746a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007472:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	f003 030f 	and.w	r3, r3, #15
 800747c:	2101      	movs	r1, #1
 800747e:	fa01 f303 	lsl.w	r3, r1, r3
 8007482:	b29b      	uxth	r3, r3
 8007484:	43db      	mvns	r3, r3
 8007486:	68f9      	ldr	r1, [r7, #12]
 8007488:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800748c:	4013      	ands	r3, r2
 800748e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007496:	69da      	ldr	r2, [r3, #28]
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	781b      	ldrb	r3, [r3, #0]
 800749c:	f003 030f 	and.w	r3, r3, #15
 80074a0:	2101      	movs	r1, #1
 80074a2:	fa01 f303 	lsl.w	r3, r1, r3
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	43db      	mvns	r3, r3
 80074aa:	68f9      	ldr	r1, [r7, #12]
 80074ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074b0:	4013      	ands	r3, r2
 80074b2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	015a      	lsls	r2, r3, #5
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	4413      	add	r3, r2
 80074bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	0159      	lsls	r1, r3, #5
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	440b      	add	r3, r1
 80074ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074ce:	4619      	mov	r1, r3
 80074d0:	4b35      	ldr	r3, [pc, #212]	@ (80075a8 <USB_DeactivateEndpoint+0x1b0>)
 80074d2:	4013      	ands	r3, r2
 80074d4:	600b      	str	r3, [r1, #0]
 80074d6:	e060      	b.n	800759a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	015a      	lsls	r2, r3, #5
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	4413      	add	r3, r2
 80074e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074ee:	d11f      	bne.n	8007530 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	015a      	lsls	r2, r3, #5
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	4413      	add	r3, r2
 80074f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	68ba      	ldr	r2, [r7, #8]
 8007500:	0151      	lsls	r1, r2, #5
 8007502:	68fa      	ldr	r2, [r7, #12]
 8007504:	440a      	add	r2, r1
 8007506:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800750a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800750e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	015a      	lsls	r2, r3, #5
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	4413      	add	r3, r2
 8007518:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	68ba      	ldr	r2, [r7, #8]
 8007520:	0151      	lsls	r1, r2, #5
 8007522:	68fa      	ldr	r2, [r7, #12]
 8007524:	440a      	add	r2, r1
 8007526:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800752a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800752e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007536:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	f003 030f 	and.w	r3, r3, #15
 8007540:	2101      	movs	r1, #1
 8007542:	fa01 f303 	lsl.w	r3, r1, r3
 8007546:	041b      	lsls	r3, r3, #16
 8007548:	43db      	mvns	r3, r3
 800754a:	68f9      	ldr	r1, [r7, #12]
 800754c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007550:	4013      	ands	r3, r2
 8007552:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800755a:	69da      	ldr	r2, [r3, #28]
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	781b      	ldrb	r3, [r3, #0]
 8007560:	f003 030f 	and.w	r3, r3, #15
 8007564:	2101      	movs	r1, #1
 8007566:	fa01 f303 	lsl.w	r3, r1, r3
 800756a:	041b      	lsls	r3, r3, #16
 800756c:	43db      	mvns	r3, r3
 800756e:	68f9      	ldr	r1, [r7, #12]
 8007570:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007574:	4013      	ands	r3, r2
 8007576:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	015a      	lsls	r2, r3, #5
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	4413      	add	r3, r2
 8007580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	0159      	lsls	r1, r3, #5
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	440b      	add	r3, r1
 800758e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007592:	4619      	mov	r1, r3
 8007594:	4b05      	ldr	r3, [pc, #20]	@ (80075ac <USB_DeactivateEndpoint+0x1b4>)
 8007596:	4013      	ands	r3, r2
 8007598:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	3714      	adds	r7, #20
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr
 80075a8:	ec337800 	.word	0xec337800
 80075ac:	eff37800 	.word	0xeff37800

080075b0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b08a      	sub	sp, #40	@ 0x28
 80075b4:	af02      	add	r7, sp, #8
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	4613      	mov	r3, r2
 80075bc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	781b      	ldrb	r3, [r3, #0]
 80075c6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	785b      	ldrb	r3, [r3, #1]
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	f040 817f 	bne.w	80078d0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	691b      	ldr	r3, [r3, #16]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d132      	bne.n	8007640 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80075da:	69bb      	ldr	r3, [r7, #24]
 80075dc:	015a      	lsls	r2, r3, #5
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	4413      	add	r3, r2
 80075e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075e6:	691b      	ldr	r3, [r3, #16]
 80075e8:	69ba      	ldr	r2, [r7, #24]
 80075ea:	0151      	lsls	r1, r2, #5
 80075ec:	69fa      	ldr	r2, [r7, #28]
 80075ee:	440a      	add	r2, r1
 80075f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075f4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80075f8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80075fc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80075fe:	69bb      	ldr	r3, [r7, #24]
 8007600:	015a      	lsls	r2, r3, #5
 8007602:	69fb      	ldr	r3, [r7, #28]
 8007604:	4413      	add	r3, r2
 8007606:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800760a:	691b      	ldr	r3, [r3, #16]
 800760c:	69ba      	ldr	r2, [r7, #24]
 800760e:	0151      	lsls	r1, r2, #5
 8007610:	69fa      	ldr	r2, [r7, #28]
 8007612:	440a      	add	r2, r1
 8007614:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007618:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800761c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800761e:	69bb      	ldr	r3, [r7, #24]
 8007620:	015a      	lsls	r2, r3, #5
 8007622:	69fb      	ldr	r3, [r7, #28]
 8007624:	4413      	add	r3, r2
 8007626:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800762a:	691b      	ldr	r3, [r3, #16]
 800762c:	69ba      	ldr	r2, [r7, #24]
 800762e:	0151      	lsls	r1, r2, #5
 8007630:	69fa      	ldr	r2, [r7, #28]
 8007632:	440a      	add	r2, r1
 8007634:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007638:	0cdb      	lsrs	r3, r3, #19
 800763a:	04db      	lsls	r3, r3, #19
 800763c:	6113      	str	r3, [r2, #16]
 800763e:	e097      	b.n	8007770 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007640:	69bb      	ldr	r3, [r7, #24]
 8007642:	015a      	lsls	r2, r3, #5
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	4413      	add	r3, r2
 8007648:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800764c:	691b      	ldr	r3, [r3, #16]
 800764e:	69ba      	ldr	r2, [r7, #24]
 8007650:	0151      	lsls	r1, r2, #5
 8007652:	69fa      	ldr	r2, [r7, #28]
 8007654:	440a      	add	r2, r1
 8007656:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800765a:	0cdb      	lsrs	r3, r3, #19
 800765c:	04db      	lsls	r3, r3, #19
 800765e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007660:	69bb      	ldr	r3, [r7, #24]
 8007662:	015a      	lsls	r2, r3, #5
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	4413      	add	r3, r2
 8007668:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800766c:	691b      	ldr	r3, [r3, #16]
 800766e:	69ba      	ldr	r2, [r7, #24]
 8007670:	0151      	lsls	r1, r2, #5
 8007672:	69fa      	ldr	r2, [r7, #28]
 8007674:	440a      	add	r2, r1
 8007676:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800767a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800767e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007682:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007684:	69bb      	ldr	r3, [r7, #24]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d11a      	bne.n	80076c0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	691a      	ldr	r2, [r3, #16]
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	429a      	cmp	r2, r3
 8007694:	d903      	bls.n	800769e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	689a      	ldr	r2, [r3, #8]
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800769e:	69bb      	ldr	r3, [r7, #24]
 80076a0:	015a      	lsls	r2, r3, #5
 80076a2:	69fb      	ldr	r3, [r7, #28]
 80076a4:	4413      	add	r3, r2
 80076a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	69ba      	ldr	r2, [r7, #24]
 80076ae:	0151      	lsls	r1, r2, #5
 80076b0:	69fa      	ldr	r2, [r7, #28]
 80076b2:	440a      	add	r2, r1
 80076b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80076bc:	6113      	str	r3, [r2, #16]
 80076be:	e044      	b.n	800774a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	691a      	ldr	r2, [r3, #16]
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	4413      	add	r3, r2
 80076ca:	1e5a      	subs	r2, r3, #1
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80076d4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 80076d6:	69bb      	ldr	r3, [r7, #24]
 80076d8:	015a      	lsls	r2, r3, #5
 80076da:	69fb      	ldr	r3, [r7, #28]
 80076dc:	4413      	add	r3, r2
 80076de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076e2:	691a      	ldr	r2, [r3, #16]
 80076e4:	8afb      	ldrh	r3, [r7, #22]
 80076e6:	04d9      	lsls	r1, r3, #19
 80076e8:	4ba4      	ldr	r3, [pc, #656]	@ (800797c <USB_EPStartXfer+0x3cc>)
 80076ea:	400b      	ands	r3, r1
 80076ec:	69b9      	ldr	r1, [r7, #24]
 80076ee:	0148      	lsls	r0, r1, #5
 80076f0:	69f9      	ldr	r1, [r7, #28]
 80076f2:	4401      	add	r1, r0
 80076f4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80076f8:	4313      	orrs	r3, r2
 80076fa:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	791b      	ldrb	r3, [r3, #4]
 8007700:	2b01      	cmp	r3, #1
 8007702:	d122      	bne.n	800774a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007704:	69bb      	ldr	r3, [r7, #24]
 8007706:	015a      	lsls	r2, r3, #5
 8007708:	69fb      	ldr	r3, [r7, #28]
 800770a:	4413      	add	r3, r2
 800770c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007710:	691b      	ldr	r3, [r3, #16]
 8007712:	69ba      	ldr	r2, [r7, #24]
 8007714:	0151      	lsls	r1, r2, #5
 8007716:	69fa      	ldr	r2, [r7, #28]
 8007718:	440a      	add	r2, r1
 800771a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800771e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007722:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8007724:	69bb      	ldr	r3, [r7, #24]
 8007726:	015a      	lsls	r2, r3, #5
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	4413      	add	r3, r2
 800772c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007730:	691a      	ldr	r2, [r3, #16]
 8007732:	8afb      	ldrh	r3, [r7, #22]
 8007734:	075b      	lsls	r3, r3, #29
 8007736:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800773a:	69b9      	ldr	r1, [r7, #24]
 800773c:	0148      	lsls	r0, r1, #5
 800773e:	69f9      	ldr	r1, [r7, #28]
 8007740:	4401      	add	r1, r0
 8007742:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007746:	4313      	orrs	r3, r2
 8007748:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800774a:	69bb      	ldr	r3, [r7, #24]
 800774c:	015a      	lsls	r2, r3, #5
 800774e:	69fb      	ldr	r3, [r7, #28]
 8007750:	4413      	add	r3, r2
 8007752:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007756:	691a      	ldr	r2, [r3, #16]
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	691b      	ldr	r3, [r3, #16]
 800775c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007760:	69b9      	ldr	r1, [r7, #24]
 8007762:	0148      	lsls	r0, r1, #5
 8007764:	69f9      	ldr	r1, [r7, #28]
 8007766:	4401      	add	r1, r0
 8007768:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800776c:	4313      	orrs	r3, r2
 800776e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007770:	79fb      	ldrb	r3, [r7, #7]
 8007772:	2b01      	cmp	r3, #1
 8007774:	d14b      	bne.n	800780e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	69db      	ldr	r3, [r3, #28]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d009      	beq.n	8007792 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	015a      	lsls	r2, r3, #5
 8007782:	69fb      	ldr	r3, [r7, #28]
 8007784:	4413      	add	r3, r2
 8007786:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800778a:	461a      	mov	r2, r3
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	69db      	ldr	r3, [r3, #28]
 8007790:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	791b      	ldrb	r3, [r3, #4]
 8007796:	2b01      	cmp	r3, #1
 8007798:	d128      	bne.n	80077ec <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800779a:	69fb      	ldr	r3, [r7, #28]
 800779c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d110      	bne.n	80077cc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80077aa:	69bb      	ldr	r3, [r7, #24]
 80077ac:	015a      	lsls	r2, r3, #5
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	4413      	add	r3, r2
 80077b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	69ba      	ldr	r2, [r7, #24]
 80077ba:	0151      	lsls	r1, r2, #5
 80077bc:	69fa      	ldr	r2, [r7, #28]
 80077be:	440a      	add	r2, r1
 80077c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077c4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80077c8:	6013      	str	r3, [r2, #0]
 80077ca:	e00f      	b.n	80077ec <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80077cc:	69bb      	ldr	r3, [r7, #24]
 80077ce:	015a      	lsls	r2, r3, #5
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	4413      	add	r3, r2
 80077d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	69ba      	ldr	r2, [r7, #24]
 80077dc:	0151      	lsls	r1, r2, #5
 80077de:	69fa      	ldr	r2, [r7, #28]
 80077e0:	440a      	add	r2, r1
 80077e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077ea:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	015a      	lsls	r2, r3, #5
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	4413      	add	r3, r2
 80077f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	69ba      	ldr	r2, [r7, #24]
 80077fc:	0151      	lsls	r1, r2, #5
 80077fe:	69fa      	ldr	r2, [r7, #28]
 8007800:	440a      	add	r2, r1
 8007802:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007806:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800780a:	6013      	str	r3, [r2, #0]
 800780c:	e166      	b.n	8007adc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800780e:	69bb      	ldr	r3, [r7, #24]
 8007810:	015a      	lsls	r2, r3, #5
 8007812:	69fb      	ldr	r3, [r7, #28]
 8007814:	4413      	add	r3, r2
 8007816:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	69ba      	ldr	r2, [r7, #24]
 800781e:	0151      	lsls	r1, r2, #5
 8007820:	69fa      	ldr	r2, [r7, #28]
 8007822:	440a      	add	r2, r1
 8007824:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007828:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800782c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	791b      	ldrb	r3, [r3, #4]
 8007832:	2b01      	cmp	r3, #1
 8007834:	d015      	beq.n	8007862 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	691b      	ldr	r3, [r3, #16]
 800783a:	2b00      	cmp	r3, #0
 800783c:	f000 814e 	beq.w	8007adc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007840:	69fb      	ldr	r3, [r7, #28]
 8007842:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007846:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	781b      	ldrb	r3, [r3, #0]
 800784c:	f003 030f 	and.w	r3, r3, #15
 8007850:	2101      	movs	r1, #1
 8007852:	fa01 f303 	lsl.w	r3, r1, r3
 8007856:	69f9      	ldr	r1, [r7, #28]
 8007858:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800785c:	4313      	orrs	r3, r2
 800785e:	634b      	str	r3, [r1, #52]	@ 0x34
 8007860:	e13c      	b.n	8007adc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800786e:	2b00      	cmp	r3, #0
 8007870:	d110      	bne.n	8007894 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007872:	69bb      	ldr	r3, [r7, #24]
 8007874:	015a      	lsls	r2, r3, #5
 8007876:	69fb      	ldr	r3, [r7, #28]
 8007878:	4413      	add	r3, r2
 800787a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	69ba      	ldr	r2, [r7, #24]
 8007882:	0151      	lsls	r1, r2, #5
 8007884:	69fa      	ldr	r2, [r7, #28]
 8007886:	440a      	add	r2, r1
 8007888:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800788c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007890:	6013      	str	r3, [r2, #0]
 8007892:	e00f      	b.n	80078b4 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007894:	69bb      	ldr	r3, [r7, #24]
 8007896:	015a      	lsls	r2, r3, #5
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	4413      	add	r3, r2
 800789c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	69ba      	ldr	r2, [r7, #24]
 80078a4:	0151      	lsls	r1, r2, #5
 80078a6:	69fa      	ldr	r2, [r7, #28]
 80078a8:	440a      	add	r2, r1
 80078aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078b2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	68d9      	ldr	r1, [r3, #12]
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	781a      	ldrb	r2, [r3, #0]
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	691b      	ldr	r3, [r3, #16]
 80078c0:	b298      	uxth	r0, r3
 80078c2:	79fb      	ldrb	r3, [r7, #7]
 80078c4:	9300      	str	r3, [sp, #0]
 80078c6:	4603      	mov	r3, r0
 80078c8:	68f8      	ldr	r0, [r7, #12]
 80078ca:	f000 f9b9 	bl	8007c40 <USB_WritePacket>
 80078ce:	e105      	b.n	8007adc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80078d0:	69bb      	ldr	r3, [r7, #24]
 80078d2:	015a      	lsls	r2, r3, #5
 80078d4:	69fb      	ldr	r3, [r7, #28]
 80078d6:	4413      	add	r3, r2
 80078d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	69ba      	ldr	r2, [r7, #24]
 80078e0:	0151      	lsls	r1, r2, #5
 80078e2:	69fa      	ldr	r2, [r7, #28]
 80078e4:	440a      	add	r2, r1
 80078e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078ea:	0cdb      	lsrs	r3, r3, #19
 80078ec:	04db      	lsls	r3, r3, #19
 80078ee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	015a      	lsls	r2, r3, #5
 80078f4:	69fb      	ldr	r3, [r7, #28]
 80078f6:	4413      	add	r3, r2
 80078f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078fc:	691b      	ldr	r3, [r3, #16]
 80078fe:	69ba      	ldr	r2, [r7, #24]
 8007900:	0151      	lsls	r1, r2, #5
 8007902:	69fa      	ldr	r2, [r7, #28]
 8007904:	440a      	add	r2, r1
 8007906:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800790a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800790e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007912:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d132      	bne.n	8007980 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d003      	beq.n	800792a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	689a      	ldr	r2, [r3, #8]
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	689a      	ldr	r2, [r3, #8]
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007932:	69bb      	ldr	r3, [r7, #24]
 8007934:	015a      	lsls	r2, r3, #5
 8007936:	69fb      	ldr	r3, [r7, #28]
 8007938:	4413      	add	r3, r2
 800793a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800793e:	691a      	ldr	r2, [r3, #16]
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	6a1b      	ldr	r3, [r3, #32]
 8007944:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007948:	69b9      	ldr	r1, [r7, #24]
 800794a:	0148      	lsls	r0, r1, #5
 800794c:	69f9      	ldr	r1, [r7, #28]
 800794e:	4401      	add	r1, r0
 8007950:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007954:	4313      	orrs	r3, r2
 8007956:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007958:	69bb      	ldr	r3, [r7, #24]
 800795a:	015a      	lsls	r2, r3, #5
 800795c:	69fb      	ldr	r3, [r7, #28]
 800795e:	4413      	add	r3, r2
 8007960:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007964:	691b      	ldr	r3, [r3, #16]
 8007966:	69ba      	ldr	r2, [r7, #24]
 8007968:	0151      	lsls	r1, r2, #5
 800796a:	69fa      	ldr	r2, [r7, #28]
 800796c:	440a      	add	r2, r1
 800796e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007972:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007976:	6113      	str	r3, [r2, #16]
 8007978:	e062      	b.n	8007a40 <USB_EPStartXfer+0x490>
 800797a:	bf00      	nop
 800797c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	691b      	ldr	r3, [r3, #16]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d123      	bne.n	80079d0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007988:	69bb      	ldr	r3, [r7, #24]
 800798a:	015a      	lsls	r2, r3, #5
 800798c:	69fb      	ldr	r3, [r7, #28]
 800798e:	4413      	add	r3, r2
 8007990:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007994:	691a      	ldr	r2, [r3, #16]
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800799e:	69b9      	ldr	r1, [r7, #24]
 80079a0:	0148      	lsls	r0, r1, #5
 80079a2:	69f9      	ldr	r1, [r7, #28]
 80079a4:	4401      	add	r1, r0
 80079a6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80079aa:	4313      	orrs	r3, r2
 80079ac:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	015a      	lsls	r2, r3, #5
 80079b2:	69fb      	ldr	r3, [r7, #28]
 80079b4:	4413      	add	r3, r2
 80079b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079ba:	691b      	ldr	r3, [r3, #16]
 80079bc:	69ba      	ldr	r2, [r7, #24]
 80079be:	0151      	lsls	r1, r2, #5
 80079c0:	69fa      	ldr	r2, [r7, #28]
 80079c2:	440a      	add	r2, r1
 80079c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80079cc:	6113      	str	r3, [r2, #16]
 80079ce:	e037      	b.n	8007a40 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	691a      	ldr	r2, [r3, #16]
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	4413      	add	r3, r2
 80079da:	1e5a      	subs	r2, r3, #1
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80079e4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	8afa      	ldrh	r2, [r7, #22]
 80079ec:	fb03 f202 	mul.w	r2, r3, r2
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	015a      	lsls	r2, r3, #5
 80079f8:	69fb      	ldr	r3, [r7, #28]
 80079fa:	4413      	add	r3, r2
 80079fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a00:	691a      	ldr	r2, [r3, #16]
 8007a02:	8afb      	ldrh	r3, [r7, #22]
 8007a04:	04d9      	lsls	r1, r3, #19
 8007a06:	4b38      	ldr	r3, [pc, #224]	@ (8007ae8 <USB_EPStartXfer+0x538>)
 8007a08:	400b      	ands	r3, r1
 8007a0a:	69b9      	ldr	r1, [r7, #24]
 8007a0c:	0148      	lsls	r0, r1, #5
 8007a0e:	69f9      	ldr	r1, [r7, #28]
 8007a10:	4401      	add	r1, r0
 8007a12:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007a16:	4313      	orrs	r3, r2
 8007a18:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007a1a:	69bb      	ldr	r3, [r7, #24]
 8007a1c:	015a      	lsls	r2, r3, #5
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	4413      	add	r3, r2
 8007a22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a26:	691a      	ldr	r2, [r3, #16]
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	6a1b      	ldr	r3, [r3, #32]
 8007a2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a30:	69b9      	ldr	r1, [r7, #24]
 8007a32:	0148      	lsls	r0, r1, #5
 8007a34:	69f9      	ldr	r1, [r7, #28]
 8007a36:	4401      	add	r1, r0
 8007a38:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007a40:	79fb      	ldrb	r3, [r7, #7]
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d10d      	bne.n	8007a62 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d009      	beq.n	8007a62 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	68d9      	ldr	r1, [r3, #12]
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	015a      	lsls	r2, r3, #5
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	4413      	add	r3, r2
 8007a5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a5e:	460a      	mov	r2, r1
 8007a60:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	791b      	ldrb	r3, [r3, #4]
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d128      	bne.n	8007abc <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d110      	bne.n	8007a9c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	015a      	lsls	r2, r3, #5
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	4413      	add	r3, r2
 8007a82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	69ba      	ldr	r2, [r7, #24]
 8007a8a:	0151      	lsls	r1, r2, #5
 8007a8c:	69fa      	ldr	r2, [r7, #28]
 8007a8e:	440a      	add	r2, r1
 8007a90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a94:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007a98:	6013      	str	r3, [r2, #0]
 8007a9a:	e00f      	b.n	8007abc <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	015a      	lsls	r2, r3, #5
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	4413      	add	r3, r2
 8007aa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	69ba      	ldr	r2, [r7, #24]
 8007aac:	0151      	lsls	r1, r2, #5
 8007aae:	69fa      	ldr	r2, [r7, #28]
 8007ab0:	440a      	add	r2, r1
 8007ab2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ab6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007aba:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007abc:	69bb      	ldr	r3, [r7, #24]
 8007abe:	015a      	lsls	r2, r3, #5
 8007ac0:	69fb      	ldr	r3, [r7, #28]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	69ba      	ldr	r2, [r7, #24]
 8007acc:	0151      	lsls	r1, r2, #5
 8007ace:	69fa      	ldr	r2, [r7, #28]
 8007ad0:	440a      	add	r2, r1
 8007ad2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ad6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007ada:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007adc:	2300      	movs	r3, #0
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3720      	adds	r7, #32
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}
 8007ae6:	bf00      	nop
 8007ae8:	1ff80000 	.word	0x1ff80000

08007aec <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b087      	sub	sp, #28
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007af6:	2300      	movs	r3, #0
 8007af8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007afa:	2300      	movs	r3, #0
 8007afc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	785b      	ldrb	r3, [r3, #1]
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d14a      	bne.n	8007ba0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	015a      	lsls	r2, r3, #5
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	4413      	add	r3, r2
 8007b14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b22:	f040 8086 	bne.w	8007c32 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	781b      	ldrb	r3, [r3, #0]
 8007b2a:	015a      	lsls	r2, r3, #5
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	4413      	add	r3, r2
 8007b30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	683a      	ldr	r2, [r7, #0]
 8007b38:	7812      	ldrb	r2, [r2, #0]
 8007b3a:	0151      	lsls	r1, r2, #5
 8007b3c:	693a      	ldr	r2, [r7, #16]
 8007b3e:	440a      	add	r2, r1
 8007b40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b44:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b48:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	781b      	ldrb	r3, [r3, #0]
 8007b4e:	015a      	lsls	r2, r3, #5
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	4413      	add	r3, r2
 8007b54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	683a      	ldr	r2, [r7, #0]
 8007b5c:	7812      	ldrb	r2, [r2, #0]
 8007b5e:	0151      	lsls	r1, r2, #5
 8007b60:	693a      	ldr	r2, [r7, #16]
 8007b62:	440a      	add	r2, r1
 8007b64:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b68:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b6c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	3301      	adds	r3, #1
 8007b72:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d902      	bls.n	8007b84 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	75fb      	strb	r3, [r7, #23]
          break;
 8007b82:	e056      	b.n	8007c32 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	781b      	ldrb	r3, [r3, #0]
 8007b88:	015a      	lsls	r2, r3, #5
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	4413      	add	r3, r2
 8007b8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b9c:	d0e7      	beq.n	8007b6e <USB_EPStopXfer+0x82>
 8007b9e:	e048      	b.n	8007c32 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	781b      	ldrb	r3, [r3, #0]
 8007ba4:	015a      	lsls	r2, r3, #5
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	4413      	add	r3, r2
 8007baa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007bb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007bb8:	d13b      	bne.n	8007c32 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	781b      	ldrb	r3, [r3, #0]
 8007bbe:	015a      	lsls	r2, r3, #5
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	4413      	add	r3, r2
 8007bc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	683a      	ldr	r2, [r7, #0]
 8007bcc:	7812      	ldrb	r2, [r2, #0]
 8007bce:	0151      	lsls	r1, r2, #5
 8007bd0:	693a      	ldr	r2, [r7, #16]
 8007bd2:	440a      	add	r2, r1
 8007bd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bd8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007bdc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	781b      	ldrb	r3, [r3, #0]
 8007be2:	015a      	lsls	r2, r3, #5
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	4413      	add	r3, r2
 8007be8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	683a      	ldr	r2, [r7, #0]
 8007bf0:	7812      	ldrb	r2, [r2, #0]
 8007bf2:	0151      	lsls	r1, r2, #5
 8007bf4:	693a      	ldr	r2, [r7, #16]
 8007bf6:	440a      	add	r2, r1
 8007bf8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bfc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c00:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	3301      	adds	r3, #1
 8007c06:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d902      	bls.n	8007c18 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007c12:	2301      	movs	r3, #1
 8007c14:	75fb      	strb	r3, [r7, #23]
          break;
 8007c16:	e00c      	b.n	8007c32 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	781b      	ldrb	r3, [r3, #0]
 8007c1c:	015a      	lsls	r2, r3, #5
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	4413      	add	r3, r2
 8007c22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c30:	d0e7      	beq.n	8007c02 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007c32:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	371c      	adds	r7, #28
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b089      	sub	sp, #36	@ 0x24
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	4611      	mov	r1, r2
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	460b      	mov	r3, r1
 8007c50:	71fb      	strb	r3, [r7, #7]
 8007c52:	4613      	mov	r3, r2
 8007c54:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007c5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d123      	bne.n	8007cae <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007c66:	88bb      	ldrh	r3, [r7, #4]
 8007c68:	3303      	adds	r3, #3
 8007c6a:	089b      	lsrs	r3, r3, #2
 8007c6c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007c6e:	2300      	movs	r3, #0
 8007c70:	61bb      	str	r3, [r7, #24]
 8007c72:	e018      	b.n	8007ca6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007c74:	79fb      	ldrb	r3, [r7, #7]
 8007c76:	031a      	lsls	r2, r3, #12
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	4413      	add	r3, r2
 8007c7c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c80:	461a      	mov	r2, r3
 8007c82:	69fb      	ldr	r3, [r7, #28]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c8e:	69fb      	ldr	r3, [r7, #28]
 8007c90:	3301      	adds	r3, #1
 8007c92:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c94:	69fb      	ldr	r3, [r7, #28]
 8007c96:	3301      	adds	r3, #1
 8007c98:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c9a:	69fb      	ldr	r3, [r7, #28]
 8007c9c:	3301      	adds	r3, #1
 8007c9e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007ca0:	69bb      	ldr	r3, [r7, #24]
 8007ca2:	3301      	adds	r3, #1
 8007ca4:	61bb      	str	r3, [r7, #24]
 8007ca6:	69ba      	ldr	r2, [r7, #24]
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d3e2      	bcc.n	8007c74 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007cae:	2300      	movs	r3, #0
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3724      	adds	r7, #36	@ 0x24
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr

08007cbc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b08b      	sub	sp, #44	@ 0x2c
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	60f8      	str	r0, [r7, #12]
 8007cc4:	60b9      	str	r1, [r7, #8]
 8007cc6:	4613      	mov	r3, r2
 8007cc8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007cd2:	88fb      	ldrh	r3, [r7, #6]
 8007cd4:	089b      	lsrs	r3, r3, #2
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007cda:	88fb      	ldrh	r3, [r7, #6]
 8007cdc:	f003 0303 	and.w	r3, r3, #3
 8007ce0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	623b      	str	r3, [r7, #32]
 8007ce6:	e014      	b.n	8007d12 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf2:	601a      	str	r2, [r3, #0]
    pDest++;
 8007cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d02:	3301      	adds	r3, #1
 8007d04:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d08:	3301      	adds	r3, #1
 8007d0a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007d0c:	6a3b      	ldr	r3, [r7, #32]
 8007d0e:	3301      	adds	r3, #1
 8007d10:	623b      	str	r3, [r7, #32]
 8007d12:	6a3a      	ldr	r2, [r7, #32]
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d3e6      	bcc.n	8007ce8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007d1a:	8bfb      	ldrh	r3, [r7, #30]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d01e      	beq.n	8007d5e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007d20:	2300      	movs	r3, #0
 8007d22:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	f107 0310 	add.w	r3, r7, #16
 8007d30:	6812      	ldr	r2, [r2, #0]
 8007d32:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007d34:	693a      	ldr	r2, [r7, #16]
 8007d36:	6a3b      	ldr	r3, [r7, #32]
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	00db      	lsls	r3, r3, #3
 8007d3c:	fa22 f303 	lsr.w	r3, r2, r3
 8007d40:	b2da      	uxtb	r2, r3
 8007d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d44:	701a      	strb	r2, [r3, #0]
      i++;
 8007d46:	6a3b      	ldr	r3, [r7, #32]
 8007d48:	3301      	adds	r3, #1
 8007d4a:	623b      	str	r3, [r7, #32]
      pDest++;
 8007d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d4e:	3301      	adds	r3, #1
 8007d50:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007d52:	8bfb      	ldrh	r3, [r7, #30]
 8007d54:	3b01      	subs	r3, #1
 8007d56:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007d58:	8bfb      	ldrh	r3, [r7, #30]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d1ea      	bne.n	8007d34 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	372c      	adds	r7, #44	@ 0x2c
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b085      	sub	sp, #20
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	785b      	ldrb	r3, [r3, #1]
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d12c      	bne.n	8007de2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	015a      	lsls	r2, r3, #5
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	4413      	add	r3, r2
 8007d90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	db12      	blt.n	8007dc0 <USB_EPSetStall+0x54>
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d00f      	beq.n	8007dc0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	015a      	lsls	r2, r3, #5
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	4413      	add	r3, r2
 8007da8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	68ba      	ldr	r2, [r7, #8]
 8007db0:	0151      	lsls	r1, r2, #5
 8007db2:	68fa      	ldr	r2, [r7, #12]
 8007db4:	440a      	add	r2, r1
 8007db6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007dbe:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	015a      	lsls	r2, r3, #5
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	68ba      	ldr	r2, [r7, #8]
 8007dd0:	0151      	lsls	r1, r2, #5
 8007dd2:	68fa      	ldr	r2, [r7, #12]
 8007dd4:	440a      	add	r2, r1
 8007dd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dda:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007dde:	6013      	str	r3, [r2, #0]
 8007de0:	e02b      	b.n	8007e3a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	015a      	lsls	r2, r3, #5
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	4413      	add	r3, r2
 8007dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	db12      	blt.n	8007e1a <USB_EPSetStall+0xae>
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d00f      	beq.n	8007e1a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	015a      	lsls	r2, r3, #5
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	4413      	add	r3, r2
 8007e02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	68ba      	ldr	r2, [r7, #8]
 8007e0a:	0151      	lsls	r1, r2, #5
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	440a      	add	r2, r1
 8007e10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e14:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007e18:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	015a      	lsls	r2, r3, #5
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	4413      	add	r3, r2
 8007e22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68ba      	ldr	r2, [r7, #8]
 8007e2a:	0151      	lsls	r1, r2, #5
 8007e2c:	68fa      	ldr	r2, [r7, #12]
 8007e2e:	440a      	add	r2, r1
 8007e30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e34:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007e38:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007e3a:	2300      	movs	r3, #0
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3714      	adds	r7, #20
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b085      	sub	sp, #20
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	781b      	ldrb	r3, [r3, #0]
 8007e5a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	785b      	ldrb	r3, [r3, #1]
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	d128      	bne.n	8007eb6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	015a      	lsls	r2, r3, #5
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	68ba      	ldr	r2, [r7, #8]
 8007e74:	0151      	lsls	r1, r2, #5
 8007e76:	68fa      	ldr	r2, [r7, #12]
 8007e78:	440a      	add	r2, r1
 8007e7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e7e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007e82:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	791b      	ldrb	r3, [r3, #4]
 8007e88:	2b03      	cmp	r3, #3
 8007e8a:	d003      	beq.n	8007e94 <USB_EPClearStall+0x4c>
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	791b      	ldrb	r3, [r3, #4]
 8007e90:	2b02      	cmp	r3, #2
 8007e92:	d138      	bne.n	8007f06 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	015a      	lsls	r2, r3, #5
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	4413      	add	r3, r2
 8007e9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	68ba      	ldr	r2, [r7, #8]
 8007ea4:	0151      	lsls	r1, r2, #5
 8007ea6:	68fa      	ldr	r2, [r7, #12]
 8007ea8:	440a      	add	r2, r1
 8007eaa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007eae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007eb2:	6013      	str	r3, [r2, #0]
 8007eb4:	e027      	b.n	8007f06 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	015a      	lsls	r2, r3, #5
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	4413      	add	r3, r2
 8007ebe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	68ba      	ldr	r2, [r7, #8]
 8007ec6:	0151      	lsls	r1, r2, #5
 8007ec8:	68fa      	ldr	r2, [r7, #12]
 8007eca:	440a      	add	r2, r1
 8007ecc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ed0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007ed4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	791b      	ldrb	r3, [r3, #4]
 8007eda:	2b03      	cmp	r3, #3
 8007edc:	d003      	beq.n	8007ee6 <USB_EPClearStall+0x9e>
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	791b      	ldrb	r3, [r3, #4]
 8007ee2:	2b02      	cmp	r3, #2
 8007ee4:	d10f      	bne.n	8007f06 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	015a      	lsls	r2, r3, #5
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	4413      	add	r3, r2
 8007eee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	68ba      	ldr	r2, [r7, #8]
 8007ef6:	0151      	lsls	r1, r2, #5
 8007ef8:	68fa      	ldr	r2, [r7, #12]
 8007efa:	440a      	add	r2, r1
 8007efc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f04:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007f06:	2300      	movs	r3, #0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3714      	adds	r7, #20
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b085      	sub	sp, #20
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68fa      	ldr	r2, [r7, #12]
 8007f2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f32:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007f36:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	78fb      	ldrb	r3, [r7, #3]
 8007f42:	011b      	lsls	r3, r3, #4
 8007f44:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007f48:	68f9      	ldr	r1, [r7, #12]
 8007f4a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3714      	adds	r7, #20
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68fa      	ldr	r2, [r7, #12]
 8007f76:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007f7a:	f023 0303 	bic.w	r3, r3, #3
 8007f7e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	68fa      	ldr	r2, [r7, #12]
 8007f8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f8e:	f023 0302 	bic.w	r3, r3, #2
 8007f92:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f94:	2300      	movs	r3, #0
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3714      	adds	r7, #20
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr

08007fa2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007fa2:	b480      	push	{r7}
 8007fa4:	b085      	sub	sp, #20
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68fa      	ldr	r2, [r7, #12]
 8007fb8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007fbc:	f023 0303 	bic.w	r3, r3, #3
 8007fc0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	68fa      	ldr	r2, [r7, #12]
 8007fcc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fd0:	f043 0302 	orr.w	r3, r3, #2
 8007fd4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007fd6:	2300      	movs	r3, #0
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3714      	adds	r7, #20
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr

08007fe4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	695b      	ldr	r3, [r3, #20]
 8007ff0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	699b      	ldr	r3, [r3, #24]
 8007ff6:	68fa      	ldr	r2, [r7, #12]
 8007ff8:	4013      	ands	r3, r2
 8007ffa:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3714      	adds	r7, #20
 8008002:	46bd      	mov	sp, r7
 8008004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008008:	4770      	bx	lr

0800800a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800800a:	b480      	push	{r7}
 800800c:	b085      	sub	sp, #20
 800800e:	af00      	add	r7, sp, #0
 8008010:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800801c:	699b      	ldr	r3, [r3, #24]
 800801e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008026:	69db      	ldr	r3, [r3, #28]
 8008028:	68ba      	ldr	r2, [r7, #8]
 800802a:	4013      	ands	r3, r2
 800802c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	0c1b      	lsrs	r3, r3, #16
}
 8008032:	4618      	mov	r0, r3
 8008034:	3714      	adds	r7, #20
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr

0800803e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800803e:	b480      	push	{r7}
 8008040:	b085      	sub	sp, #20
 8008042:	af00      	add	r7, sp, #0
 8008044:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008050:	699b      	ldr	r3, [r3, #24]
 8008052:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800805a:	69db      	ldr	r3, [r3, #28]
 800805c:	68ba      	ldr	r2, [r7, #8]
 800805e:	4013      	ands	r3, r2
 8008060:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	b29b      	uxth	r3, r3
}
 8008066:	4618      	mov	r0, r3
 8008068:	3714      	adds	r7, #20
 800806a:	46bd      	mov	sp, r7
 800806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008070:	4770      	bx	lr

08008072 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008072:	b480      	push	{r7}
 8008074:	b085      	sub	sp, #20
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
 800807a:	460b      	mov	r3, r1
 800807c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008082:	78fb      	ldrb	r3, [r7, #3]
 8008084:	015a      	lsls	r2, r3, #5
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	4413      	add	r3, r2
 800808a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800808e:	689b      	ldr	r3, [r3, #8]
 8008090:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008098:	695b      	ldr	r3, [r3, #20]
 800809a:	68ba      	ldr	r2, [r7, #8]
 800809c:	4013      	ands	r3, r2
 800809e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80080a0:	68bb      	ldr	r3, [r7, #8]
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3714      	adds	r7, #20
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr

080080ae <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80080ae:	b480      	push	{r7}
 80080b0:	b087      	sub	sp, #28
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	6078      	str	r0, [r7, #4]
 80080b6:	460b      	mov	r3, r1
 80080b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080c4:	691b      	ldr	r3, [r3, #16]
 80080c6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080d0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80080d2:	78fb      	ldrb	r3, [r7, #3]
 80080d4:	f003 030f 	and.w	r3, r3, #15
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	fa22 f303 	lsr.w	r3, r2, r3
 80080de:	01db      	lsls	r3, r3, #7
 80080e0:	b2db      	uxtb	r3, r3
 80080e2:	693a      	ldr	r2, [r7, #16]
 80080e4:	4313      	orrs	r3, r2
 80080e6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80080e8:	78fb      	ldrb	r3, [r7, #3]
 80080ea:	015a      	lsls	r2, r3, #5
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	4413      	add	r3, r2
 80080f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	693a      	ldr	r2, [r7, #16]
 80080f8:	4013      	ands	r3, r2
 80080fa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80080fc:	68bb      	ldr	r3, [r7, #8]
}
 80080fe:	4618      	mov	r0, r3
 8008100:	371c      	adds	r7, #28
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr

0800810a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800810a:	b480      	push	{r7}
 800810c:	b083      	sub	sp, #12
 800810e:	af00      	add	r7, sp, #0
 8008110:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	695b      	ldr	r3, [r3, #20]
 8008116:	f003 0301 	and.w	r3, r3, #1
}
 800811a:	4618      	mov	r0, r3
 800811c:	370c      	adds	r7, #12
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr

08008126 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008126:	b480      	push	{r7}
 8008128:	b085      	sub	sp, #20
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	68fa      	ldr	r2, [r7, #12]
 800813c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008140:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008144:	f023 0307 	bic.w	r3, r3, #7
 8008148:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	68fa      	ldr	r2, [r7, #12]
 8008154:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008158:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800815c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800815e:	2300      	movs	r3, #0
}
 8008160:	4618      	mov	r0, r3
 8008162:	3714      	adds	r7, #20
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr

0800816c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800816c:	b480      	push	{r7}
 800816e:	b087      	sub	sp, #28
 8008170:	af00      	add	r7, sp, #0
 8008172:	60f8      	str	r0, [r7, #12]
 8008174:	460b      	mov	r3, r1
 8008176:	607a      	str	r2, [r7, #4]
 8008178:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	333c      	adds	r3, #60	@ 0x3c
 8008182:	3304      	adds	r3, #4
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	4a26      	ldr	r2, [pc, #152]	@ (8008224 <USB_EP0_OutStart+0xb8>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d90a      	bls.n	80081a6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008190:	697b      	ldr	r3, [r7, #20]
 8008192:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800819c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081a0:	d101      	bne.n	80081a6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80081a2:	2300      	movs	r3, #0
 80081a4:	e037      	b.n	8008216 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081ac:	461a      	mov	r2, r3
 80081ae:	2300      	movs	r3, #0
 80081b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081b8:	691b      	ldr	r3, [r3, #16]
 80081ba:	697a      	ldr	r2, [r7, #20]
 80081bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80081c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	697a      	ldr	r2, [r7, #20]
 80081d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081d4:	f043 0318 	orr.w	r3, r3, #24
 80081d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081e0:	691b      	ldr	r3, [r3, #16]
 80081e2:	697a      	ldr	r2, [r7, #20]
 80081e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081e8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80081ec:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80081ee:	7afb      	ldrb	r3, [r7, #11]
 80081f0:	2b01      	cmp	r3, #1
 80081f2:	d10f      	bne.n	8008214 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081fa:	461a      	mov	r2, r3
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	697a      	ldr	r2, [r7, #20]
 800820a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800820e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008212:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008214:	2300      	movs	r3, #0
}
 8008216:	4618      	mov	r0, r3
 8008218:	371c      	adds	r7, #28
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr
 8008222:	bf00      	nop
 8008224:	4f54300a 	.word	0x4f54300a

08008228 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008228:	b480      	push	{r7}
 800822a:	b085      	sub	sp, #20
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008230:	2300      	movs	r3, #0
 8008232:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	3301      	adds	r3, #1
 8008238:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008240:	d901      	bls.n	8008246 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008242:	2303      	movs	r3, #3
 8008244:	e01b      	b.n	800827e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	2b00      	cmp	r3, #0
 800824c:	daf2      	bge.n	8008234 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800824e:	2300      	movs	r3, #0
 8008250:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	691b      	ldr	r3, [r3, #16]
 8008256:	f043 0201 	orr.w	r2, r3, #1
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	3301      	adds	r3, #1
 8008262:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800826a:	d901      	bls.n	8008270 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800826c:	2303      	movs	r3, #3
 800826e:	e006      	b.n	800827e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	691b      	ldr	r3, [r3, #16]
 8008274:	f003 0301 	and.w	r3, r3, #1
 8008278:	2b01      	cmp	r3, #1
 800827a:	d0f0      	beq.n	800825e <USB_CoreReset+0x36>

  return HAL_OK;
 800827c:	2300      	movs	r3, #0
}
 800827e:	4618      	mov	r0, r3
 8008280:	3714      	adds	r7, #20
 8008282:	46bd      	mov	sp, r7
 8008284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008288:	4770      	bx	lr
	...

0800828c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b084      	sub	sp, #16
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	460b      	mov	r3, r1
 8008296:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008298:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800829c:	f002 fc46 	bl	800ab2c <USBD_static_malloc>
 80082a0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d109      	bne.n	80082bc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	32b0      	adds	r2, #176	@ 0xb0
 80082b2:	2100      	movs	r1, #0
 80082b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80082b8:	2302      	movs	r3, #2
 80082ba:	e0d4      	b.n	8008466 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80082bc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80082c0:	2100      	movs	r1, #0
 80082c2:	68f8      	ldr	r0, [r7, #12]
 80082c4:	f002 fe80 	bl	800afc8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	32b0      	adds	r2, #176	@ 0xb0
 80082d2:	68f9      	ldr	r1, [r7, #12]
 80082d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	32b0      	adds	r2, #176	@ 0xb0
 80082e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	7c1b      	ldrb	r3, [r3, #16]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d138      	bne.n	8008366 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80082f4:	4b5e      	ldr	r3, [pc, #376]	@ (8008470 <USBD_CDC_Init+0x1e4>)
 80082f6:	7819      	ldrb	r1, [r3, #0]
 80082f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80082fc:	2202      	movs	r2, #2
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f002 faf1 	bl	800a8e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008304:	4b5a      	ldr	r3, [pc, #360]	@ (8008470 <USBD_CDC_Init+0x1e4>)
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	f003 020f 	and.w	r2, r3, #15
 800830c:	6879      	ldr	r1, [r7, #4]
 800830e:	4613      	mov	r3, r2
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	4413      	add	r3, r2
 8008314:	009b      	lsls	r3, r3, #2
 8008316:	440b      	add	r3, r1
 8008318:	3324      	adds	r3, #36	@ 0x24
 800831a:	2201      	movs	r2, #1
 800831c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800831e:	4b55      	ldr	r3, [pc, #340]	@ (8008474 <USBD_CDC_Init+0x1e8>)
 8008320:	7819      	ldrb	r1, [r3, #0]
 8008322:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008326:	2202      	movs	r2, #2
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f002 fadc 	bl	800a8e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800832e:	4b51      	ldr	r3, [pc, #324]	@ (8008474 <USBD_CDC_Init+0x1e8>)
 8008330:	781b      	ldrb	r3, [r3, #0]
 8008332:	f003 020f 	and.w	r2, r3, #15
 8008336:	6879      	ldr	r1, [r7, #4]
 8008338:	4613      	mov	r3, r2
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	4413      	add	r3, r2
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	440b      	add	r3, r1
 8008342:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008346:	2201      	movs	r2, #1
 8008348:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800834a:	4b4b      	ldr	r3, [pc, #300]	@ (8008478 <USBD_CDC_Init+0x1ec>)
 800834c:	781b      	ldrb	r3, [r3, #0]
 800834e:	f003 020f 	and.w	r2, r3, #15
 8008352:	6879      	ldr	r1, [r7, #4]
 8008354:	4613      	mov	r3, r2
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4413      	add	r3, r2
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	440b      	add	r3, r1
 800835e:	3326      	adds	r3, #38	@ 0x26
 8008360:	2210      	movs	r2, #16
 8008362:	801a      	strh	r2, [r3, #0]
 8008364:	e035      	b.n	80083d2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008366:	4b42      	ldr	r3, [pc, #264]	@ (8008470 <USBD_CDC_Init+0x1e4>)
 8008368:	7819      	ldrb	r1, [r3, #0]
 800836a:	2340      	movs	r3, #64	@ 0x40
 800836c:	2202      	movs	r2, #2
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f002 fab9 	bl	800a8e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008374:	4b3e      	ldr	r3, [pc, #248]	@ (8008470 <USBD_CDC_Init+0x1e4>)
 8008376:	781b      	ldrb	r3, [r3, #0]
 8008378:	f003 020f 	and.w	r2, r3, #15
 800837c:	6879      	ldr	r1, [r7, #4]
 800837e:	4613      	mov	r3, r2
 8008380:	009b      	lsls	r3, r3, #2
 8008382:	4413      	add	r3, r2
 8008384:	009b      	lsls	r3, r3, #2
 8008386:	440b      	add	r3, r1
 8008388:	3324      	adds	r3, #36	@ 0x24
 800838a:	2201      	movs	r2, #1
 800838c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800838e:	4b39      	ldr	r3, [pc, #228]	@ (8008474 <USBD_CDC_Init+0x1e8>)
 8008390:	7819      	ldrb	r1, [r3, #0]
 8008392:	2340      	movs	r3, #64	@ 0x40
 8008394:	2202      	movs	r2, #2
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f002 faa5 	bl	800a8e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800839c:	4b35      	ldr	r3, [pc, #212]	@ (8008474 <USBD_CDC_Init+0x1e8>)
 800839e:	781b      	ldrb	r3, [r3, #0]
 80083a0:	f003 020f 	and.w	r2, r3, #15
 80083a4:	6879      	ldr	r1, [r7, #4]
 80083a6:	4613      	mov	r3, r2
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	4413      	add	r3, r2
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	440b      	add	r3, r1
 80083b0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80083b4:	2201      	movs	r2, #1
 80083b6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80083b8:	4b2f      	ldr	r3, [pc, #188]	@ (8008478 <USBD_CDC_Init+0x1ec>)
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	f003 020f 	and.w	r2, r3, #15
 80083c0:	6879      	ldr	r1, [r7, #4]
 80083c2:	4613      	mov	r3, r2
 80083c4:	009b      	lsls	r3, r3, #2
 80083c6:	4413      	add	r3, r2
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	440b      	add	r3, r1
 80083cc:	3326      	adds	r3, #38	@ 0x26
 80083ce:	2210      	movs	r2, #16
 80083d0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80083d2:	4b29      	ldr	r3, [pc, #164]	@ (8008478 <USBD_CDC_Init+0x1ec>)
 80083d4:	7819      	ldrb	r1, [r3, #0]
 80083d6:	2308      	movs	r3, #8
 80083d8:	2203      	movs	r2, #3
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f002 fa83 	bl	800a8e6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80083e0:	4b25      	ldr	r3, [pc, #148]	@ (8008478 <USBD_CDC_Init+0x1ec>)
 80083e2:	781b      	ldrb	r3, [r3, #0]
 80083e4:	f003 020f 	and.w	r2, r3, #15
 80083e8:	6879      	ldr	r1, [r7, #4]
 80083ea:	4613      	mov	r3, r2
 80083ec:	009b      	lsls	r3, r3, #2
 80083ee:	4413      	add	r3, r2
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	440b      	add	r3, r1
 80083f4:	3324      	adds	r3, #36	@ 0x24
 80083f6:	2201      	movs	r2, #1
 80083f8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2200      	movs	r2, #0
 80083fe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008408:	687a      	ldr	r2, [r7, #4]
 800840a:	33b0      	adds	r3, #176	@ 0xb0
 800840c:	009b      	lsls	r3, r3, #2
 800840e:	4413      	add	r3, r2
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2200      	movs	r2, #0
 800841a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2200      	movs	r2, #0
 8008422:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800842c:	2b00      	cmp	r3, #0
 800842e:	d101      	bne.n	8008434 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008430:	2302      	movs	r3, #2
 8008432:	e018      	b.n	8008466 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	7c1b      	ldrb	r3, [r3, #16]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d10a      	bne.n	8008452 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800843c:	4b0d      	ldr	r3, [pc, #52]	@ (8008474 <USBD_CDC_Init+0x1e8>)
 800843e:	7819      	ldrb	r1, [r3, #0]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008446:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f002 fb3a 	bl	800aac4 <USBD_LL_PrepareReceive>
 8008450:	e008      	b.n	8008464 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008452:	4b08      	ldr	r3, [pc, #32]	@ (8008474 <USBD_CDC_Init+0x1e8>)
 8008454:	7819      	ldrb	r1, [r3, #0]
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800845c:	2340      	movs	r3, #64	@ 0x40
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f002 fb30 	bl	800aac4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008464:	2300      	movs	r3, #0
}
 8008466:	4618      	mov	r0, r3
 8008468:	3710      	adds	r7, #16
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}
 800846e:	bf00      	nop
 8008470:	20000097 	.word	0x20000097
 8008474:	20000098 	.word	0x20000098
 8008478:	20000099 	.word	0x20000099

0800847c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b082      	sub	sp, #8
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	460b      	mov	r3, r1
 8008486:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008488:	4b3a      	ldr	r3, [pc, #232]	@ (8008574 <USBD_CDC_DeInit+0xf8>)
 800848a:	781b      	ldrb	r3, [r3, #0]
 800848c:	4619      	mov	r1, r3
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f002 fa4f 	bl	800a932 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008494:	4b37      	ldr	r3, [pc, #220]	@ (8008574 <USBD_CDC_DeInit+0xf8>)
 8008496:	781b      	ldrb	r3, [r3, #0]
 8008498:	f003 020f 	and.w	r2, r3, #15
 800849c:	6879      	ldr	r1, [r7, #4]
 800849e:	4613      	mov	r3, r2
 80084a0:	009b      	lsls	r3, r3, #2
 80084a2:	4413      	add	r3, r2
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	440b      	add	r3, r1
 80084a8:	3324      	adds	r3, #36	@ 0x24
 80084aa:	2200      	movs	r2, #0
 80084ac:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80084ae:	4b32      	ldr	r3, [pc, #200]	@ (8008578 <USBD_CDC_DeInit+0xfc>)
 80084b0:	781b      	ldrb	r3, [r3, #0]
 80084b2:	4619      	mov	r1, r3
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f002 fa3c 	bl	800a932 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80084ba:	4b2f      	ldr	r3, [pc, #188]	@ (8008578 <USBD_CDC_DeInit+0xfc>)
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	f003 020f 	and.w	r2, r3, #15
 80084c2:	6879      	ldr	r1, [r7, #4]
 80084c4:	4613      	mov	r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4413      	add	r3, r2
 80084ca:	009b      	lsls	r3, r3, #2
 80084cc:	440b      	add	r3, r1
 80084ce:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80084d2:	2200      	movs	r2, #0
 80084d4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80084d6:	4b29      	ldr	r3, [pc, #164]	@ (800857c <USBD_CDC_DeInit+0x100>)
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	4619      	mov	r1, r3
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f002 fa28 	bl	800a932 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80084e2:	4b26      	ldr	r3, [pc, #152]	@ (800857c <USBD_CDC_DeInit+0x100>)
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	f003 020f 	and.w	r2, r3, #15
 80084ea:	6879      	ldr	r1, [r7, #4]
 80084ec:	4613      	mov	r3, r2
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	4413      	add	r3, r2
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	440b      	add	r3, r1
 80084f6:	3324      	adds	r3, #36	@ 0x24
 80084f8:	2200      	movs	r2, #0
 80084fa:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80084fc:	4b1f      	ldr	r3, [pc, #124]	@ (800857c <USBD_CDC_DeInit+0x100>)
 80084fe:	781b      	ldrb	r3, [r3, #0]
 8008500:	f003 020f 	and.w	r2, r3, #15
 8008504:	6879      	ldr	r1, [r7, #4]
 8008506:	4613      	mov	r3, r2
 8008508:	009b      	lsls	r3, r3, #2
 800850a:	4413      	add	r3, r2
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	440b      	add	r3, r1
 8008510:	3326      	adds	r3, #38	@ 0x26
 8008512:	2200      	movs	r2, #0
 8008514:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	32b0      	adds	r2, #176	@ 0xb0
 8008520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d01f      	beq.n	8008568 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	33b0      	adds	r3, #176	@ 0xb0
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	4413      	add	r3, r2
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	32b0      	adds	r2, #176	@ 0xb0
 8008546:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800854a:	4618      	mov	r0, r3
 800854c:	f002 fafc 	bl	800ab48 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	32b0      	adds	r2, #176	@ 0xb0
 800855a:	2100      	movs	r1, #0
 800855c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2200      	movs	r2, #0
 8008564:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008568:	2300      	movs	r3, #0
}
 800856a:	4618      	mov	r0, r3
 800856c:	3708      	adds	r7, #8
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}
 8008572:	bf00      	nop
 8008574:	20000097 	.word	0x20000097
 8008578:	20000098 	.word	0x20000098
 800857c:	20000099 	.word	0x20000099

08008580 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b086      	sub	sp, #24
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	32b0      	adds	r2, #176	@ 0xb0
 8008594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008598:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800859a:	2300      	movs	r3, #0
 800859c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800859e:	2300      	movs	r3, #0
 80085a0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80085a2:	2300      	movs	r3, #0
 80085a4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d101      	bne.n	80085b0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80085ac:	2303      	movs	r3, #3
 80085ae:	e0bf      	b.n	8008730 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d050      	beq.n	800865e <USBD_CDC_Setup+0xde>
 80085bc:	2b20      	cmp	r3, #32
 80085be:	f040 80af 	bne.w	8008720 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	88db      	ldrh	r3, [r3, #6]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d03a      	beq.n	8008640 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	b25b      	sxtb	r3, r3
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	da1b      	bge.n	800860c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	33b0      	adds	r3, #176	@ 0xb0
 80085de:	009b      	lsls	r3, r3, #2
 80085e0:	4413      	add	r3, r2
 80085e2:	685b      	ldr	r3, [r3, #4]
 80085e4:	689b      	ldr	r3, [r3, #8]
 80085e6:	683a      	ldr	r2, [r7, #0]
 80085e8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80085ea:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80085ec:	683a      	ldr	r2, [r7, #0]
 80085ee:	88d2      	ldrh	r2, [r2, #6]
 80085f0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	88db      	ldrh	r3, [r3, #6]
 80085f6:	2b07      	cmp	r3, #7
 80085f8:	bf28      	it	cs
 80085fa:	2307      	movcs	r3, #7
 80085fc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	89fa      	ldrh	r2, [r7, #14]
 8008602:	4619      	mov	r1, r3
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f001 fd53 	bl	800a0b0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800860a:	e090      	b.n	800872e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	785a      	ldrb	r2, [r3, #1]
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	88db      	ldrh	r3, [r3, #6]
 800861a:	2b3f      	cmp	r3, #63	@ 0x3f
 800861c:	d803      	bhi.n	8008626 <USBD_CDC_Setup+0xa6>
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	88db      	ldrh	r3, [r3, #6]
 8008622:	b2da      	uxtb	r2, r3
 8008624:	e000      	b.n	8008628 <USBD_CDC_Setup+0xa8>
 8008626:	2240      	movs	r2, #64	@ 0x40
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800862e:	6939      	ldr	r1, [r7, #16]
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008636:	461a      	mov	r2, r3
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f001 fd65 	bl	800a108 <USBD_CtlPrepareRx>
      break;
 800863e:	e076      	b.n	800872e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008646:	687a      	ldr	r2, [r7, #4]
 8008648:	33b0      	adds	r3, #176	@ 0xb0
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	4413      	add	r3, r2
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	689b      	ldr	r3, [r3, #8]
 8008652:	683a      	ldr	r2, [r7, #0]
 8008654:	7850      	ldrb	r0, [r2, #1]
 8008656:	2200      	movs	r2, #0
 8008658:	6839      	ldr	r1, [r7, #0]
 800865a:	4798      	blx	r3
      break;
 800865c:	e067      	b.n	800872e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	785b      	ldrb	r3, [r3, #1]
 8008662:	2b0b      	cmp	r3, #11
 8008664:	d851      	bhi.n	800870a <USBD_CDC_Setup+0x18a>
 8008666:	a201      	add	r2, pc, #4	@ (adr r2, 800866c <USBD_CDC_Setup+0xec>)
 8008668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800866c:	0800869d 	.word	0x0800869d
 8008670:	08008719 	.word	0x08008719
 8008674:	0800870b 	.word	0x0800870b
 8008678:	0800870b 	.word	0x0800870b
 800867c:	0800870b 	.word	0x0800870b
 8008680:	0800870b 	.word	0x0800870b
 8008684:	0800870b 	.word	0x0800870b
 8008688:	0800870b 	.word	0x0800870b
 800868c:	0800870b 	.word	0x0800870b
 8008690:	0800870b 	.word	0x0800870b
 8008694:	080086c7 	.word	0x080086c7
 8008698:	080086f1 	.word	0x080086f1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086a2:	b2db      	uxtb	r3, r3
 80086a4:	2b03      	cmp	r3, #3
 80086a6:	d107      	bne.n	80086b8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80086a8:	f107 030a 	add.w	r3, r7, #10
 80086ac:	2202      	movs	r2, #2
 80086ae:	4619      	mov	r1, r3
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f001 fcfd 	bl	800a0b0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80086b6:	e032      	b.n	800871e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80086b8:	6839      	ldr	r1, [r7, #0]
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f001 fc7b 	bl	8009fb6 <USBD_CtlError>
            ret = USBD_FAIL;
 80086c0:	2303      	movs	r3, #3
 80086c2:	75fb      	strb	r3, [r7, #23]
          break;
 80086c4:	e02b      	b.n	800871e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086cc:	b2db      	uxtb	r3, r3
 80086ce:	2b03      	cmp	r3, #3
 80086d0:	d107      	bne.n	80086e2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80086d2:	f107 030d 	add.w	r3, r7, #13
 80086d6:	2201      	movs	r2, #1
 80086d8:	4619      	mov	r1, r3
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f001 fce8 	bl	800a0b0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80086e0:	e01d      	b.n	800871e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80086e2:	6839      	ldr	r1, [r7, #0]
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f001 fc66 	bl	8009fb6 <USBD_CtlError>
            ret = USBD_FAIL;
 80086ea:	2303      	movs	r3, #3
 80086ec:	75fb      	strb	r3, [r7, #23]
          break;
 80086ee:	e016      	b.n	800871e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	2b03      	cmp	r3, #3
 80086fa:	d00f      	beq.n	800871c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80086fc:	6839      	ldr	r1, [r7, #0]
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f001 fc59 	bl	8009fb6 <USBD_CtlError>
            ret = USBD_FAIL;
 8008704:	2303      	movs	r3, #3
 8008706:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008708:	e008      	b.n	800871c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800870a:	6839      	ldr	r1, [r7, #0]
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f001 fc52 	bl	8009fb6 <USBD_CtlError>
          ret = USBD_FAIL;
 8008712:	2303      	movs	r3, #3
 8008714:	75fb      	strb	r3, [r7, #23]
          break;
 8008716:	e002      	b.n	800871e <USBD_CDC_Setup+0x19e>
          break;
 8008718:	bf00      	nop
 800871a:	e008      	b.n	800872e <USBD_CDC_Setup+0x1ae>
          break;
 800871c:	bf00      	nop
      }
      break;
 800871e:	e006      	b.n	800872e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008720:	6839      	ldr	r1, [r7, #0]
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f001 fc47 	bl	8009fb6 <USBD_CtlError>
      ret = USBD_FAIL;
 8008728:	2303      	movs	r3, #3
 800872a:	75fb      	strb	r3, [r7, #23]
      break;
 800872c:	bf00      	nop
  }

  return (uint8_t)ret;
 800872e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008730:	4618      	mov	r0, r3
 8008732:	3718      	adds	r7, #24
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b084      	sub	sp, #16
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	460b      	mov	r3, r1
 8008742:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800874a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	32b0      	adds	r2, #176	@ 0xb0
 8008756:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d101      	bne.n	8008762 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800875e:	2303      	movs	r3, #3
 8008760:	e065      	b.n	800882e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	32b0      	adds	r2, #176	@ 0xb0
 800876c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008770:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008772:	78fb      	ldrb	r3, [r7, #3]
 8008774:	f003 020f 	and.w	r2, r3, #15
 8008778:	6879      	ldr	r1, [r7, #4]
 800877a:	4613      	mov	r3, r2
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	4413      	add	r3, r2
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	440b      	add	r3, r1
 8008784:	3318      	adds	r3, #24
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d02f      	beq.n	80087ec <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800878c:	78fb      	ldrb	r3, [r7, #3]
 800878e:	f003 020f 	and.w	r2, r3, #15
 8008792:	6879      	ldr	r1, [r7, #4]
 8008794:	4613      	mov	r3, r2
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	4413      	add	r3, r2
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	440b      	add	r3, r1
 800879e:	3318      	adds	r3, #24
 80087a0:	681a      	ldr	r2, [r3, #0]
 80087a2:	78fb      	ldrb	r3, [r7, #3]
 80087a4:	f003 010f 	and.w	r1, r3, #15
 80087a8:	68f8      	ldr	r0, [r7, #12]
 80087aa:	460b      	mov	r3, r1
 80087ac:	00db      	lsls	r3, r3, #3
 80087ae:	440b      	add	r3, r1
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	4403      	add	r3, r0
 80087b4:	331c      	adds	r3, #28
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	fbb2 f1f3 	udiv	r1, r2, r3
 80087bc:	fb01 f303 	mul.w	r3, r1, r3
 80087c0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d112      	bne.n	80087ec <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80087c6:	78fb      	ldrb	r3, [r7, #3]
 80087c8:	f003 020f 	and.w	r2, r3, #15
 80087cc:	6879      	ldr	r1, [r7, #4]
 80087ce:	4613      	mov	r3, r2
 80087d0:	009b      	lsls	r3, r3, #2
 80087d2:	4413      	add	r3, r2
 80087d4:	009b      	lsls	r3, r3, #2
 80087d6:	440b      	add	r3, r1
 80087d8:	3318      	adds	r3, #24
 80087da:	2200      	movs	r2, #0
 80087dc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80087de:	78f9      	ldrb	r1, [r7, #3]
 80087e0:	2300      	movs	r3, #0
 80087e2:	2200      	movs	r2, #0
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f002 f94c 	bl	800aa82 <USBD_LL_Transmit>
 80087ea:	e01f      	b.n	800882c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	2200      	movs	r2, #0
 80087f0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	33b0      	adds	r3, #176	@ 0xb0
 80087fe:	009b      	lsls	r3, r3, #2
 8008800:	4413      	add	r3, r2
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	691b      	ldr	r3, [r3, #16]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d010      	beq.n	800882c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008810:	687a      	ldr	r2, [r7, #4]
 8008812:	33b0      	adds	r3, #176	@ 0xb0
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	4413      	add	r3, r2
 8008818:	685b      	ldr	r3, [r3, #4]
 800881a:	691b      	ldr	r3, [r3, #16]
 800881c:	68ba      	ldr	r2, [r7, #8]
 800881e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008822:	68ba      	ldr	r2, [r7, #8]
 8008824:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008828:	78fa      	ldrb	r2, [r7, #3]
 800882a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800882c:	2300      	movs	r3, #0
}
 800882e:	4618      	mov	r0, r3
 8008830:	3710      	adds	r7, #16
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}

08008836 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008836:	b580      	push	{r7, lr}
 8008838:	b084      	sub	sp, #16
 800883a:	af00      	add	r7, sp, #0
 800883c:	6078      	str	r0, [r7, #4]
 800883e:	460b      	mov	r3, r1
 8008840:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	32b0      	adds	r2, #176	@ 0xb0
 800884c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008850:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	32b0      	adds	r2, #176	@ 0xb0
 800885c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d101      	bne.n	8008868 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008864:	2303      	movs	r3, #3
 8008866:	e01a      	b.n	800889e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008868:	78fb      	ldrb	r3, [r7, #3]
 800886a:	4619      	mov	r1, r3
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f002 f94a 	bl	800ab06 <USBD_LL_GetRxDataSize>
 8008872:	4602      	mov	r2, r0
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	33b0      	adds	r3, #176	@ 0xb0
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	4413      	add	r3, r2
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	68db      	ldr	r3, [r3, #12]
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008892:	68fa      	ldr	r2, [r7, #12]
 8008894:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008898:	4611      	mov	r1, r2
 800889a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800889c:	2300      	movs	r3, #0
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3710      	adds	r7, #16
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}

080088a6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80088a6:	b580      	push	{r7, lr}
 80088a8:	b084      	sub	sp, #16
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	32b0      	adds	r2, #176	@ 0xb0
 80088b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088bc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d101      	bne.n	80088c8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80088c4:	2303      	movs	r3, #3
 80088c6:	e024      	b.n	8008912 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	33b0      	adds	r3, #176	@ 0xb0
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	4413      	add	r3, r2
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d019      	beq.n	8008910 <USBD_CDC_EP0_RxReady+0x6a>
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80088e2:	2bff      	cmp	r3, #255	@ 0xff
 80088e4:	d014      	beq.n	8008910 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	33b0      	adds	r3, #176	@ 0xb0
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	4413      	add	r3, r2
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	689b      	ldr	r3, [r3, #8]
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80088fe:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008906:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	22ff      	movs	r2, #255	@ 0xff
 800890c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008910:	2300      	movs	r3, #0
}
 8008912:	4618      	mov	r0, r3
 8008914:	3710      	adds	r7, #16
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}
	...

0800891c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b086      	sub	sp, #24
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008924:	2182      	movs	r1, #130	@ 0x82
 8008926:	4818      	ldr	r0, [pc, #96]	@ (8008988 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008928:	f000 fd0f 	bl	800934a <USBD_GetEpDesc>
 800892c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800892e:	2101      	movs	r1, #1
 8008930:	4815      	ldr	r0, [pc, #84]	@ (8008988 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008932:	f000 fd0a 	bl	800934a <USBD_GetEpDesc>
 8008936:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008938:	2181      	movs	r1, #129	@ 0x81
 800893a:	4813      	ldr	r0, [pc, #76]	@ (8008988 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800893c:	f000 fd05 	bl	800934a <USBD_GetEpDesc>
 8008940:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d002      	beq.n	800894e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	2210      	movs	r2, #16
 800894c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800894e:	693b      	ldr	r3, [r7, #16]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d006      	beq.n	8008962 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	2200      	movs	r2, #0
 8008958:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800895c:	711a      	strb	r2, [r3, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d006      	beq.n	8008976 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2200      	movs	r2, #0
 800896c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008970:	711a      	strb	r2, [r3, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2243      	movs	r2, #67	@ 0x43
 800897a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800897c:	4b02      	ldr	r3, [pc, #8]	@ (8008988 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800897e:	4618      	mov	r0, r3
 8008980:	3718      	adds	r7, #24
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	20000054 	.word	0x20000054

0800898c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b086      	sub	sp, #24
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008994:	2182      	movs	r1, #130	@ 0x82
 8008996:	4818      	ldr	r0, [pc, #96]	@ (80089f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008998:	f000 fcd7 	bl	800934a <USBD_GetEpDesc>
 800899c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800899e:	2101      	movs	r1, #1
 80089a0:	4815      	ldr	r0, [pc, #84]	@ (80089f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80089a2:	f000 fcd2 	bl	800934a <USBD_GetEpDesc>
 80089a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80089a8:	2181      	movs	r1, #129	@ 0x81
 80089aa:	4813      	ldr	r0, [pc, #76]	@ (80089f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80089ac:	f000 fccd 	bl	800934a <USBD_GetEpDesc>
 80089b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d002      	beq.n	80089be <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	2210      	movs	r2, #16
 80089bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d006      	beq.n	80089d2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	2200      	movs	r2, #0
 80089c8:	711a      	strb	r2, [r3, #4]
 80089ca:	2200      	movs	r2, #0
 80089cc:	f042 0202 	orr.w	r2, r2, #2
 80089d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d006      	beq.n	80089e6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2200      	movs	r2, #0
 80089dc:	711a      	strb	r2, [r3, #4]
 80089de:	2200      	movs	r2, #0
 80089e0:	f042 0202 	orr.w	r2, r2, #2
 80089e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2243      	movs	r2, #67	@ 0x43
 80089ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80089ec:	4b02      	ldr	r3, [pc, #8]	@ (80089f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3718      	adds	r7, #24
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	20000054 	.word	0x20000054

080089fc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b086      	sub	sp, #24
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008a04:	2182      	movs	r1, #130	@ 0x82
 8008a06:	4818      	ldr	r0, [pc, #96]	@ (8008a68 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a08:	f000 fc9f 	bl	800934a <USBD_GetEpDesc>
 8008a0c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008a0e:	2101      	movs	r1, #1
 8008a10:	4815      	ldr	r0, [pc, #84]	@ (8008a68 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a12:	f000 fc9a 	bl	800934a <USBD_GetEpDesc>
 8008a16:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008a18:	2181      	movs	r1, #129	@ 0x81
 8008a1a:	4813      	ldr	r0, [pc, #76]	@ (8008a68 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a1c:	f000 fc95 	bl	800934a <USBD_GetEpDesc>
 8008a20:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d002      	beq.n	8008a2e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	2210      	movs	r2, #16
 8008a2c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d006      	beq.n	8008a42 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	2200      	movs	r2, #0
 8008a38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a3c:	711a      	strb	r2, [r3, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d006      	beq.n	8008a56 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a50:	711a      	strb	r2, [r3, #4]
 8008a52:	2200      	movs	r2, #0
 8008a54:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2243      	movs	r2, #67	@ 0x43
 8008a5a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008a5c:	4b02      	ldr	r3, [pc, #8]	@ (8008a68 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3718      	adds	r7, #24
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}
 8008a66:	bf00      	nop
 8008a68:	20000054 	.word	0x20000054

08008a6c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	220a      	movs	r2, #10
 8008a78:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008a7a:	4b03      	ldr	r3, [pc, #12]	@ (8008a88 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	370c      	adds	r7, #12
 8008a80:	46bd      	mov	sp, r7
 8008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a86:	4770      	bx	lr
 8008a88:	20000010 	.word	0x20000010

08008a8c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b083      	sub	sp, #12
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d101      	bne.n	8008aa0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008a9c:	2303      	movs	r3, #3
 8008a9e:	e009      	b.n	8008ab4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	33b0      	adds	r3, #176	@ 0xb0
 8008aaa:	009b      	lsls	r3, r3, #2
 8008aac:	4413      	add	r3, r2
 8008aae:	683a      	ldr	r2, [r7, #0]
 8008ab0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008ab2:	2300      	movs	r3, #0
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	370c      	adds	r7, #12
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b087      	sub	sp, #28
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	60f8      	str	r0, [r7, #12]
 8008ac8:	60b9      	str	r1, [r7, #8]
 8008aca:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	32b0      	adds	r2, #176	@ 0xb0
 8008ad6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ada:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d101      	bne.n	8008ae6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	e008      	b.n	8008af8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	68ba      	ldr	r2, [r7, #8]
 8008aea:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	687a      	ldr	r2, [r7, #4]
 8008af2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	371c      	adds	r7, #28
 8008afc:	46bd      	mov	sp, r7
 8008afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b02:	4770      	bx	lr

08008b04 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b085      	sub	sp, #20
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
 8008b0c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	32b0      	adds	r2, #176	@ 0xb0
 8008b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b1c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d101      	bne.n	8008b28 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008b24:	2303      	movs	r3, #3
 8008b26:	e004      	b.n	8008b32 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	683a      	ldr	r2, [r7, #0]
 8008b2c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008b30:	2300      	movs	r3, #0
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	3714      	adds	r7, #20
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr
	...

08008b40 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b084      	sub	sp, #16
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	32b0      	adds	r2, #176	@ 0xb0
 8008b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b56:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	32b0      	adds	r2, #176	@ 0xb0
 8008b62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d101      	bne.n	8008b6e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008b6a:	2303      	movs	r3, #3
 8008b6c:	e018      	b.n	8008ba0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	7c1b      	ldrb	r3, [r3, #16]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d10a      	bne.n	8008b8c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008b76:	4b0c      	ldr	r3, [pc, #48]	@ (8008ba8 <USBD_CDC_ReceivePacket+0x68>)
 8008b78:	7819      	ldrb	r1, [r3, #0]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f001 ff9d 	bl	800aac4 <USBD_LL_PrepareReceive>
 8008b8a:	e008      	b.n	8008b9e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008b8c:	4b06      	ldr	r3, [pc, #24]	@ (8008ba8 <USBD_CDC_ReceivePacket+0x68>)
 8008b8e:	7819      	ldrb	r1, [r3, #0]
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b96:	2340      	movs	r3, #64	@ 0x40
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f001 ff93 	bl	800aac4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008b9e:	2300      	movs	r3, #0
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	3710      	adds	r7, #16
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}
 8008ba8:	20000098 	.word	0x20000098

08008bac <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b086      	sub	sp, #24
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	60f8      	str	r0, [r7, #12]
 8008bb4:	60b9      	str	r1, [r7, #8]
 8008bb6:	4613      	mov	r3, r2
 8008bb8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d101      	bne.n	8008bc4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008bc0:	2303      	movs	r3, #3
 8008bc2:	e01f      	b.n	8008c04 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d003      	beq.n	8008bea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	2201      	movs	r2, #1
 8008bee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	79fa      	ldrb	r2, [r7, #7]
 8008bf6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008bf8:	68f8      	ldr	r0, [r7, #12]
 8008bfa:	f001 fe0d 	bl	800a818 <USBD_LL_Init>
 8008bfe:	4603      	mov	r3, r0
 8008c00:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008c02:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3718      	adds	r7, #24
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}

08008c0c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b084      	sub	sp, #16
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008c16:	2300      	movs	r3, #0
 8008c18:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d101      	bne.n	8008c24 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008c20:	2303      	movs	r3, #3
 8008c22:	e025      	b.n	8008c70 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	683a      	ldr	r2, [r7, #0]
 8008c28:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	32ae      	adds	r2, #174	@ 0xae
 8008c36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d00f      	beq.n	8008c60 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	32ae      	adds	r2, #174	@ 0xae
 8008c4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c50:	f107 020e 	add.w	r2, r7, #14
 8008c54:	4610      	mov	r0, r2
 8008c56:	4798      	blx	r3
 8008c58:	4602      	mov	r2, r0
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008c66:	1c5a      	adds	r2, r3, #1
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008c6e:	2300      	movs	r3, #0
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3710      	adds	r7, #16
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b082      	sub	sp, #8
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f001 fe15 	bl	800a8b0 <USBD_LL_Start>
 8008c86:	4603      	mov	r3, r0
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3708      	adds	r7, #8
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}

08008c90 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008c98:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	370c      	adds	r7, #12
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca4:	4770      	bx	lr

08008ca6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008ca6:	b580      	push	{r7, lr}
 8008ca8:	b084      	sub	sp, #16
 8008caa:	af00      	add	r7, sp, #0
 8008cac:	6078      	str	r0, [r7, #4]
 8008cae:	460b      	mov	r3, r1
 8008cb0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d009      	beq.n	8008cd4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	78fa      	ldrb	r2, [r7, #3]
 8008cca:	4611      	mov	r1, r2
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	4798      	blx	r3
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3710      	adds	r7, #16
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}

08008cde <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008cde:	b580      	push	{r7, lr}
 8008ce0:	b084      	sub	sp, #16
 8008ce2:	af00      	add	r7, sp, #0
 8008ce4:	6078      	str	r0, [r7, #4]
 8008ce6:	460b      	mov	r3, r1
 8008ce8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008cea:	2300      	movs	r3, #0
 8008cec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	78fa      	ldrb	r2, [r7, #3]
 8008cf8:	4611      	mov	r1, r2
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	4798      	blx	r3
 8008cfe:	4603      	mov	r3, r0
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d001      	beq.n	8008d08 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008d04:	2303      	movs	r3, #3
 8008d06:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3710      	adds	r7, #16
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}

08008d12 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b084      	sub	sp, #16
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
 8008d1a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d22:	6839      	ldr	r1, [r7, #0]
 8008d24:	4618      	mov	r0, r3
 8008d26:	f001 f90c 	bl	8009f42 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008d38:	461a      	mov	r2, r3
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d46:	f003 031f 	and.w	r3, r3, #31
 8008d4a:	2b02      	cmp	r3, #2
 8008d4c:	d01a      	beq.n	8008d84 <USBD_LL_SetupStage+0x72>
 8008d4e:	2b02      	cmp	r3, #2
 8008d50:	d822      	bhi.n	8008d98 <USBD_LL_SetupStage+0x86>
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d002      	beq.n	8008d5c <USBD_LL_SetupStage+0x4a>
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d00a      	beq.n	8008d70 <USBD_LL_SetupStage+0x5e>
 8008d5a:	e01d      	b.n	8008d98 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d62:	4619      	mov	r1, r3
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f000 fb63 	bl	8009430 <USBD_StdDevReq>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	73fb      	strb	r3, [r7, #15]
      break;
 8008d6e:	e020      	b.n	8008db2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d76:	4619      	mov	r1, r3
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f000 fbcb 	bl	8009514 <USBD_StdItfReq>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	73fb      	strb	r3, [r7, #15]
      break;
 8008d82:	e016      	b.n	8008db2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d8a:	4619      	mov	r1, r3
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 fc2d 	bl	80095ec <USBD_StdEPReq>
 8008d92:	4603      	mov	r3, r0
 8008d94:	73fb      	strb	r3, [r7, #15]
      break;
 8008d96:	e00c      	b.n	8008db2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d9e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	4619      	mov	r1, r3
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f001 fde2 	bl	800a970 <USBD_LL_StallEP>
 8008dac:	4603      	mov	r3, r0
 8008dae:	73fb      	strb	r3, [r7, #15]
      break;
 8008db0:	bf00      	nop
  }

  return ret;
 8008db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b086      	sub	sp, #24
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	60f8      	str	r0, [r7, #12]
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	607a      	str	r2, [r7, #4]
 8008dc8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008dce:	7afb      	ldrb	r3, [r7, #11]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d16e      	bne.n	8008eb2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008dda:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008de2:	2b03      	cmp	r3, #3
 8008de4:	f040 8098 	bne.w	8008f18 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	689a      	ldr	r2, [r3, #8]
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	429a      	cmp	r2, r3
 8008df2:	d913      	bls.n	8008e1c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	689a      	ldr	r2, [r3, #8]
 8008df8:	693b      	ldr	r3, [r7, #16]
 8008dfa:	68db      	ldr	r3, [r3, #12]
 8008dfc:	1ad2      	subs	r2, r2, r3
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	68da      	ldr	r2, [r3, #12]
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	689b      	ldr	r3, [r3, #8]
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	bf28      	it	cs
 8008e0e:	4613      	movcs	r3, r2
 8008e10:	461a      	mov	r2, r3
 8008e12:	6879      	ldr	r1, [r7, #4]
 8008e14:	68f8      	ldr	r0, [r7, #12]
 8008e16:	f001 f994 	bl	800a142 <USBD_CtlContinueRx>
 8008e1a:	e07d      	b.n	8008f18 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008e22:	f003 031f 	and.w	r3, r3, #31
 8008e26:	2b02      	cmp	r3, #2
 8008e28:	d014      	beq.n	8008e54 <USBD_LL_DataOutStage+0x98>
 8008e2a:	2b02      	cmp	r3, #2
 8008e2c:	d81d      	bhi.n	8008e6a <USBD_LL_DataOutStage+0xae>
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d002      	beq.n	8008e38 <USBD_LL_DataOutStage+0x7c>
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	d003      	beq.n	8008e3e <USBD_LL_DataOutStage+0x82>
 8008e36:	e018      	b.n	8008e6a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	75bb      	strb	r3, [r7, #22]
            break;
 8008e3c:	e018      	b.n	8008e70 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008e44:	b2db      	uxtb	r3, r3
 8008e46:	4619      	mov	r1, r3
 8008e48:	68f8      	ldr	r0, [r7, #12]
 8008e4a:	f000 fa64 	bl	8009316 <USBD_CoreFindIF>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	75bb      	strb	r3, [r7, #22]
            break;
 8008e52:	e00d      	b.n	8008e70 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	4619      	mov	r1, r3
 8008e5e:	68f8      	ldr	r0, [r7, #12]
 8008e60:	f000 fa66 	bl	8009330 <USBD_CoreFindEP>
 8008e64:	4603      	mov	r3, r0
 8008e66:	75bb      	strb	r3, [r7, #22]
            break;
 8008e68:	e002      	b.n	8008e70 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	75bb      	strb	r3, [r7, #22]
            break;
 8008e6e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008e70:	7dbb      	ldrb	r3, [r7, #22]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d119      	bne.n	8008eaa <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e7c:	b2db      	uxtb	r3, r3
 8008e7e:	2b03      	cmp	r3, #3
 8008e80:	d113      	bne.n	8008eaa <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008e82:	7dba      	ldrb	r2, [r7, #22]
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	32ae      	adds	r2, #174	@ 0xae
 8008e88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e8c:	691b      	ldr	r3, [r3, #16]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d00b      	beq.n	8008eaa <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008e92:	7dba      	ldrb	r2, [r7, #22]
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008e9a:	7dba      	ldrb	r2, [r7, #22]
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	32ae      	adds	r2, #174	@ 0xae
 8008ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ea4:	691b      	ldr	r3, [r3, #16]
 8008ea6:	68f8      	ldr	r0, [r7, #12]
 8008ea8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008eaa:	68f8      	ldr	r0, [r7, #12]
 8008eac:	f001 f95a 	bl	800a164 <USBD_CtlSendStatus>
 8008eb0:	e032      	b.n	8008f18 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008eb2:	7afb      	ldrb	r3, [r7, #11]
 8008eb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	4619      	mov	r1, r3
 8008ebc:	68f8      	ldr	r0, [r7, #12]
 8008ebe:	f000 fa37 	bl	8009330 <USBD_CoreFindEP>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ec6:	7dbb      	ldrb	r3, [r7, #22]
 8008ec8:	2bff      	cmp	r3, #255	@ 0xff
 8008eca:	d025      	beq.n	8008f18 <USBD_LL_DataOutStage+0x15c>
 8008ecc:	7dbb      	ldrb	r3, [r7, #22]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d122      	bne.n	8008f18 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ed8:	b2db      	uxtb	r3, r3
 8008eda:	2b03      	cmp	r3, #3
 8008edc:	d117      	bne.n	8008f0e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008ede:	7dba      	ldrb	r2, [r7, #22]
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	32ae      	adds	r2, #174	@ 0xae
 8008ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ee8:	699b      	ldr	r3, [r3, #24]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d00f      	beq.n	8008f0e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008eee:	7dba      	ldrb	r2, [r7, #22]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008ef6:	7dba      	ldrb	r2, [r7, #22]
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	32ae      	adds	r2, #174	@ 0xae
 8008efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f00:	699b      	ldr	r3, [r3, #24]
 8008f02:	7afa      	ldrb	r2, [r7, #11]
 8008f04:	4611      	mov	r1, r2
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	4798      	blx	r3
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008f0e:	7dfb      	ldrb	r3, [r7, #23]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d001      	beq.n	8008f18 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008f14:	7dfb      	ldrb	r3, [r7, #23]
 8008f16:	e000      	b.n	8008f1a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3718      	adds	r7, #24
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b086      	sub	sp, #24
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	60f8      	str	r0, [r7, #12]
 8008f2a:	460b      	mov	r3, r1
 8008f2c:	607a      	str	r2, [r7, #4]
 8008f2e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008f30:	7afb      	ldrb	r3, [r7, #11]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d16f      	bne.n	8009016 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	3314      	adds	r3, #20
 8008f3a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008f42:	2b02      	cmp	r3, #2
 8008f44:	d15a      	bne.n	8008ffc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	689a      	ldr	r2, [r3, #8]
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	68db      	ldr	r3, [r3, #12]
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d914      	bls.n	8008f7c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	689a      	ldr	r2, [r3, #8]
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	1ad2      	subs	r2, r2, r3
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008f60:	693b      	ldr	r3, [r7, #16]
 8008f62:	689b      	ldr	r3, [r3, #8]
 8008f64:	461a      	mov	r2, r3
 8008f66:	6879      	ldr	r1, [r7, #4]
 8008f68:	68f8      	ldr	r0, [r7, #12]
 8008f6a:	f001 f8bc 	bl	800a0e6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f6e:	2300      	movs	r3, #0
 8008f70:	2200      	movs	r2, #0
 8008f72:	2100      	movs	r1, #0
 8008f74:	68f8      	ldr	r0, [r7, #12]
 8008f76:	f001 fda5 	bl	800aac4 <USBD_LL_PrepareReceive>
 8008f7a:	e03f      	b.n	8008ffc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	68da      	ldr	r2, [r3, #12]
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	689b      	ldr	r3, [r3, #8]
 8008f84:	429a      	cmp	r2, r3
 8008f86:	d11c      	bne.n	8008fc2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008f88:	693b      	ldr	r3, [r7, #16]
 8008f8a:	685a      	ldr	r2, [r3, #4]
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d316      	bcc.n	8008fc2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008f94:	693b      	ldr	r3, [r7, #16]
 8008f96:	685a      	ldr	r2, [r3, #4]
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d20f      	bcs.n	8008fc2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	2100      	movs	r1, #0
 8008fa6:	68f8      	ldr	r0, [r7, #12]
 8008fa8:	f001 f89d 	bl	800a0e6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	2100      	movs	r1, #0
 8008fba:	68f8      	ldr	r0, [r7, #12]
 8008fbc:	f001 fd82 	bl	800aac4 <USBD_LL_PrepareReceive>
 8008fc0:	e01c      	b.n	8008ffc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fc8:	b2db      	uxtb	r3, r3
 8008fca:	2b03      	cmp	r3, #3
 8008fcc:	d10f      	bne.n	8008fee <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fd4:	68db      	ldr	r3, [r3, #12]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d009      	beq.n	8008fee <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fe8:	68db      	ldr	r3, [r3, #12]
 8008fea:	68f8      	ldr	r0, [r7, #12]
 8008fec:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fee:	2180      	movs	r1, #128	@ 0x80
 8008ff0:	68f8      	ldr	r0, [r7, #12]
 8008ff2:	f001 fcbd 	bl	800a970 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008ff6:	68f8      	ldr	r0, [r7, #12]
 8008ff8:	f001 f8c7 	bl	800a18a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009002:	2b00      	cmp	r3, #0
 8009004:	d03a      	beq.n	800907c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009006:	68f8      	ldr	r0, [r7, #12]
 8009008:	f7ff fe42 	bl	8008c90 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009014:	e032      	b.n	800907c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009016:	7afb      	ldrb	r3, [r7, #11]
 8009018:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800901c:	b2db      	uxtb	r3, r3
 800901e:	4619      	mov	r1, r3
 8009020:	68f8      	ldr	r0, [r7, #12]
 8009022:	f000 f985 	bl	8009330 <USBD_CoreFindEP>
 8009026:	4603      	mov	r3, r0
 8009028:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800902a:	7dfb      	ldrb	r3, [r7, #23]
 800902c:	2bff      	cmp	r3, #255	@ 0xff
 800902e:	d025      	beq.n	800907c <USBD_LL_DataInStage+0x15a>
 8009030:	7dfb      	ldrb	r3, [r7, #23]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d122      	bne.n	800907c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800903c:	b2db      	uxtb	r3, r3
 800903e:	2b03      	cmp	r3, #3
 8009040:	d11c      	bne.n	800907c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009042:	7dfa      	ldrb	r2, [r7, #23]
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	32ae      	adds	r2, #174	@ 0xae
 8009048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800904c:	695b      	ldr	r3, [r3, #20]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d014      	beq.n	800907c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009052:	7dfa      	ldrb	r2, [r7, #23]
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800905a:	7dfa      	ldrb	r2, [r7, #23]
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	32ae      	adds	r2, #174	@ 0xae
 8009060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009064:	695b      	ldr	r3, [r3, #20]
 8009066:	7afa      	ldrb	r2, [r7, #11]
 8009068:	4611      	mov	r1, r2
 800906a:	68f8      	ldr	r0, [r7, #12]
 800906c:	4798      	blx	r3
 800906e:	4603      	mov	r3, r0
 8009070:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009072:	7dbb      	ldrb	r3, [r7, #22]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d001      	beq.n	800907c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009078:	7dbb      	ldrb	r3, [r7, #22]
 800907a:	e000      	b.n	800907e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800907c:	2300      	movs	r3, #0
}
 800907e:	4618      	mov	r0, r3
 8009080:	3718      	adds	r7, #24
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b084      	sub	sp, #16
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800908e:	2300      	movs	r3, #0
 8009090:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2201      	movs	r2, #1
 8009096:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2200      	movs	r2, #0
 800909e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2200      	movs	r2, #0
 80090a6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d014      	beq.n	80090ec <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090c8:	685b      	ldr	r3, [r3, #4]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d00e      	beq.n	80090ec <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090d4:	685b      	ldr	r3, [r3, #4]
 80090d6:	687a      	ldr	r2, [r7, #4]
 80090d8:	6852      	ldr	r2, [r2, #4]
 80090da:	b2d2      	uxtb	r2, r2
 80090dc:	4611      	mov	r1, r2
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	4798      	blx	r3
 80090e2:	4603      	mov	r3, r0
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d001      	beq.n	80090ec <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80090e8:	2303      	movs	r3, #3
 80090ea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80090ec:	2340      	movs	r3, #64	@ 0x40
 80090ee:	2200      	movs	r2, #0
 80090f0:	2100      	movs	r1, #0
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f001 fbf7 	bl	800a8e6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2201      	movs	r2, #1
 80090fc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2240      	movs	r2, #64	@ 0x40
 8009104:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009108:	2340      	movs	r3, #64	@ 0x40
 800910a:	2200      	movs	r2, #0
 800910c:	2180      	movs	r1, #128	@ 0x80
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f001 fbe9 	bl	800a8e6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2201      	movs	r2, #1
 8009118:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2240      	movs	r2, #64	@ 0x40
 800911e:	621a      	str	r2, [r3, #32]

  return ret;
 8009120:	7bfb      	ldrb	r3, [r7, #15]
}
 8009122:	4618      	mov	r0, r3
 8009124:	3710      	adds	r7, #16
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}

0800912a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800912a:	b480      	push	{r7}
 800912c:	b083      	sub	sp, #12
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
 8009132:	460b      	mov	r3, r1
 8009134:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	78fa      	ldrb	r2, [r7, #3]
 800913a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	370c      	adds	r7, #12
 8009142:	46bd      	mov	sp, r7
 8009144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009148:	4770      	bx	lr

0800914a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800914a:	b480      	push	{r7}
 800914c:	b083      	sub	sp, #12
 800914e:	af00      	add	r7, sp, #0
 8009150:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009158:	b2db      	uxtb	r3, r3
 800915a:	2b04      	cmp	r3, #4
 800915c:	d006      	beq.n	800916c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009164:	b2da      	uxtb	r2, r3
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2204      	movs	r2, #4
 8009170:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009174:	2300      	movs	r3, #0
}
 8009176:	4618      	mov	r0, r3
 8009178:	370c      	adds	r7, #12
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr

08009182 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009182:	b480      	push	{r7}
 8009184:	b083      	sub	sp, #12
 8009186:	af00      	add	r7, sp, #0
 8009188:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009190:	b2db      	uxtb	r3, r3
 8009192:	2b04      	cmp	r3, #4
 8009194:	d106      	bne.n	80091a4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800919c:	b2da      	uxtb	r2, r3
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80091a4:	2300      	movs	r3, #0
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	370c      	adds	r7, #12
 80091aa:	46bd      	mov	sp, r7
 80091ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b0:	4770      	bx	lr

080091b2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b082      	sub	sp, #8
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091c0:	b2db      	uxtb	r3, r3
 80091c2:	2b03      	cmp	r3, #3
 80091c4:	d110      	bne.n	80091e8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d00b      	beq.n	80091e8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091d6:	69db      	ldr	r3, [r3, #28]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d005      	beq.n	80091e8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091e2:	69db      	ldr	r3, [r3, #28]
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80091e8:	2300      	movs	r3, #0
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3708      	adds	r7, #8
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80091f2:	b580      	push	{r7, lr}
 80091f4:	b082      	sub	sp, #8
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
 80091fa:	460b      	mov	r3, r1
 80091fc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	32ae      	adds	r2, #174	@ 0xae
 8009208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d101      	bne.n	8009214 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009210:	2303      	movs	r3, #3
 8009212:	e01c      	b.n	800924e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800921a:	b2db      	uxtb	r3, r3
 800921c:	2b03      	cmp	r3, #3
 800921e:	d115      	bne.n	800924c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	32ae      	adds	r2, #174	@ 0xae
 800922a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800922e:	6a1b      	ldr	r3, [r3, #32]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d00b      	beq.n	800924c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	32ae      	adds	r2, #174	@ 0xae
 800923e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009242:	6a1b      	ldr	r3, [r3, #32]
 8009244:	78fa      	ldrb	r2, [r7, #3]
 8009246:	4611      	mov	r1, r2
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800924c:	2300      	movs	r3, #0
}
 800924e:	4618      	mov	r0, r3
 8009250:	3708      	adds	r7, #8
 8009252:	46bd      	mov	sp, r7
 8009254:	bd80      	pop	{r7, pc}

08009256 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009256:	b580      	push	{r7, lr}
 8009258:	b082      	sub	sp, #8
 800925a:	af00      	add	r7, sp, #0
 800925c:	6078      	str	r0, [r7, #4]
 800925e:	460b      	mov	r3, r1
 8009260:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	32ae      	adds	r2, #174	@ 0xae
 800926c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d101      	bne.n	8009278 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009274:	2303      	movs	r3, #3
 8009276:	e01c      	b.n	80092b2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800927e:	b2db      	uxtb	r3, r3
 8009280:	2b03      	cmp	r3, #3
 8009282:	d115      	bne.n	80092b0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	32ae      	adds	r2, #174	@ 0xae
 800928e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009294:	2b00      	cmp	r3, #0
 8009296:	d00b      	beq.n	80092b0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	32ae      	adds	r2, #174	@ 0xae
 80092a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a8:	78fa      	ldrb	r2, [r7, #3]
 80092aa:	4611      	mov	r1, r2
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80092b0:	2300      	movs	r3, #0
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3708      	adds	r7, #8
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}

080092ba <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80092ba:	b480      	push	{r7}
 80092bc:	b083      	sub	sp, #12
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80092c2:	2300      	movs	r3, #0
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	370c      	adds	r7, #12
 80092c8:	46bd      	mov	sp, r7
 80092ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ce:	4770      	bx	lr

080092d0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80092d8:	2300      	movs	r3, #0
 80092da:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2201      	movs	r2, #1
 80092e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d00e      	beq.n	800930c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	687a      	ldr	r2, [r7, #4]
 80092f8:	6852      	ldr	r2, [r2, #4]
 80092fa:	b2d2      	uxtb	r2, r2
 80092fc:	4611      	mov	r1, r2
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	4798      	blx	r3
 8009302:	4603      	mov	r3, r0
 8009304:	2b00      	cmp	r3, #0
 8009306:	d001      	beq.n	800930c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009308:	2303      	movs	r3, #3
 800930a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800930c:	7bfb      	ldrb	r3, [r7, #15]
}
 800930e:	4618      	mov	r0, r3
 8009310:	3710      	adds	r7, #16
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}

08009316 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009316:	b480      	push	{r7}
 8009318:	b083      	sub	sp, #12
 800931a:	af00      	add	r7, sp, #0
 800931c:	6078      	str	r0, [r7, #4]
 800931e:	460b      	mov	r3, r1
 8009320:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009322:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009324:	4618      	mov	r0, r3
 8009326:	370c      	adds	r7, #12
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr

08009330 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009330:	b480      	push	{r7}
 8009332:	b083      	sub	sp, #12
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	460b      	mov	r3, r1
 800933a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800933c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800933e:	4618      	mov	r0, r3
 8009340:	370c      	adds	r7, #12
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr

0800934a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800934a:	b580      	push	{r7, lr}
 800934c:	b086      	sub	sp, #24
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
 8009352:	460b      	mov	r3, r1
 8009354:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800935e:	2300      	movs	r3, #0
 8009360:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	885b      	ldrh	r3, [r3, #2]
 8009366:	b29b      	uxth	r3, r3
 8009368:	68fa      	ldr	r2, [r7, #12]
 800936a:	7812      	ldrb	r2, [r2, #0]
 800936c:	4293      	cmp	r3, r2
 800936e:	d91f      	bls.n	80093b0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	781b      	ldrb	r3, [r3, #0]
 8009374:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009376:	e013      	b.n	80093a0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009378:	f107 030a 	add.w	r3, r7, #10
 800937c:	4619      	mov	r1, r3
 800937e:	6978      	ldr	r0, [r7, #20]
 8009380:	f000 f81b 	bl	80093ba <USBD_GetNextDesc>
 8009384:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	785b      	ldrb	r3, [r3, #1]
 800938a:	2b05      	cmp	r3, #5
 800938c:	d108      	bne.n	80093a0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	789b      	ldrb	r3, [r3, #2]
 8009396:	78fa      	ldrb	r2, [r7, #3]
 8009398:	429a      	cmp	r2, r3
 800939a:	d008      	beq.n	80093ae <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800939c:	2300      	movs	r3, #0
 800939e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	885b      	ldrh	r3, [r3, #2]
 80093a4:	b29a      	uxth	r2, r3
 80093a6:	897b      	ldrh	r3, [r7, #10]
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d8e5      	bhi.n	8009378 <USBD_GetEpDesc+0x2e>
 80093ac:	e000      	b.n	80093b0 <USBD_GetEpDesc+0x66>
          break;
 80093ae:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80093b0:	693b      	ldr	r3, [r7, #16]
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3718      	adds	r7, #24
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}

080093ba <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80093ba:	b480      	push	{r7}
 80093bc:	b085      	sub	sp, #20
 80093be:	af00      	add	r7, sp, #0
 80093c0:	6078      	str	r0, [r7, #4]
 80093c2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	881b      	ldrh	r3, [r3, #0]
 80093cc:	68fa      	ldr	r2, [r7, #12]
 80093ce:	7812      	ldrb	r2, [r2, #0]
 80093d0:	4413      	add	r3, r2
 80093d2:	b29a      	uxth	r2, r3
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	781b      	ldrb	r3, [r3, #0]
 80093dc:	461a      	mov	r2, r3
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	4413      	add	r3, r2
 80093e2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80093e4:	68fb      	ldr	r3, [r7, #12]
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3714      	adds	r7, #20
 80093ea:	46bd      	mov	sp, r7
 80093ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f0:	4770      	bx	lr

080093f2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80093f2:	b480      	push	{r7}
 80093f4:	b087      	sub	sp, #28
 80093f6:	af00      	add	r7, sp, #0
 80093f8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	3301      	adds	r3, #1
 8009408:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	781b      	ldrb	r3, [r3, #0]
 800940e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009410:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009414:	021b      	lsls	r3, r3, #8
 8009416:	b21a      	sxth	r2, r3
 8009418:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800941c:	4313      	orrs	r3, r2
 800941e:	b21b      	sxth	r3, r3
 8009420:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009422:	89fb      	ldrh	r3, [r7, #14]
}
 8009424:	4618      	mov	r0, r3
 8009426:	371c      	adds	r7, #28
 8009428:	46bd      	mov	sp, r7
 800942a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942e:	4770      	bx	lr

08009430 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b084      	sub	sp, #16
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800943a:	2300      	movs	r3, #0
 800943c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	781b      	ldrb	r3, [r3, #0]
 8009442:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009446:	2b40      	cmp	r3, #64	@ 0x40
 8009448:	d005      	beq.n	8009456 <USBD_StdDevReq+0x26>
 800944a:	2b40      	cmp	r3, #64	@ 0x40
 800944c:	d857      	bhi.n	80094fe <USBD_StdDevReq+0xce>
 800944e:	2b00      	cmp	r3, #0
 8009450:	d00f      	beq.n	8009472 <USBD_StdDevReq+0x42>
 8009452:	2b20      	cmp	r3, #32
 8009454:	d153      	bne.n	80094fe <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	32ae      	adds	r2, #174	@ 0xae
 8009460:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009464:	689b      	ldr	r3, [r3, #8]
 8009466:	6839      	ldr	r1, [r7, #0]
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	4798      	blx	r3
 800946c:	4603      	mov	r3, r0
 800946e:	73fb      	strb	r3, [r7, #15]
      break;
 8009470:	e04a      	b.n	8009508 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	785b      	ldrb	r3, [r3, #1]
 8009476:	2b09      	cmp	r3, #9
 8009478:	d83b      	bhi.n	80094f2 <USBD_StdDevReq+0xc2>
 800947a:	a201      	add	r2, pc, #4	@ (adr r2, 8009480 <USBD_StdDevReq+0x50>)
 800947c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009480:	080094d5 	.word	0x080094d5
 8009484:	080094e9 	.word	0x080094e9
 8009488:	080094f3 	.word	0x080094f3
 800948c:	080094df 	.word	0x080094df
 8009490:	080094f3 	.word	0x080094f3
 8009494:	080094b3 	.word	0x080094b3
 8009498:	080094a9 	.word	0x080094a9
 800949c:	080094f3 	.word	0x080094f3
 80094a0:	080094cb 	.word	0x080094cb
 80094a4:	080094bd 	.word	0x080094bd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80094a8:	6839      	ldr	r1, [r7, #0]
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 fa3c 	bl	8009928 <USBD_GetDescriptor>
          break;
 80094b0:	e024      	b.n	80094fc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80094b2:	6839      	ldr	r1, [r7, #0]
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f000 fba1 	bl	8009bfc <USBD_SetAddress>
          break;
 80094ba:	e01f      	b.n	80094fc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80094bc:	6839      	ldr	r1, [r7, #0]
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f000 fbe0 	bl	8009c84 <USBD_SetConfig>
 80094c4:	4603      	mov	r3, r0
 80094c6:	73fb      	strb	r3, [r7, #15]
          break;
 80094c8:	e018      	b.n	80094fc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80094ca:	6839      	ldr	r1, [r7, #0]
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f000 fc83 	bl	8009dd8 <USBD_GetConfig>
          break;
 80094d2:	e013      	b.n	80094fc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80094d4:	6839      	ldr	r1, [r7, #0]
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f000 fcb4 	bl	8009e44 <USBD_GetStatus>
          break;
 80094dc:	e00e      	b.n	80094fc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80094de:	6839      	ldr	r1, [r7, #0]
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f000 fce3 	bl	8009eac <USBD_SetFeature>
          break;
 80094e6:	e009      	b.n	80094fc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80094e8:	6839      	ldr	r1, [r7, #0]
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f000 fd07 	bl	8009efe <USBD_ClrFeature>
          break;
 80094f0:	e004      	b.n	80094fc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80094f2:	6839      	ldr	r1, [r7, #0]
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f000 fd5e 	bl	8009fb6 <USBD_CtlError>
          break;
 80094fa:	bf00      	nop
      }
      break;
 80094fc:	e004      	b.n	8009508 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80094fe:	6839      	ldr	r1, [r7, #0]
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f000 fd58 	bl	8009fb6 <USBD_CtlError>
      break;
 8009506:	bf00      	nop
  }

  return ret;
 8009508:	7bfb      	ldrb	r3, [r7, #15]
}
 800950a:	4618      	mov	r0, r3
 800950c:	3710      	adds	r7, #16
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}
 8009512:	bf00      	nop

08009514 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b084      	sub	sp, #16
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800951e:	2300      	movs	r3, #0
 8009520:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800952a:	2b40      	cmp	r3, #64	@ 0x40
 800952c:	d005      	beq.n	800953a <USBD_StdItfReq+0x26>
 800952e:	2b40      	cmp	r3, #64	@ 0x40
 8009530:	d852      	bhi.n	80095d8 <USBD_StdItfReq+0xc4>
 8009532:	2b00      	cmp	r3, #0
 8009534:	d001      	beq.n	800953a <USBD_StdItfReq+0x26>
 8009536:	2b20      	cmp	r3, #32
 8009538:	d14e      	bne.n	80095d8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009540:	b2db      	uxtb	r3, r3
 8009542:	3b01      	subs	r3, #1
 8009544:	2b02      	cmp	r3, #2
 8009546:	d840      	bhi.n	80095ca <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	889b      	ldrh	r3, [r3, #4]
 800954c:	b2db      	uxtb	r3, r3
 800954e:	2b01      	cmp	r3, #1
 8009550:	d836      	bhi.n	80095c0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	889b      	ldrh	r3, [r3, #4]
 8009556:	b2db      	uxtb	r3, r3
 8009558:	4619      	mov	r1, r3
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f7ff fedb 	bl	8009316 <USBD_CoreFindIF>
 8009560:	4603      	mov	r3, r0
 8009562:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009564:	7bbb      	ldrb	r3, [r7, #14]
 8009566:	2bff      	cmp	r3, #255	@ 0xff
 8009568:	d01d      	beq.n	80095a6 <USBD_StdItfReq+0x92>
 800956a:	7bbb      	ldrb	r3, [r7, #14]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d11a      	bne.n	80095a6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009570:	7bba      	ldrb	r2, [r7, #14]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	32ae      	adds	r2, #174	@ 0xae
 8009576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d00f      	beq.n	80095a0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009580:	7bba      	ldrb	r2, [r7, #14]
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009588:	7bba      	ldrb	r2, [r7, #14]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	32ae      	adds	r2, #174	@ 0xae
 800958e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	6839      	ldr	r1, [r7, #0]
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	4798      	blx	r3
 800959a:	4603      	mov	r3, r0
 800959c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800959e:	e004      	b.n	80095aa <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80095a0:	2303      	movs	r3, #3
 80095a2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80095a4:	e001      	b.n	80095aa <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80095a6:	2303      	movs	r3, #3
 80095a8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	88db      	ldrh	r3, [r3, #6]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d110      	bne.n	80095d4 <USBD_StdItfReq+0xc0>
 80095b2:	7bfb      	ldrb	r3, [r7, #15]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d10d      	bne.n	80095d4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f000 fdd3 	bl	800a164 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80095be:	e009      	b.n	80095d4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80095c0:	6839      	ldr	r1, [r7, #0]
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f000 fcf7 	bl	8009fb6 <USBD_CtlError>
          break;
 80095c8:	e004      	b.n	80095d4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80095ca:	6839      	ldr	r1, [r7, #0]
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f000 fcf2 	bl	8009fb6 <USBD_CtlError>
          break;
 80095d2:	e000      	b.n	80095d6 <USBD_StdItfReq+0xc2>
          break;
 80095d4:	bf00      	nop
      }
      break;
 80095d6:	e004      	b.n	80095e2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80095d8:	6839      	ldr	r1, [r7, #0]
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f000 fceb 	bl	8009fb6 <USBD_CtlError>
      break;
 80095e0:	bf00      	nop
  }

  return ret;
 80095e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3710      	adds	r7, #16
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b084      	sub	sp, #16
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80095f6:	2300      	movs	r3, #0
 80095f8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	889b      	ldrh	r3, [r3, #4]
 80095fe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	781b      	ldrb	r3, [r3, #0]
 8009604:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009608:	2b40      	cmp	r3, #64	@ 0x40
 800960a:	d007      	beq.n	800961c <USBD_StdEPReq+0x30>
 800960c:	2b40      	cmp	r3, #64	@ 0x40
 800960e:	f200 817f 	bhi.w	8009910 <USBD_StdEPReq+0x324>
 8009612:	2b00      	cmp	r3, #0
 8009614:	d02a      	beq.n	800966c <USBD_StdEPReq+0x80>
 8009616:	2b20      	cmp	r3, #32
 8009618:	f040 817a 	bne.w	8009910 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800961c:	7bbb      	ldrb	r3, [r7, #14]
 800961e:	4619      	mov	r1, r3
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f7ff fe85 	bl	8009330 <USBD_CoreFindEP>
 8009626:	4603      	mov	r3, r0
 8009628:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800962a:	7b7b      	ldrb	r3, [r7, #13]
 800962c:	2bff      	cmp	r3, #255	@ 0xff
 800962e:	f000 8174 	beq.w	800991a <USBD_StdEPReq+0x32e>
 8009632:	7b7b      	ldrb	r3, [r7, #13]
 8009634:	2b00      	cmp	r3, #0
 8009636:	f040 8170 	bne.w	800991a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800963a:	7b7a      	ldrb	r2, [r7, #13]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009642:	7b7a      	ldrb	r2, [r7, #13]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	32ae      	adds	r2, #174	@ 0xae
 8009648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800964c:	689b      	ldr	r3, [r3, #8]
 800964e:	2b00      	cmp	r3, #0
 8009650:	f000 8163 	beq.w	800991a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009654:	7b7a      	ldrb	r2, [r7, #13]
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	32ae      	adds	r2, #174	@ 0xae
 800965a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800965e:	689b      	ldr	r3, [r3, #8]
 8009660:	6839      	ldr	r1, [r7, #0]
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	4798      	blx	r3
 8009666:	4603      	mov	r3, r0
 8009668:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800966a:	e156      	b.n	800991a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	785b      	ldrb	r3, [r3, #1]
 8009670:	2b03      	cmp	r3, #3
 8009672:	d008      	beq.n	8009686 <USBD_StdEPReq+0x9a>
 8009674:	2b03      	cmp	r3, #3
 8009676:	f300 8145 	bgt.w	8009904 <USBD_StdEPReq+0x318>
 800967a:	2b00      	cmp	r3, #0
 800967c:	f000 809b 	beq.w	80097b6 <USBD_StdEPReq+0x1ca>
 8009680:	2b01      	cmp	r3, #1
 8009682:	d03c      	beq.n	80096fe <USBD_StdEPReq+0x112>
 8009684:	e13e      	b.n	8009904 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800968c:	b2db      	uxtb	r3, r3
 800968e:	2b02      	cmp	r3, #2
 8009690:	d002      	beq.n	8009698 <USBD_StdEPReq+0xac>
 8009692:	2b03      	cmp	r3, #3
 8009694:	d016      	beq.n	80096c4 <USBD_StdEPReq+0xd8>
 8009696:	e02c      	b.n	80096f2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009698:	7bbb      	ldrb	r3, [r7, #14]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d00d      	beq.n	80096ba <USBD_StdEPReq+0xce>
 800969e:	7bbb      	ldrb	r3, [r7, #14]
 80096a0:	2b80      	cmp	r3, #128	@ 0x80
 80096a2:	d00a      	beq.n	80096ba <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80096a4:	7bbb      	ldrb	r3, [r7, #14]
 80096a6:	4619      	mov	r1, r3
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f001 f961 	bl	800a970 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80096ae:	2180      	movs	r1, #128	@ 0x80
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f001 f95d 	bl	800a970 <USBD_LL_StallEP>
 80096b6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80096b8:	e020      	b.n	80096fc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80096ba:	6839      	ldr	r1, [r7, #0]
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f000 fc7a 	bl	8009fb6 <USBD_CtlError>
              break;
 80096c2:	e01b      	b.n	80096fc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	885b      	ldrh	r3, [r3, #2]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d10e      	bne.n	80096ea <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80096cc:	7bbb      	ldrb	r3, [r7, #14]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d00b      	beq.n	80096ea <USBD_StdEPReq+0xfe>
 80096d2:	7bbb      	ldrb	r3, [r7, #14]
 80096d4:	2b80      	cmp	r3, #128	@ 0x80
 80096d6:	d008      	beq.n	80096ea <USBD_StdEPReq+0xfe>
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	88db      	ldrh	r3, [r3, #6]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d104      	bne.n	80096ea <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80096e0:	7bbb      	ldrb	r3, [r7, #14]
 80096e2:	4619      	mov	r1, r3
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f001 f943 	bl	800a970 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f000 fd3a 	bl	800a164 <USBD_CtlSendStatus>

              break;
 80096f0:	e004      	b.n	80096fc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80096f2:	6839      	ldr	r1, [r7, #0]
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 fc5e 	bl	8009fb6 <USBD_CtlError>
              break;
 80096fa:	bf00      	nop
          }
          break;
 80096fc:	e107      	b.n	800990e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009704:	b2db      	uxtb	r3, r3
 8009706:	2b02      	cmp	r3, #2
 8009708:	d002      	beq.n	8009710 <USBD_StdEPReq+0x124>
 800970a:	2b03      	cmp	r3, #3
 800970c:	d016      	beq.n	800973c <USBD_StdEPReq+0x150>
 800970e:	e04b      	b.n	80097a8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009710:	7bbb      	ldrb	r3, [r7, #14]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d00d      	beq.n	8009732 <USBD_StdEPReq+0x146>
 8009716:	7bbb      	ldrb	r3, [r7, #14]
 8009718:	2b80      	cmp	r3, #128	@ 0x80
 800971a:	d00a      	beq.n	8009732 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800971c:	7bbb      	ldrb	r3, [r7, #14]
 800971e:	4619      	mov	r1, r3
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f001 f925 	bl	800a970 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009726:	2180      	movs	r1, #128	@ 0x80
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f001 f921 	bl	800a970 <USBD_LL_StallEP>
 800972e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009730:	e040      	b.n	80097b4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009732:	6839      	ldr	r1, [r7, #0]
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f000 fc3e 	bl	8009fb6 <USBD_CtlError>
              break;
 800973a:	e03b      	b.n	80097b4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	885b      	ldrh	r3, [r3, #2]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d136      	bne.n	80097b2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009744:	7bbb      	ldrb	r3, [r7, #14]
 8009746:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800974a:	2b00      	cmp	r3, #0
 800974c:	d004      	beq.n	8009758 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800974e:	7bbb      	ldrb	r3, [r7, #14]
 8009750:	4619      	mov	r1, r3
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f001 f92b 	bl	800a9ae <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f000 fd03 	bl	800a164 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800975e:	7bbb      	ldrb	r3, [r7, #14]
 8009760:	4619      	mov	r1, r3
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f7ff fde4 	bl	8009330 <USBD_CoreFindEP>
 8009768:	4603      	mov	r3, r0
 800976a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800976c:	7b7b      	ldrb	r3, [r7, #13]
 800976e:	2bff      	cmp	r3, #255	@ 0xff
 8009770:	d01f      	beq.n	80097b2 <USBD_StdEPReq+0x1c6>
 8009772:	7b7b      	ldrb	r3, [r7, #13]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d11c      	bne.n	80097b2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009778:	7b7a      	ldrb	r2, [r7, #13]
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009780:	7b7a      	ldrb	r2, [r7, #13]
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	32ae      	adds	r2, #174	@ 0xae
 8009786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800978a:	689b      	ldr	r3, [r3, #8]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d010      	beq.n	80097b2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009790:	7b7a      	ldrb	r2, [r7, #13]
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	32ae      	adds	r2, #174	@ 0xae
 8009796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800979a:	689b      	ldr	r3, [r3, #8]
 800979c:	6839      	ldr	r1, [r7, #0]
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	4798      	blx	r3
 80097a2:	4603      	mov	r3, r0
 80097a4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80097a6:	e004      	b.n	80097b2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80097a8:	6839      	ldr	r1, [r7, #0]
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f000 fc03 	bl	8009fb6 <USBD_CtlError>
              break;
 80097b0:	e000      	b.n	80097b4 <USBD_StdEPReq+0x1c8>
              break;
 80097b2:	bf00      	nop
          }
          break;
 80097b4:	e0ab      	b.n	800990e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	2b02      	cmp	r3, #2
 80097c0:	d002      	beq.n	80097c8 <USBD_StdEPReq+0x1dc>
 80097c2:	2b03      	cmp	r3, #3
 80097c4:	d032      	beq.n	800982c <USBD_StdEPReq+0x240>
 80097c6:	e097      	b.n	80098f8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80097c8:	7bbb      	ldrb	r3, [r7, #14]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d007      	beq.n	80097de <USBD_StdEPReq+0x1f2>
 80097ce:	7bbb      	ldrb	r3, [r7, #14]
 80097d0:	2b80      	cmp	r3, #128	@ 0x80
 80097d2:	d004      	beq.n	80097de <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80097d4:	6839      	ldr	r1, [r7, #0]
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f000 fbed 	bl	8009fb6 <USBD_CtlError>
                break;
 80097dc:	e091      	b.n	8009902 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	da0b      	bge.n	80097fe <USBD_StdEPReq+0x212>
 80097e6:	7bbb      	ldrb	r3, [r7, #14]
 80097e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097ec:	4613      	mov	r3, r2
 80097ee:	009b      	lsls	r3, r3, #2
 80097f0:	4413      	add	r3, r2
 80097f2:	009b      	lsls	r3, r3, #2
 80097f4:	3310      	adds	r3, #16
 80097f6:	687a      	ldr	r2, [r7, #4]
 80097f8:	4413      	add	r3, r2
 80097fa:	3304      	adds	r3, #4
 80097fc:	e00b      	b.n	8009816 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80097fe:	7bbb      	ldrb	r3, [r7, #14]
 8009800:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009804:	4613      	mov	r3, r2
 8009806:	009b      	lsls	r3, r3, #2
 8009808:	4413      	add	r3, r2
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009810:	687a      	ldr	r2, [r7, #4]
 8009812:	4413      	add	r3, r2
 8009814:	3304      	adds	r3, #4
 8009816:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	2200      	movs	r2, #0
 800981c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	2202      	movs	r2, #2
 8009822:	4619      	mov	r1, r3
 8009824:	6878      	ldr	r0, [r7, #4]
 8009826:	f000 fc43 	bl	800a0b0 <USBD_CtlSendData>
              break;
 800982a:	e06a      	b.n	8009902 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800982c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009830:	2b00      	cmp	r3, #0
 8009832:	da11      	bge.n	8009858 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009834:	7bbb      	ldrb	r3, [r7, #14]
 8009836:	f003 020f 	and.w	r2, r3, #15
 800983a:	6879      	ldr	r1, [r7, #4]
 800983c:	4613      	mov	r3, r2
 800983e:	009b      	lsls	r3, r3, #2
 8009840:	4413      	add	r3, r2
 8009842:	009b      	lsls	r3, r3, #2
 8009844:	440b      	add	r3, r1
 8009846:	3324      	adds	r3, #36	@ 0x24
 8009848:	881b      	ldrh	r3, [r3, #0]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d117      	bne.n	800987e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800984e:	6839      	ldr	r1, [r7, #0]
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 fbb0 	bl	8009fb6 <USBD_CtlError>
                  break;
 8009856:	e054      	b.n	8009902 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009858:	7bbb      	ldrb	r3, [r7, #14]
 800985a:	f003 020f 	and.w	r2, r3, #15
 800985e:	6879      	ldr	r1, [r7, #4]
 8009860:	4613      	mov	r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	4413      	add	r3, r2
 8009866:	009b      	lsls	r3, r3, #2
 8009868:	440b      	add	r3, r1
 800986a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800986e:	881b      	ldrh	r3, [r3, #0]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d104      	bne.n	800987e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009874:	6839      	ldr	r1, [r7, #0]
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f000 fb9d 	bl	8009fb6 <USBD_CtlError>
                  break;
 800987c:	e041      	b.n	8009902 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800987e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009882:	2b00      	cmp	r3, #0
 8009884:	da0b      	bge.n	800989e <USBD_StdEPReq+0x2b2>
 8009886:	7bbb      	ldrb	r3, [r7, #14]
 8009888:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800988c:	4613      	mov	r3, r2
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	4413      	add	r3, r2
 8009892:	009b      	lsls	r3, r3, #2
 8009894:	3310      	adds	r3, #16
 8009896:	687a      	ldr	r2, [r7, #4]
 8009898:	4413      	add	r3, r2
 800989a:	3304      	adds	r3, #4
 800989c:	e00b      	b.n	80098b6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800989e:	7bbb      	ldrb	r3, [r7, #14]
 80098a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80098a4:	4613      	mov	r3, r2
 80098a6:	009b      	lsls	r3, r3, #2
 80098a8:	4413      	add	r3, r2
 80098aa:	009b      	lsls	r3, r3, #2
 80098ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80098b0:	687a      	ldr	r2, [r7, #4]
 80098b2:	4413      	add	r3, r2
 80098b4:	3304      	adds	r3, #4
 80098b6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80098b8:	7bbb      	ldrb	r3, [r7, #14]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d002      	beq.n	80098c4 <USBD_StdEPReq+0x2d8>
 80098be:	7bbb      	ldrb	r3, [r7, #14]
 80098c0:	2b80      	cmp	r3, #128	@ 0x80
 80098c2:	d103      	bne.n	80098cc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	2200      	movs	r2, #0
 80098c8:	601a      	str	r2, [r3, #0]
 80098ca:	e00e      	b.n	80098ea <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80098cc:	7bbb      	ldrb	r3, [r7, #14]
 80098ce:	4619      	mov	r1, r3
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f001 f88b 	bl	800a9ec <USBD_LL_IsStallEP>
 80098d6:	4603      	mov	r3, r0
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d003      	beq.n	80098e4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	2201      	movs	r2, #1
 80098e0:	601a      	str	r2, [r3, #0]
 80098e2:	e002      	b.n	80098ea <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	2200      	movs	r2, #0
 80098e8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	2202      	movs	r2, #2
 80098ee:	4619      	mov	r1, r3
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f000 fbdd 	bl	800a0b0 <USBD_CtlSendData>
              break;
 80098f6:	e004      	b.n	8009902 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80098f8:	6839      	ldr	r1, [r7, #0]
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f000 fb5b 	bl	8009fb6 <USBD_CtlError>
              break;
 8009900:	bf00      	nop
          }
          break;
 8009902:	e004      	b.n	800990e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009904:	6839      	ldr	r1, [r7, #0]
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f000 fb55 	bl	8009fb6 <USBD_CtlError>
          break;
 800990c:	bf00      	nop
      }
      break;
 800990e:	e005      	b.n	800991c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009910:	6839      	ldr	r1, [r7, #0]
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f000 fb4f 	bl	8009fb6 <USBD_CtlError>
      break;
 8009918:	e000      	b.n	800991c <USBD_StdEPReq+0x330>
      break;
 800991a:	bf00      	nop
  }

  return ret;
 800991c:	7bfb      	ldrb	r3, [r7, #15]
}
 800991e:	4618      	mov	r0, r3
 8009920:	3710      	adds	r7, #16
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}
	...

08009928 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b084      	sub	sp, #16
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
 8009930:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009932:	2300      	movs	r3, #0
 8009934:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009936:	2300      	movs	r3, #0
 8009938:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800993a:	2300      	movs	r3, #0
 800993c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	885b      	ldrh	r3, [r3, #2]
 8009942:	0a1b      	lsrs	r3, r3, #8
 8009944:	b29b      	uxth	r3, r3
 8009946:	3b01      	subs	r3, #1
 8009948:	2b06      	cmp	r3, #6
 800994a:	f200 8128 	bhi.w	8009b9e <USBD_GetDescriptor+0x276>
 800994e:	a201      	add	r2, pc, #4	@ (adr r2, 8009954 <USBD_GetDescriptor+0x2c>)
 8009950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009954:	08009971 	.word	0x08009971
 8009958:	08009989 	.word	0x08009989
 800995c:	080099c9 	.word	0x080099c9
 8009960:	08009b9f 	.word	0x08009b9f
 8009964:	08009b9f 	.word	0x08009b9f
 8009968:	08009b3f 	.word	0x08009b3f
 800996c:	08009b6b 	.word	0x08009b6b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	687a      	ldr	r2, [r7, #4]
 800997a:	7c12      	ldrb	r2, [r2, #16]
 800997c:	f107 0108 	add.w	r1, r7, #8
 8009980:	4610      	mov	r0, r2
 8009982:	4798      	blx	r3
 8009984:	60f8      	str	r0, [r7, #12]
      break;
 8009986:	e112      	b.n	8009bae <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	7c1b      	ldrb	r3, [r3, #16]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d10d      	bne.n	80099ac <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009998:	f107 0208 	add.w	r2, r7, #8
 800999c:	4610      	mov	r0, r2
 800999e:	4798      	blx	r3
 80099a0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	3301      	adds	r3, #1
 80099a6:	2202      	movs	r2, #2
 80099a8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80099aa:	e100      	b.n	8009bae <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099b4:	f107 0208 	add.w	r2, r7, #8
 80099b8:	4610      	mov	r0, r2
 80099ba:	4798      	blx	r3
 80099bc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	3301      	adds	r3, #1
 80099c2:	2202      	movs	r2, #2
 80099c4:	701a      	strb	r2, [r3, #0]
      break;
 80099c6:	e0f2      	b.n	8009bae <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	885b      	ldrh	r3, [r3, #2]
 80099cc:	b2db      	uxtb	r3, r3
 80099ce:	2b05      	cmp	r3, #5
 80099d0:	f200 80ac 	bhi.w	8009b2c <USBD_GetDescriptor+0x204>
 80099d4:	a201      	add	r2, pc, #4	@ (adr r2, 80099dc <USBD_GetDescriptor+0xb4>)
 80099d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099da:	bf00      	nop
 80099dc:	080099f5 	.word	0x080099f5
 80099e0:	08009a29 	.word	0x08009a29
 80099e4:	08009a5d 	.word	0x08009a5d
 80099e8:	08009a91 	.word	0x08009a91
 80099ec:	08009ac5 	.word	0x08009ac5
 80099f0:	08009af9 	.word	0x08009af9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d00b      	beq.n	8009a18 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	7c12      	ldrb	r2, [r2, #16]
 8009a0c:	f107 0108 	add.w	r1, r7, #8
 8009a10:	4610      	mov	r0, r2
 8009a12:	4798      	blx	r3
 8009a14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a16:	e091      	b.n	8009b3c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a18:	6839      	ldr	r1, [r7, #0]
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 facb 	bl	8009fb6 <USBD_CtlError>
            err++;
 8009a20:	7afb      	ldrb	r3, [r7, #11]
 8009a22:	3301      	adds	r3, #1
 8009a24:	72fb      	strb	r3, [r7, #11]
          break;
 8009a26:	e089      	b.n	8009b3c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a2e:	689b      	ldr	r3, [r3, #8]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d00b      	beq.n	8009a4c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a3a:	689b      	ldr	r3, [r3, #8]
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	7c12      	ldrb	r2, [r2, #16]
 8009a40:	f107 0108 	add.w	r1, r7, #8
 8009a44:	4610      	mov	r0, r2
 8009a46:	4798      	blx	r3
 8009a48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a4a:	e077      	b.n	8009b3c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a4c:	6839      	ldr	r1, [r7, #0]
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f000 fab1 	bl	8009fb6 <USBD_CtlError>
            err++;
 8009a54:	7afb      	ldrb	r3, [r7, #11]
 8009a56:	3301      	adds	r3, #1
 8009a58:	72fb      	strb	r3, [r7, #11]
          break;
 8009a5a:	e06f      	b.n	8009b3c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a62:	68db      	ldr	r3, [r3, #12]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d00b      	beq.n	8009a80 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a6e:	68db      	ldr	r3, [r3, #12]
 8009a70:	687a      	ldr	r2, [r7, #4]
 8009a72:	7c12      	ldrb	r2, [r2, #16]
 8009a74:	f107 0108 	add.w	r1, r7, #8
 8009a78:	4610      	mov	r0, r2
 8009a7a:	4798      	blx	r3
 8009a7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a7e:	e05d      	b.n	8009b3c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a80:	6839      	ldr	r1, [r7, #0]
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f000 fa97 	bl	8009fb6 <USBD_CtlError>
            err++;
 8009a88:	7afb      	ldrb	r3, [r7, #11]
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	72fb      	strb	r3, [r7, #11]
          break;
 8009a8e:	e055      	b.n	8009b3c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a96:	691b      	ldr	r3, [r3, #16]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d00b      	beq.n	8009ab4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009aa2:	691b      	ldr	r3, [r3, #16]
 8009aa4:	687a      	ldr	r2, [r7, #4]
 8009aa6:	7c12      	ldrb	r2, [r2, #16]
 8009aa8:	f107 0108 	add.w	r1, r7, #8
 8009aac:	4610      	mov	r0, r2
 8009aae:	4798      	blx	r3
 8009ab0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ab2:	e043      	b.n	8009b3c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ab4:	6839      	ldr	r1, [r7, #0]
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f000 fa7d 	bl	8009fb6 <USBD_CtlError>
            err++;
 8009abc:	7afb      	ldrb	r3, [r7, #11]
 8009abe:	3301      	adds	r3, #1
 8009ac0:	72fb      	strb	r3, [r7, #11]
          break;
 8009ac2:	e03b      	b.n	8009b3c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009aca:	695b      	ldr	r3, [r3, #20]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d00b      	beq.n	8009ae8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ad6:	695b      	ldr	r3, [r3, #20]
 8009ad8:	687a      	ldr	r2, [r7, #4]
 8009ada:	7c12      	ldrb	r2, [r2, #16]
 8009adc:	f107 0108 	add.w	r1, r7, #8
 8009ae0:	4610      	mov	r0, r2
 8009ae2:	4798      	blx	r3
 8009ae4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ae6:	e029      	b.n	8009b3c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ae8:	6839      	ldr	r1, [r7, #0]
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f000 fa63 	bl	8009fb6 <USBD_CtlError>
            err++;
 8009af0:	7afb      	ldrb	r3, [r7, #11]
 8009af2:	3301      	adds	r3, #1
 8009af4:	72fb      	strb	r3, [r7, #11]
          break;
 8009af6:	e021      	b.n	8009b3c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009afe:	699b      	ldr	r3, [r3, #24]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d00b      	beq.n	8009b1c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b0a:	699b      	ldr	r3, [r3, #24]
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	7c12      	ldrb	r2, [r2, #16]
 8009b10:	f107 0108 	add.w	r1, r7, #8
 8009b14:	4610      	mov	r0, r2
 8009b16:	4798      	blx	r3
 8009b18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b1a:	e00f      	b.n	8009b3c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b1c:	6839      	ldr	r1, [r7, #0]
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f000 fa49 	bl	8009fb6 <USBD_CtlError>
            err++;
 8009b24:	7afb      	ldrb	r3, [r7, #11]
 8009b26:	3301      	adds	r3, #1
 8009b28:	72fb      	strb	r3, [r7, #11]
          break;
 8009b2a:	e007      	b.n	8009b3c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009b2c:	6839      	ldr	r1, [r7, #0]
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f000 fa41 	bl	8009fb6 <USBD_CtlError>
          err++;
 8009b34:	7afb      	ldrb	r3, [r7, #11]
 8009b36:	3301      	adds	r3, #1
 8009b38:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009b3a:	bf00      	nop
      }
      break;
 8009b3c:	e037      	b.n	8009bae <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	7c1b      	ldrb	r3, [r3, #16]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d109      	bne.n	8009b5a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b4e:	f107 0208 	add.w	r2, r7, #8
 8009b52:	4610      	mov	r0, r2
 8009b54:	4798      	blx	r3
 8009b56:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b58:	e029      	b.n	8009bae <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009b5a:	6839      	ldr	r1, [r7, #0]
 8009b5c:	6878      	ldr	r0, [r7, #4]
 8009b5e:	f000 fa2a 	bl	8009fb6 <USBD_CtlError>
        err++;
 8009b62:	7afb      	ldrb	r3, [r7, #11]
 8009b64:	3301      	adds	r3, #1
 8009b66:	72fb      	strb	r3, [r7, #11]
      break;
 8009b68:	e021      	b.n	8009bae <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	7c1b      	ldrb	r3, [r3, #16]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d10d      	bne.n	8009b8e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b7a:	f107 0208 	add.w	r2, r7, #8
 8009b7e:	4610      	mov	r0, r2
 8009b80:	4798      	blx	r3
 8009b82:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	3301      	adds	r3, #1
 8009b88:	2207      	movs	r2, #7
 8009b8a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b8c:	e00f      	b.n	8009bae <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009b8e:	6839      	ldr	r1, [r7, #0]
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f000 fa10 	bl	8009fb6 <USBD_CtlError>
        err++;
 8009b96:	7afb      	ldrb	r3, [r7, #11]
 8009b98:	3301      	adds	r3, #1
 8009b9a:	72fb      	strb	r3, [r7, #11]
      break;
 8009b9c:	e007      	b.n	8009bae <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009b9e:	6839      	ldr	r1, [r7, #0]
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f000 fa08 	bl	8009fb6 <USBD_CtlError>
      err++;
 8009ba6:	7afb      	ldrb	r3, [r7, #11]
 8009ba8:	3301      	adds	r3, #1
 8009baa:	72fb      	strb	r3, [r7, #11]
      break;
 8009bac:	bf00      	nop
  }

  if (err != 0U)
 8009bae:	7afb      	ldrb	r3, [r7, #11]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d11e      	bne.n	8009bf2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	88db      	ldrh	r3, [r3, #6]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d016      	beq.n	8009bea <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009bbc:	893b      	ldrh	r3, [r7, #8]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d00e      	beq.n	8009be0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	88da      	ldrh	r2, [r3, #6]
 8009bc6:	893b      	ldrh	r3, [r7, #8]
 8009bc8:	4293      	cmp	r3, r2
 8009bca:	bf28      	it	cs
 8009bcc:	4613      	movcs	r3, r2
 8009bce:	b29b      	uxth	r3, r3
 8009bd0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009bd2:	893b      	ldrh	r3, [r7, #8]
 8009bd4:	461a      	mov	r2, r3
 8009bd6:	68f9      	ldr	r1, [r7, #12]
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f000 fa69 	bl	800a0b0 <USBD_CtlSendData>
 8009bde:	e009      	b.n	8009bf4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009be0:	6839      	ldr	r1, [r7, #0]
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f000 f9e7 	bl	8009fb6 <USBD_CtlError>
 8009be8:	e004      	b.n	8009bf4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 faba 	bl	800a164 <USBD_CtlSendStatus>
 8009bf0:	e000      	b.n	8009bf4 <USBD_GetDescriptor+0x2cc>
    return;
 8009bf2:	bf00      	nop
  }
}
 8009bf4:	3710      	adds	r7, #16
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}
 8009bfa:	bf00      	nop

08009bfc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
 8009c04:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	889b      	ldrh	r3, [r3, #4]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d131      	bne.n	8009c72 <USBD_SetAddress+0x76>
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	88db      	ldrh	r3, [r3, #6]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d12d      	bne.n	8009c72 <USBD_SetAddress+0x76>
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	885b      	ldrh	r3, [r3, #2]
 8009c1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8009c1c:	d829      	bhi.n	8009c72 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	885b      	ldrh	r3, [r3, #2]
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c28:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	2b03      	cmp	r3, #3
 8009c34:	d104      	bne.n	8009c40 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009c36:	6839      	ldr	r1, [r7, #0]
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 f9bc 	bl	8009fb6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c3e:	e01d      	b.n	8009c7c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	7bfa      	ldrb	r2, [r7, #15]
 8009c44:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009c48:	7bfb      	ldrb	r3, [r7, #15]
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f000 fef9 	bl	800aa44 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f000 fa86 	bl	800a164 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009c58:	7bfb      	ldrb	r3, [r7, #15]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d004      	beq.n	8009c68 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2202      	movs	r2, #2
 8009c62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c66:	e009      	b.n	8009c7c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c70:	e004      	b.n	8009c7c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009c72:	6839      	ldr	r1, [r7, #0]
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f000 f99e 	bl	8009fb6 <USBD_CtlError>
  }
}
 8009c7a:	bf00      	nop
 8009c7c:	bf00      	nop
 8009c7e:	3710      	adds	r7, #16
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b084      	sub	sp, #16
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
 8009c8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	885b      	ldrh	r3, [r3, #2]
 8009c96:	b2da      	uxtb	r2, r3
 8009c98:	4b4e      	ldr	r3, [pc, #312]	@ (8009dd4 <USBD_SetConfig+0x150>)
 8009c9a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009c9c:	4b4d      	ldr	r3, [pc, #308]	@ (8009dd4 <USBD_SetConfig+0x150>)
 8009c9e:	781b      	ldrb	r3, [r3, #0]
 8009ca0:	2b01      	cmp	r3, #1
 8009ca2:	d905      	bls.n	8009cb0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009ca4:	6839      	ldr	r1, [r7, #0]
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 f985 	bl	8009fb6 <USBD_CtlError>
    return USBD_FAIL;
 8009cac:	2303      	movs	r3, #3
 8009cae:	e08c      	b.n	8009dca <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cb6:	b2db      	uxtb	r3, r3
 8009cb8:	2b02      	cmp	r3, #2
 8009cba:	d002      	beq.n	8009cc2 <USBD_SetConfig+0x3e>
 8009cbc:	2b03      	cmp	r3, #3
 8009cbe:	d029      	beq.n	8009d14 <USBD_SetConfig+0x90>
 8009cc0:	e075      	b.n	8009dae <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009cc2:	4b44      	ldr	r3, [pc, #272]	@ (8009dd4 <USBD_SetConfig+0x150>)
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d020      	beq.n	8009d0c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009cca:	4b42      	ldr	r3, [pc, #264]	@ (8009dd4 <USBD_SetConfig+0x150>)
 8009ccc:	781b      	ldrb	r3, [r3, #0]
 8009cce:	461a      	mov	r2, r3
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009cd4:	4b3f      	ldr	r3, [pc, #252]	@ (8009dd4 <USBD_SetConfig+0x150>)
 8009cd6:	781b      	ldrb	r3, [r3, #0]
 8009cd8:	4619      	mov	r1, r3
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f7fe ffe3 	bl	8008ca6 <USBD_SetClassConfig>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009ce4:	7bfb      	ldrb	r3, [r7, #15]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d008      	beq.n	8009cfc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009cea:	6839      	ldr	r1, [r7, #0]
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f000 f962 	bl	8009fb6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2202      	movs	r2, #2
 8009cf6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009cfa:	e065      	b.n	8009dc8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 fa31 	bl	800a164 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2203      	movs	r2, #3
 8009d06:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009d0a:	e05d      	b.n	8009dc8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009d0c:	6878      	ldr	r0, [r7, #4]
 8009d0e:	f000 fa29 	bl	800a164 <USBD_CtlSendStatus>
      break;
 8009d12:	e059      	b.n	8009dc8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009d14:	4b2f      	ldr	r3, [pc, #188]	@ (8009dd4 <USBD_SetConfig+0x150>)
 8009d16:	781b      	ldrb	r3, [r3, #0]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d112      	bne.n	8009d42 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2202      	movs	r2, #2
 8009d20:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009d24:	4b2b      	ldr	r3, [pc, #172]	@ (8009dd4 <USBD_SetConfig+0x150>)
 8009d26:	781b      	ldrb	r3, [r3, #0]
 8009d28:	461a      	mov	r2, r3
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009d2e:	4b29      	ldr	r3, [pc, #164]	@ (8009dd4 <USBD_SetConfig+0x150>)
 8009d30:	781b      	ldrb	r3, [r3, #0]
 8009d32:	4619      	mov	r1, r3
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f7fe ffd2 	bl	8008cde <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f000 fa12 	bl	800a164 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009d40:	e042      	b.n	8009dc8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009d42:	4b24      	ldr	r3, [pc, #144]	@ (8009dd4 <USBD_SetConfig+0x150>)
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	461a      	mov	r2, r3
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d02a      	beq.n	8009da6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	685b      	ldr	r3, [r3, #4]
 8009d54:	b2db      	uxtb	r3, r3
 8009d56:	4619      	mov	r1, r3
 8009d58:	6878      	ldr	r0, [r7, #4]
 8009d5a:	f7fe ffc0 	bl	8008cde <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009d5e:	4b1d      	ldr	r3, [pc, #116]	@ (8009dd4 <USBD_SetConfig+0x150>)
 8009d60:	781b      	ldrb	r3, [r3, #0]
 8009d62:	461a      	mov	r2, r3
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009d68:	4b1a      	ldr	r3, [pc, #104]	@ (8009dd4 <USBD_SetConfig+0x150>)
 8009d6a:	781b      	ldrb	r3, [r3, #0]
 8009d6c:	4619      	mov	r1, r3
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f7fe ff99 	bl	8008ca6 <USBD_SetClassConfig>
 8009d74:	4603      	mov	r3, r0
 8009d76:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009d78:	7bfb      	ldrb	r3, [r7, #15]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d00f      	beq.n	8009d9e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009d7e:	6839      	ldr	r1, [r7, #0]
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	f000 f918 	bl	8009fb6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	685b      	ldr	r3, [r3, #4]
 8009d8a:	b2db      	uxtb	r3, r3
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f7fe ffa5 	bl	8008cde <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2202      	movs	r2, #2
 8009d98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009d9c:	e014      	b.n	8009dc8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f000 f9e0 	bl	800a164 <USBD_CtlSendStatus>
      break;
 8009da4:	e010      	b.n	8009dc8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 f9dc 	bl	800a164 <USBD_CtlSendStatus>
      break;
 8009dac:	e00c      	b.n	8009dc8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009dae:	6839      	ldr	r1, [r7, #0]
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 f900 	bl	8009fb6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009db6:	4b07      	ldr	r3, [pc, #28]	@ (8009dd4 <USBD_SetConfig+0x150>)
 8009db8:	781b      	ldrb	r3, [r3, #0]
 8009dba:	4619      	mov	r1, r3
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f7fe ff8e 	bl	8008cde <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009dc2:	2303      	movs	r3, #3
 8009dc4:	73fb      	strb	r3, [r7, #15]
      break;
 8009dc6:	bf00      	nop
  }

  return ret;
 8009dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3710      	adds	r7, #16
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	200179f0 	.word	0x200179f0

08009dd8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b082      	sub	sp, #8
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
 8009de0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	88db      	ldrh	r3, [r3, #6]
 8009de6:	2b01      	cmp	r3, #1
 8009de8:	d004      	beq.n	8009df4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009dea:	6839      	ldr	r1, [r7, #0]
 8009dec:	6878      	ldr	r0, [r7, #4]
 8009dee:	f000 f8e2 	bl	8009fb6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009df2:	e023      	b.n	8009e3c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dfa:	b2db      	uxtb	r3, r3
 8009dfc:	2b02      	cmp	r3, #2
 8009dfe:	dc02      	bgt.n	8009e06 <USBD_GetConfig+0x2e>
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	dc03      	bgt.n	8009e0c <USBD_GetConfig+0x34>
 8009e04:	e015      	b.n	8009e32 <USBD_GetConfig+0x5a>
 8009e06:	2b03      	cmp	r3, #3
 8009e08:	d00b      	beq.n	8009e22 <USBD_GetConfig+0x4a>
 8009e0a:	e012      	b.n	8009e32 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2200      	movs	r2, #0
 8009e10:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	3308      	adds	r3, #8
 8009e16:	2201      	movs	r2, #1
 8009e18:	4619      	mov	r1, r3
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	f000 f948 	bl	800a0b0 <USBD_CtlSendData>
        break;
 8009e20:	e00c      	b.n	8009e3c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	3304      	adds	r3, #4
 8009e26:	2201      	movs	r2, #1
 8009e28:	4619      	mov	r1, r3
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 f940 	bl	800a0b0 <USBD_CtlSendData>
        break;
 8009e30:	e004      	b.n	8009e3c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009e32:	6839      	ldr	r1, [r7, #0]
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f000 f8be 	bl	8009fb6 <USBD_CtlError>
        break;
 8009e3a:	bf00      	nop
}
 8009e3c:	bf00      	nop
 8009e3e:	3708      	adds	r7, #8
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}

08009e44 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b082      	sub	sp, #8
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
 8009e4c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	3b01      	subs	r3, #1
 8009e58:	2b02      	cmp	r3, #2
 8009e5a:	d81e      	bhi.n	8009e9a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	88db      	ldrh	r3, [r3, #6]
 8009e60:	2b02      	cmp	r3, #2
 8009e62:	d004      	beq.n	8009e6e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009e64:	6839      	ldr	r1, [r7, #0]
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 f8a5 	bl	8009fb6 <USBD_CtlError>
        break;
 8009e6c:	e01a      	b.n	8009ea4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2201      	movs	r2, #1
 8009e72:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d005      	beq.n	8009e8a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	f043 0202 	orr.w	r2, r3, #2
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	330c      	adds	r3, #12
 8009e8e:	2202      	movs	r2, #2
 8009e90:	4619      	mov	r1, r3
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f000 f90c 	bl	800a0b0 <USBD_CtlSendData>
      break;
 8009e98:	e004      	b.n	8009ea4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009e9a:	6839      	ldr	r1, [r7, #0]
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f000 f88a 	bl	8009fb6 <USBD_CtlError>
      break;
 8009ea2:	bf00      	nop
  }
}
 8009ea4:	bf00      	nop
 8009ea6:	3708      	adds	r7, #8
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b082      	sub	sp, #8
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
 8009eb4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	885b      	ldrh	r3, [r3, #2]
 8009eba:	2b01      	cmp	r3, #1
 8009ebc:	d107      	bne.n	8009ece <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2201      	movs	r2, #1
 8009ec2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	f000 f94c 	bl	800a164 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009ecc:	e013      	b.n	8009ef6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	885b      	ldrh	r3, [r3, #2]
 8009ed2:	2b02      	cmp	r3, #2
 8009ed4:	d10b      	bne.n	8009eee <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	889b      	ldrh	r3, [r3, #4]
 8009eda:	0a1b      	lsrs	r3, r3, #8
 8009edc:	b29b      	uxth	r3, r3
 8009ede:	b2da      	uxtb	r2, r3
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f000 f93c 	bl	800a164 <USBD_CtlSendStatus>
}
 8009eec:	e003      	b.n	8009ef6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009eee:	6839      	ldr	r1, [r7, #0]
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f000 f860 	bl	8009fb6 <USBD_CtlError>
}
 8009ef6:	bf00      	nop
 8009ef8:	3708      	adds	r7, #8
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}

08009efe <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009efe:	b580      	push	{r7, lr}
 8009f00:	b082      	sub	sp, #8
 8009f02:	af00      	add	r7, sp, #0
 8009f04:	6078      	str	r0, [r7, #4]
 8009f06:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f0e:	b2db      	uxtb	r3, r3
 8009f10:	3b01      	subs	r3, #1
 8009f12:	2b02      	cmp	r3, #2
 8009f14:	d80b      	bhi.n	8009f2e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	885b      	ldrh	r3, [r3, #2]
 8009f1a:	2b01      	cmp	r3, #1
 8009f1c:	d10c      	bne.n	8009f38 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2200      	movs	r2, #0
 8009f22:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f000 f91c 	bl	800a164 <USBD_CtlSendStatus>
      }
      break;
 8009f2c:	e004      	b.n	8009f38 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009f2e:	6839      	ldr	r1, [r7, #0]
 8009f30:	6878      	ldr	r0, [r7, #4]
 8009f32:	f000 f840 	bl	8009fb6 <USBD_CtlError>
      break;
 8009f36:	e000      	b.n	8009f3a <USBD_ClrFeature+0x3c>
      break;
 8009f38:	bf00      	nop
  }
}
 8009f3a:	bf00      	nop
 8009f3c:	3708      	adds	r7, #8
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}

08009f42 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009f42:	b580      	push	{r7, lr}
 8009f44:	b084      	sub	sp, #16
 8009f46:	af00      	add	r7, sp, #0
 8009f48:	6078      	str	r0, [r7, #4]
 8009f4a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	781a      	ldrb	r2, [r3, #0]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	3301      	adds	r3, #1
 8009f5c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	781a      	ldrb	r2, [r3, #0]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	3301      	adds	r3, #1
 8009f6a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009f6c:	68f8      	ldr	r0, [r7, #12]
 8009f6e:	f7ff fa40 	bl	80093f2 <SWAPBYTE>
 8009f72:	4603      	mov	r3, r0
 8009f74:	461a      	mov	r2, r3
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	3301      	adds	r3, #1
 8009f7e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	3301      	adds	r3, #1
 8009f84:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009f86:	68f8      	ldr	r0, [r7, #12]
 8009f88:	f7ff fa33 	bl	80093f2 <SWAPBYTE>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	461a      	mov	r2, r3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	3301      	adds	r3, #1
 8009f98:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	3301      	adds	r3, #1
 8009f9e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009fa0:	68f8      	ldr	r0, [r7, #12]
 8009fa2:	f7ff fa26 	bl	80093f2 <SWAPBYTE>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	461a      	mov	r2, r3
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	80da      	strh	r2, [r3, #6]
}
 8009fae:	bf00      	nop
 8009fb0:	3710      	adds	r7, #16
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}

08009fb6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fb6:	b580      	push	{r7, lr}
 8009fb8:	b082      	sub	sp, #8
 8009fba:	af00      	add	r7, sp, #0
 8009fbc:	6078      	str	r0, [r7, #4]
 8009fbe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009fc0:	2180      	movs	r1, #128	@ 0x80
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 fcd4 	bl	800a970 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009fc8:	2100      	movs	r1, #0
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 fcd0 	bl	800a970 <USBD_LL_StallEP>
}
 8009fd0:	bf00      	nop
 8009fd2:	3708      	adds	r7, #8
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}

08009fd8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b086      	sub	sp, #24
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	60f8      	str	r0, [r7, #12]
 8009fe0:	60b9      	str	r1, [r7, #8]
 8009fe2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d042      	beq.n	800a074 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009ff2:	6938      	ldr	r0, [r7, #16]
 8009ff4:	f000 f842 	bl	800a07c <USBD_GetLen>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	3301      	adds	r3, #1
 8009ffc:	005b      	lsls	r3, r3, #1
 8009ffe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a002:	d808      	bhi.n	800a016 <USBD_GetString+0x3e>
 800a004:	6938      	ldr	r0, [r7, #16]
 800a006:	f000 f839 	bl	800a07c <USBD_GetLen>
 800a00a:	4603      	mov	r3, r0
 800a00c:	3301      	adds	r3, #1
 800a00e:	b29b      	uxth	r3, r3
 800a010:	005b      	lsls	r3, r3, #1
 800a012:	b29a      	uxth	r2, r3
 800a014:	e001      	b.n	800a01a <USBD_GetString+0x42>
 800a016:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a01e:	7dfb      	ldrb	r3, [r7, #23]
 800a020:	68ba      	ldr	r2, [r7, #8]
 800a022:	4413      	add	r3, r2
 800a024:	687a      	ldr	r2, [r7, #4]
 800a026:	7812      	ldrb	r2, [r2, #0]
 800a028:	701a      	strb	r2, [r3, #0]
  idx++;
 800a02a:	7dfb      	ldrb	r3, [r7, #23]
 800a02c:	3301      	adds	r3, #1
 800a02e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a030:	7dfb      	ldrb	r3, [r7, #23]
 800a032:	68ba      	ldr	r2, [r7, #8]
 800a034:	4413      	add	r3, r2
 800a036:	2203      	movs	r2, #3
 800a038:	701a      	strb	r2, [r3, #0]
  idx++;
 800a03a:	7dfb      	ldrb	r3, [r7, #23]
 800a03c:	3301      	adds	r3, #1
 800a03e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a040:	e013      	b.n	800a06a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a042:	7dfb      	ldrb	r3, [r7, #23]
 800a044:	68ba      	ldr	r2, [r7, #8]
 800a046:	4413      	add	r3, r2
 800a048:	693a      	ldr	r2, [r7, #16]
 800a04a:	7812      	ldrb	r2, [r2, #0]
 800a04c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	3301      	adds	r3, #1
 800a052:	613b      	str	r3, [r7, #16]
    idx++;
 800a054:	7dfb      	ldrb	r3, [r7, #23]
 800a056:	3301      	adds	r3, #1
 800a058:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a05a:	7dfb      	ldrb	r3, [r7, #23]
 800a05c:	68ba      	ldr	r2, [r7, #8]
 800a05e:	4413      	add	r3, r2
 800a060:	2200      	movs	r2, #0
 800a062:	701a      	strb	r2, [r3, #0]
    idx++;
 800a064:	7dfb      	ldrb	r3, [r7, #23]
 800a066:	3301      	adds	r3, #1
 800a068:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a06a:	693b      	ldr	r3, [r7, #16]
 800a06c:	781b      	ldrb	r3, [r3, #0]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d1e7      	bne.n	800a042 <USBD_GetString+0x6a>
 800a072:	e000      	b.n	800a076 <USBD_GetString+0x9e>
    return;
 800a074:	bf00      	nop
  }
}
 800a076:	3718      	adds	r7, #24
 800a078:	46bd      	mov	sp, r7
 800a07a:	bd80      	pop	{r7, pc}

0800a07c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a07c:	b480      	push	{r7}
 800a07e:	b085      	sub	sp, #20
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a084:	2300      	movs	r3, #0
 800a086:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a08c:	e005      	b.n	800a09a <USBD_GetLen+0x1e>
  {
    len++;
 800a08e:	7bfb      	ldrb	r3, [r7, #15]
 800a090:	3301      	adds	r3, #1
 800a092:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	3301      	adds	r3, #1
 800a098:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	781b      	ldrb	r3, [r3, #0]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d1f5      	bne.n	800a08e <USBD_GetLen+0x12>
  }

  return len;
 800a0a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3714      	adds	r7, #20
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr

0800a0b0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b084      	sub	sp, #16
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	60f8      	str	r0, [r7, #12]
 800a0b8:	60b9      	str	r1, [r7, #8]
 800a0ba:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	2202      	movs	r2, #2
 800a0c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	687a      	ldr	r2, [r7, #4]
 800a0c8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	687a      	ldr	r2, [r7, #4]
 800a0ce:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	68ba      	ldr	r2, [r7, #8]
 800a0d4:	2100      	movs	r1, #0
 800a0d6:	68f8      	ldr	r0, [r7, #12]
 800a0d8:	f000 fcd3 	bl	800aa82 <USBD_LL_Transmit>

  return USBD_OK;
 800a0dc:	2300      	movs	r3, #0
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3710      	adds	r7, #16
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}

0800a0e6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a0e6:	b580      	push	{r7, lr}
 800a0e8:	b084      	sub	sp, #16
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	60f8      	str	r0, [r7, #12]
 800a0ee:	60b9      	str	r1, [r7, #8]
 800a0f0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	68ba      	ldr	r2, [r7, #8]
 800a0f6:	2100      	movs	r1, #0
 800a0f8:	68f8      	ldr	r0, [r7, #12]
 800a0fa:	f000 fcc2 	bl	800aa82 <USBD_LL_Transmit>

  return USBD_OK;
 800a0fe:	2300      	movs	r3, #0
}
 800a100:	4618      	mov	r0, r3
 800a102:	3710      	adds	r7, #16
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}

0800a108 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b084      	sub	sp, #16
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	60f8      	str	r0, [r7, #12]
 800a110:	60b9      	str	r1, [r7, #8]
 800a112:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	2203      	movs	r2, #3
 800a118:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	687a      	ldr	r2, [r7, #4]
 800a120:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	687a      	ldr	r2, [r7, #4]
 800a128:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	68ba      	ldr	r2, [r7, #8]
 800a130:	2100      	movs	r1, #0
 800a132:	68f8      	ldr	r0, [r7, #12]
 800a134:	f000 fcc6 	bl	800aac4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a138:	2300      	movs	r3, #0
}
 800a13a:	4618      	mov	r0, r3
 800a13c:	3710      	adds	r7, #16
 800a13e:	46bd      	mov	sp, r7
 800a140:	bd80      	pop	{r7, pc}

0800a142 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a142:	b580      	push	{r7, lr}
 800a144:	b084      	sub	sp, #16
 800a146:	af00      	add	r7, sp, #0
 800a148:	60f8      	str	r0, [r7, #12]
 800a14a:	60b9      	str	r1, [r7, #8]
 800a14c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	68ba      	ldr	r2, [r7, #8]
 800a152:	2100      	movs	r1, #0
 800a154:	68f8      	ldr	r0, [r7, #12]
 800a156:	f000 fcb5 	bl	800aac4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a15a:	2300      	movs	r3, #0
}
 800a15c:	4618      	mov	r0, r3
 800a15e:	3710      	adds	r7, #16
 800a160:	46bd      	mov	sp, r7
 800a162:	bd80      	pop	{r7, pc}

0800a164 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b082      	sub	sp, #8
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2204      	movs	r2, #4
 800a170:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a174:	2300      	movs	r3, #0
 800a176:	2200      	movs	r2, #0
 800a178:	2100      	movs	r1, #0
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f000 fc81 	bl	800aa82 <USBD_LL_Transmit>

  return USBD_OK;
 800a180:	2300      	movs	r3, #0
}
 800a182:	4618      	mov	r0, r3
 800a184:	3708      	adds	r7, #8
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}

0800a18a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a18a:	b580      	push	{r7, lr}
 800a18c:	b082      	sub	sp, #8
 800a18e:	af00      	add	r7, sp, #0
 800a190:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2205      	movs	r2, #5
 800a196:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a19a:	2300      	movs	r3, #0
 800a19c:	2200      	movs	r2, #0
 800a19e:	2100      	movs	r1, #0
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f000 fc8f 	bl	800aac4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a1a6:	2300      	movs	r3, #0
}
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	3708      	adds	r7, #8
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	bd80      	pop	{r7, pc}

0800a1b0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	4912      	ldr	r1, [pc, #72]	@ (800a200 <MX_USB_DEVICE_Init+0x50>)
 800a1b8:	4812      	ldr	r0, [pc, #72]	@ (800a204 <MX_USB_DEVICE_Init+0x54>)
 800a1ba:	f7fe fcf7 	bl	8008bac <USBD_Init>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d001      	beq.n	800a1c8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a1c4:	f7f7 fd6a 	bl	8001c9c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a1c8:	490f      	ldr	r1, [pc, #60]	@ (800a208 <MX_USB_DEVICE_Init+0x58>)
 800a1ca:	480e      	ldr	r0, [pc, #56]	@ (800a204 <MX_USB_DEVICE_Init+0x54>)
 800a1cc:	f7fe fd1e 	bl	8008c0c <USBD_RegisterClass>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d001      	beq.n	800a1da <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a1d6:	f7f7 fd61 	bl	8001c9c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a1da:	490c      	ldr	r1, [pc, #48]	@ (800a20c <MX_USB_DEVICE_Init+0x5c>)
 800a1dc:	4809      	ldr	r0, [pc, #36]	@ (800a204 <MX_USB_DEVICE_Init+0x54>)
 800a1de:	f7fe fc55 	bl	8008a8c <USBD_CDC_RegisterInterface>
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d001      	beq.n	800a1ec <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a1e8:	f7f7 fd58 	bl	8001c9c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a1ec:	4805      	ldr	r0, [pc, #20]	@ (800a204 <MX_USB_DEVICE_Init+0x54>)
 800a1ee:	f7fe fd43 	bl	8008c78 <USBD_Start>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d001      	beq.n	800a1fc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a1f8:	f7f7 fd50 	bl	8001c9c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a1fc:	bf00      	nop
 800a1fe:	bd80      	pop	{r7, pc}
 800a200:	200000b0 	.word	0x200000b0
 800a204:	200179f4 	.word	0x200179f4
 800a208:	2000001c 	.word	0x2000001c
 800a20c:	2000009c 	.word	0x2000009c

0800a210 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a214:	2200      	movs	r2, #0
 800a216:	4905      	ldr	r1, [pc, #20]	@ (800a22c <CDC_Init_FS+0x1c>)
 800a218:	4805      	ldr	r0, [pc, #20]	@ (800a230 <CDC_Init_FS+0x20>)
 800a21a:	f7fe fc51 	bl	8008ac0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a21e:	4905      	ldr	r1, [pc, #20]	@ (800a234 <CDC_Init_FS+0x24>)
 800a220:	4803      	ldr	r0, [pc, #12]	@ (800a230 <CDC_Init_FS+0x20>)
 800a222:	f7fe fc6f 	bl	8008b04 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a226:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a228:	4618      	mov	r0, r3
 800a22a:	bd80      	pop	{r7, pc}
 800a22c:	200184d0 	.word	0x200184d0
 800a230:	200179f4 	.word	0x200179f4
 800a234:	20017cd0 	.word	0x20017cd0

0800a238 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a238:	b480      	push	{r7}
 800a23a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a23c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a23e:	4618      	mov	r0, r3
 800a240:	46bd      	mov	sp, r7
 800a242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a246:	4770      	bx	lr

0800a248 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a248:	b480      	push	{r7}
 800a24a:	b083      	sub	sp, #12
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	4603      	mov	r3, r0
 800a250:	6039      	str	r1, [r7, #0]
 800a252:	71fb      	strb	r3, [r7, #7]
 800a254:	4613      	mov	r3, r2
 800a256:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a258:	79fb      	ldrb	r3, [r7, #7]
 800a25a:	2b23      	cmp	r3, #35	@ 0x23
 800a25c:	d84a      	bhi.n	800a2f4 <CDC_Control_FS+0xac>
 800a25e:	a201      	add	r2, pc, #4	@ (adr r2, 800a264 <CDC_Control_FS+0x1c>)
 800a260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a264:	0800a2f5 	.word	0x0800a2f5
 800a268:	0800a2f5 	.word	0x0800a2f5
 800a26c:	0800a2f5 	.word	0x0800a2f5
 800a270:	0800a2f5 	.word	0x0800a2f5
 800a274:	0800a2f5 	.word	0x0800a2f5
 800a278:	0800a2f5 	.word	0x0800a2f5
 800a27c:	0800a2f5 	.word	0x0800a2f5
 800a280:	0800a2f5 	.word	0x0800a2f5
 800a284:	0800a2f5 	.word	0x0800a2f5
 800a288:	0800a2f5 	.word	0x0800a2f5
 800a28c:	0800a2f5 	.word	0x0800a2f5
 800a290:	0800a2f5 	.word	0x0800a2f5
 800a294:	0800a2f5 	.word	0x0800a2f5
 800a298:	0800a2f5 	.word	0x0800a2f5
 800a29c:	0800a2f5 	.word	0x0800a2f5
 800a2a0:	0800a2f5 	.word	0x0800a2f5
 800a2a4:	0800a2f5 	.word	0x0800a2f5
 800a2a8:	0800a2f5 	.word	0x0800a2f5
 800a2ac:	0800a2f5 	.word	0x0800a2f5
 800a2b0:	0800a2f5 	.word	0x0800a2f5
 800a2b4:	0800a2f5 	.word	0x0800a2f5
 800a2b8:	0800a2f5 	.word	0x0800a2f5
 800a2bc:	0800a2f5 	.word	0x0800a2f5
 800a2c0:	0800a2f5 	.word	0x0800a2f5
 800a2c4:	0800a2f5 	.word	0x0800a2f5
 800a2c8:	0800a2f5 	.word	0x0800a2f5
 800a2cc:	0800a2f5 	.word	0x0800a2f5
 800a2d0:	0800a2f5 	.word	0x0800a2f5
 800a2d4:	0800a2f5 	.word	0x0800a2f5
 800a2d8:	0800a2f5 	.word	0x0800a2f5
 800a2dc:	0800a2f5 	.word	0x0800a2f5
 800a2e0:	0800a2f5 	.word	0x0800a2f5
 800a2e4:	0800a2f5 	.word	0x0800a2f5
 800a2e8:	0800a2f5 	.word	0x0800a2f5
 800a2ec:	0800a2f5 	.word	0x0800a2f5
 800a2f0:	0800a2f5 	.word	0x0800a2f5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a2f4:	bf00      	nop
  }

  return (USBD_OK);
 800a2f6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	370c      	adds	r7, #12
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr

0800a304 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b082      	sub	sp, #8
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a30e:	6879      	ldr	r1, [r7, #4]
 800a310:	4805      	ldr	r0, [pc, #20]	@ (800a328 <CDC_Receive_FS+0x24>)
 800a312:	f7fe fbf7 	bl	8008b04 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a316:	4804      	ldr	r0, [pc, #16]	@ (800a328 <CDC_Receive_FS+0x24>)
 800a318:	f7fe fc12 	bl	8008b40 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a31c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a31e:	4618      	mov	r0, r3
 800a320:	3708      	adds	r7, #8
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}
 800a326:	bf00      	nop
 800a328:	200179f4 	.word	0x200179f4

0800a32c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b087      	sub	sp, #28
 800a330:	af00      	add	r7, sp, #0
 800a332:	60f8      	str	r0, [r7, #12]
 800a334:	60b9      	str	r1, [r7, #8]
 800a336:	4613      	mov	r3, r2
 800a338:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a33a:	2300      	movs	r3, #0
 800a33c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a33e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a342:	4618      	mov	r0, r3
 800a344:	371c      	adds	r7, #28
 800a346:	46bd      	mov	sp, r7
 800a348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34c:	4770      	bx	lr
	...

0800a350 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a350:	b480      	push	{r7}
 800a352:	b083      	sub	sp, #12
 800a354:	af00      	add	r7, sp, #0
 800a356:	4603      	mov	r3, r0
 800a358:	6039      	str	r1, [r7, #0]
 800a35a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	2212      	movs	r2, #18
 800a360:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a362:	4b03      	ldr	r3, [pc, #12]	@ (800a370 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a364:	4618      	mov	r0, r3
 800a366:	370c      	adds	r7, #12
 800a368:	46bd      	mov	sp, r7
 800a36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36e:	4770      	bx	lr
 800a370:	200000cc 	.word	0x200000cc

0800a374 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a374:	b480      	push	{r7}
 800a376:	b083      	sub	sp, #12
 800a378:	af00      	add	r7, sp, #0
 800a37a:	4603      	mov	r3, r0
 800a37c:	6039      	str	r1, [r7, #0]
 800a37e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	2204      	movs	r2, #4
 800a384:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a386:	4b03      	ldr	r3, [pc, #12]	@ (800a394 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a388:	4618      	mov	r0, r3
 800a38a:	370c      	adds	r7, #12
 800a38c:	46bd      	mov	sp, r7
 800a38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a392:	4770      	bx	lr
 800a394:	200000e0 	.word	0x200000e0

0800a398 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b082      	sub	sp, #8
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	4603      	mov	r3, r0
 800a3a0:	6039      	str	r1, [r7, #0]
 800a3a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a3a4:	79fb      	ldrb	r3, [r7, #7]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d105      	bne.n	800a3b6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a3aa:	683a      	ldr	r2, [r7, #0]
 800a3ac:	4907      	ldr	r1, [pc, #28]	@ (800a3cc <USBD_FS_ProductStrDescriptor+0x34>)
 800a3ae:	4808      	ldr	r0, [pc, #32]	@ (800a3d0 <USBD_FS_ProductStrDescriptor+0x38>)
 800a3b0:	f7ff fe12 	bl	8009fd8 <USBD_GetString>
 800a3b4:	e004      	b.n	800a3c0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a3b6:	683a      	ldr	r2, [r7, #0]
 800a3b8:	4904      	ldr	r1, [pc, #16]	@ (800a3cc <USBD_FS_ProductStrDescriptor+0x34>)
 800a3ba:	4805      	ldr	r0, [pc, #20]	@ (800a3d0 <USBD_FS_ProductStrDescriptor+0x38>)
 800a3bc:	f7ff fe0c 	bl	8009fd8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a3c0:	4b02      	ldr	r3, [pc, #8]	@ (800a3cc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3708      	adds	r7, #8
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}
 800a3ca:	bf00      	nop
 800a3cc:	20018cd0 	.word	0x20018cd0
 800a3d0:	0800cbd4 	.word	0x0800cbd4

0800a3d4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b082      	sub	sp, #8
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	4603      	mov	r3, r0
 800a3dc:	6039      	str	r1, [r7, #0]
 800a3de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a3e0:	683a      	ldr	r2, [r7, #0]
 800a3e2:	4904      	ldr	r1, [pc, #16]	@ (800a3f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a3e4:	4804      	ldr	r0, [pc, #16]	@ (800a3f8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a3e6:	f7ff fdf7 	bl	8009fd8 <USBD_GetString>
  return USBD_StrDesc;
 800a3ea:	4b02      	ldr	r3, [pc, #8]	@ (800a3f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3708      	adds	r7, #8
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}
 800a3f4:	20018cd0 	.word	0x20018cd0
 800a3f8:	0800cbec 	.word	0x0800cbec

0800a3fc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b082      	sub	sp, #8
 800a400:	af00      	add	r7, sp, #0
 800a402:	4603      	mov	r3, r0
 800a404:	6039      	str	r1, [r7, #0]
 800a406:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	221a      	movs	r2, #26
 800a40c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a40e:	f000 f843 	bl	800a498 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a412:	4b02      	ldr	r3, [pc, #8]	@ (800a41c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a414:	4618      	mov	r0, r3
 800a416:	3708      	adds	r7, #8
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}
 800a41c:	200000e4 	.word	0x200000e4

0800a420 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b082      	sub	sp, #8
 800a424:	af00      	add	r7, sp, #0
 800a426:	4603      	mov	r3, r0
 800a428:	6039      	str	r1, [r7, #0]
 800a42a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a42c:	79fb      	ldrb	r3, [r7, #7]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d105      	bne.n	800a43e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a432:	683a      	ldr	r2, [r7, #0]
 800a434:	4907      	ldr	r1, [pc, #28]	@ (800a454 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a436:	4808      	ldr	r0, [pc, #32]	@ (800a458 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a438:	f7ff fdce 	bl	8009fd8 <USBD_GetString>
 800a43c:	e004      	b.n	800a448 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a43e:	683a      	ldr	r2, [r7, #0]
 800a440:	4904      	ldr	r1, [pc, #16]	@ (800a454 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a442:	4805      	ldr	r0, [pc, #20]	@ (800a458 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a444:	f7ff fdc8 	bl	8009fd8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a448:	4b02      	ldr	r3, [pc, #8]	@ (800a454 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a44a:	4618      	mov	r0, r3
 800a44c:	3708      	adds	r7, #8
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}
 800a452:	bf00      	nop
 800a454:	20018cd0 	.word	0x20018cd0
 800a458:	0800cc00 	.word	0x0800cc00

0800a45c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b082      	sub	sp, #8
 800a460:	af00      	add	r7, sp, #0
 800a462:	4603      	mov	r3, r0
 800a464:	6039      	str	r1, [r7, #0]
 800a466:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a468:	79fb      	ldrb	r3, [r7, #7]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d105      	bne.n	800a47a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a46e:	683a      	ldr	r2, [r7, #0]
 800a470:	4907      	ldr	r1, [pc, #28]	@ (800a490 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a472:	4808      	ldr	r0, [pc, #32]	@ (800a494 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a474:	f7ff fdb0 	bl	8009fd8 <USBD_GetString>
 800a478:	e004      	b.n	800a484 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a47a:	683a      	ldr	r2, [r7, #0]
 800a47c:	4904      	ldr	r1, [pc, #16]	@ (800a490 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a47e:	4805      	ldr	r0, [pc, #20]	@ (800a494 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a480:	f7ff fdaa 	bl	8009fd8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a484:	4b02      	ldr	r3, [pc, #8]	@ (800a490 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a486:	4618      	mov	r0, r3
 800a488:	3708      	adds	r7, #8
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
 800a48e:	bf00      	nop
 800a490:	20018cd0 	.word	0x20018cd0
 800a494:	0800cc0c 	.word	0x0800cc0c

0800a498 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b084      	sub	sp, #16
 800a49c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a49e:	4b0f      	ldr	r3, [pc, #60]	@ (800a4dc <Get_SerialNum+0x44>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a4a4:	4b0e      	ldr	r3, [pc, #56]	@ (800a4e0 <Get_SerialNum+0x48>)
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a4aa:	4b0e      	ldr	r3, [pc, #56]	@ (800a4e4 <Get_SerialNum+0x4c>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a4b0:	68fa      	ldr	r2, [r7, #12]
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	4413      	add	r3, r2
 800a4b6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d009      	beq.n	800a4d2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a4be:	2208      	movs	r2, #8
 800a4c0:	4909      	ldr	r1, [pc, #36]	@ (800a4e8 <Get_SerialNum+0x50>)
 800a4c2:	68f8      	ldr	r0, [r7, #12]
 800a4c4:	f000 f814 	bl	800a4f0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a4c8:	2204      	movs	r2, #4
 800a4ca:	4908      	ldr	r1, [pc, #32]	@ (800a4ec <Get_SerialNum+0x54>)
 800a4cc:	68b8      	ldr	r0, [r7, #8]
 800a4ce:	f000 f80f 	bl	800a4f0 <IntToUnicode>
  }
}
 800a4d2:	bf00      	nop
 800a4d4:	3710      	adds	r7, #16
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}
 800a4da:	bf00      	nop
 800a4dc:	1fff7a10 	.word	0x1fff7a10
 800a4e0:	1fff7a14 	.word	0x1fff7a14
 800a4e4:	1fff7a18 	.word	0x1fff7a18
 800a4e8:	200000e6 	.word	0x200000e6
 800a4ec:	200000f6 	.word	0x200000f6

0800a4f0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a4f0:	b480      	push	{r7}
 800a4f2:	b087      	sub	sp, #28
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	60f8      	str	r0, [r7, #12]
 800a4f8:	60b9      	str	r1, [r7, #8]
 800a4fa:	4613      	mov	r3, r2
 800a4fc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a4fe:	2300      	movs	r3, #0
 800a500:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a502:	2300      	movs	r3, #0
 800a504:	75fb      	strb	r3, [r7, #23]
 800a506:	e027      	b.n	800a558 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	0f1b      	lsrs	r3, r3, #28
 800a50c:	2b09      	cmp	r3, #9
 800a50e:	d80b      	bhi.n	800a528 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	0f1b      	lsrs	r3, r3, #28
 800a514:	b2da      	uxtb	r2, r3
 800a516:	7dfb      	ldrb	r3, [r7, #23]
 800a518:	005b      	lsls	r3, r3, #1
 800a51a:	4619      	mov	r1, r3
 800a51c:	68bb      	ldr	r3, [r7, #8]
 800a51e:	440b      	add	r3, r1
 800a520:	3230      	adds	r2, #48	@ 0x30
 800a522:	b2d2      	uxtb	r2, r2
 800a524:	701a      	strb	r2, [r3, #0]
 800a526:	e00a      	b.n	800a53e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	0f1b      	lsrs	r3, r3, #28
 800a52c:	b2da      	uxtb	r2, r3
 800a52e:	7dfb      	ldrb	r3, [r7, #23]
 800a530:	005b      	lsls	r3, r3, #1
 800a532:	4619      	mov	r1, r3
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	440b      	add	r3, r1
 800a538:	3237      	adds	r2, #55	@ 0x37
 800a53a:	b2d2      	uxtb	r2, r2
 800a53c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	011b      	lsls	r3, r3, #4
 800a542:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a544:	7dfb      	ldrb	r3, [r7, #23]
 800a546:	005b      	lsls	r3, r3, #1
 800a548:	3301      	adds	r3, #1
 800a54a:	68ba      	ldr	r2, [r7, #8]
 800a54c:	4413      	add	r3, r2
 800a54e:	2200      	movs	r2, #0
 800a550:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a552:	7dfb      	ldrb	r3, [r7, #23]
 800a554:	3301      	adds	r3, #1
 800a556:	75fb      	strb	r3, [r7, #23]
 800a558:	7dfa      	ldrb	r2, [r7, #23]
 800a55a:	79fb      	ldrb	r3, [r7, #7]
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d3d3      	bcc.n	800a508 <IntToUnicode+0x18>
  }
}
 800a560:	bf00      	nop
 800a562:	bf00      	nop
 800a564:	371c      	adds	r7, #28
 800a566:	46bd      	mov	sp, r7
 800a568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56c:	4770      	bx	lr
	...

0800a570 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b08a      	sub	sp, #40	@ 0x28
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a578:	f107 0314 	add.w	r3, r7, #20
 800a57c:	2200      	movs	r2, #0
 800a57e:	601a      	str	r2, [r3, #0]
 800a580:	605a      	str	r2, [r3, #4]
 800a582:	609a      	str	r2, [r3, #8]
 800a584:	60da      	str	r2, [r3, #12]
 800a586:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a590:	d147      	bne.n	800a622 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a592:	2300      	movs	r3, #0
 800a594:	613b      	str	r3, [r7, #16]
 800a596:	4b25      	ldr	r3, [pc, #148]	@ (800a62c <HAL_PCD_MspInit+0xbc>)
 800a598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a59a:	4a24      	ldr	r2, [pc, #144]	@ (800a62c <HAL_PCD_MspInit+0xbc>)
 800a59c:	f043 0301 	orr.w	r3, r3, #1
 800a5a0:	6313      	str	r3, [r2, #48]	@ 0x30
 800a5a2:	4b22      	ldr	r3, [pc, #136]	@ (800a62c <HAL_PCD_MspInit+0xbc>)
 800a5a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5a6:	f003 0301 	and.w	r3, r3, #1
 800a5aa:	613b      	str	r3, [r7, #16]
 800a5ac:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a5ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a5b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a5bc:	f107 0314 	add.w	r3, r7, #20
 800a5c0:	4619      	mov	r1, r3
 800a5c2:	481b      	ldr	r0, [pc, #108]	@ (800a630 <HAL_PCD_MspInit+0xc0>)
 800a5c4:	f7f8 fb14 	bl	8002bf0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a5c8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a5cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5ce:	2302      	movs	r3, #2
 800a5d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a5da:	230a      	movs	r3, #10
 800a5dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a5de:	f107 0314 	add.w	r3, r7, #20
 800a5e2:	4619      	mov	r1, r3
 800a5e4:	4812      	ldr	r0, [pc, #72]	@ (800a630 <HAL_PCD_MspInit+0xc0>)
 800a5e6:	f7f8 fb03 	bl	8002bf0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a5ea:	4b10      	ldr	r3, [pc, #64]	@ (800a62c <HAL_PCD_MspInit+0xbc>)
 800a5ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5ee:	4a0f      	ldr	r2, [pc, #60]	@ (800a62c <HAL_PCD_MspInit+0xbc>)
 800a5f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5f4:	6353      	str	r3, [r2, #52]	@ 0x34
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	60fb      	str	r3, [r7, #12]
 800a5fa:	4b0c      	ldr	r3, [pc, #48]	@ (800a62c <HAL_PCD_MspInit+0xbc>)
 800a5fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5fe:	4a0b      	ldr	r2, [pc, #44]	@ (800a62c <HAL_PCD_MspInit+0xbc>)
 800a600:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a604:	6453      	str	r3, [r2, #68]	@ 0x44
 800a606:	4b09      	ldr	r3, [pc, #36]	@ (800a62c <HAL_PCD_MspInit+0xbc>)
 800a608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a60a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a60e:	60fb      	str	r3, [r7, #12]
 800a610:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a612:	2200      	movs	r2, #0
 800a614:	2100      	movs	r1, #0
 800a616:	2043      	movs	r0, #67	@ 0x43
 800a618:	f7f7 ff43 	bl	80024a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a61c:	2043      	movs	r0, #67	@ 0x43
 800a61e:	f7f7 ff5c 	bl	80024da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a622:	bf00      	nop
 800a624:	3728      	adds	r7, #40	@ 0x28
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}
 800a62a:	bf00      	nop
 800a62c:	40023800 	.word	0x40023800
 800a630:	40020000 	.word	0x40020000

0800a634 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b082      	sub	sp, #8
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a648:	4619      	mov	r1, r3
 800a64a:	4610      	mov	r0, r2
 800a64c:	f7fe fb61 	bl	8008d12 <USBD_LL_SetupStage>
}
 800a650:	bf00      	nop
 800a652:	3708      	adds	r7, #8
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}

0800a658 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
 800a660:	460b      	mov	r3, r1
 800a662:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a66a:	78fa      	ldrb	r2, [r7, #3]
 800a66c:	6879      	ldr	r1, [r7, #4]
 800a66e:	4613      	mov	r3, r2
 800a670:	00db      	lsls	r3, r3, #3
 800a672:	4413      	add	r3, r2
 800a674:	009b      	lsls	r3, r3, #2
 800a676:	440b      	add	r3, r1
 800a678:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a67c:	681a      	ldr	r2, [r3, #0]
 800a67e:	78fb      	ldrb	r3, [r7, #3]
 800a680:	4619      	mov	r1, r3
 800a682:	f7fe fb9b 	bl	8008dbc <USBD_LL_DataOutStage>
}
 800a686:	bf00      	nop
 800a688:	3708      	adds	r7, #8
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}

0800a68e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a68e:	b580      	push	{r7, lr}
 800a690:	b082      	sub	sp, #8
 800a692:	af00      	add	r7, sp, #0
 800a694:	6078      	str	r0, [r7, #4]
 800a696:	460b      	mov	r3, r1
 800a698:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a6a0:	78fa      	ldrb	r2, [r7, #3]
 800a6a2:	6879      	ldr	r1, [r7, #4]
 800a6a4:	4613      	mov	r3, r2
 800a6a6:	00db      	lsls	r3, r3, #3
 800a6a8:	4413      	add	r3, r2
 800a6aa:	009b      	lsls	r3, r3, #2
 800a6ac:	440b      	add	r3, r1
 800a6ae:	3320      	adds	r3, #32
 800a6b0:	681a      	ldr	r2, [r3, #0]
 800a6b2:	78fb      	ldrb	r3, [r7, #3]
 800a6b4:	4619      	mov	r1, r3
 800a6b6:	f7fe fc34 	bl	8008f22 <USBD_LL_DataInStage>
}
 800a6ba:	bf00      	nop
 800a6bc:	3708      	adds	r7, #8
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}

0800a6c2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6c2:	b580      	push	{r7, lr}
 800a6c4:	b082      	sub	sp, #8
 800a6c6:	af00      	add	r7, sp, #0
 800a6c8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f7fe fd6e 	bl	80091b2 <USBD_LL_SOF>
}
 800a6d6:	bf00      	nop
 800a6d8:	3708      	adds	r7, #8
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}

0800a6de <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6de:	b580      	push	{r7, lr}
 800a6e0:	b084      	sub	sp, #16
 800a6e2:	af00      	add	r7, sp, #0
 800a6e4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a6e6:	2301      	movs	r3, #1
 800a6e8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	79db      	ldrb	r3, [r3, #7]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d102      	bne.n	800a6f8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	73fb      	strb	r3, [r7, #15]
 800a6f6:	e008      	b.n	800a70a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	79db      	ldrb	r3, [r3, #7]
 800a6fc:	2b02      	cmp	r3, #2
 800a6fe:	d102      	bne.n	800a706 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a700:	2301      	movs	r3, #1
 800a702:	73fb      	strb	r3, [r7, #15]
 800a704:	e001      	b.n	800a70a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a706:	f7f7 fac9 	bl	8001c9c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a710:	7bfa      	ldrb	r2, [r7, #15]
 800a712:	4611      	mov	r1, r2
 800a714:	4618      	mov	r0, r3
 800a716:	f7fe fd08 	bl	800912a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a720:	4618      	mov	r0, r3
 800a722:	f7fe fcb0 	bl	8009086 <USBD_LL_Reset>
}
 800a726:	bf00      	nop
 800a728:	3710      	adds	r7, #16
 800a72a:	46bd      	mov	sp, r7
 800a72c:	bd80      	pop	{r7, pc}
	...

0800a730 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b082      	sub	sp, #8
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a73e:	4618      	mov	r0, r3
 800a740:	f7fe fd03 	bl	800914a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	6812      	ldr	r2, [r2, #0]
 800a752:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a756:	f043 0301 	orr.w	r3, r3, #1
 800a75a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	7adb      	ldrb	r3, [r3, #11]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d005      	beq.n	800a770 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a764:	4b04      	ldr	r3, [pc, #16]	@ (800a778 <HAL_PCD_SuspendCallback+0x48>)
 800a766:	691b      	ldr	r3, [r3, #16]
 800a768:	4a03      	ldr	r2, [pc, #12]	@ (800a778 <HAL_PCD_SuspendCallback+0x48>)
 800a76a:	f043 0306 	orr.w	r3, r3, #6
 800a76e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a770:	bf00      	nop
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}
 800a778:	e000ed00 	.word	0xe000ed00

0800a77c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b082      	sub	sp, #8
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a78a:	4618      	mov	r0, r3
 800a78c:	f7fe fcf9 	bl	8009182 <USBD_LL_Resume>
}
 800a790:	bf00      	nop
 800a792:	3708      	adds	r7, #8
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}

0800a798 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b082      	sub	sp, #8
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
 800a7a0:	460b      	mov	r3, r1
 800a7a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7aa:	78fa      	ldrb	r2, [r7, #3]
 800a7ac:	4611      	mov	r1, r2
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f7fe fd51 	bl	8009256 <USBD_LL_IsoOUTIncomplete>
}
 800a7b4:	bf00      	nop
 800a7b6:	3708      	adds	r7, #8
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}

0800a7bc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b082      	sub	sp, #8
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
 800a7c4:	460b      	mov	r3, r1
 800a7c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7ce:	78fa      	ldrb	r2, [r7, #3]
 800a7d0:	4611      	mov	r1, r2
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f7fe fd0d 	bl	80091f2 <USBD_LL_IsoINIncomplete>
}
 800a7d8:	bf00      	nop
 800a7da:	3708      	adds	r7, #8
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	bd80      	pop	{r7, pc}

0800a7e0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b082      	sub	sp, #8
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f7fe fd63 	bl	80092ba <USBD_LL_DevConnected>
}
 800a7f4:	bf00      	nop
 800a7f6:	3708      	adds	r7, #8
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}

0800a7fc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a80a:	4618      	mov	r0, r3
 800a80c:	f7fe fd60 	bl	80092d0 <USBD_LL_DevDisconnected>
}
 800a810:	bf00      	nop
 800a812:	3708      	adds	r7, #8
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}

0800a818 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b082      	sub	sp, #8
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	781b      	ldrb	r3, [r3, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d13c      	bne.n	800a8a2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a828:	4a20      	ldr	r2, [pc, #128]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	4a1e      	ldr	r2, [pc, #120]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a834:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a838:	4b1c      	ldr	r3, [pc, #112]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a83a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a83e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a840:	4b1a      	ldr	r3, [pc, #104]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a842:	2204      	movs	r2, #4
 800a844:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a846:	4b19      	ldr	r3, [pc, #100]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a848:	2202      	movs	r2, #2
 800a84a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a84c:	4b17      	ldr	r3, [pc, #92]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a84e:	2200      	movs	r2, #0
 800a850:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a852:	4b16      	ldr	r3, [pc, #88]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a854:	2202      	movs	r2, #2
 800a856:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a858:	4b14      	ldr	r3, [pc, #80]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a85a:	2200      	movs	r2, #0
 800a85c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a85e:	4b13      	ldr	r3, [pc, #76]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a860:	2200      	movs	r2, #0
 800a862:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a864:	4b11      	ldr	r3, [pc, #68]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a866:	2200      	movs	r2, #0
 800a868:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800a86a:	4b10      	ldr	r3, [pc, #64]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a86c:	2201      	movs	r2, #1
 800a86e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a870:	4b0e      	ldr	r3, [pc, #56]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a872:	2200      	movs	r2, #0
 800a874:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a876:	480d      	ldr	r0, [pc, #52]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a878:	f7fa f91e 	bl	8004ab8 <HAL_PCD_Init>
 800a87c:	4603      	mov	r3, r0
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d001      	beq.n	800a886 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a882:	f7f7 fa0b 	bl	8001c9c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a886:	2180      	movs	r1, #128	@ 0x80
 800a888:	4808      	ldr	r0, [pc, #32]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a88a:	f7fb fb4a 	bl	8005f22 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a88e:	2240      	movs	r2, #64	@ 0x40
 800a890:	2100      	movs	r1, #0
 800a892:	4806      	ldr	r0, [pc, #24]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a894:	f7fb fafe 	bl	8005e94 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a898:	2280      	movs	r2, #128	@ 0x80
 800a89a:	2101      	movs	r1, #1
 800a89c:	4803      	ldr	r0, [pc, #12]	@ (800a8ac <USBD_LL_Init+0x94>)
 800a89e:	f7fb faf9 	bl	8005e94 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a8a2:	2300      	movs	r3, #0
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3708      	adds	r7, #8
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}
 800a8ac:	20018ed0 	.word	0x20018ed0

0800a8b0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b084      	sub	sp, #16
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f7fa fa05 	bl	8004cd6 <HAL_PCD_Start>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8d0:	7bfb      	ldrb	r3, [r7, #15]
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f000 f942 	bl	800ab5c <USBD_Get_USB_Status>
 800a8d8:	4603      	mov	r3, r0
 800a8da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	3710      	adds	r7, #16
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}

0800a8e6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a8e6:	b580      	push	{r7, lr}
 800a8e8:	b084      	sub	sp, #16
 800a8ea:	af00      	add	r7, sp, #0
 800a8ec:	6078      	str	r0, [r7, #4]
 800a8ee:	4608      	mov	r0, r1
 800a8f0:	4611      	mov	r1, r2
 800a8f2:	461a      	mov	r2, r3
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	70fb      	strb	r3, [r7, #3]
 800a8f8:	460b      	mov	r3, r1
 800a8fa:	70bb      	strb	r3, [r7, #2]
 800a8fc:	4613      	mov	r3, r2
 800a8fe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a900:	2300      	movs	r3, #0
 800a902:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a904:	2300      	movs	r3, #0
 800a906:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a90e:	78bb      	ldrb	r3, [r7, #2]
 800a910:	883a      	ldrh	r2, [r7, #0]
 800a912:	78f9      	ldrb	r1, [r7, #3]
 800a914:	f7fa fed9 	bl	80056ca <HAL_PCD_EP_Open>
 800a918:	4603      	mov	r3, r0
 800a91a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a91c:	7bfb      	ldrb	r3, [r7, #15]
 800a91e:	4618      	mov	r0, r3
 800a920:	f000 f91c 	bl	800ab5c <USBD_Get_USB_Status>
 800a924:	4603      	mov	r3, r0
 800a926:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a928:	7bbb      	ldrb	r3, [r7, #14]
}
 800a92a:	4618      	mov	r0, r3
 800a92c:	3710      	adds	r7, #16
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}

0800a932 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a932:	b580      	push	{r7, lr}
 800a934:	b084      	sub	sp, #16
 800a936:	af00      	add	r7, sp, #0
 800a938:	6078      	str	r0, [r7, #4]
 800a93a:	460b      	mov	r3, r1
 800a93c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a93e:	2300      	movs	r3, #0
 800a940:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a942:	2300      	movs	r3, #0
 800a944:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a94c:	78fa      	ldrb	r2, [r7, #3]
 800a94e:	4611      	mov	r1, r2
 800a950:	4618      	mov	r0, r3
 800a952:	f7fa ff24 	bl	800579e <HAL_PCD_EP_Close>
 800a956:	4603      	mov	r3, r0
 800a958:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a95a:	7bfb      	ldrb	r3, [r7, #15]
 800a95c:	4618      	mov	r0, r3
 800a95e:	f000 f8fd 	bl	800ab5c <USBD_Get_USB_Status>
 800a962:	4603      	mov	r3, r0
 800a964:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a966:	7bbb      	ldrb	r3, [r7, #14]
}
 800a968:	4618      	mov	r0, r3
 800a96a:	3710      	adds	r7, #16
 800a96c:	46bd      	mov	sp, r7
 800a96e:	bd80      	pop	{r7, pc}

0800a970 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
 800a978:	460b      	mov	r3, r1
 800a97a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a97c:	2300      	movs	r3, #0
 800a97e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a980:	2300      	movs	r3, #0
 800a982:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a98a:	78fa      	ldrb	r2, [r7, #3]
 800a98c:	4611      	mov	r1, r2
 800a98e:	4618      	mov	r0, r3
 800a990:	f7fa ffdc 	bl	800594c <HAL_PCD_EP_SetStall>
 800a994:	4603      	mov	r3, r0
 800a996:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a998:	7bfb      	ldrb	r3, [r7, #15]
 800a99a:	4618      	mov	r0, r3
 800a99c:	f000 f8de 	bl	800ab5c <USBD_Get_USB_Status>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	3710      	adds	r7, #16
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}

0800a9ae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a9ae:	b580      	push	{r7, lr}
 800a9b0:	b084      	sub	sp, #16
 800a9b2:	af00      	add	r7, sp, #0
 800a9b4:	6078      	str	r0, [r7, #4]
 800a9b6:	460b      	mov	r3, r1
 800a9b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9be:	2300      	movs	r3, #0
 800a9c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9c8:	78fa      	ldrb	r2, [r7, #3]
 800a9ca:	4611      	mov	r1, r2
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	f7fb f820 	bl	8005a12 <HAL_PCD_EP_ClrStall>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9d6:	7bfb      	ldrb	r3, [r7, #15]
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f000 f8bf 	bl	800ab5c <USBD_Get_USB_Status>
 800a9de:	4603      	mov	r3, r0
 800a9e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9e2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	3710      	adds	r7, #16
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	bd80      	pop	{r7, pc}

0800a9ec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	b085      	sub	sp, #20
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
 800a9f4:	460b      	mov	r3, r1
 800a9f6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9fe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aa00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	da0b      	bge.n	800aa20 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800aa08:	78fb      	ldrb	r3, [r7, #3]
 800aa0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa0e:	68f9      	ldr	r1, [r7, #12]
 800aa10:	4613      	mov	r3, r2
 800aa12:	00db      	lsls	r3, r3, #3
 800aa14:	4413      	add	r3, r2
 800aa16:	009b      	lsls	r3, r3, #2
 800aa18:	440b      	add	r3, r1
 800aa1a:	3316      	adds	r3, #22
 800aa1c:	781b      	ldrb	r3, [r3, #0]
 800aa1e:	e00b      	b.n	800aa38 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800aa20:	78fb      	ldrb	r3, [r7, #3]
 800aa22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa26:	68f9      	ldr	r1, [r7, #12]
 800aa28:	4613      	mov	r3, r2
 800aa2a:	00db      	lsls	r3, r3, #3
 800aa2c:	4413      	add	r3, r2
 800aa2e:	009b      	lsls	r3, r3, #2
 800aa30:	440b      	add	r3, r1
 800aa32:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800aa36:	781b      	ldrb	r3, [r3, #0]
  }
}
 800aa38:	4618      	mov	r0, r3
 800aa3a:	3714      	adds	r7, #20
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa42:	4770      	bx	lr

0800aa44 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b084      	sub	sp, #16
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	460b      	mov	r3, r1
 800aa4e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa50:	2300      	movs	r3, #0
 800aa52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa54:	2300      	movs	r3, #0
 800aa56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa5e:	78fa      	ldrb	r2, [r7, #3]
 800aa60:	4611      	mov	r1, r2
 800aa62:	4618      	mov	r0, r3
 800aa64:	f7fa fe0d 	bl	8005682 <HAL_PCD_SetAddress>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa6c:	7bfb      	ldrb	r3, [r7, #15]
 800aa6e:	4618      	mov	r0, r3
 800aa70:	f000 f874 	bl	800ab5c <USBD_Get_USB_Status>
 800aa74:	4603      	mov	r3, r0
 800aa76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa78:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	3710      	adds	r7, #16
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	bd80      	pop	{r7, pc}

0800aa82 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aa82:	b580      	push	{r7, lr}
 800aa84:	b086      	sub	sp, #24
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	60f8      	str	r0, [r7, #12]
 800aa8a:	607a      	str	r2, [r7, #4]
 800aa8c:	603b      	str	r3, [r7, #0]
 800aa8e:	460b      	mov	r3, r1
 800aa90:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa92:	2300      	movs	r3, #0
 800aa94:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa96:	2300      	movs	r3, #0
 800aa98:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aaa0:	7af9      	ldrb	r1, [r7, #11]
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	f7fa ff17 	bl	80058d8 <HAL_PCD_EP_Transmit>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aaae:	7dfb      	ldrb	r3, [r7, #23]
 800aab0:	4618      	mov	r0, r3
 800aab2:	f000 f853 	bl	800ab5c <USBD_Get_USB_Status>
 800aab6:	4603      	mov	r3, r0
 800aab8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aaba:	7dbb      	ldrb	r3, [r7, #22]
}
 800aabc:	4618      	mov	r0, r3
 800aabe:	3718      	adds	r7, #24
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd80      	pop	{r7, pc}

0800aac4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b086      	sub	sp, #24
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	60f8      	str	r0, [r7, #12]
 800aacc:	607a      	str	r2, [r7, #4]
 800aace:	603b      	str	r3, [r7, #0]
 800aad0:	460b      	mov	r3, r1
 800aad2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aad4:	2300      	movs	r3, #0
 800aad6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aad8:	2300      	movs	r3, #0
 800aada:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aae2:	7af9      	ldrb	r1, [r7, #11]
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	687a      	ldr	r2, [r7, #4]
 800aae8:	f7fa fea3 	bl	8005832 <HAL_PCD_EP_Receive>
 800aaec:	4603      	mov	r3, r0
 800aaee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aaf0:	7dfb      	ldrb	r3, [r7, #23]
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f000 f832 	bl	800ab5c <USBD_Get_USB_Status>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aafc:	7dbb      	ldrb	r3, [r7, #22]
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	3718      	adds	r7, #24
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bd80      	pop	{r7, pc}

0800ab06 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab06:	b580      	push	{r7, lr}
 800ab08:	b082      	sub	sp, #8
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	6078      	str	r0, [r7, #4]
 800ab0e:	460b      	mov	r3, r1
 800ab10:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab18:	78fa      	ldrb	r2, [r7, #3]
 800ab1a:	4611      	mov	r1, r2
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	f7fa fec3 	bl	80058a8 <HAL_PCD_EP_GetRxCount>
 800ab22:	4603      	mov	r3, r0
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	3708      	adds	r7, #8
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bd80      	pop	{r7, pc}

0800ab2c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ab2c:	b480      	push	{r7}
 800ab2e:	b083      	sub	sp, #12
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ab34:	4b03      	ldr	r3, [pc, #12]	@ (800ab44 <USBD_static_malloc+0x18>)
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	370c      	adds	r7, #12
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab40:	4770      	bx	lr
 800ab42:	bf00      	nop
 800ab44:	200193b4 	.word	0x200193b4

0800ab48 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b083      	sub	sp, #12
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]

}
 800ab50:	bf00      	nop
 800ab52:	370c      	adds	r7, #12
 800ab54:	46bd      	mov	sp, r7
 800ab56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5a:	4770      	bx	lr

0800ab5c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b085      	sub	sp, #20
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	4603      	mov	r3, r0
 800ab64:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab66:	2300      	movs	r3, #0
 800ab68:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ab6a:	79fb      	ldrb	r3, [r7, #7]
 800ab6c:	2b03      	cmp	r3, #3
 800ab6e:	d817      	bhi.n	800aba0 <USBD_Get_USB_Status+0x44>
 800ab70:	a201      	add	r2, pc, #4	@ (adr r2, 800ab78 <USBD_Get_USB_Status+0x1c>)
 800ab72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab76:	bf00      	nop
 800ab78:	0800ab89 	.word	0x0800ab89
 800ab7c:	0800ab8f 	.word	0x0800ab8f
 800ab80:	0800ab95 	.word	0x0800ab95
 800ab84:	0800ab9b 	.word	0x0800ab9b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	73fb      	strb	r3, [r7, #15]
    break;
 800ab8c:	e00b      	b.n	800aba6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ab8e:	2303      	movs	r3, #3
 800ab90:	73fb      	strb	r3, [r7, #15]
    break;
 800ab92:	e008      	b.n	800aba6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ab94:	2301      	movs	r3, #1
 800ab96:	73fb      	strb	r3, [r7, #15]
    break;
 800ab98:	e005      	b.n	800aba6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ab9a:	2303      	movs	r3, #3
 800ab9c:	73fb      	strb	r3, [r7, #15]
    break;
 800ab9e:	e002      	b.n	800aba6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800aba0:	2303      	movs	r3, #3
 800aba2:	73fb      	strb	r3, [r7, #15]
    break;
 800aba4:	bf00      	nop
  }
  return usb_status;
 800aba6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	3714      	adds	r7, #20
 800abac:	46bd      	mov	sp, r7
 800abae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb2:	4770      	bx	lr

0800abb4 <std>:
 800abb4:	2300      	movs	r3, #0
 800abb6:	b510      	push	{r4, lr}
 800abb8:	4604      	mov	r4, r0
 800abba:	e9c0 3300 	strd	r3, r3, [r0]
 800abbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abc2:	6083      	str	r3, [r0, #8]
 800abc4:	8181      	strh	r1, [r0, #12]
 800abc6:	6643      	str	r3, [r0, #100]	@ 0x64
 800abc8:	81c2      	strh	r2, [r0, #14]
 800abca:	6183      	str	r3, [r0, #24]
 800abcc:	4619      	mov	r1, r3
 800abce:	2208      	movs	r2, #8
 800abd0:	305c      	adds	r0, #92	@ 0x5c
 800abd2:	f000 f9f9 	bl	800afc8 <memset>
 800abd6:	4b0d      	ldr	r3, [pc, #52]	@ (800ac0c <std+0x58>)
 800abd8:	6263      	str	r3, [r4, #36]	@ 0x24
 800abda:	4b0d      	ldr	r3, [pc, #52]	@ (800ac10 <std+0x5c>)
 800abdc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800abde:	4b0d      	ldr	r3, [pc, #52]	@ (800ac14 <std+0x60>)
 800abe0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800abe2:	4b0d      	ldr	r3, [pc, #52]	@ (800ac18 <std+0x64>)
 800abe4:	6323      	str	r3, [r4, #48]	@ 0x30
 800abe6:	4b0d      	ldr	r3, [pc, #52]	@ (800ac1c <std+0x68>)
 800abe8:	6224      	str	r4, [r4, #32]
 800abea:	429c      	cmp	r4, r3
 800abec:	d006      	beq.n	800abfc <std+0x48>
 800abee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800abf2:	4294      	cmp	r4, r2
 800abf4:	d002      	beq.n	800abfc <std+0x48>
 800abf6:	33d0      	adds	r3, #208	@ 0xd0
 800abf8:	429c      	cmp	r4, r3
 800abfa:	d105      	bne.n	800ac08 <std+0x54>
 800abfc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac04:	f000 ba58 	b.w	800b0b8 <__retarget_lock_init_recursive>
 800ac08:	bd10      	pop	{r4, pc}
 800ac0a:	bf00      	nop
 800ac0c:	0800ae19 	.word	0x0800ae19
 800ac10:	0800ae3b 	.word	0x0800ae3b
 800ac14:	0800ae73 	.word	0x0800ae73
 800ac18:	0800ae97 	.word	0x0800ae97
 800ac1c:	200195d4 	.word	0x200195d4

0800ac20 <stdio_exit_handler>:
 800ac20:	4a02      	ldr	r2, [pc, #8]	@ (800ac2c <stdio_exit_handler+0xc>)
 800ac22:	4903      	ldr	r1, [pc, #12]	@ (800ac30 <stdio_exit_handler+0x10>)
 800ac24:	4803      	ldr	r0, [pc, #12]	@ (800ac34 <stdio_exit_handler+0x14>)
 800ac26:	f000 b869 	b.w	800acfc <_fwalk_sglue>
 800ac2a:	bf00      	nop
 800ac2c:	20000100 	.word	0x20000100
 800ac30:	0800b955 	.word	0x0800b955
 800ac34:	20000110 	.word	0x20000110

0800ac38 <cleanup_stdio>:
 800ac38:	6841      	ldr	r1, [r0, #4]
 800ac3a:	4b0c      	ldr	r3, [pc, #48]	@ (800ac6c <cleanup_stdio+0x34>)
 800ac3c:	4299      	cmp	r1, r3
 800ac3e:	b510      	push	{r4, lr}
 800ac40:	4604      	mov	r4, r0
 800ac42:	d001      	beq.n	800ac48 <cleanup_stdio+0x10>
 800ac44:	f000 fe86 	bl	800b954 <_fflush_r>
 800ac48:	68a1      	ldr	r1, [r4, #8]
 800ac4a:	4b09      	ldr	r3, [pc, #36]	@ (800ac70 <cleanup_stdio+0x38>)
 800ac4c:	4299      	cmp	r1, r3
 800ac4e:	d002      	beq.n	800ac56 <cleanup_stdio+0x1e>
 800ac50:	4620      	mov	r0, r4
 800ac52:	f000 fe7f 	bl	800b954 <_fflush_r>
 800ac56:	68e1      	ldr	r1, [r4, #12]
 800ac58:	4b06      	ldr	r3, [pc, #24]	@ (800ac74 <cleanup_stdio+0x3c>)
 800ac5a:	4299      	cmp	r1, r3
 800ac5c:	d004      	beq.n	800ac68 <cleanup_stdio+0x30>
 800ac5e:	4620      	mov	r0, r4
 800ac60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac64:	f000 be76 	b.w	800b954 <_fflush_r>
 800ac68:	bd10      	pop	{r4, pc}
 800ac6a:	bf00      	nop
 800ac6c:	200195d4 	.word	0x200195d4
 800ac70:	2001963c 	.word	0x2001963c
 800ac74:	200196a4 	.word	0x200196a4

0800ac78 <global_stdio_init.part.0>:
 800ac78:	b510      	push	{r4, lr}
 800ac7a:	4b0b      	ldr	r3, [pc, #44]	@ (800aca8 <global_stdio_init.part.0+0x30>)
 800ac7c:	4c0b      	ldr	r4, [pc, #44]	@ (800acac <global_stdio_init.part.0+0x34>)
 800ac7e:	4a0c      	ldr	r2, [pc, #48]	@ (800acb0 <global_stdio_init.part.0+0x38>)
 800ac80:	601a      	str	r2, [r3, #0]
 800ac82:	4620      	mov	r0, r4
 800ac84:	2200      	movs	r2, #0
 800ac86:	2104      	movs	r1, #4
 800ac88:	f7ff ff94 	bl	800abb4 <std>
 800ac8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ac90:	2201      	movs	r2, #1
 800ac92:	2109      	movs	r1, #9
 800ac94:	f7ff ff8e 	bl	800abb4 <std>
 800ac98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ac9c:	2202      	movs	r2, #2
 800ac9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aca2:	2112      	movs	r1, #18
 800aca4:	f7ff bf86 	b.w	800abb4 <std>
 800aca8:	2001970c 	.word	0x2001970c
 800acac:	200195d4 	.word	0x200195d4
 800acb0:	0800ac21 	.word	0x0800ac21

0800acb4 <__sfp_lock_acquire>:
 800acb4:	4801      	ldr	r0, [pc, #4]	@ (800acbc <__sfp_lock_acquire+0x8>)
 800acb6:	f000 ba00 	b.w	800b0ba <__retarget_lock_acquire_recursive>
 800acba:	bf00      	nop
 800acbc:	20019715 	.word	0x20019715

0800acc0 <__sfp_lock_release>:
 800acc0:	4801      	ldr	r0, [pc, #4]	@ (800acc8 <__sfp_lock_release+0x8>)
 800acc2:	f000 b9fb 	b.w	800b0bc <__retarget_lock_release_recursive>
 800acc6:	bf00      	nop
 800acc8:	20019715 	.word	0x20019715

0800accc <__sinit>:
 800accc:	b510      	push	{r4, lr}
 800acce:	4604      	mov	r4, r0
 800acd0:	f7ff fff0 	bl	800acb4 <__sfp_lock_acquire>
 800acd4:	6a23      	ldr	r3, [r4, #32]
 800acd6:	b11b      	cbz	r3, 800ace0 <__sinit+0x14>
 800acd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acdc:	f7ff bff0 	b.w	800acc0 <__sfp_lock_release>
 800ace0:	4b04      	ldr	r3, [pc, #16]	@ (800acf4 <__sinit+0x28>)
 800ace2:	6223      	str	r3, [r4, #32]
 800ace4:	4b04      	ldr	r3, [pc, #16]	@ (800acf8 <__sinit+0x2c>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d1f5      	bne.n	800acd8 <__sinit+0xc>
 800acec:	f7ff ffc4 	bl	800ac78 <global_stdio_init.part.0>
 800acf0:	e7f2      	b.n	800acd8 <__sinit+0xc>
 800acf2:	bf00      	nop
 800acf4:	0800ac39 	.word	0x0800ac39
 800acf8:	2001970c 	.word	0x2001970c

0800acfc <_fwalk_sglue>:
 800acfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad00:	4607      	mov	r7, r0
 800ad02:	4688      	mov	r8, r1
 800ad04:	4614      	mov	r4, r2
 800ad06:	2600      	movs	r6, #0
 800ad08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad0c:	f1b9 0901 	subs.w	r9, r9, #1
 800ad10:	d505      	bpl.n	800ad1e <_fwalk_sglue+0x22>
 800ad12:	6824      	ldr	r4, [r4, #0]
 800ad14:	2c00      	cmp	r4, #0
 800ad16:	d1f7      	bne.n	800ad08 <_fwalk_sglue+0xc>
 800ad18:	4630      	mov	r0, r6
 800ad1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad1e:	89ab      	ldrh	r3, [r5, #12]
 800ad20:	2b01      	cmp	r3, #1
 800ad22:	d907      	bls.n	800ad34 <_fwalk_sglue+0x38>
 800ad24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad28:	3301      	adds	r3, #1
 800ad2a:	d003      	beq.n	800ad34 <_fwalk_sglue+0x38>
 800ad2c:	4629      	mov	r1, r5
 800ad2e:	4638      	mov	r0, r7
 800ad30:	47c0      	blx	r8
 800ad32:	4306      	orrs	r6, r0
 800ad34:	3568      	adds	r5, #104	@ 0x68
 800ad36:	e7e9      	b.n	800ad0c <_fwalk_sglue+0x10>

0800ad38 <iprintf>:
 800ad38:	b40f      	push	{r0, r1, r2, r3}
 800ad3a:	b507      	push	{r0, r1, r2, lr}
 800ad3c:	4906      	ldr	r1, [pc, #24]	@ (800ad58 <iprintf+0x20>)
 800ad3e:	ab04      	add	r3, sp, #16
 800ad40:	6808      	ldr	r0, [r1, #0]
 800ad42:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad46:	6881      	ldr	r1, [r0, #8]
 800ad48:	9301      	str	r3, [sp, #4]
 800ad4a:	f000 fadb 	bl	800b304 <_vfiprintf_r>
 800ad4e:	b003      	add	sp, #12
 800ad50:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad54:	b004      	add	sp, #16
 800ad56:	4770      	bx	lr
 800ad58:	2000010c 	.word	0x2000010c

0800ad5c <_puts_r>:
 800ad5c:	6a03      	ldr	r3, [r0, #32]
 800ad5e:	b570      	push	{r4, r5, r6, lr}
 800ad60:	6884      	ldr	r4, [r0, #8]
 800ad62:	4605      	mov	r5, r0
 800ad64:	460e      	mov	r6, r1
 800ad66:	b90b      	cbnz	r3, 800ad6c <_puts_r+0x10>
 800ad68:	f7ff ffb0 	bl	800accc <__sinit>
 800ad6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ad6e:	07db      	lsls	r3, r3, #31
 800ad70:	d405      	bmi.n	800ad7e <_puts_r+0x22>
 800ad72:	89a3      	ldrh	r3, [r4, #12]
 800ad74:	0598      	lsls	r0, r3, #22
 800ad76:	d402      	bmi.n	800ad7e <_puts_r+0x22>
 800ad78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad7a:	f000 f99e 	bl	800b0ba <__retarget_lock_acquire_recursive>
 800ad7e:	89a3      	ldrh	r3, [r4, #12]
 800ad80:	0719      	lsls	r1, r3, #28
 800ad82:	d502      	bpl.n	800ad8a <_puts_r+0x2e>
 800ad84:	6923      	ldr	r3, [r4, #16]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d135      	bne.n	800adf6 <_puts_r+0x9a>
 800ad8a:	4621      	mov	r1, r4
 800ad8c:	4628      	mov	r0, r5
 800ad8e:	f000 f8c5 	bl	800af1c <__swsetup_r>
 800ad92:	b380      	cbz	r0, 800adf6 <_puts_r+0x9a>
 800ad94:	f04f 35ff 	mov.w	r5, #4294967295
 800ad98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ad9a:	07da      	lsls	r2, r3, #31
 800ad9c:	d405      	bmi.n	800adaa <_puts_r+0x4e>
 800ad9e:	89a3      	ldrh	r3, [r4, #12]
 800ada0:	059b      	lsls	r3, r3, #22
 800ada2:	d402      	bmi.n	800adaa <_puts_r+0x4e>
 800ada4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ada6:	f000 f989 	bl	800b0bc <__retarget_lock_release_recursive>
 800adaa:	4628      	mov	r0, r5
 800adac:	bd70      	pop	{r4, r5, r6, pc}
 800adae:	2b00      	cmp	r3, #0
 800adb0:	da04      	bge.n	800adbc <_puts_r+0x60>
 800adb2:	69a2      	ldr	r2, [r4, #24]
 800adb4:	429a      	cmp	r2, r3
 800adb6:	dc17      	bgt.n	800ade8 <_puts_r+0x8c>
 800adb8:	290a      	cmp	r1, #10
 800adba:	d015      	beq.n	800ade8 <_puts_r+0x8c>
 800adbc:	6823      	ldr	r3, [r4, #0]
 800adbe:	1c5a      	adds	r2, r3, #1
 800adc0:	6022      	str	r2, [r4, #0]
 800adc2:	7019      	strb	r1, [r3, #0]
 800adc4:	68a3      	ldr	r3, [r4, #8]
 800adc6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800adca:	3b01      	subs	r3, #1
 800adcc:	60a3      	str	r3, [r4, #8]
 800adce:	2900      	cmp	r1, #0
 800add0:	d1ed      	bne.n	800adae <_puts_r+0x52>
 800add2:	2b00      	cmp	r3, #0
 800add4:	da11      	bge.n	800adfa <_puts_r+0x9e>
 800add6:	4622      	mov	r2, r4
 800add8:	210a      	movs	r1, #10
 800adda:	4628      	mov	r0, r5
 800addc:	f000 f85f 	bl	800ae9e <__swbuf_r>
 800ade0:	3001      	adds	r0, #1
 800ade2:	d0d7      	beq.n	800ad94 <_puts_r+0x38>
 800ade4:	250a      	movs	r5, #10
 800ade6:	e7d7      	b.n	800ad98 <_puts_r+0x3c>
 800ade8:	4622      	mov	r2, r4
 800adea:	4628      	mov	r0, r5
 800adec:	f000 f857 	bl	800ae9e <__swbuf_r>
 800adf0:	3001      	adds	r0, #1
 800adf2:	d1e7      	bne.n	800adc4 <_puts_r+0x68>
 800adf4:	e7ce      	b.n	800ad94 <_puts_r+0x38>
 800adf6:	3e01      	subs	r6, #1
 800adf8:	e7e4      	b.n	800adc4 <_puts_r+0x68>
 800adfa:	6823      	ldr	r3, [r4, #0]
 800adfc:	1c5a      	adds	r2, r3, #1
 800adfe:	6022      	str	r2, [r4, #0]
 800ae00:	220a      	movs	r2, #10
 800ae02:	701a      	strb	r2, [r3, #0]
 800ae04:	e7ee      	b.n	800ade4 <_puts_r+0x88>
	...

0800ae08 <puts>:
 800ae08:	4b02      	ldr	r3, [pc, #8]	@ (800ae14 <puts+0xc>)
 800ae0a:	4601      	mov	r1, r0
 800ae0c:	6818      	ldr	r0, [r3, #0]
 800ae0e:	f7ff bfa5 	b.w	800ad5c <_puts_r>
 800ae12:	bf00      	nop
 800ae14:	2000010c 	.word	0x2000010c

0800ae18 <__sread>:
 800ae18:	b510      	push	{r4, lr}
 800ae1a:	460c      	mov	r4, r1
 800ae1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae20:	f000 f8fc 	bl	800b01c <_read_r>
 800ae24:	2800      	cmp	r0, #0
 800ae26:	bfab      	itete	ge
 800ae28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ae2a:	89a3      	ldrhlt	r3, [r4, #12]
 800ae2c:	181b      	addge	r3, r3, r0
 800ae2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ae32:	bfac      	ite	ge
 800ae34:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ae36:	81a3      	strhlt	r3, [r4, #12]
 800ae38:	bd10      	pop	{r4, pc}

0800ae3a <__swrite>:
 800ae3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae3e:	461f      	mov	r7, r3
 800ae40:	898b      	ldrh	r3, [r1, #12]
 800ae42:	05db      	lsls	r3, r3, #23
 800ae44:	4605      	mov	r5, r0
 800ae46:	460c      	mov	r4, r1
 800ae48:	4616      	mov	r6, r2
 800ae4a:	d505      	bpl.n	800ae58 <__swrite+0x1e>
 800ae4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae50:	2302      	movs	r3, #2
 800ae52:	2200      	movs	r2, #0
 800ae54:	f000 f8d0 	bl	800aff8 <_lseek_r>
 800ae58:	89a3      	ldrh	r3, [r4, #12]
 800ae5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ae62:	81a3      	strh	r3, [r4, #12]
 800ae64:	4632      	mov	r2, r6
 800ae66:	463b      	mov	r3, r7
 800ae68:	4628      	mov	r0, r5
 800ae6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae6e:	f000 b8e7 	b.w	800b040 <_write_r>

0800ae72 <__sseek>:
 800ae72:	b510      	push	{r4, lr}
 800ae74:	460c      	mov	r4, r1
 800ae76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae7a:	f000 f8bd 	bl	800aff8 <_lseek_r>
 800ae7e:	1c43      	adds	r3, r0, #1
 800ae80:	89a3      	ldrh	r3, [r4, #12]
 800ae82:	bf15      	itete	ne
 800ae84:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ae86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ae8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ae8e:	81a3      	strheq	r3, [r4, #12]
 800ae90:	bf18      	it	ne
 800ae92:	81a3      	strhne	r3, [r4, #12]
 800ae94:	bd10      	pop	{r4, pc}

0800ae96 <__sclose>:
 800ae96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae9a:	f000 b89d 	b.w	800afd8 <_close_r>

0800ae9e <__swbuf_r>:
 800ae9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aea0:	460e      	mov	r6, r1
 800aea2:	4614      	mov	r4, r2
 800aea4:	4605      	mov	r5, r0
 800aea6:	b118      	cbz	r0, 800aeb0 <__swbuf_r+0x12>
 800aea8:	6a03      	ldr	r3, [r0, #32]
 800aeaa:	b90b      	cbnz	r3, 800aeb0 <__swbuf_r+0x12>
 800aeac:	f7ff ff0e 	bl	800accc <__sinit>
 800aeb0:	69a3      	ldr	r3, [r4, #24]
 800aeb2:	60a3      	str	r3, [r4, #8]
 800aeb4:	89a3      	ldrh	r3, [r4, #12]
 800aeb6:	071a      	lsls	r2, r3, #28
 800aeb8:	d501      	bpl.n	800aebe <__swbuf_r+0x20>
 800aeba:	6923      	ldr	r3, [r4, #16]
 800aebc:	b943      	cbnz	r3, 800aed0 <__swbuf_r+0x32>
 800aebe:	4621      	mov	r1, r4
 800aec0:	4628      	mov	r0, r5
 800aec2:	f000 f82b 	bl	800af1c <__swsetup_r>
 800aec6:	b118      	cbz	r0, 800aed0 <__swbuf_r+0x32>
 800aec8:	f04f 37ff 	mov.w	r7, #4294967295
 800aecc:	4638      	mov	r0, r7
 800aece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aed0:	6823      	ldr	r3, [r4, #0]
 800aed2:	6922      	ldr	r2, [r4, #16]
 800aed4:	1a98      	subs	r0, r3, r2
 800aed6:	6963      	ldr	r3, [r4, #20]
 800aed8:	b2f6      	uxtb	r6, r6
 800aeda:	4283      	cmp	r3, r0
 800aedc:	4637      	mov	r7, r6
 800aede:	dc05      	bgt.n	800aeec <__swbuf_r+0x4e>
 800aee0:	4621      	mov	r1, r4
 800aee2:	4628      	mov	r0, r5
 800aee4:	f000 fd36 	bl	800b954 <_fflush_r>
 800aee8:	2800      	cmp	r0, #0
 800aeea:	d1ed      	bne.n	800aec8 <__swbuf_r+0x2a>
 800aeec:	68a3      	ldr	r3, [r4, #8]
 800aeee:	3b01      	subs	r3, #1
 800aef0:	60a3      	str	r3, [r4, #8]
 800aef2:	6823      	ldr	r3, [r4, #0]
 800aef4:	1c5a      	adds	r2, r3, #1
 800aef6:	6022      	str	r2, [r4, #0]
 800aef8:	701e      	strb	r6, [r3, #0]
 800aefa:	6962      	ldr	r2, [r4, #20]
 800aefc:	1c43      	adds	r3, r0, #1
 800aefe:	429a      	cmp	r2, r3
 800af00:	d004      	beq.n	800af0c <__swbuf_r+0x6e>
 800af02:	89a3      	ldrh	r3, [r4, #12]
 800af04:	07db      	lsls	r3, r3, #31
 800af06:	d5e1      	bpl.n	800aecc <__swbuf_r+0x2e>
 800af08:	2e0a      	cmp	r6, #10
 800af0a:	d1df      	bne.n	800aecc <__swbuf_r+0x2e>
 800af0c:	4621      	mov	r1, r4
 800af0e:	4628      	mov	r0, r5
 800af10:	f000 fd20 	bl	800b954 <_fflush_r>
 800af14:	2800      	cmp	r0, #0
 800af16:	d0d9      	beq.n	800aecc <__swbuf_r+0x2e>
 800af18:	e7d6      	b.n	800aec8 <__swbuf_r+0x2a>
	...

0800af1c <__swsetup_r>:
 800af1c:	b538      	push	{r3, r4, r5, lr}
 800af1e:	4b29      	ldr	r3, [pc, #164]	@ (800afc4 <__swsetup_r+0xa8>)
 800af20:	4605      	mov	r5, r0
 800af22:	6818      	ldr	r0, [r3, #0]
 800af24:	460c      	mov	r4, r1
 800af26:	b118      	cbz	r0, 800af30 <__swsetup_r+0x14>
 800af28:	6a03      	ldr	r3, [r0, #32]
 800af2a:	b90b      	cbnz	r3, 800af30 <__swsetup_r+0x14>
 800af2c:	f7ff fece 	bl	800accc <__sinit>
 800af30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af34:	0719      	lsls	r1, r3, #28
 800af36:	d422      	bmi.n	800af7e <__swsetup_r+0x62>
 800af38:	06da      	lsls	r2, r3, #27
 800af3a:	d407      	bmi.n	800af4c <__swsetup_r+0x30>
 800af3c:	2209      	movs	r2, #9
 800af3e:	602a      	str	r2, [r5, #0]
 800af40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af44:	81a3      	strh	r3, [r4, #12]
 800af46:	f04f 30ff 	mov.w	r0, #4294967295
 800af4a:	e033      	b.n	800afb4 <__swsetup_r+0x98>
 800af4c:	0758      	lsls	r0, r3, #29
 800af4e:	d512      	bpl.n	800af76 <__swsetup_r+0x5a>
 800af50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af52:	b141      	cbz	r1, 800af66 <__swsetup_r+0x4a>
 800af54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af58:	4299      	cmp	r1, r3
 800af5a:	d002      	beq.n	800af62 <__swsetup_r+0x46>
 800af5c:	4628      	mov	r0, r5
 800af5e:	f000 f8af 	bl	800b0c0 <_free_r>
 800af62:	2300      	movs	r3, #0
 800af64:	6363      	str	r3, [r4, #52]	@ 0x34
 800af66:	89a3      	ldrh	r3, [r4, #12]
 800af68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800af6c:	81a3      	strh	r3, [r4, #12]
 800af6e:	2300      	movs	r3, #0
 800af70:	6063      	str	r3, [r4, #4]
 800af72:	6923      	ldr	r3, [r4, #16]
 800af74:	6023      	str	r3, [r4, #0]
 800af76:	89a3      	ldrh	r3, [r4, #12]
 800af78:	f043 0308 	orr.w	r3, r3, #8
 800af7c:	81a3      	strh	r3, [r4, #12]
 800af7e:	6923      	ldr	r3, [r4, #16]
 800af80:	b94b      	cbnz	r3, 800af96 <__swsetup_r+0x7a>
 800af82:	89a3      	ldrh	r3, [r4, #12]
 800af84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800af88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af8c:	d003      	beq.n	800af96 <__swsetup_r+0x7a>
 800af8e:	4621      	mov	r1, r4
 800af90:	4628      	mov	r0, r5
 800af92:	f000 fd2d 	bl	800b9f0 <__smakebuf_r>
 800af96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af9a:	f013 0201 	ands.w	r2, r3, #1
 800af9e:	d00a      	beq.n	800afb6 <__swsetup_r+0x9a>
 800afa0:	2200      	movs	r2, #0
 800afa2:	60a2      	str	r2, [r4, #8]
 800afa4:	6962      	ldr	r2, [r4, #20]
 800afa6:	4252      	negs	r2, r2
 800afa8:	61a2      	str	r2, [r4, #24]
 800afaa:	6922      	ldr	r2, [r4, #16]
 800afac:	b942      	cbnz	r2, 800afc0 <__swsetup_r+0xa4>
 800afae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800afb2:	d1c5      	bne.n	800af40 <__swsetup_r+0x24>
 800afb4:	bd38      	pop	{r3, r4, r5, pc}
 800afb6:	0799      	lsls	r1, r3, #30
 800afb8:	bf58      	it	pl
 800afba:	6962      	ldrpl	r2, [r4, #20]
 800afbc:	60a2      	str	r2, [r4, #8]
 800afbe:	e7f4      	b.n	800afaa <__swsetup_r+0x8e>
 800afc0:	2000      	movs	r0, #0
 800afc2:	e7f7      	b.n	800afb4 <__swsetup_r+0x98>
 800afc4:	2000010c 	.word	0x2000010c

0800afc8 <memset>:
 800afc8:	4402      	add	r2, r0
 800afca:	4603      	mov	r3, r0
 800afcc:	4293      	cmp	r3, r2
 800afce:	d100      	bne.n	800afd2 <memset+0xa>
 800afd0:	4770      	bx	lr
 800afd2:	f803 1b01 	strb.w	r1, [r3], #1
 800afd6:	e7f9      	b.n	800afcc <memset+0x4>

0800afd8 <_close_r>:
 800afd8:	b538      	push	{r3, r4, r5, lr}
 800afda:	4d06      	ldr	r5, [pc, #24]	@ (800aff4 <_close_r+0x1c>)
 800afdc:	2300      	movs	r3, #0
 800afde:	4604      	mov	r4, r0
 800afe0:	4608      	mov	r0, r1
 800afe2:	602b      	str	r3, [r5, #0]
 800afe4:	f7f7 f845 	bl	8002072 <_close>
 800afe8:	1c43      	adds	r3, r0, #1
 800afea:	d102      	bne.n	800aff2 <_close_r+0x1a>
 800afec:	682b      	ldr	r3, [r5, #0]
 800afee:	b103      	cbz	r3, 800aff2 <_close_r+0x1a>
 800aff0:	6023      	str	r3, [r4, #0]
 800aff2:	bd38      	pop	{r3, r4, r5, pc}
 800aff4:	20019710 	.word	0x20019710

0800aff8 <_lseek_r>:
 800aff8:	b538      	push	{r3, r4, r5, lr}
 800affa:	4d07      	ldr	r5, [pc, #28]	@ (800b018 <_lseek_r+0x20>)
 800affc:	4604      	mov	r4, r0
 800affe:	4608      	mov	r0, r1
 800b000:	4611      	mov	r1, r2
 800b002:	2200      	movs	r2, #0
 800b004:	602a      	str	r2, [r5, #0]
 800b006:	461a      	mov	r2, r3
 800b008:	f7f7 f85a 	bl	80020c0 <_lseek>
 800b00c:	1c43      	adds	r3, r0, #1
 800b00e:	d102      	bne.n	800b016 <_lseek_r+0x1e>
 800b010:	682b      	ldr	r3, [r5, #0]
 800b012:	b103      	cbz	r3, 800b016 <_lseek_r+0x1e>
 800b014:	6023      	str	r3, [r4, #0]
 800b016:	bd38      	pop	{r3, r4, r5, pc}
 800b018:	20019710 	.word	0x20019710

0800b01c <_read_r>:
 800b01c:	b538      	push	{r3, r4, r5, lr}
 800b01e:	4d07      	ldr	r5, [pc, #28]	@ (800b03c <_read_r+0x20>)
 800b020:	4604      	mov	r4, r0
 800b022:	4608      	mov	r0, r1
 800b024:	4611      	mov	r1, r2
 800b026:	2200      	movs	r2, #0
 800b028:	602a      	str	r2, [r5, #0]
 800b02a:	461a      	mov	r2, r3
 800b02c:	f7f7 f804 	bl	8002038 <_read>
 800b030:	1c43      	adds	r3, r0, #1
 800b032:	d102      	bne.n	800b03a <_read_r+0x1e>
 800b034:	682b      	ldr	r3, [r5, #0]
 800b036:	b103      	cbz	r3, 800b03a <_read_r+0x1e>
 800b038:	6023      	str	r3, [r4, #0]
 800b03a:	bd38      	pop	{r3, r4, r5, pc}
 800b03c:	20019710 	.word	0x20019710

0800b040 <_write_r>:
 800b040:	b538      	push	{r3, r4, r5, lr}
 800b042:	4d07      	ldr	r5, [pc, #28]	@ (800b060 <_write_r+0x20>)
 800b044:	4604      	mov	r4, r0
 800b046:	4608      	mov	r0, r1
 800b048:	4611      	mov	r1, r2
 800b04a:	2200      	movs	r2, #0
 800b04c:	602a      	str	r2, [r5, #0]
 800b04e:	461a      	mov	r2, r3
 800b050:	f7f6 fe08 	bl	8001c64 <_write>
 800b054:	1c43      	adds	r3, r0, #1
 800b056:	d102      	bne.n	800b05e <_write_r+0x1e>
 800b058:	682b      	ldr	r3, [r5, #0]
 800b05a:	b103      	cbz	r3, 800b05e <_write_r+0x1e>
 800b05c:	6023      	str	r3, [r4, #0]
 800b05e:	bd38      	pop	{r3, r4, r5, pc}
 800b060:	20019710 	.word	0x20019710

0800b064 <__errno>:
 800b064:	4b01      	ldr	r3, [pc, #4]	@ (800b06c <__errno+0x8>)
 800b066:	6818      	ldr	r0, [r3, #0]
 800b068:	4770      	bx	lr
 800b06a:	bf00      	nop
 800b06c:	2000010c 	.word	0x2000010c

0800b070 <__libc_init_array>:
 800b070:	b570      	push	{r4, r5, r6, lr}
 800b072:	4d0d      	ldr	r5, [pc, #52]	@ (800b0a8 <__libc_init_array+0x38>)
 800b074:	4c0d      	ldr	r4, [pc, #52]	@ (800b0ac <__libc_init_array+0x3c>)
 800b076:	1b64      	subs	r4, r4, r5
 800b078:	10a4      	asrs	r4, r4, #2
 800b07a:	2600      	movs	r6, #0
 800b07c:	42a6      	cmp	r6, r4
 800b07e:	d109      	bne.n	800b094 <__libc_init_array+0x24>
 800b080:	4d0b      	ldr	r5, [pc, #44]	@ (800b0b0 <__libc_init_array+0x40>)
 800b082:	4c0c      	ldr	r4, [pc, #48]	@ (800b0b4 <__libc_init_array+0x44>)
 800b084:	f001 fd48 	bl	800cb18 <_init>
 800b088:	1b64      	subs	r4, r4, r5
 800b08a:	10a4      	asrs	r4, r4, #2
 800b08c:	2600      	movs	r6, #0
 800b08e:	42a6      	cmp	r6, r4
 800b090:	d105      	bne.n	800b09e <__libc_init_array+0x2e>
 800b092:	bd70      	pop	{r4, r5, r6, pc}
 800b094:	f855 3b04 	ldr.w	r3, [r5], #4
 800b098:	4798      	blx	r3
 800b09a:	3601      	adds	r6, #1
 800b09c:	e7ee      	b.n	800b07c <__libc_init_array+0xc>
 800b09e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0a2:	4798      	blx	r3
 800b0a4:	3601      	adds	r6, #1
 800b0a6:	e7f2      	b.n	800b08e <__libc_init_array+0x1e>
 800b0a8:	0800ce50 	.word	0x0800ce50
 800b0ac:	0800ce50 	.word	0x0800ce50
 800b0b0:	0800ce50 	.word	0x0800ce50
 800b0b4:	0800ce54 	.word	0x0800ce54

0800b0b8 <__retarget_lock_init_recursive>:
 800b0b8:	4770      	bx	lr

0800b0ba <__retarget_lock_acquire_recursive>:
 800b0ba:	4770      	bx	lr

0800b0bc <__retarget_lock_release_recursive>:
 800b0bc:	4770      	bx	lr
	...

0800b0c0 <_free_r>:
 800b0c0:	b538      	push	{r3, r4, r5, lr}
 800b0c2:	4605      	mov	r5, r0
 800b0c4:	2900      	cmp	r1, #0
 800b0c6:	d041      	beq.n	800b14c <_free_r+0x8c>
 800b0c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0cc:	1f0c      	subs	r4, r1, #4
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	bfb8      	it	lt
 800b0d2:	18e4      	addlt	r4, r4, r3
 800b0d4:	f000 f8e0 	bl	800b298 <__malloc_lock>
 800b0d8:	4a1d      	ldr	r2, [pc, #116]	@ (800b150 <_free_r+0x90>)
 800b0da:	6813      	ldr	r3, [r2, #0]
 800b0dc:	b933      	cbnz	r3, 800b0ec <_free_r+0x2c>
 800b0de:	6063      	str	r3, [r4, #4]
 800b0e0:	6014      	str	r4, [r2, #0]
 800b0e2:	4628      	mov	r0, r5
 800b0e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b0e8:	f000 b8dc 	b.w	800b2a4 <__malloc_unlock>
 800b0ec:	42a3      	cmp	r3, r4
 800b0ee:	d908      	bls.n	800b102 <_free_r+0x42>
 800b0f0:	6820      	ldr	r0, [r4, #0]
 800b0f2:	1821      	adds	r1, r4, r0
 800b0f4:	428b      	cmp	r3, r1
 800b0f6:	bf01      	itttt	eq
 800b0f8:	6819      	ldreq	r1, [r3, #0]
 800b0fa:	685b      	ldreq	r3, [r3, #4]
 800b0fc:	1809      	addeq	r1, r1, r0
 800b0fe:	6021      	streq	r1, [r4, #0]
 800b100:	e7ed      	b.n	800b0de <_free_r+0x1e>
 800b102:	461a      	mov	r2, r3
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	b10b      	cbz	r3, 800b10c <_free_r+0x4c>
 800b108:	42a3      	cmp	r3, r4
 800b10a:	d9fa      	bls.n	800b102 <_free_r+0x42>
 800b10c:	6811      	ldr	r1, [r2, #0]
 800b10e:	1850      	adds	r0, r2, r1
 800b110:	42a0      	cmp	r0, r4
 800b112:	d10b      	bne.n	800b12c <_free_r+0x6c>
 800b114:	6820      	ldr	r0, [r4, #0]
 800b116:	4401      	add	r1, r0
 800b118:	1850      	adds	r0, r2, r1
 800b11a:	4283      	cmp	r3, r0
 800b11c:	6011      	str	r1, [r2, #0]
 800b11e:	d1e0      	bne.n	800b0e2 <_free_r+0x22>
 800b120:	6818      	ldr	r0, [r3, #0]
 800b122:	685b      	ldr	r3, [r3, #4]
 800b124:	6053      	str	r3, [r2, #4]
 800b126:	4408      	add	r0, r1
 800b128:	6010      	str	r0, [r2, #0]
 800b12a:	e7da      	b.n	800b0e2 <_free_r+0x22>
 800b12c:	d902      	bls.n	800b134 <_free_r+0x74>
 800b12e:	230c      	movs	r3, #12
 800b130:	602b      	str	r3, [r5, #0]
 800b132:	e7d6      	b.n	800b0e2 <_free_r+0x22>
 800b134:	6820      	ldr	r0, [r4, #0]
 800b136:	1821      	adds	r1, r4, r0
 800b138:	428b      	cmp	r3, r1
 800b13a:	bf04      	itt	eq
 800b13c:	6819      	ldreq	r1, [r3, #0]
 800b13e:	685b      	ldreq	r3, [r3, #4]
 800b140:	6063      	str	r3, [r4, #4]
 800b142:	bf04      	itt	eq
 800b144:	1809      	addeq	r1, r1, r0
 800b146:	6021      	streq	r1, [r4, #0]
 800b148:	6054      	str	r4, [r2, #4]
 800b14a:	e7ca      	b.n	800b0e2 <_free_r+0x22>
 800b14c:	bd38      	pop	{r3, r4, r5, pc}
 800b14e:	bf00      	nop
 800b150:	2001971c 	.word	0x2001971c

0800b154 <sbrk_aligned>:
 800b154:	b570      	push	{r4, r5, r6, lr}
 800b156:	4e0f      	ldr	r6, [pc, #60]	@ (800b194 <sbrk_aligned+0x40>)
 800b158:	460c      	mov	r4, r1
 800b15a:	6831      	ldr	r1, [r6, #0]
 800b15c:	4605      	mov	r5, r0
 800b15e:	b911      	cbnz	r1, 800b166 <sbrk_aligned+0x12>
 800b160:	f000 fca4 	bl	800baac <_sbrk_r>
 800b164:	6030      	str	r0, [r6, #0]
 800b166:	4621      	mov	r1, r4
 800b168:	4628      	mov	r0, r5
 800b16a:	f000 fc9f 	bl	800baac <_sbrk_r>
 800b16e:	1c43      	adds	r3, r0, #1
 800b170:	d103      	bne.n	800b17a <sbrk_aligned+0x26>
 800b172:	f04f 34ff 	mov.w	r4, #4294967295
 800b176:	4620      	mov	r0, r4
 800b178:	bd70      	pop	{r4, r5, r6, pc}
 800b17a:	1cc4      	adds	r4, r0, #3
 800b17c:	f024 0403 	bic.w	r4, r4, #3
 800b180:	42a0      	cmp	r0, r4
 800b182:	d0f8      	beq.n	800b176 <sbrk_aligned+0x22>
 800b184:	1a21      	subs	r1, r4, r0
 800b186:	4628      	mov	r0, r5
 800b188:	f000 fc90 	bl	800baac <_sbrk_r>
 800b18c:	3001      	adds	r0, #1
 800b18e:	d1f2      	bne.n	800b176 <sbrk_aligned+0x22>
 800b190:	e7ef      	b.n	800b172 <sbrk_aligned+0x1e>
 800b192:	bf00      	nop
 800b194:	20019718 	.word	0x20019718

0800b198 <_malloc_r>:
 800b198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b19c:	1ccd      	adds	r5, r1, #3
 800b19e:	f025 0503 	bic.w	r5, r5, #3
 800b1a2:	3508      	adds	r5, #8
 800b1a4:	2d0c      	cmp	r5, #12
 800b1a6:	bf38      	it	cc
 800b1a8:	250c      	movcc	r5, #12
 800b1aa:	2d00      	cmp	r5, #0
 800b1ac:	4606      	mov	r6, r0
 800b1ae:	db01      	blt.n	800b1b4 <_malloc_r+0x1c>
 800b1b0:	42a9      	cmp	r1, r5
 800b1b2:	d904      	bls.n	800b1be <_malloc_r+0x26>
 800b1b4:	230c      	movs	r3, #12
 800b1b6:	6033      	str	r3, [r6, #0]
 800b1b8:	2000      	movs	r0, #0
 800b1ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b294 <_malloc_r+0xfc>
 800b1c2:	f000 f869 	bl	800b298 <__malloc_lock>
 800b1c6:	f8d8 3000 	ldr.w	r3, [r8]
 800b1ca:	461c      	mov	r4, r3
 800b1cc:	bb44      	cbnz	r4, 800b220 <_malloc_r+0x88>
 800b1ce:	4629      	mov	r1, r5
 800b1d0:	4630      	mov	r0, r6
 800b1d2:	f7ff ffbf 	bl	800b154 <sbrk_aligned>
 800b1d6:	1c43      	adds	r3, r0, #1
 800b1d8:	4604      	mov	r4, r0
 800b1da:	d158      	bne.n	800b28e <_malloc_r+0xf6>
 800b1dc:	f8d8 4000 	ldr.w	r4, [r8]
 800b1e0:	4627      	mov	r7, r4
 800b1e2:	2f00      	cmp	r7, #0
 800b1e4:	d143      	bne.n	800b26e <_malloc_r+0xd6>
 800b1e6:	2c00      	cmp	r4, #0
 800b1e8:	d04b      	beq.n	800b282 <_malloc_r+0xea>
 800b1ea:	6823      	ldr	r3, [r4, #0]
 800b1ec:	4639      	mov	r1, r7
 800b1ee:	4630      	mov	r0, r6
 800b1f0:	eb04 0903 	add.w	r9, r4, r3
 800b1f4:	f000 fc5a 	bl	800baac <_sbrk_r>
 800b1f8:	4581      	cmp	r9, r0
 800b1fa:	d142      	bne.n	800b282 <_malloc_r+0xea>
 800b1fc:	6821      	ldr	r1, [r4, #0]
 800b1fe:	1a6d      	subs	r5, r5, r1
 800b200:	4629      	mov	r1, r5
 800b202:	4630      	mov	r0, r6
 800b204:	f7ff ffa6 	bl	800b154 <sbrk_aligned>
 800b208:	3001      	adds	r0, #1
 800b20a:	d03a      	beq.n	800b282 <_malloc_r+0xea>
 800b20c:	6823      	ldr	r3, [r4, #0]
 800b20e:	442b      	add	r3, r5
 800b210:	6023      	str	r3, [r4, #0]
 800b212:	f8d8 3000 	ldr.w	r3, [r8]
 800b216:	685a      	ldr	r2, [r3, #4]
 800b218:	bb62      	cbnz	r2, 800b274 <_malloc_r+0xdc>
 800b21a:	f8c8 7000 	str.w	r7, [r8]
 800b21e:	e00f      	b.n	800b240 <_malloc_r+0xa8>
 800b220:	6822      	ldr	r2, [r4, #0]
 800b222:	1b52      	subs	r2, r2, r5
 800b224:	d420      	bmi.n	800b268 <_malloc_r+0xd0>
 800b226:	2a0b      	cmp	r2, #11
 800b228:	d917      	bls.n	800b25a <_malloc_r+0xc2>
 800b22a:	1961      	adds	r1, r4, r5
 800b22c:	42a3      	cmp	r3, r4
 800b22e:	6025      	str	r5, [r4, #0]
 800b230:	bf18      	it	ne
 800b232:	6059      	strne	r1, [r3, #4]
 800b234:	6863      	ldr	r3, [r4, #4]
 800b236:	bf08      	it	eq
 800b238:	f8c8 1000 	streq.w	r1, [r8]
 800b23c:	5162      	str	r2, [r4, r5]
 800b23e:	604b      	str	r3, [r1, #4]
 800b240:	4630      	mov	r0, r6
 800b242:	f000 f82f 	bl	800b2a4 <__malloc_unlock>
 800b246:	f104 000b 	add.w	r0, r4, #11
 800b24a:	1d23      	adds	r3, r4, #4
 800b24c:	f020 0007 	bic.w	r0, r0, #7
 800b250:	1ac2      	subs	r2, r0, r3
 800b252:	bf1c      	itt	ne
 800b254:	1a1b      	subne	r3, r3, r0
 800b256:	50a3      	strne	r3, [r4, r2]
 800b258:	e7af      	b.n	800b1ba <_malloc_r+0x22>
 800b25a:	6862      	ldr	r2, [r4, #4]
 800b25c:	42a3      	cmp	r3, r4
 800b25e:	bf0c      	ite	eq
 800b260:	f8c8 2000 	streq.w	r2, [r8]
 800b264:	605a      	strne	r2, [r3, #4]
 800b266:	e7eb      	b.n	800b240 <_malloc_r+0xa8>
 800b268:	4623      	mov	r3, r4
 800b26a:	6864      	ldr	r4, [r4, #4]
 800b26c:	e7ae      	b.n	800b1cc <_malloc_r+0x34>
 800b26e:	463c      	mov	r4, r7
 800b270:	687f      	ldr	r7, [r7, #4]
 800b272:	e7b6      	b.n	800b1e2 <_malloc_r+0x4a>
 800b274:	461a      	mov	r2, r3
 800b276:	685b      	ldr	r3, [r3, #4]
 800b278:	42a3      	cmp	r3, r4
 800b27a:	d1fb      	bne.n	800b274 <_malloc_r+0xdc>
 800b27c:	2300      	movs	r3, #0
 800b27e:	6053      	str	r3, [r2, #4]
 800b280:	e7de      	b.n	800b240 <_malloc_r+0xa8>
 800b282:	230c      	movs	r3, #12
 800b284:	6033      	str	r3, [r6, #0]
 800b286:	4630      	mov	r0, r6
 800b288:	f000 f80c 	bl	800b2a4 <__malloc_unlock>
 800b28c:	e794      	b.n	800b1b8 <_malloc_r+0x20>
 800b28e:	6005      	str	r5, [r0, #0]
 800b290:	e7d6      	b.n	800b240 <_malloc_r+0xa8>
 800b292:	bf00      	nop
 800b294:	2001971c 	.word	0x2001971c

0800b298 <__malloc_lock>:
 800b298:	4801      	ldr	r0, [pc, #4]	@ (800b2a0 <__malloc_lock+0x8>)
 800b29a:	f7ff bf0e 	b.w	800b0ba <__retarget_lock_acquire_recursive>
 800b29e:	bf00      	nop
 800b2a0:	20019714 	.word	0x20019714

0800b2a4 <__malloc_unlock>:
 800b2a4:	4801      	ldr	r0, [pc, #4]	@ (800b2ac <__malloc_unlock+0x8>)
 800b2a6:	f7ff bf09 	b.w	800b0bc <__retarget_lock_release_recursive>
 800b2aa:	bf00      	nop
 800b2ac:	20019714 	.word	0x20019714

0800b2b0 <__sfputc_r>:
 800b2b0:	6893      	ldr	r3, [r2, #8]
 800b2b2:	3b01      	subs	r3, #1
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	b410      	push	{r4}
 800b2b8:	6093      	str	r3, [r2, #8]
 800b2ba:	da08      	bge.n	800b2ce <__sfputc_r+0x1e>
 800b2bc:	6994      	ldr	r4, [r2, #24]
 800b2be:	42a3      	cmp	r3, r4
 800b2c0:	db01      	blt.n	800b2c6 <__sfputc_r+0x16>
 800b2c2:	290a      	cmp	r1, #10
 800b2c4:	d103      	bne.n	800b2ce <__sfputc_r+0x1e>
 800b2c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2ca:	f7ff bde8 	b.w	800ae9e <__swbuf_r>
 800b2ce:	6813      	ldr	r3, [r2, #0]
 800b2d0:	1c58      	adds	r0, r3, #1
 800b2d2:	6010      	str	r0, [r2, #0]
 800b2d4:	7019      	strb	r1, [r3, #0]
 800b2d6:	4608      	mov	r0, r1
 800b2d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2dc:	4770      	bx	lr

0800b2de <__sfputs_r>:
 800b2de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2e0:	4606      	mov	r6, r0
 800b2e2:	460f      	mov	r7, r1
 800b2e4:	4614      	mov	r4, r2
 800b2e6:	18d5      	adds	r5, r2, r3
 800b2e8:	42ac      	cmp	r4, r5
 800b2ea:	d101      	bne.n	800b2f0 <__sfputs_r+0x12>
 800b2ec:	2000      	movs	r0, #0
 800b2ee:	e007      	b.n	800b300 <__sfputs_r+0x22>
 800b2f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2f4:	463a      	mov	r2, r7
 800b2f6:	4630      	mov	r0, r6
 800b2f8:	f7ff ffda 	bl	800b2b0 <__sfputc_r>
 800b2fc:	1c43      	adds	r3, r0, #1
 800b2fe:	d1f3      	bne.n	800b2e8 <__sfputs_r+0xa>
 800b300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b304 <_vfiprintf_r>:
 800b304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b308:	460d      	mov	r5, r1
 800b30a:	b09d      	sub	sp, #116	@ 0x74
 800b30c:	4614      	mov	r4, r2
 800b30e:	4698      	mov	r8, r3
 800b310:	4606      	mov	r6, r0
 800b312:	b118      	cbz	r0, 800b31c <_vfiprintf_r+0x18>
 800b314:	6a03      	ldr	r3, [r0, #32]
 800b316:	b90b      	cbnz	r3, 800b31c <_vfiprintf_r+0x18>
 800b318:	f7ff fcd8 	bl	800accc <__sinit>
 800b31c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b31e:	07d9      	lsls	r1, r3, #31
 800b320:	d405      	bmi.n	800b32e <_vfiprintf_r+0x2a>
 800b322:	89ab      	ldrh	r3, [r5, #12]
 800b324:	059a      	lsls	r2, r3, #22
 800b326:	d402      	bmi.n	800b32e <_vfiprintf_r+0x2a>
 800b328:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b32a:	f7ff fec6 	bl	800b0ba <__retarget_lock_acquire_recursive>
 800b32e:	89ab      	ldrh	r3, [r5, #12]
 800b330:	071b      	lsls	r3, r3, #28
 800b332:	d501      	bpl.n	800b338 <_vfiprintf_r+0x34>
 800b334:	692b      	ldr	r3, [r5, #16]
 800b336:	b99b      	cbnz	r3, 800b360 <_vfiprintf_r+0x5c>
 800b338:	4629      	mov	r1, r5
 800b33a:	4630      	mov	r0, r6
 800b33c:	f7ff fdee 	bl	800af1c <__swsetup_r>
 800b340:	b170      	cbz	r0, 800b360 <_vfiprintf_r+0x5c>
 800b342:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b344:	07dc      	lsls	r4, r3, #31
 800b346:	d504      	bpl.n	800b352 <_vfiprintf_r+0x4e>
 800b348:	f04f 30ff 	mov.w	r0, #4294967295
 800b34c:	b01d      	add	sp, #116	@ 0x74
 800b34e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b352:	89ab      	ldrh	r3, [r5, #12]
 800b354:	0598      	lsls	r0, r3, #22
 800b356:	d4f7      	bmi.n	800b348 <_vfiprintf_r+0x44>
 800b358:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b35a:	f7ff feaf 	bl	800b0bc <__retarget_lock_release_recursive>
 800b35e:	e7f3      	b.n	800b348 <_vfiprintf_r+0x44>
 800b360:	2300      	movs	r3, #0
 800b362:	9309      	str	r3, [sp, #36]	@ 0x24
 800b364:	2320      	movs	r3, #32
 800b366:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b36a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b36e:	2330      	movs	r3, #48	@ 0x30
 800b370:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b520 <_vfiprintf_r+0x21c>
 800b374:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b378:	f04f 0901 	mov.w	r9, #1
 800b37c:	4623      	mov	r3, r4
 800b37e:	469a      	mov	sl, r3
 800b380:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b384:	b10a      	cbz	r2, 800b38a <_vfiprintf_r+0x86>
 800b386:	2a25      	cmp	r2, #37	@ 0x25
 800b388:	d1f9      	bne.n	800b37e <_vfiprintf_r+0x7a>
 800b38a:	ebba 0b04 	subs.w	fp, sl, r4
 800b38e:	d00b      	beq.n	800b3a8 <_vfiprintf_r+0xa4>
 800b390:	465b      	mov	r3, fp
 800b392:	4622      	mov	r2, r4
 800b394:	4629      	mov	r1, r5
 800b396:	4630      	mov	r0, r6
 800b398:	f7ff ffa1 	bl	800b2de <__sfputs_r>
 800b39c:	3001      	adds	r0, #1
 800b39e:	f000 80a7 	beq.w	800b4f0 <_vfiprintf_r+0x1ec>
 800b3a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3a4:	445a      	add	r2, fp
 800b3a6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b3a8:	f89a 3000 	ldrb.w	r3, [sl]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	f000 809f 	beq.w	800b4f0 <_vfiprintf_r+0x1ec>
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b3b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b3bc:	f10a 0a01 	add.w	sl, sl, #1
 800b3c0:	9304      	str	r3, [sp, #16]
 800b3c2:	9307      	str	r3, [sp, #28]
 800b3c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b3c8:	931a      	str	r3, [sp, #104]	@ 0x68
 800b3ca:	4654      	mov	r4, sl
 800b3cc:	2205      	movs	r2, #5
 800b3ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3d2:	4853      	ldr	r0, [pc, #332]	@ (800b520 <_vfiprintf_r+0x21c>)
 800b3d4:	f7f4 fefc 	bl	80001d0 <memchr>
 800b3d8:	9a04      	ldr	r2, [sp, #16]
 800b3da:	b9d8      	cbnz	r0, 800b414 <_vfiprintf_r+0x110>
 800b3dc:	06d1      	lsls	r1, r2, #27
 800b3de:	bf44      	itt	mi
 800b3e0:	2320      	movmi	r3, #32
 800b3e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3e6:	0713      	lsls	r3, r2, #28
 800b3e8:	bf44      	itt	mi
 800b3ea:	232b      	movmi	r3, #43	@ 0x2b
 800b3ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3f0:	f89a 3000 	ldrb.w	r3, [sl]
 800b3f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3f6:	d015      	beq.n	800b424 <_vfiprintf_r+0x120>
 800b3f8:	9a07      	ldr	r2, [sp, #28]
 800b3fa:	4654      	mov	r4, sl
 800b3fc:	2000      	movs	r0, #0
 800b3fe:	f04f 0c0a 	mov.w	ip, #10
 800b402:	4621      	mov	r1, r4
 800b404:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b408:	3b30      	subs	r3, #48	@ 0x30
 800b40a:	2b09      	cmp	r3, #9
 800b40c:	d94b      	bls.n	800b4a6 <_vfiprintf_r+0x1a2>
 800b40e:	b1b0      	cbz	r0, 800b43e <_vfiprintf_r+0x13a>
 800b410:	9207      	str	r2, [sp, #28]
 800b412:	e014      	b.n	800b43e <_vfiprintf_r+0x13a>
 800b414:	eba0 0308 	sub.w	r3, r0, r8
 800b418:	fa09 f303 	lsl.w	r3, r9, r3
 800b41c:	4313      	orrs	r3, r2
 800b41e:	9304      	str	r3, [sp, #16]
 800b420:	46a2      	mov	sl, r4
 800b422:	e7d2      	b.n	800b3ca <_vfiprintf_r+0xc6>
 800b424:	9b03      	ldr	r3, [sp, #12]
 800b426:	1d19      	adds	r1, r3, #4
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	9103      	str	r1, [sp, #12]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	bfbb      	ittet	lt
 800b430:	425b      	neglt	r3, r3
 800b432:	f042 0202 	orrlt.w	r2, r2, #2
 800b436:	9307      	strge	r3, [sp, #28]
 800b438:	9307      	strlt	r3, [sp, #28]
 800b43a:	bfb8      	it	lt
 800b43c:	9204      	strlt	r2, [sp, #16]
 800b43e:	7823      	ldrb	r3, [r4, #0]
 800b440:	2b2e      	cmp	r3, #46	@ 0x2e
 800b442:	d10a      	bne.n	800b45a <_vfiprintf_r+0x156>
 800b444:	7863      	ldrb	r3, [r4, #1]
 800b446:	2b2a      	cmp	r3, #42	@ 0x2a
 800b448:	d132      	bne.n	800b4b0 <_vfiprintf_r+0x1ac>
 800b44a:	9b03      	ldr	r3, [sp, #12]
 800b44c:	1d1a      	adds	r2, r3, #4
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	9203      	str	r2, [sp, #12]
 800b452:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b456:	3402      	adds	r4, #2
 800b458:	9305      	str	r3, [sp, #20]
 800b45a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b530 <_vfiprintf_r+0x22c>
 800b45e:	7821      	ldrb	r1, [r4, #0]
 800b460:	2203      	movs	r2, #3
 800b462:	4650      	mov	r0, sl
 800b464:	f7f4 feb4 	bl	80001d0 <memchr>
 800b468:	b138      	cbz	r0, 800b47a <_vfiprintf_r+0x176>
 800b46a:	9b04      	ldr	r3, [sp, #16]
 800b46c:	eba0 000a 	sub.w	r0, r0, sl
 800b470:	2240      	movs	r2, #64	@ 0x40
 800b472:	4082      	lsls	r2, r0
 800b474:	4313      	orrs	r3, r2
 800b476:	3401      	adds	r4, #1
 800b478:	9304      	str	r3, [sp, #16]
 800b47a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b47e:	4829      	ldr	r0, [pc, #164]	@ (800b524 <_vfiprintf_r+0x220>)
 800b480:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b484:	2206      	movs	r2, #6
 800b486:	f7f4 fea3 	bl	80001d0 <memchr>
 800b48a:	2800      	cmp	r0, #0
 800b48c:	d03f      	beq.n	800b50e <_vfiprintf_r+0x20a>
 800b48e:	4b26      	ldr	r3, [pc, #152]	@ (800b528 <_vfiprintf_r+0x224>)
 800b490:	bb1b      	cbnz	r3, 800b4da <_vfiprintf_r+0x1d6>
 800b492:	9b03      	ldr	r3, [sp, #12]
 800b494:	3307      	adds	r3, #7
 800b496:	f023 0307 	bic.w	r3, r3, #7
 800b49a:	3308      	adds	r3, #8
 800b49c:	9303      	str	r3, [sp, #12]
 800b49e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4a0:	443b      	add	r3, r7
 800b4a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4a4:	e76a      	b.n	800b37c <_vfiprintf_r+0x78>
 800b4a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b4aa:	460c      	mov	r4, r1
 800b4ac:	2001      	movs	r0, #1
 800b4ae:	e7a8      	b.n	800b402 <_vfiprintf_r+0xfe>
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	3401      	adds	r4, #1
 800b4b4:	9305      	str	r3, [sp, #20]
 800b4b6:	4619      	mov	r1, r3
 800b4b8:	f04f 0c0a 	mov.w	ip, #10
 800b4bc:	4620      	mov	r0, r4
 800b4be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4c2:	3a30      	subs	r2, #48	@ 0x30
 800b4c4:	2a09      	cmp	r2, #9
 800b4c6:	d903      	bls.n	800b4d0 <_vfiprintf_r+0x1cc>
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d0c6      	beq.n	800b45a <_vfiprintf_r+0x156>
 800b4cc:	9105      	str	r1, [sp, #20]
 800b4ce:	e7c4      	b.n	800b45a <_vfiprintf_r+0x156>
 800b4d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4d4:	4604      	mov	r4, r0
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	e7f0      	b.n	800b4bc <_vfiprintf_r+0x1b8>
 800b4da:	ab03      	add	r3, sp, #12
 800b4dc:	9300      	str	r3, [sp, #0]
 800b4de:	462a      	mov	r2, r5
 800b4e0:	4b12      	ldr	r3, [pc, #72]	@ (800b52c <_vfiprintf_r+0x228>)
 800b4e2:	a904      	add	r1, sp, #16
 800b4e4:	4630      	mov	r0, r6
 800b4e6:	f3af 8000 	nop.w
 800b4ea:	4607      	mov	r7, r0
 800b4ec:	1c78      	adds	r0, r7, #1
 800b4ee:	d1d6      	bne.n	800b49e <_vfiprintf_r+0x19a>
 800b4f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4f2:	07d9      	lsls	r1, r3, #31
 800b4f4:	d405      	bmi.n	800b502 <_vfiprintf_r+0x1fe>
 800b4f6:	89ab      	ldrh	r3, [r5, #12]
 800b4f8:	059a      	lsls	r2, r3, #22
 800b4fa:	d402      	bmi.n	800b502 <_vfiprintf_r+0x1fe>
 800b4fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b4fe:	f7ff fddd 	bl	800b0bc <__retarget_lock_release_recursive>
 800b502:	89ab      	ldrh	r3, [r5, #12]
 800b504:	065b      	lsls	r3, r3, #25
 800b506:	f53f af1f 	bmi.w	800b348 <_vfiprintf_r+0x44>
 800b50a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b50c:	e71e      	b.n	800b34c <_vfiprintf_r+0x48>
 800b50e:	ab03      	add	r3, sp, #12
 800b510:	9300      	str	r3, [sp, #0]
 800b512:	462a      	mov	r2, r5
 800b514:	4b05      	ldr	r3, [pc, #20]	@ (800b52c <_vfiprintf_r+0x228>)
 800b516:	a904      	add	r1, sp, #16
 800b518:	4630      	mov	r0, r6
 800b51a:	f000 f879 	bl	800b610 <_printf_i>
 800b51e:	e7e4      	b.n	800b4ea <_vfiprintf_r+0x1e6>
 800b520:	0800cc3c 	.word	0x0800cc3c
 800b524:	0800cc46 	.word	0x0800cc46
 800b528:	00000000 	.word	0x00000000
 800b52c:	0800b2df 	.word	0x0800b2df
 800b530:	0800cc42 	.word	0x0800cc42

0800b534 <_printf_common>:
 800b534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b538:	4616      	mov	r6, r2
 800b53a:	4698      	mov	r8, r3
 800b53c:	688a      	ldr	r2, [r1, #8]
 800b53e:	690b      	ldr	r3, [r1, #16]
 800b540:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b544:	4293      	cmp	r3, r2
 800b546:	bfb8      	it	lt
 800b548:	4613      	movlt	r3, r2
 800b54a:	6033      	str	r3, [r6, #0]
 800b54c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b550:	4607      	mov	r7, r0
 800b552:	460c      	mov	r4, r1
 800b554:	b10a      	cbz	r2, 800b55a <_printf_common+0x26>
 800b556:	3301      	adds	r3, #1
 800b558:	6033      	str	r3, [r6, #0]
 800b55a:	6823      	ldr	r3, [r4, #0]
 800b55c:	0699      	lsls	r1, r3, #26
 800b55e:	bf42      	ittt	mi
 800b560:	6833      	ldrmi	r3, [r6, #0]
 800b562:	3302      	addmi	r3, #2
 800b564:	6033      	strmi	r3, [r6, #0]
 800b566:	6825      	ldr	r5, [r4, #0]
 800b568:	f015 0506 	ands.w	r5, r5, #6
 800b56c:	d106      	bne.n	800b57c <_printf_common+0x48>
 800b56e:	f104 0a19 	add.w	sl, r4, #25
 800b572:	68e3      	ldr	r3, [r4, #12]
 800b574:	6832      	ldr	r2, [r6, #0]
 800b576:	1a9b      	subs	r3, r3, r2
 800b578:	42ab      	cmp	r3, r5
 800b57a:	dc26      	bgt.n	800b5ca <_printf_common+0x96>
 800b57c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b580:	6822      	ldr	r2, [r4, #0]
 800b582:	3b00      	subs	r3, #0
 800b584:	bf18      	it	ne
 800b586:	2301      	movne	r3, #1
 800b588:	0692      	lsls	r2, r2, #26
 800b58a:	d42b      	bmi.n	800b5e4 <_printf_common+0xb0>
 800b58c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b590:	4641      	mov	r1, r8
 800b592:	4638      	mov	r0, r7
 800b594:	47c8      	blx	r9
 800b596:	3001      	adds	r0, #1
 800b598:	d01e      	beq.n	800b5d8 <_printf_common+0xa4>
 800b59a:	6823      	ldr	r3, [r4, #0]
 800b59c:	6922      	ldr	r2, [r4, #16]
 800b59e:	f003 0306 	and.w	r3, r3, #6
 800b5a2:	2b04      	cmp	r3, #4
 800b5a4:	bf02      	ittt	eq
 800b5a6:	68e5      	ldreq	r5, [r4, #12]
 800b5a8:	6833      	ldreq	r3, [r6, #0]
 800b5aa:	1aed      	subeq	r5, r5, r3
 800b5ac:	68a3      	ldr	r3, [r4, #8]
 800b5ae:	bf0c      	ite	eq
 800b5b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b5b4:	2500      	movne	r5, #0
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	bfc4      	itt	gt
 800b5ba:	1a9b      	subgt	r3, r3, r2
 800b5bc:	18ed      	addgt	r5, r5, r3
 800b5be:	2600      	movs	r6, #0
 800b5c0:	341a      	adds	r4, #26
 800b5c2:	42b5      	cmp	r5, r6
 800b5c4:	d11a      	bne.n	800b5fc <_printf_common+0xc8>
 800b5c6:	2000      	movs	r0, #0
 800b5c8:	e008      	b.n	800b5dc <_printf_common+0xa8>
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	4652      	mov	r2, sl
 800b5ce:	4641      	mov	r1, r8
 800b5d0:	4638      	mov	r0, r7
 800b5d2:	47c8      	blx	r9
 800b5d4:	3001      	adds	r0, #1
 800b5d6:	d103      	bne.n	800b5e0 <_printf_common+0xac>
 800b5d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b5dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5e0:	3501      	adds	r5, #1
 800b5e2:	e7c6      	b.n	800b572 <_printf_common+0x3e>
 800b5e4:	18e1      	adds	r1, r4, r3
 800b5e6:	1c5a      	adds	r2, r3, #1
 800b5e8:	2030      	movs	r0, #48	@ 0x30
 800b5ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b5ee:	4422      	add	r2, r4
 800b5f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b5f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b5f8:	3302      	adds	r3, #2
 800b5fa:	e7c7      	b.n	800b58c <_printf_common+0x58>
 800b5fc:	2301      	movs	r3, #1
 800b5fe:	4622      	mov	r2, r4
 800b600:	4641      	mov	r1, r8
 800b602:	4638      	mov	r0, r7
 800b604:	47c8      	blx	r9
 800b606:	3001      	adds	r0, #1
 800b608:	d0e6      	beq.n	800b5d8 <_printf_common+0xa4>
 800b60a:	3601      	adds	r6, #1
 800b60c:	e7d9      	b.n	800b5c2 <_printf_common+0x8e>
	...

0800b610 <_printf_i>:
 800b610:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b614:	7e0f      	ldrb	r7, [r1, #24]
 800b616:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b618:	2f78      	cmp	r7, #120	@ 0x78
 800b61a:	4691      	mov	r9, r2
 800b61c:	4680      	mov	r8, r0
 800b61e:	460c      	mov	r4, r1
 800b620:	469a      	mov	sl, r3
 800b622:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b626:	d807      	bhi.n	800b638 <_printf_i+0x28>
 800b628:	2f62      	cmp	r7, #98	@ 0x62
 800b62a:	d80a      	bhi.n	800b642 <_printf_i+0x32>
 800b62c:	2f00      	cmp	r7, #0
 800b62e:	f000 80d1 	beq.w	800b7d4 <_printf_i+0x1c4>
 800b632:	2f58      	cmp	r7, #88	@ 0x58
 800b634:	f000 80b8 	beq.w	800b7a8 <_printf_i+0x198>
 800b638:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b63c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b640:	e03a      	b.n	800b6b8 <_printf_i+0xa8>
 800b642:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b646:	2b15      	cmp	r3, #21
 800b648:	d8f6      	bhi.n	800b638 <_printf_i+0x28>
 800b64a:	a101      	add	r1, pc, #4	@ (adr r1, 800b650 <_printf_i+0x40>)
 800b64c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b650:	0800b6a9 	.word	0x0800b6a9
 800b654:	0800b6bd 	.word	0x0800b6bd
 800b658:	0800b639 	.word	0x0800b639
 800b65c:	0800b639 	.word	0x0800b639
 800b660:	0800b639 	.word	0x0800b639
 800b664:	0800b639 	.word	0x0800b639
 800b668:	0800b6bd 	.word	0x0800b6bd
 800b66c:	0800b639 	.word	0x0800b639
 800b670:	0800b639 	.word	0x0800b639
 800b674:	0800b639 	.word	0x0800b639
 800b678:	0800b639 	.word	0x0800b639
 800b67c:	0800b7bb 	.word	0x0800b7bb
 800b680:	0800b6e7 	.word	0x0800b6e7
 800b684:	0800b775 	.word	0x0800b775
 800b688:	0800b639 	.word	0x0800b639
 800b68c:	0800b639 	.word	0x0800b639
 800b690:	0800b7dd 	.word	0x0800b7dd
 800b694:	0800b639 	.word	0x0800b639
 800b698:	0800b6e7 	.word	0x0800b6e7
 800b69c:	0800b639 	.word	0x0800b639
 800b6a0:	0800b639 	.word	0x0800b639
 800b6a4:	0800b77d 	.word	0x0800b77d
 800b6a8:	6833      	ldr	r3, [r6, #0]
 800b6aa:	1d1a      	adds	r2, r3, #4
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	6032      	str	r2, [r6, #0]
 800b6b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b6b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	e09c      	b.n	800b7f6 <_printf_i+0x1e6>
 800b6bc:	6833      	ldr	r3, [r6, #0]
 800b6be:	6820      	ldr	r0, [r4, #0]
 800b6c0:	1d19      	adds	r1, r3, #4
 800b6c2:	6031      	str	r1, [r6, #0]
 800b6c4:	0606      	lsls	r6, r0, #24
 800b6c6:	d501      	bpl.n	800b6cc <_printf_i+0xbc>
 800b6c8:	681d      	ldr	r5, [r3, #0]
 800b6ca:	e003      	b.n	800b6d4 <_printf_i+0xc4>
 800b6cc:	0645      	lsls	r5, r0, #25
 800b6ce:	d5fb      	bpl.n	800b6c8 <_printf_i+0xb8>
 800b6d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b6d4:	2d00      	cmp	r5, #0
 800b6d6:	da03      	bge.n	800b6e0 <_printf_i+0xd0>
 800b6d8:	232d      	movs	r3, #45	@ 0x2d
 800b6da:	426d      	negs	r5, r5
 800b6dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6e0:	4858      	ldr	r0, [pc, #352]	@ (800b844 <_printf_i+0x234>)
 800b6e2:	230a      	movs	r3, #10
 800b6e4:	e011      	b.n	800b70a <_printf_i+0xfa>
 800b6e6:	6821      	ldr	r1, [r4, #0]
 800b6e8:	6833      	ldr	r3, [r6, #0]
 800b6ea:	0608      	lsls	r0, r1, #24
 800b6ec:	f853 5b04 	ldr.w	r5, [r3], #4
 800b6f0:	d402      	bmi.n	800b6f8 <_printf_i+0xe8>
 800b6f2:	0649      	lsls	r1, r1, #25
 800b6f4:	bf48      	it	mi
 800b6f6:	b2ad      	uxthmi	r5, r5
 800b6f8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b6fa:	4852      	ldr	r0, [pc, #328]	@ (800b844 <_printf_i+0x234>)
 800b6fc:	6033      	str	r3, [r6, #0]
 800b6fe:	bf14      	ite	ne
 800b700:	230a      	movne	r3, #10
 800b702:	2308      	moveq	r3, #8
 800b704:	2100      	movs	r1, #0
 800b706:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b70a:	6866      	ldr	r6, [r4, #4]
 800b70c:	60a6      	str	r6, [r4, #8]
 800b70e:	2e00      	cmp	r6, #0
 800b710:	db05      	blt.n	800b71e <_printf_i+0x10e>
 800b712:	6821      	ldr	r1, [r4, #0]
 800b714:	432e      	orrs	r6, r5
 800b716:	f021 0104 	bic.w	r1, r1, #4
 800b71a:	6021      	str	r1, [r4, #0]
 800b71c:	d04b      	beq.n	800b7b6 <_printf_i+0x1a6>
 800b71e:	4616      	mov	r6, r2
 800b720:	fbb5 f1f3 	udiv	r1, r5, r3
 800b724:	fb03 5711 	mls	r7, r3, r1, r5
 800b728:	5dc7      	ldrb	r7, [r0, r7]
 800b72a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b72e:	462f      	mov	r7, r5
 800b730:	42bb      	cmp	r3, r7
 800b732:	460d      	mov	r5, r1
 800b734:	d9f4      	bls.n	800b720 <_printf_i+0x110>
 800b736:	2b08      	cmp	r3, #8
 800b738:	d10b      	bne.n	800b752 <_printf_i+0x142>
 800b73a:	6823      	ldr	r3, [r4, #0]
 800b73c:	07df      	lsls	r7, r3, #31
 800b73e:	d508      	bpl.n	800b752 <_printf_i+0x142>
 800b740:	6923      	ldr	r3, [r4, #16]
 800b742:	6861      	ldr	r1, [r4, #4]
 800b744:	4299      	cmp	r1, r3
 800b746:	bfde      	ittt	le
 800b748:	2330      	movle	r3, #48	@ 0x30
 800b74a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b74e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b752:	1b92      	subs	r2, r2, r6
 800b754:	6122      	str	r2, [r4, #16]
 800b756:	f8cd a000 	str.w	sl, [sp]
 800b75a:	464b      	mov	r3, r9
 800b75c:	aa03      	add	r2, sp, #12
 800b75e:	4621      	mov	r1, r4
 800b760:	4640      	mov	r0, r8
 800b762:	f7ff fee7 	bl	800b534 <_printf_common>
 800b766:	3001      	adds	r0, #1
 800b768:	d14a      	bne.n	800b800 <_printf_i+0x1f0>
 800b76a:	f04f 30ff 	mov.w	r0, #4294967295
 800b76e:	b004      	add	sp, #16
 800b770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b774:	6823      	ldr	r3, [r4, #0]
 800b776:	f043 0320 	orr.w	r3, r3, #32
 800b77a:	6023      	str	r3, [r4, #0]
 800b77c:	4832      	ldr	r0, [pc, #200]	@ (800b848 <_printf_i+0x238>)
 800b77e:	2778      	movs	r7, #120	@ 0x78
 800b780:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b784:	6823      	ldr	r3, [r4, #0]
 800b786:	6831      	ldr	r1, [r6, #0]
 800b788:	061f      	lsls	r7, r3, #24
 800b78a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b78e:	d402      	bmi.n	800b796 <_printf_i+0x186>
 800b790:	065f      	lsls	r7, r3, #25
 800b792:	bf48      	it	mi
 800b794:	b2ad      	uxthmi	r5, r5
 800b796:	6031      	str	r1, [r6, #0]
 800b798:	07d9      	lsls	r1, r3, #31
 800b79a:	bf44      	itt	mi
 800b79c:	f043 0320 	orrmi.w	r3, r3, #32
 800b7a0:	6023      	strmi	r3, [r4, #0]
 800b7a2:	b11d      	cbz	r5, 800b7ac <_printf_i+0x19c>
 800b7a4:	2310      	movs	r3, #16
 800b7a6:	e7ad      	b.n	800b704 <_printf_i+0xf4>
 800b7a8:	4826      	ldr	r0, [pc, #152]	@ (800b844 <_printf_i+0x234>)
 800b7aa:	e7e9      	b.n	800b780 <_printf_i+0x170>
 800b7ac:	6823      	ldr	r3, [r4, #0]
 800b7ae:	f023 0320 	bic.w	r3, r3, #32
 800b7b2:	6023      	str	r3, [r4, #0]
 800b7b4:	e7f6      	b.n	800b7a4 <_printf_i+0x194>
 800b7b6:	4616      	mov	r6, r2
 800b7b8:	e7bd      	b.n	800b736 <_printf_i+0x126>
 800b7ba:	6833      	ldr	r3, [r6, #0]
 800b7bc:	6825      	ldr	r5, [r4, #0]
 800b7be:	6961      	ldr	r1, [r4, #20]
 800b7c0:	1d18      	adds	r0, r3, #4
 800b7c2:	6030      	str	r0, [r6, #0]
 800b7c4:	062e      	lsls	r6, r5, #24
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	d501      	bpl.n	800b7ce <_printf_i+0x1be>
 800b7ca:	6019      	str	r1, [r3, #0]
 800b7cc:	e002      	b.n	800b7d4 <_printf_i+0x1c4>
 800b7ce:	0668      	lsls	r0, r5, #25
 800b7d0:	d5fb      	bpl.n	800b7ca <_printf_i+0x1ba>
 800b7d2:	8019      	strh	r1, [r3, #0]
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	6123      	str	r3, [r4, #16]
 800b7d8:	4616      	mov	r6, r2
 800b7da:	e7bc      	b.n	800b756 <_printf_i+0x146>
 800b7dc:	6833      	ldr	r3, [r6, #0]
 800b7de:	1d1a      	adds	r2, r3, #4
 800b7e0:	6032      	str	r2, [r6, #0]
 800b7e2:	681e      	ldr	r6, [r3, #0]
 800b7e4:	6862      	ldr	r2, [r4, #4]
 800b7e6:	2100      	movs	r1, #0
 800b7e8:	4630      	mov	r0, r6
 800b7ea:	f7f4 fcf1 	bl	80001d0 <memchr>
 800b7ee:	b108      	cbz	r0, 800b7f4 <_printf_i+0x1e4>
 800b7f0:	1b80      	subs	r0, r0, r6
 800b7f2:	6060      	str	r0, [r4, #4]
 800b7f4:	6863      	ldr	r3, [r4, #4]
 800b7f6:	6123      	str	r3, [r4, #16]
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7fe:	e7aa      	b.n	800b756 <_printf_i+0x146>
 800b800:	6923      	ldr	r3, [r4, #16]
 800b802:	4632      	mov	r2, r6
 800b804:	4649      	mov	r1, r9
 800b806:	4640      	mov	r0, r8
 800b808:	47d0      	blx	sl
 800b80a:	3001      	adds	r0, #1
 800b80c:	d0ad      	beq.n	800b76a <_printf_i+0x15a>
 800b80e:	6823      	ldr	r3, [r4, #0]
 800b810:	079b      	lsls	r3, r3, #30
 800b812:	d413      	bmi.n	800b83c <_printf_i+0x22c>
 800b814:	68e0      	ldr	r0, [r4, #12]
 800b816:	9b03      	ldr	r3, [sp, #12]
 800b818:	4298      	cmp	r0, r3
 800b81a:	bfb8      	it	lt
 800b81c:	4618      	movlt	r0, r3
 800b81e:	e7a6      	b.n	800b76e <_printf_i+0x15e>
 800b820:	2301      	movs	r3, #1
 800b822:	4632      	mov	r2, r6
 800b824:	4649      	mov	r1, r9
 800b826:	4640      	mov	r0, r8
 800b828:	47d0      	blx	sl
 800b82a:	3001      	adds	r0, #1
 800b82c:	d09d      	beq.n	800b76a <_printf_i+0x15a>
 800b82e:	3501      	adds	r5, #1
 800b830:	68e3      	ldr	r3, [r4, #12]
 800b832:	9903      	ldr	r1, [sp, #12]
 800b834:	1a5b      	subs	r3, r3, r1
 800b836:	42ab      	cmp	r3, r5
 800b838:	dcf2      	bgt.n	800b820 <_printf_i+0x210>
 800b83a:	e7eb      	b.n	800b814 <_printf_i+0x204>
 800b83c:	2500      	movs	r5, #0
 800b83e:	f104 0619 	add.w	r6, r4, #25
 800b842:	e7f5      	b.n	800b830 <_printf_i+0x220>
 800b844:	0800cc4d 	.word	0x0800cc4d
 800b848:	0800cc5e 	.word	0x0800cc5e

0800b84c <__sflush_r>:
 800b84c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b854:	0716      	lsls	r6, r2, #28
 800b856:	4605      	mov	r5, r0
 800b858:	460c      	mov	r4, r1
 800b85a:	d454      	bmi.n	800b906 <__sflush_r+0xba>
 800b85c:	684b      	ldr	r3, [r1, #4]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	dc02      	bgt.n	800b868 <__sflush_r+0x1c>
 800b862:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b864:	2b00      	cmp	r3, #0
 800b866:	dd48      	ble.n	800b8fa <__sflush_r+0xae>
 800b868:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b86a:	2e00      	cmp	r6, #0
 800b86c:	d045      	beq.n	800b8fa <__sflush_r+0xae>
 800b86e:	2300      	movs	r3, #0
 800b870:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b874:	682f      	ldr	r7, [r5, #0]
 800b876:	6a21      	ldr	r1, [r4, #32]
 800b878:	602b      	str	r3, [r5, #0]
 800b87a:	d030      	beq.n	800b8de <__sflush_r+0x92>
 800b87c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b87e:	89a3      	ldrh	r3, [r4, #12]
 800b880:	0759      	lsls	r1, r3, #29
 800b882:	d505      	bpl.n	800b890 <__sflush_r+0x44>
 800b884:	6863      	ldr	r3, [r4, #4]
 800b886:	1ad2      	subs	r2, r2, r3
 800b888:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b88a:	b10b      	cbz	r3, 800b890 <__sflush_r+0x44>
 800b88c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b88e:	1ad2      	subs	r2, r2, r3
 800b890:	2300      	movs	r3, #0
 800b892:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b894:	6a21      	ldr	r1, [r4, #32]
 800b896:	4628      	mov	r0, r5
 800b898:	47b0      	blx	r6
 800b89a:	1c43      	adds	r3, r0, #1
 800b89c:	89a3      	ldrh	r3, [r4, #12]
 800b89e:	d106      	bne.n	800b8ae <__sflush_r+0x62>
 800b8a0:	6829      	ldr	r1, [r5, #0]
 800b8a2:	291d      	cmp	r1, #29
 800b8a4:	d82b      	bhi.n	800b8fe <__sflush_r+0xb2>
 800b8a6:	4a2a      	ldr	r2, [pc, #168]	@ (800b950 <__sflush_r+0x104>)
 800b8a8:	40ca      	lsrs	r2, r1
 800b8aa:	07d6      	lsls	r6, r2, #31
 800b8ac:	d527      	bpl.n	800b8fe <__sflush_r+0xb2>
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	6062      	str	r2, [r4, #4]
 800b8b2:	04d9      	lsls	r1, r3, #19
 800b8b4:	6922      	ldr	r2, [r4, #16]
 800b8b6:	6022      	str	r2, [r4, #0]
 800b8b8:	d504      	bpl.n	800b8c4 <__sflush_r+0x78>
 800b8ba:	1c42      	adds	r2, r0, #1
 800b8bc:	d101      	bne.n	800b8c2 <__sflush_r+0x76>
 800b8be:	682b      	ldr	r3, [r5, #0]
 800b8c0:	b903      	cbnz	r3, 800b8c4 <__sflush_r+0x78>
 800b8c2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b8c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b8c6:	602f      	str	r7, [r5, #0]
 800b8c8:	b1b9      	cbz	r1, 800b8fa <__sflush_r+0xae>
 800b8ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b8ce:	4299      	cmp	r1, r3
 800b8d0:	d002      	beq.n	800b8d8 <__sflush_r+0x8c>
 800b8d2:	4628      	mov	r0, r5
 800b8d4:	f7ff fbf4 	bl	800b0c0 <_free_r>
 800b8d8:	2300      	movs	r3, #0
 800b8da:	6363      	str	r3, [r4, #52]	@ 0x34
 800b8dc:	e00d      	b.n	800b8fa <__sflush_r+0xae>
 800b8de:	2301      	movs	r3, #1
 800b8e0:	4628      	mov	r0, r5
 800b8e2:	47b0      	blx	r6
 800b8e4:	4602      	mov	r2, r0
 800b8e6:	1c50      	adds	r0, r2, #1
 800b8e8:	d1c9      	bne.n	800b87e <__sflush_r+0x32>
 800b8ea:	682b      	ldr	r3, [r5, #0]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d0c6      	beq.n	800b87e <__sflush_r+0x32>
 800b8f0:	2b1d      	cmp	r3, #29
 800b8f2:	d001      	beq.n	800b8f8 <__sflush_r+0xac>
 800b8f4:	2b16      	cmp	r3, #22
 800b8f6:	d11e      	bne.n	800b936 <__sflush_r+0xea>
 800b8f8:	602f      	str	r7, [r5, #0]
 800b8fa:	2000      	movs	r0, #0
 800b8fc:	e022      	b.n	800b944 <__sflush_r+0xf8>
 800b8fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b902:	b21b      	sxth	r3, r3
 800b904:	e01b      	b.n	800b93e <__sflush_r+0xf2>
 800b906:	690f      	ldr	r7, [r1, #16]
 800b908:	2f00      	cmp	r7, #0
 800b90a:	d0f6      	beq.n	800b8fa <__sflush_r+0xae>
 800b90c:	0793      	lsls	r3, r2, #30
 800b90e:	680e      	ldr	r6, [r1, #0]
 800b910:	bf08      	it	eq
 800b912:	694b      	ldreq	r3, [r1, #20]
 800b914:	600f      	str	r7, [r1, #0]
 800b916:	bf18      	it	ne
 800b918:	2300      	movne	r3, #0
 800b91a:	eba6 0807 	sub.w	r8, r6, r7
 800b91e:	608b      	str	r3, [r1, #8]
 800b920:	f1b8 0f00 	cmp.w	r8, #0
 800b924:	dde9      	ble.n	800b8fa <__sflush_r+0xae>
 800b926:	6a21      	ldr	r1, [r4, #32]
 800b928:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b92a:	4643      	mov	r3, r8
 800b92c:	463a      	mov	r2, r7
 800b92e:	4628      	mov	r0, r5
 800b930:	47b0      	blx	r6
 800b932:	2800      	cmp	r0, #0
 800b934:	dc08      	bgt.n	800b948 <__sflush_r+0xfc>
 800b936:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b93a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b93e:	81a3      	strh	r3, [r4, #12]
 800b940:	f04f 30ff 	mov.w	r0, #4294967295
 800b944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b948:	4407      	add	r7, r0
 800b94a:	eba8 0800 	sub.w	r8, r8, r0
 800b94e:	e7e7      	b.n	800b920 <__sflush_r+0xd4>
 800b950:	20400001 	.word	0x20400001

0800b954 <_fflush_r>:
 800b954:	b538      	push	{r3, r4, r5, lr}
 800b956:	690b      	ldr	r3, [r1, #16]
 800b958:	4605      	mov	r5, r0
 800b95a:	460c      	mov	r4, r1
 800b95c:	b913      	cbnz	r3, 800b964 <_fflush_r+0x10>
 800b95e:	2500      	movs	r5, #0
 800b960:	4628      	mov	r0, r5
 800b962:	bd38      	pop	{r3, r4, r5, pc}
 800b964:	b118      	cbz	r0, 800b96e <_fflush_r+0x1a>
 800b966:	6a03      	ldr	r3, [r0, #32]
 800b968:	b90b      	cbnz	r3, 800b96e <_fflush_r+0x1a>
 800b96a:	f7ff f9af 	bl	800accc <__sinit>
 800b96e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d0f3      	beq.n	800b95e <_fflush_r+0xa>
 800b976:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b978:	07d0      	lsls	r0, r2, #31
 800b97a:	d404      	bmi.n	800b986 <_fflush_r+0x32>
 800b97c:	0599      	lsls	r1, r3, #22
 800b97e:	d402      	bmi.n	800b986 <_fflush_r+0x32>
 800b980:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b982:	f7ff fb9a 	bl	800b0ba <__retarget_lock_acquire_recursive>
 800b986:	4628      	mov	r0, r5
 800b988:	4621      	mov	r1, r4
 800b98a:	f7ff ff5f 	bl	800b84c <__sflush_r>
 800b98e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b990:	07da      	lsls	r2, r3, #31
 800b992:	4605      	mov	r5, r0
 800b994:	d4e4      	bmi.n	800b960 <_fflush_r+0xc>
 800b996:	89a3      	ldrh	r3, [r4, #12]
 800b998:	059b      	lsls	r3, r3, #22
 800b99a:	d4e1      	bmi.n	800b960 <_fflush_r+0xc>
 800b99c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b99e:	f7ff fb8d 	bl	800b0bc <__retarget_lock_release_recursive>
 800b9a2:	e7dd      	b.n	800b960 <_fflush_r+0xc>

0800b9a4 <__swhatbuf_r>:
 800b9a4:	b570      	push	{r4, r5, r6, lr}
 800b9a6:	460c      	mov	r4, r1
 800b9a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9ac:	2900      	cmp	r1, #0
 800b9ae:	b096      	sub	sp, #88	@ 0x58
 800b9b0:	4615      	mov	r5, r2
 800b9b2:	461e      	mov	r6, r3
 800b9b4:	da0d      	bge.n	800b9d2 <__swhatbuf_r+0x2e>
 800b9b6:	89a3      	ldrh	r3, [r4, #12]
 800b9b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b9bc:	f04f 0100 	mov.w	r1, #0
 800b9c0:	bf14      	ite	ne
 800b9c2:	2340      	movne	r3, #64	@ 0x40
 800b9c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b9c8:	2000      	movs	r0, #0
 800b9ca:	6031      	str	r1, [r6, #0]
 800b9cc:	602b      	str	r3, [r5, #0]
 800b9ce:	b016      	add	sp, #88	@ 0x58
 800b9d0:	bd70      	pop	{r4, r5, r6, pc}
 800b9d2:	466a      	mov	r2, sp
 800b9d4:	f000 f848 	bl	800ba68 <_fstat_r>
 800b9d8:	2800      	cmp	r0, #0
 800b9da:	dbec      	blt.n	800b9b6 <__swhatbuf_r+0x12>
 800b9dc:	9901      	ldr	r1, [sp, #4]
 800b9de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b9e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b9e6:	4259      	negs	r1, r3
 800b9e8:	4159      	adcs	r1, r3
 800b9ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b9ee:	e7eb      	b.n	800b9c8 <__swhatbuf_r+0x24>

0800b9f0 <__smakebuf_r>:
 800b9f0:	898b      	ldrh	r3, [r1, #12]
 800b9f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9f4:	079d      	lsls	r5, r3, #30
 800b9f6:	4606      	mov	r6, r0
 800b9f8:	460c      	mov	r4, r1
 800b9fa:	d507      	bpl.n	800ba0c <__smakebuf_r+0x1c>
 800b9fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ba00:	6023      	str	r3, [r4, #0]
 800ba02:	6123      	str	r3, [r4, #16]
 800ba04:	2301      	movs	r3, #1
 800ba06:	6163      	str	r3, [r4, #20]
 800ba08:	b003      	add	sp, #12
 800ba0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba0c:	ab01      	add	r3, sp, #4
 800ba0e:	466a      	mov	r2, sp
 800ba10:	f7ff ffc8 	bl	800b9a4 <__swhatbuf_r>
 800ba14:	9f00      	ldr	r7, [sp, #0]
 800ba16:	4605      	mov	r5, r0
 800ba18:	4639      	mov	r1, r7
 800ba1a:	4630      	mov	r0, r6
 800ba1c:	f7ff fbbc 	bl	800b198 <_malloc_r>
 800ba20:	b948      	cbnz	r0, 800ba36 <__smakebuf_r+0x46>
 800ba22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba26:	059a      	lsls	r2, r3, #22
 800ba28:	d4ee      	bmi.n	800ba08 <__smakebuf_r+0x18>
 800ba2a:	f023 0303 	bic.w	r3, r3, #3
 800ba2e:	f043 0302 	orr.w	r3, r3, #2
 800ba32:	81a3      	strh	r3, [r4, #12]
 800ba34:	e7e2      	b.n	800b9fc <__smakebuf_r+0xc>
 800ba36:	89a3      	ldrh	r3, [r4, #12]
 800ba38:	6020      	str	r0, [r4, #0]
 800ba3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba3e:	81a3      	strh	r3, [r4, #12]
 800ba40:	9b01      	ldr	r3, [sp, #4]
 800ba42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ba46:	b15b      	cbz	r3, 800ba60 <__smakebuf_r+0x70>
 800ba48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba4c:	4630      	mov	r0, r6
 800ba4e:	f000 f81d 	bl	800ba8c <_isatty_r>
 800ba52:	b128      	cbz	r0, 800ba60 <__smakebuf_r+0x70>
 800ba54:	89a3      	ldrh	r3, [r4, #12]
 800ba56:	f023 0303 	bic.w	r3, r3, #3
 800ba5a:	f043 0301 	orr.w	r3, r3, #1
 800ba5e:	81a3      	strh	r3, [r4, #12]
 800ba60:	89a3      	ldrh	r3, [r4, #12]
 800ba62:	431d      	orrs	r5, r3
 800ba64:	81a5      	strh	r5, [r4, #12]
 800ba66:	e7cf      	b.n	800ba08 <__smakebuf_r+0x18>

0800ba68 <_fstat_r>:
 800ba68:	b538      	push	{r3, r4, r5, lr}
 800ba6a:	4d07      	ldr	r5, [pc, #28]	@ (800ba88 <_fstat_r+0x20>)
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	4604      	mov	r4, r0
 800ba70:	4608      	mov	r0, r1
 800ba72:	4611      	mov	r1, r2
 800ba74:	602b      	str	r3, [r5, #0]
 800ba76:	f7f6 fb08 	bl	800208a <_fstat>
 800ba7a:	1c43      	adds	r3, r0, #1
 800ba7c:	d102      	bne.n	800ba84 <_fstat_r+0x1c>
 800ba7e:	682b      	ldr	r3, [r5, #0]
 800ba80:	b103      	cbz	r3, 800ba84 <_fstat_r+0x1c>
 800ba82:	6023      	str	r3, [r4, #0]
 800ba84:	bd38      	pop	{r3, r4, r5, pc}
 800ba86:	bf00      	nop
 800ba88:	20019710 	.word	0x20019710

0800ba8c <_isatty_r>:
 800ba8c:	b538      	push	{r3, r4, r5, lr}
 800ba8e:	4d06      	ldr	r5, [pc, #24]	@ (800baa8 <_isatty_r+0x1c>)
 800ba90:	2300      	movs	r3, #0
 800ba92:	4604      	mov	r4, r0
 800ba94:	4608      	mov	r0, r1
 800ba96:	602b      	str	r3, [r5, #0]
 800ba98:	f7f6 fb07 	bl	80020aa <_isatty>
 800ba9c:	1c43      	adds	r3, r0, #1
 800ba9e:	d102      	bne.n	800baa6 <_isatty_r+0x1a>
 800baa0:	682b      	ldr	r3, [r5, #0]
 800baa2:	b103      	cbz	r3, 800baa6 <_isatty_r+0x1a>
 800baa4:	6023      	str	r3, [r4, #0]
 800baa6:	bd38      	pop	{r3, r4, r5, pc}
 800baa8:	20019710 	.word	0x20019710

0800baac <_sbrk_r>:
 800baac:	b538      	push	{r3, r4, r5, lr}
 800baae:	4d06      	ldr	r5, [pc, #24]	@ (800bac8 <_sbrk_r+0x1c>)
 800bab0:	2300      	movs	r3, #0
 800bab2:	4604      	mov	r4, r0
 800bab4:	4608      	mov	r0, r1
 800bab6:	602b      	str	r3, [r5, #0]
 800bab8:	f7f6 fb10 	bl	80020dc <_sbrk>
 800babc:	1c43      	adds	r3, r0, #1
 800babe:	d102      	bne.n	800bac6 <_sbrk_r+0x1a>
 800bac0:	682b      	ldr	r3, [r5, #0]
 800bac2:	b103      	cbz	r3, 800bac6 <_sbrk_r+0x1a>
 800bac4:	6023      	str	r3, [r4, #0]
 800bac6:	bd38      	pop	{r3, r4, r5, pc}
 800bac8:	20019710 	.word	0x20019710
 800bacc:	00000000 	.word	0x00000000

0800bad0 <sin>:
 800bad0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bad2:	ec53 2b10 	vmov	r2, r3, d0
 800bad6:	4826      	ldr	r0, [pc, #152]	@ (800bb70 <sin+0xa0>)
 800bad8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800badc:	4281      	cmp	r1, r0
 800bade:	d807      	bhi.n	800baf0 <sin+0x20>
 800bae0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800bb68 <sin+0x98>
 800bae4:	2000      	movs	r0, #0
 800bae6:	b005      	add	sp, #20
 800bae8:	f85d eb04 	ldr.w	lr, [sp], #4
 800baec:	f000 b90c 	b.w	800bd08 <__kernel_sin>
 800baf0:	4820      	ldr	r0, [pc, #128]	@ (800bb74 <sin+0xa4>)
 800baf2:	4281      	cmp	r1, r0
 800baf4:	d908      	bls.n	800bb08 <sin+0x38>
 800baf6:	4610      	mov	r0, r2
 800baf8:	4619      	mov	r1, r3
 800bafa:	f7f4 fbbd 	bl	8000278 <__aeabi_dsub>
 800bafe:	ec41 0b10 	vmov	d0, r0, r1
 800bb02:	b005      	add	sp, #20
 800bb04:	f85d fb04 	ldr.w	pc, [sp], #4
 800bb08:	4668      	mov	r0, sp
 800bb0a:	f000 f9b9 	bl	800be80 <__ieee754_rem_pio2>
 800bb0e:	f000 0003 	and.w	r0, r0, #3
 800bb12:	2801      	cmp	r0, #1
 800bb14:	d00c      	beq.n	800bb30 <sin+0x60>
 800bb16:	2802      	cmp	r0, #2
 800bb18:	d011      	beq.n	800bb3e <sin+0x6e>
 800bb1a:	b9e8      	cbnz	r0, 800bb58 <sin+0x88>
 800bb1c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bb20:	ed9d 0b00 	vldr	d0, [sp]
 800bb24:	2001      	movs	r0, #1
 800bb26:	f000 f8ef 	bl	800bd08 <__kernel_sin>
 800bb2a:	ec51 0b10 	vmov	r0, r1, d0
 800bb2e:	e7e6      	b.n	800bafe <sin+0x2e>
 800bb30:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bb34:	ed9d 0b00 	vldr	d0, [sp]
 800bb38:	f000 f81e 	bl	800bb78 <__kernel_cos>
 800bb3c:	e7f5      	b.n	800bb2a <sin+0x5a>
 800bb3e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bb42:	ed9d 0b00 	vldr	d0, [sp]
 800bb46:	2001      	movs	r0, #1
 800bb48:	f000 f8de 	bl	800bd08 <__kernel_sin>
 800bb4c:	ec53 2b10 	vmov	r2, r3, d0
 800bb50:	4610      	mov	r0, r2
 800bb52:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800bb56:	e7d2      	b.n	800bafe <sin+0x2e>
 800bb58:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bb5c:	ed9d 0b00 	vldr	d0, [sp]
 800bb60:	f000 f80a 	bl	800bb78 <__kernel_cos>
 800bb64:	e7f2      	b.n	800bb4c <sin+0x7c>
 800bb66:	bf00      	nop
	...
 800bb70:	3fe921fb 	.word	0x3fe921fb
 800bb74:	7fefffff 	.word	0x7fefffff

0800bb78 <__kernel_cos>:
 800bb78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb7c:	ec57 6b10 	vmov	r6, r7, d0
 800bb80:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bb84:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800bb88:	ed8d 1b00 	vstr	d1, [sp]
 800bb8c:	d206      	bcs.n	800bb9c <__kernel_cos+0x24>
 800bb8e:	4630      	mov	r0, r6
 800bb90:	4639      	mov	r1, r7
 800bb92:	f7f4 ffc3 	bl	8000b1c <__aeabi_d2iz>
 800bb96:	2800      	cmp	r0, #0
 800bb98:	f000 8088 	beq.w	800bcac <__kernel_cos+0x134>
 800bb9c:	4632      	mov	r2, r6
 800bb9e:	463b      	mov	r3, r7
 800bba0:	4630      	mov	r0, r6
 800bba2:	4639      	mov	r1, r7
 800bba4:	f7f4 fd20 	bl	80005e8 <__aeabi_dmul>
 800bba8:	4b51      	ldr	r3, [pc, #324]	@ (800bcf0 <__kernel_cos+0x178>)
 800bbaa:	2200      	movs	r2, #0
 800bbac:	4604      	mov	r4, r0
 800bbae:	460d      	mov	r5, r1
 800bbb0:	f7f4 fd1a 	bl	80005e8 <__aeabi_dmul>
 800bbb4:	a340      	add	r3, pc, #256	@ (adr r3, 800bcb8 <__kernel_cos+0x140>)
 800bbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbba:	4682      	mov	sl, r0
 800bbbc:	468b      	mov	fp, r1
 800bbbe:	4620      	mov	r0, r4
 800bbc0:	4629      	mov	r1, r5
 800bbc2:	f7f4 fd11 	bl	80005e8 <__aeabi_dmul>
 800bbc6:	a33e      	add	r3, pc, #248	@ (adr r3, 800bcc0 <__kernel_cos+0x148>)
 800bbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbcc:	f7f4 fb56 	bl	800027c <__adddf3>
 800bbd0:	4622      	mov	r2, r4
 800bbd2:	462b      	mov	r3, r5
 800bbd4:	f7f4 fd08 	bl	80005e8 <__aeabi_dmul>
 800bbd8:	a33b      	add	r3, pc, #236	@ (adr r3, 800bcc8 <__kernel_cos+0x150>)
 800bbda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbde:	f7f4 fb4b 	bl	8000278 <__aeabi_dsub>
 800bbe2:	4622      	mov	r2, r4
 800bbe4:	462b      	mov	r3, r5
 800bbe6:	f7f4 fcff 	bl	80005e8 <__aeabi_dmul>
 800bbea:	a339      	add	r3, pc, #228	@ (adr r3, 800bcd0 <__kernel_cos+0x158>)
 800bbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf0:	f7f4 fb44 	bl	800027c <__adddf3>
 800bbf4:	4622      	mov	r2, r4
 800bbf6:	462b      	mov	r3, r5
 800bbf8:	f7f4 fcf6 	bl	80005e8 <__aeabi_dmul>
 800bbfc:	a336      	add	r3, pc, #216	@ (adr r3, 800bcd8 <__kernel_cos+0x160>)
 800bbfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc02:	f7f4 fb39 	bl	8000278 <__aeabi_dsub>
 800bc06:	4622      	mov	r2, r4
 800bc08:	462b      	mov	r3, r5
 800bc0a:	f7f4 fced 	bl	80005e8 <__aeabi_dmul>
 800bc0e:	a334      	add	r3, pc, #208	@ (adr r3, 800bce0 <__kernel_cos+0x168>)
 800bc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc14:	f7f4 fb32 	bl	800027c <__adddf3>
 800bc18:	4622      	mov	r2, r4
 800bc1a:	462b      	mov	r3, r5
 800bc1c:	f7f4 fce4 	bl	80005e8 <__aeabi_dmul>
 800bc20:	4622      	mov	r2, r4
 800bc22:	462b      	mov	r3, r5
 800bc24:	f7f4 fce0 	bl	80005e8 <__aeabi_dmul>
 800bc28:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc2c:	4604      	mov	r4, r0
 800bc2e:	460d      	mov	r5, r1
 800bc30:	4630      	mov	r0, r6
 800bc32:	4639      	mov	r1, r7
 800bc34:	f7f4 fcd8 	bl	80005e8 <__aeabi_dmul>
 800bc38:	460b      	mov	r3, r1
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	4629      	mov	r1, r5
 800bc3e:	4620      	mov	r0, r4
 800bc40:	f7f4 fb1a 	bl	8000278 <__aeabi_dsub>
 800bc44:	4b2b      	ldr	r3, [pc, #172]	@ (800bcf4 <__kernel_cos+0x17c>)
 800bc46:	4598      	cmp	r8, r3
 800bc48:	4606      	mov	r6, r0
 800bc4a:	460f      	mov	r7, r1
 800bc4c:	d810      	bhi.n	800bc70 <__kernel_cos+0xf8>
 800bc4e:	4602      	mov	r2, r0
 800bc50:	460b      	mov	r3, r1
 800bc52:	4650      	mov	r0, sl
 800bc54:	4659      	mov	r1, fp
 800bc56:	f7f4 fb0f 	bl	8000278 <__aeabi_dsub>
 800bc5a:	460b      	mov	r3, r1
 800bc5c:	4926      	ldr	r1, [pc, #152]	@ (800bcf8 <__kernel_cos+0x180>)
 800bc5e:	4602      	mov	r2, r0
 800bc60:	2000      	movs	r0, #0
 800bc62:	f7f4 fb09 	bl	8000278 <__aeabi_dsub>
 800bc66:	ec41 0b10 	vmov	d0, r0, r1
 800bc6a:	b003      	add	sp, #12
 800bc6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc70:	4b22      	ldr	r3, [pc, #136]	@ (800bcfc <__kernel_cos+0x184>)
 800bc72:	4921      	ldr	r1, [pc, #132]	@ (800bcf8 <__kernel_cos+0x180>)
 800bc74:	4598      	cmp	r8, r3
 800bc76:	bf8c      	ite	hi
 800bc78:	4d21      	ldrhi	r5, [pc, #132]	@ (800bd00 <__kernel_cos+0x188>)
 800bc7a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800bc7e:	2400      	movs	r4, #0
 800bc80:	4622      	mov	r2, r4
 800bc82:	462b      	mov	r3, r5
 800bc84:	2000      	movs	r0, #0
 800bc86:	f7f4 faf7 	bl	8000278 <__aeabi_dsub>
 800bc8a:	4622      	mov	r2, r4
 800bc8c:	4680      	mov	r8, r0
 800bc8e:	4689      	mov	r9, r1
 800bc90:	462b      	mov	r3, r5
 800bc92:	4650      	mov	r0, sl
 800bc94:	4659      	mov	r1, fp
 800bc96:	f7f4 faef 	bl	8000278 <__aeabi_dsub>
 800bc9a:	4632      	mov	r2, r6
 800bc9c:	463b      	mov	r3, r7
 800bc9e:	f7f4 faeb 	bl	8000278 <__aeabi_dsub>
 800bca2:	4602      	mov	r2, r0
 800bca4:	460b      	mov	r3, r1
 800bca6:	4640      	mov	r0, r8
 800bca8:	4649      	mov	r1, r9
 800bcaa:	e7da      	b.n	800bc62 <__kernel_cos+0xea>
 800bcac:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800bce8 <__kernel_cos+0x170>
 800bcb0:	e7db      	b.n	800bc6a <__kernel_cos+0xf2>
 800bcb2:	bf00      	nop
 800bcb4:	f3af 8000 	nop.w
 800bcb8:	be8838d4 	.word	0xbe8838d4
 800bcbc:	bda8fae9 	.word	0xbda8fae9
 800bcc0:	bdb4b1c4 	.word	0xbdb4b1c4
 800bcc4:	3e21ee9e 	.word	0x3e21ee9e
 800bcc8:	809c52ad 	.word	0x809c52ad
 800bccc:	3e927e4f 	.word	0x3e927e4f
 800bcd0:	19cb1590 	.word	0x19cb1590
 800bcd4:	3efa01a0 	.word	0x3efa01a0
 800bcd8:	16c15177 	.word	0x16c15177
 800bcdc:	3f56c16c 	.word	0x3f56c16c
 800bce0:	5555554c 	.word	0x5555554c
 800bce4:	3fa55555 	.word	0x3fa55555
 800bce8:	00000000 	.word	0x00000000
 800bcec:	3ff00000 	.word	0x3ff00000
 800bcf0:	3fe00000 	.word	0x3fe00000
 800bcf4:	3fd33332 	.word	0x3fd33332
 800bcf8:	3ff00000 	.word	0x3ff00000
 800bcfc:	3fe90000 	.word	0x3fe90000
 800bd00:	3fd20000 	.word	0x3fd20000
 800bd04:	00000000 	.word	0x00000000

0800bd08 <__kernel_sin>:
 800bd08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd0c:	ec55 4b10 	vmov	r4, r5, d0
 800bd10:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800bd14:	b085      	sub	sp, #20
 800bd16:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800bd1a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800bd1e:	4680      	mov	r8, r0
 800bd20:	d205      	bcs.n	800bd2e <__kernel_sin+0x26>
 800bd22:	4620      	mov	r0, r4
 800bd24:	4629      	mov	r1, r5
 800bd26:	f7f4 fef9 	bl	8000b1c <__aeabi_d2iz>
 800bd2a:	2800      	cmp	r0, #0
 800bd2c:	d052      	beq.n	800bdd4 <__kernel_sin+0xcc>
 800bd2e:	4622      	mov	r2, r4
 800bd30:	462b      	mov	r3, r5
 800bd32:	4620      	mov	r0, r4
 800bd34:	4629      	mov	r1, r5
 800bd36:	f7f4 fc57 	bl	80005e8 <__aeabi_dmul>
 800bd3a:	4682      	mov	sl, r0
 800bd3c:	468b      	mov	fp, r1
 800bd3e:	4602      	mov	r2, r0
 800bd40:	460b      	mov	r3, r1
 800bd42:	4620      	mov	r0, r4
 800bd44:	4629      	mov	r1, r5
 800bd46:	f7f4 fc4f 	bl	80005e8 <__aeabi_dmul>
 800bd4a:	a342      	add	r3, pc, #264	@ (adr r3, 800be54 <__kernel_sin+0x14c>)
 800bd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd50:	e9cd 0100 	strd	r0, r1, [sp]
 800bd54:	4650      	mov	r0, sl
 800bd56:	4659      	mov	r1, fp
 800bd58:	f7f4 fc46 	bl	80005e8 <__aeabi_dmul>
 800bd5c:	a33f      	add	r3, pc, #252	@ (adr r3, 800be5c <__kernel_sin+0x154>)
 800bd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd62:	f7f4 fa89 	bl	8000278 <__aeabi_dsub>
 800bd66:	4652      	mov	r2, sl
 800bd68:	465b      	mov	r3, fp
 800bd6a:	f7f4 fc3d 	bl	80005e8 <__aeabi_dmul>
 800bd6e:	a33d      	add	r3, pc, #244	@ (adr r3, 800be64 <__kernel_sin+0x15c>)
 800bd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd74:	f7f4 fa82 	bl	800027c <__adddf3>
 800bd78:	4652      	mov	r2, sl
 800bd7a:	465b      	mov	r3, fp
 800bd7c:	f7f4 fc34 	bl	80005e8 <__aeabi_dmul>
 800bd80:	a33a      	add	r3, pc, #232	@ (adr r3, 800be6c <__kernel_sin+0x164>)
 800bd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd86:	f7f4 fa77 	bl	8000278 <__aeabi_dsub>
 800bd8a:	4652      	mov	r2, sl
 800bd8c:	465b      	mov	r3, fp
 800bd8e:	f7f4 fc2b 	bl	80005e8 <__aeabi_dmul>
 800bd92:	a338      	add	r3, pc, #224	@ (adr r3, 800be74 <__kernel_sin+0x16c>)
 800bd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd98:	f7f4 fa70 	bl	800027c <__adddf3>
 800bd9c:	4606      	mov	r6, r0
 800bd9e:	460f      	mov	r7, r1
 800bda0:	f1b8 0f00 	cmp.w	r8, #0
 800bda4:	d11b      	bne.n	800bdde <__kernel_sin+0xd6>
 800bda6:	4602      	mov	r2, r0
 800bda8:	460b      	mov	r3, r1
 800bdaa:	4650      	mov	r0, sl
 800bdac:	4659      	mov	r1, fp
 800bdae:	f7f4 fc1b 	bl	80005e8 <__aeabi_dmul>
 800bdb2:	a325      	add	r3, pc, #148	@ (adr r3, 800be48 <__kernel_sin+0x140>)
 800bdb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb8:	f7f4 fa5e 	bl	8000278 <__aeabi_dsub>
 800bdbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bdc0:	f7f4 fc12 	bl	80005e8 <__aeabi_dmul>
 800bdc4:	4602      	mov	r2, r0
 800bdc6:	460b      	mov	r3, r1
 800bdc8:	4620      	mov	r0, r4
 800bdca:	4629      	mov	r1, r5
 800bdcc:	f7f4 fa56 	bl	800027c <__adddf3>
 800bdd0:	4604      	mov	r4, r0
 800bdd2:	460d      	mov	r5, r1
 800bdd4:	ec45 4b10 	vmov	d0, r4, r5
 800bdd8:	b005      	add	sp, #20
 800bdda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bde2:	4b1b      	ldr	r3, [pc, #108]	@ (800be50 <__kernel_sin+0x148>)
 800bde4:	2200      	movs	r2, #0
 800bde6:	f7f4 fbff 	bl	80005e8 <__aeabi_dmul>
 800bdea:	4632      	mov	r2, r6
 800bdec:	4680      	mov	r8, r0
 800bdee:	4689      	mov	r9, r1
 800bdf0:	463b      	mov	r3, r7
 800bdf2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bdf6:	f7f4 fbf7 	bl	80005e8 <__aeabi_dmul>
 800bdfa:	4602      	mov	r2, r0
 800bdfc:	460b      	mov	r3, r1
 800bdfe:	4640      	mov	r0, r8
 800be00:	4649      	mov	r1, r9
 800be02:	f7f4 fa39 	bl	8000278 <__aeabi_dsub>
 800be06:	4652      	mov	r2, sl
 800be08:	465b      	mov	r3, fp
 800be0a:	f7f4 fbed 	bl	80005e8 <__aeabi_dmul>
 800be0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be12:	f7f4 fa31 	bl	8000278 <__aeabi_dsub>
 800be16:	a30c      	add	r3, pc, #48	@ (adr r3, 800be48 <__kernel_sin+0x140>)
 800be18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be1c:	4606      	mov	r6, r0
 800be1e:	460f      	mov	r7, r1
 800be20:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be24:	f7f4 fbe0 	bl	80005e8 <__aeabi_dmul>
 800be28:	4602      	mov	r2, r0
 800be2a:	460b      	mov	r3, r1
 800be2c:	4630      	mov	r0, r6
 800be2e:	4639      	mov	r1, r7
 800be30:	f7f4 fa24 	bl	800027c <__adddf3>
 800be34:	4602      	mov	r2, r0
 800be36:	460b      	mov	r3, r1
 800be38:	4620      	mov	r0, r4
 800be3a:	4629      	mov	r1, r5
 800be3c:	f7f4 fa1c 	bl	8000278 <__aeabi_dsub>
 800be40:	e7c6      	b.n	800bdd0 <__kernel_sin+0xc8>
 800be42:	bf00      	nop
 800be44:	f3af 8000 	nop.w
 800be48:	55555549 	.word	0x55555549
 800be4c:	3fc55555 	.word	0x3fc55555
 800be50:	3fe00000 	.word	0x3fe00000
 800be54:	5acfd57c 	.word	0x5acfd57c
 800be58:	3de5d93a 	.word	0x3de5d93a
 800be5c:	8a2b9ceb 	.word	0x8a2b9ceb
 800be60:	3e5ae5e6 	.word	0x3e5ae5e6
 800be64:	57b1fe7d 	.word	0x57b1fe7d
 800be68:	3ec71de3 	.word	0x3ec71de3
 800be6c:	19c161d5 	.word	0x19c161d5
 800be70:	3f2a01a0 	.word	0x3f2a01a0
 800be74:	1110f8a6 	.word	0x1110f8a6
 800be78:	3f811111 	.word	0x3f811111
 800be7c:	00000000 	.word	0x00000000

0800be80 <__ieee754_rem_pio2>:
 800be80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be84:	ec57 6b10 	vmov	r6, r7, d0
 800be88:	4bc5      	ldr	r3, [pc, #788]	@ (800c1a0 <__ieee754_rem_pio2+0x320>)
 800be8a:	b08d      	sub	sp, #52	@ 0x34
 800be8c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800be90:	4598      	cmp	r8, r3
 800be92:	4604      	mov	r4, r0
 800be94:	9704      	str	r7, [sp, #16]
 800be96:	d807      	bhi.n	800bea8 <__ieee754_rem_pio2+0x28>
 800be98:	2200      	movs	r2, #0
 800be9a:	2300      	movs	r3, #0
 800be9c:	ed80 0b00 	vstr	d0, [r0]
 800bea0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bea4:	2500      	movs	r5, #0
 800bea6:	e028      	b.n	800befa <__ieee754_rem_pio2+0x7a>
 800bea8:	4bbe      	ldr	r3, [pc, #760]	@ (800c1a4 <__ieee754_rem_pio2+0x324>)
 800beaa:	4598      	cmp	r8, r3
 800beac:	d878      	bhi.n	800bfa0 <__ieee754_rem_pio2+0x120>
 800beae:	9b04      	ldr	r3, [sp, #16]
 800beb0:	4dbd      	ldr	r5, [pc, #756]	@ (800c1a8 <__ieee754_rem_pio2+0x328>)
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	4630      	mov	r0, r6
 800beb6:	a3ac      	add	r3, pc, #688	@ (adr r3, 800c168 <__ieee754_rem_pio2+0x2e8>)
 800beb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bebc:	4639      	mov	r1, r7
 800bebe:	dd38      	ble.n	800bf32 <__ieee754_rem_pio2+0xb2>
 800bec0:	f7f4 f9da 	bl	8000278 <__aeabi_dsub>
 800bec4:	45a8      	cmp	r8, r5
 800bec6:	4606      	mov	r6, r0
 800bec8:	460f      	mov	r7, r1
 800beca:	d01a      	beq.n	800bf02 <__ieee754_rem_pio2+0x82>
 800becc:	a3a8      	add	r3, pc, #672	@ (adr r3, 800c170 <__ieee754_rem_pio2+0x2f0>)
 800bece:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed2:	f7f4 f9d1 	bl	8000278 <__aeabi_dsub>
 800bed6:	4602      	mov	r2, r0
 800bed8:	460b      	mov	r3, r1
 800beda:	4680      	mov	r8, r0
 800bedc:	4689      	mov	r9, r1
 800bede:	4630      	mov	r0, r6
 800bee0:	4639      	mov	r1, r7
 800bee2:	f7f4 f9c9 	bl	8000278 <__aeabi_dsub>
 800bee6:	a3a2      	add	r3, pc, #648	@ (adr r3, 800c170 <__ieee754_rem_pio2+0x2f0>)
 800bee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beec:	f7f4 f9c4 	bl	8000278 <__aeabi_dsub>
 800bef0:	e9c4 8900 	strd	r8, r9, [r4]
 800bef4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bef8:	2501      	movs	r5, #1
 800befa:	4628      	mov	r0, r5
 800befc:	b00d      	add	sp, #52	@ 0x34
 800befe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf02:	a39d      	add	r3, pc, #628	@ (adr r3, 800c178 <__ieee754_rem_pio2+0x2f8>)
 800bf04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf08:	f7f4 f9b6 	bl	8000278 <__aeabi_dsub>
 800bf0c:	a39c      	add	r3, pc, #624	@ (adr r3, 800c180 <__ieee754_rem_pio2+0x300>)
 800bf0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf12:	4606      	mov	r6, r0
 800bf14:	460f      	mov	r7, r1
 800bf16:	f7f4 f9af 	bl	8000278 <__aeabi_dsub>
 800bf1a:	4602      	mov	r2, r0
 800bf1c:	460b      	mov	r3, r1
 800bf1e:	4680      	mov	r8, r0
 800bf20:	4689      	mov	r9, r1
 800bf22:	4630      	mov	r0, r6
 800bf24:	4639      	mov	r1, r7
 800bf26:	f7f4 f9a7 	bl	8000278 <__aeabi_dsub>
 800bf2a:	a395      	add	r3, pc, #596	@ (adr r3, 800c180 <__ieee754_rem_pio2+0x300>)
 800bf2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf30:	e7dc      	b.n	800beec <__ieee754_rem_pio2+0x6c>
 800bf32:	f7f4 f9a3 	bl	800027c <__adddf3>
 800bf36:	45a8      	cmp	r8, r5
 800bf38:	4606      	mov	r6, r0
 800bf3a:	460f      	mov	r7, r1
 800bf3c:	d018      	beq.n	800bf70 <__ieee754_rem_pio2+0xf0>
 800bf3e:	a38c      	add	r3, pc, #560	@ (adr r3, 800c170 <__ieee754_rem_pio2+0x2f0>)
 800bf40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf44:	f7f4 f99a 	bl	800027c <__adddf3>
 800bf48:	4602      	mov	r2, r0
 800bf4a:	460b      	mov	r3, r1
 800bf4c:	4680      	mov	r8, r0
 800bf4e:	4689      	mov	r9, r1
 800bf50:	4630      	mov	r0, r6
 800bf52:	4639      	mov	r1, r7
 800bf54:	f7f4 f990 	bl	8000278 <__aeabi_dsub>
 800bf58:	a385      	add	r3, pc, #532	@ (adr r3, 800c170 <__ieee754_rem_pio2+0x2f0>)
 800bf5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf5e:	f7f4 f98d 	bl	800027c <__adddf3>
 800bf62:	f04f 35ff 	mov.w	r5, #4294967295
 800bf66:	e9c4 8900 	strd	r8, r9, [r4]
 800bf6a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bf6e:	e7c4      	b.n	800befa <__ieee754_rem_pio2+0x7a>
 800bf70:	a381      	add	r3, pc, #516	@ (adr r3, 800c178 <__ieee754_rem_pio2+0x2f8>)
 800bf72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf76:	f7f4 f981 	bl	800027c <__adddf3>
 800bf7a:	a381      	add	r3, pc, #516	@ (adr r3, 800c180 <__ieee754_rem_pio2+0x300>)
 800bf7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf80:	4606      	mov	r6, r0
 800bf82:	460f      	mov	r7, r1
 800bf84:	f7f4 f97a 	bl	800027c <__adddf3>
 800bf88:	4602      	mov	r2, r0
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	4680      	mov	r8, r0
 800bf8e:	4689      	mov	r9, r1
 800bf90:	4630      	mov	r0, r6
 800bf92:	4639      	mov	r1, r7
 800bf94:	f7f4 f970 	bl	8000278 <__aeabi_dsub>
 800bf98:	a379      	add	r3, pc, #484	@ (adr r3, 800c180 <__ieee754_rem_pio2+0x300>)
 800bf9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf9e:	e7de      	b.n	800bf5e <__ieee754_rem_pio2+0xde>
 800bfa0:	4b82      	ldr	r3, [pc, #520]	@ (800c1ac <__ieee754_rem_pio2+0x32c>)
 800bfa2:	4598      	cmp	r8, r3
 800bfa4:	f200 80d1 	bhi.w	800c14a <__ieee754_rem_pio2+0x2ca>
 800bfa8:	f000 f966 	bl	800c278 <fabs>
 800bfac:	ec57 6b10 	vmov	r6, r7, d0
 800bfb0:	a375      	add	r3, pc, #468	@ (adr r3, 800c188 <__ieee754_rem_pio2+0x308>)
 800bfb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb6:	4630      	mov	r0, r6
 800bfb8:	4639      	mov	r1, r7
 800bfba:	f7f4 fb15 	bl	80005e8 <__aeabi_dmul>
 800bfbe:	4b7c      	ldr	r3, [pc, #496]	@ (800c1b0 <__ieee754_rem_pio2+0x330>)
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	f7f4 f95b 	bl	800027c <__adddf3>
 800bfc6:	f7f4 fda9 	bl	8000b1c <__aeabi_d2iz>
 800bfca:	4605      	mov	r5, r0
 800bfcc:	f7f4 faa2 	bl	8000514 <__aeabi_i2d>
 800bfd0:	4602      	mov	r2, r0
 800bfd2:	460b      	mov	r3, r1
 800bfd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bfd8:	a363      	add	r3, pc, #396	@ (adr r3, 800c168 <__ieee754_rem_pio2+0x2e8>)
 800bfda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfde:	f7f4 fb03 	bl	80005e8 <__aeabi_dmul>
 800bfe2:	4602      	mov	r2, r0
 800bfe4:	460b      	mov	r3, r1
 800bfe6:	4630      	mov	r0, r6
 800bfe8:	4639      	mov	r1, r7
 800bfea:	f7f4 f945 	bl	8000278 <__aeabi_dsub>
 800bfee:	a360      	add	r3, pc, #384	@ (adr r3, 800c170 <__ieee754_rem_pio2+0x2f0>)
 800bff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff4:	4682      	mov	sl, r0
 800bff6:	468b      	mov	fp, r1
 800bff8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bffc:	f7f4 faf4 	bl	80005e8 <__aeabi_dmul>
 800c000:	2d1f      	cmp	r5, #31
 800c002:	4606      	mov	r6, r0
 800c004:	460f      	mov	r7, r1
 800c006:	dc0c      	bgt.n	800c022 <__ieee754_rem_pio2+0x1a2>
 800c008:	4b6a      	ldr	r3, [pc, #424]	@ (800c1b4 <__ieee754_rem_pio2+0x334>)
 800c00a:	1e6a      	subs	r2, r5, #1
 800c00c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c010:	4543      	cmp	r3, r8
 800c012:	d006      	beq.n	800c022 <__ieee754_rem_pio2+0x1a2>
 800c014:	4632      	mov	r2, r6
 800c016:	463b      	mov	r3, r7
 800c018:	4650      	mov	r0, sl
 800c01a:	4659      	mov	r1, fp
 800c01c:	f7f4 f92c 	bl	8000278 <__aeabi_dsub>
 800c020:	e00e      	b.n	800c040 <__ieee754_rem_pio2+0x1c0>
 800c022:	463b      	mov	r3, r7
 800c024:	4632      	mov	r2, r6
 800c026:	4650      	mov	r0, sl
 800c028:	4659      	mov	r1, fp
 800c02a:	f7f4 f925 	bl	8000278 <__aeabi_dsub>
 800c02e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c032:	9305      	str	r3, [sp, #20]
 800c034:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c038:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800c03c:	2b10      	cmp	r3, #16
 800c03e:	dc02      	bgt.n	800c046 <__ieee754_rem_pio2+0x1c6>
 800c040:	e9c4 0100 	strd	r0, r1, [r4]
 800c044:	e039      	b.n	800c0ba <__ieee754_rem_pio2+0x23a>
 800c046:	a34c      	add	r3, pc, #304	@ (adr r3, 800c178 <__ieee754_rem_pio2+0x2f8>)
 800c048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c050:	f7f4 faca 	bl	80005e8 <__aeabi_dmul>
 800c054:	4606      	mov	r6, r0
 800c056:	460f      	mov	r7, r1
 800c058:	4602      	mov	r2, r0
 800c05a:	460b      	mov	r3, r1
 800c05c:	4650      	mov	r0, sl
 800c05e:	4659      	mov	r1, fp
 800c060:	f7f4 f90a 	bl	8000278 <__aeabi_dsub>
 800c064:	4602      	mov	r2, r0
 800c066:	460b      	mov	r3, r1
 800c068:	4680      	mov	r8, r0
 800c06a:	4689      	mov	r9, r1
 800c06c:	4650      	mov	r0, sl
 800c06e:	4659      	mov	r1, fp
 800c070:	f7f4 f902 	bl	8000278 <__aeabi_dsub>
 800c074:	4632      	mov	r2, r6
 800c076:	463b      	mov	r3, r7
 800c078:	f7f4 f8fe 	bl	8000278 <__aeabi_dsub>
 800c07c:	a340      	add	r3, pc, #256	@ (adr r3, 800c180 <__ieee754_rem_pio2+0x300>)
 800c07e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c082:	4606      	mov	r6, r0
 800c084:	460f      	mov	r7, r1
 800c086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c08a:	f7f4 faad 	bl	80005e8 <__aeabi_dmul>
 800c08e:	4632      	mov	r2, r6
 800c090:	463b      	mov	r3, r7
 800c092:	f7f4 f8f1 	bl	8000278 <__aeabi_dsub>
 800c096:	4602      	mov	r2, r0
 800c098:	460b      	mov	r3, r1
 800c09a:	4606      	mov	r6, r0
 800c09c:	460f      	mov	r7, r1
 800c09e:	4640      	mov	r0, r8
 800c0a0:	4649      	mov	r1, r9
 800c0a2:	f7f4 f8e9 	bl	8000278 <__aeabi_dsub>
 800c0a6:	9a05      	ldr	r2, [sp, #20]
 800c0a8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c0ac:	1ad3      	subs	r3, r2, r3
 800c0ae:	2b31      	cmp	r3, #49	@ 0x31
 800c0b0:	dc20      	bgt.n	800c0f4 <__ieee754_rem_pio2+0x274>
 800c0b2:	e9c4 0100 	strd	r0, r1, [r4]
 800c0b6:	46c2      	mov	sl, r8
 800c0b8:	46cb      	mov	fp, r9
 800c0ba:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c0be:	4650      	mov	r0, sl
 800c0c0:	4642      	mov	r2, r8
 800c0c2:	464b      	mov	r3, r9
 800c0c4:	4659      	mov	r1, fp
 800c0c6:	f7f4 f8d7 	bl	8000278 <__aeabi_dsub>
 800c0ca:	463b      	mov	r3, r7
 800c0cc:	4632      	mov	r2, r6
 800c0ce:	f7f4 f8d3 	bl	8000278 <__aeabi_dsub>
 800c0d2:	9b04      	ldr	r3, [sp, #16]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c0da:	f6bf af0e 	bge.w	800befa <__ieee754_rem_pio2+0x7a>
 800c0de:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800c0e2:	6063      	str	r3, [r4, #4]
 800c0e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c0e8:	f8c4 8000 	str.w	r8, [r4]
 800c0ec:	60a0      	str	r0, [r4, #8]
 800c0ee:	60e3      	str	r3, [r4, #12]
 800c0f0:	426d      	negs	r5, r5
 800c0f2:	e702      	b.n	800befa <__ieee754_rem_pio2+0x7a>
 800c0f4:	a326      	add	r3, pc, #152	@ (adr r3, 800c190 <__ieee754_rem_pio2+0x310>)
 800c0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0fe:	f7f4 fa73 	bl	80005e8 <__aeabi_dmul>
 800c102:	4606      	mov	r6, r0
 800c104:	460f      	mov	r7, r1
 800c106:	4602      	mov	r2, r0
 800c108:	460b      	mov	r3, r1
 800c10a:	4640      	mov	r0, r8
 800c10c:	4649      	mov	r1, r9
 800c10e:	f7f4 f8b3 	bl	8000278 <__aeabi_dsub>
 800c112:	4602      	mov	r2, r0
 800c114:	460b      	mov	r3, r1
 800c116:	4682      	mov	sl, r0
 800c118:	468b      	mov	fp, r1
 800c11a:	4640      	mov	r0, r8
 800c11c:	4649      	mov	r1, r9
 800c11e:	f7f4 f8ab 	bl	8000278 <__aeabi_dsub>
 800c122:	4632      	mov	r2, r6
 800c124:	463b      	mov	r3, r7
 800c126:	f7f4 f8a7 	bl	8000278 <__aeabi_dsub>
 800c12a:	a31b      	add	r3, pc, #108	@ (adr r3, 800c198 <__ieee754_rem_pio2+0x318>)
 800c12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c130:	4606      	mov	r6, r0
 800c132:	460f      	mov	r7, r1
 800c134:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c138:	f7f4 fa56 	bl	80005e8 <__aeabi_dmul>
 800c13c:	4632      	mov	r2, r6
 800c13e:	463b      	mov	r3, r7
 800c140:	f7f4 f89a 	bl	8000278 <__aeabi_dsub>
 800c144:	4606      	mov	r6, r0
 800c146:	460f      	mov	r7, r1
 800c148:	e764      	b.n	800c014 <__ieee754_rem_pio2+0x194>
 800c14a:	4b1b      	ldr	r3, [pc, #108]	@ (800c1b8 <__ieee754_rem_pio2+0x338>)
 800c14c:	4598      	cmp	r8, r3
 800c14e:	d935      	bls.n	800c1bc <__ieee754_rem_pio2+0x33c>
 800c150:	4632      	mov	r2, r6
 800c152:	463b      	mov	r3, r7
 800c154:	4630      	mov	r0, r6
 800c156:	4639      	mov	r1, r7
 800c158:	f7f4 f88e 	bl	8000278 <__aeabi_dsub>
 800c15c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c160:	e9c4 0100 	strd	r0, r1, [r4]
 800c164:	e69e      	b.n	800bea4 <__ieee754_rem_pio2+0x24>
 800c166:	bf00      	nop
 800c168:	54400000 	.word	0x54400000
 800c16c:	3ff921fb 	.word	0x3ff921fb
 800c170:	1a626331 	.word	0x1a626331
 800c174:	3dd0b461 	.word	0x3dd0b461
 800c178:	1a600000 	.word	0x1a600000
 800c17c:	3dd0b461 	.word	0x3dd0b461
 800c180:	2e037073 	.word	0x2e037073
 800c184:	3ba3198a 	.word	0x3ba3198a
 800c188:	6dc9c883 	.word	0x6dc9c883
 800c18c:	3fe45f30 	.word	0x3fe45f30
 800c190:	2e000000 	.word	0x2e000000
 800c194:	3ba3198a 	.word	0x3ba3198a
 800c198:	252049c1 	.word	0x252049c1
 800c19c:	397b839a 	.word	0x397b839a
 800c1a0:	3fe921fb 	.word	0x3fe921fb
 800c1a4:	4002d97b 	.word	0x4002d97b
 800c1a8:	3ff921fb 	.word	0x3ff921fb
 800c1ac:	413921fb 	.word	0x413921fb
 800c1b0:	3fe00000 	.word	0x3fe00000
 800c1b4:	0800cc70 	.word	0x0800cc70
 800c1b8:	7fefffff 	.word	0x7fefffff
 800c1bc:	ea4f 5528 	mov.w	r5, r8, asr #20
 800c1c0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800c1c4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800c1c8:	4630      	mov	r0, r6
 800c1ca:	460f      	mov	r7, r1
 800c1cc:	f7f4 fca6 	bl	8000b1c <__aeabi_d2iz>
 800c1d0:	f7f4 f9a0 	bl	8000514 <__aeabi_i2d>
 800c1d4:	4602      	mov	r2, r0
 800c1d6:	460b      	mov	r3, r1
 800c1d8:	4630      	mov	r0, r6
 800c1da:	4639      	mov	r1, r7
 800c1dc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c1e0:	f7f4 f84a 	bl	8000278 <__aeabi_dsub>
 800c1e4:	4b22      	ldr	r3, [pc, #136]	@ (800c270 <__ieee754_rem_pio2+0x3f0>)
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	f7f4 f9fe 	bl	80005e8 <__aeabi_dmul>
 800c1ec:	460f      	mov	r7, r1
 800c1ee:	4606      	mov	r6, r0
 800c1f0:	f7f4 fc94 	bl	8000b1c <__aeabi_d2iz>
 800c1f4:	f7f4 f98e 	bl	8000514 <__aeabi_i2d>
 800c1f8:	4602      	mov	r2, r0
 800c1fa:	460b      	mov	r3, r1
 800c1fc:	4630      	mov	r0, r6
 800c1fe:	4639      	mov	r1, r7
 800c200:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c204:	f7f4 f838 	bl	8000278 <__aeabi_dsub>
 800c208:	4b19      	ldr	r3, [pc, #100]	@ (800c270 <__ieee754_rem_pio2+0x3f0>)
 800c20a:	2200      	movs	r2, #0
 800c20c:	f7f4 f9ec 	bl	80005e8 <__aeabi_dmul>
 800c210:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800c214:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800c218:	f04f 0803 	mov.w	r8, #3
 800c21c:	2600      	movs	r6, #0
 800c21e:	2700      	movs	r7, #0
 800c220:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c224:	4632      	mov	r2, r6
 800c226:	463b      	mov	r3, r7
 800c228:	46c2      	mov	sl, r8
 800c22a:	f108 38ff 	add.w	r8, r8, #4294967295
 800c22e:	f7f4 fc43 	bl	8000ab8 <__aeabi_dcmpeq>
 800c232:	2800      	cmp	r0, #0
 800c234:	d1f4      	bne.n	800c220 <__ieee754_rem_pio2+0x3a0>
 800c236:	4b0f      	ldr	r3, [pc, #60]	@ (800c274 <__ieee754_rem_pio2+0x3f4>)
 800c238:	9301      	str	r3, [sp, #4]
 800c23a:	2302      	movs	r3, #2
 800c23c:	9300      	str	r3, [sp, #0]
 800c23e:	462a      	mov	r2, r5
 800c240:	4653      	mov	r3, sl
 800c242:	4621      	mov	r1, r4
 800c244:	a806      	add	r0, sp, #24
 800c246:	f000 f81f 	bl	800c288 <__kernel_rem_pio2>
 800c24a:	9b04      	ldr	r3, [sp, #16]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	4605      	mov	r5, r0
 800c250:	f6bf ae53 	bge.w	800befa <__ieee754_rem_pio2+0x7a>
 800c254:	e9d4 2100 	ldrd	r2, r1, [r4]
 800c258:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c25c:	e9c4 2300 	strd	r2, r3, [r4]
 800c260:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800c264:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c268:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c26c:	e740      	b.n	800c0f0 <__ieee754_rem_pio2+0x270>
 800c26e:	bf00      	nop
 800c270:	41700000 	.word	0x41700000
 800c274:	0800ccf0 	.word	0x0800ccf0

0800c278 <fabs>:
 800c278:	ec51 0b10 	vmov	r0, r1, d0
 800c27c:	4602      	mov	r2, r0
 800c27e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c282:	ec43 2b10 	vmov	d0, r2, r3
 800c286:	4770      	bx	lr

0800c288 <__kernel_rem_pio2>:
 800c288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c28c:	ed2d 8b02 	vpush	{d8}
 800c290:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800c294:	f112 0f14 	cmn.w	r2, #20
 800c298:	9306      	str	r3, [sp, #24]
 800c29a:	9104      	str	r1, [sp, #16]
 800c29c:	4bc2      	ldr	r3, [pc, #776]	@ (800c5a8 <__kernel_rem_pio2+0x320>)
 800c29e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800c2a0:	9008      	str	r0, [sp, #32]
 800c2a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c2a6:	9300      	str	r3, [sp, #0]
 800c2a8:	9b06      	ldr	r3, [sp, #24]
 800c2aa:	f103 33ff 	add.w	r3, r3, #4294967295
 800c2ae:	bfa8      	it	ge
 800c2b0:	1ed4      	subge	r4, r2, #3
 800c2b2:	9305      	str	r3, [sp, #20]
 800c2b4:	bfb2      	itee	lt
 800c2b6:	2400      	movlt	r4, #0
 800c2b8:	2318      	movge	r3, #24
 800c2ba:	fb94 f4f3 	sdivge	r4, r4, r3
 800c2be:	f06f 0317 	mvn.w	r3, #23
 800c2c2:	fb04 3303 	mla	r3, r4, r3, r3
 800c2c6:	eb03 0b02 	add.w	fp, r3, r2
 800c2ca:	9b00      	ldr	r3, [sp, #0]
 800c2cc:	9a05      	ldr	r2, [sp, #20]
 800c2ce:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800c598 <__kernel_rem_pio2+0x310>
 800c2d2:	eb03 0802 	add.w	r8, r3, r2
 800c2d6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c2d8:	1aa7      	subs	r7, r4, r2
 800c2da:	ae20      	add	r6, sp, #128	@ 0x80
 800c2dc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c2e0:	2500      	movs	r5, #0
 800c2e2:	4545      	cmp	r5, r8
 800c2e4:	dd12      	ble.n	800c30c <__kernel_rem_pio2+0x84>
 800c2e6:	9b06      	ldr	r3, [sp, #24]
 800c2e8:	aa20      	add	r2, sp, #128	@ 0x80
 800c2ea:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c2ee:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800c2f2:	2700      	movs	r7, #0
 800c2f4:	9b00      	ldr	r3, [sp, #0]
 800c2f6:	429f      	cmp	r7, r3
 800c2f8:	dc2e      	bgt.n	800c358 <__kernel_rem_pio2+0xd0>
 800c2fa:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800c598 <__kernel_rem_pio2+0x310>
 800c2fe:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c302:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c306:	46a8      	mov	r8, r5
 800c308:	2600      	movs	r6, #0
 800c30a:	e01b      	b.n	800c344 <__kernel_rem_pio2+0xbc>
 800c30c:	42ef      	cmn	r7, r5
 800c30e:	d407      	bmi.n	800c320 <__kernel_rem_pio2+0x98>
 800c310:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c314:	f7f4 f8fe 	bl	8000514 <__aeabi_i2d>
 800c318:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c31c:	3501      	adds	r5, #1
 800c31e:	e7e0      	b.n	800c2e2 <__kernel_rem_pio2+0x5a>
 800c320:	ec51 0b18 	vmov	r0, r1, d8
 800c324:	e7f8      	b.n	800c318 <__kernel_rem_pio2+0x90>
 800c326:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800c32a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c32e:	f7f4 f95b 	bl	80005e8 <__aeabi_dmul>
 800c332:	4602      	mov	r2, r0
 800c334:	460b      	mov	r3, r1
 800c336:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c33a:	f7f3 ff9f 	bl	800027c <__adddf3>
 800c33e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c342:	3601      	adds	r6, #1
 800c344:	9b05      	ldr	r3, [sp, #20]
 800c346:	429e      	cmp	r6, r3
 800c348:	dded      	ble.n	800c326 <__kernel_rem_pio2+0x9e>
 800c34a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c34e:	3701      	adds	r7, #1
 800c350:	ecaa 7b02 	vstmia	sl!, {d7}
 800c354:	3508      	adds	r5, #8
 800c356:	e7cd      	b.n	800c2f4 <__kernel_rem_pio2+0x6c>
 800c358:	9b00      	ldr	r3, [sp, #0]
 800c35a:	f8dd 8000 	ldr.w	r8, [sp]
 800c35e:	aa0c      	add	r2, sp, #48	@ 0x30
 800c360:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c364:	930a      	str	r3, [sp, #40]	@ 0x28
 800c366:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c368:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c36c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c36e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800c372:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c374:	ab98      	add	r3, sp, #608	@ 0x260
 800c376:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c37a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800c37e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c382:	ac0c      	add	r4, sp, #48	@ 0x30
 800c384:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c386:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800c38a:	46a1      	mov	r9, r4
 800c38c:	46c2      	mov	sl, r8
 800c38e:	f1ba 0f00 	cmp.w	sl, #0
 800c392:	dc77      	bgt.n	800c484 <__kernel_rem_pio2+0x1fc>
 800c394:	4658      	mov	r0, fp
 800c396:	ed9d 0b02 	vldr	d0, [sp, #8]
 800c39a:	f000 fac5 	bl	800c928 <scalbn>
 800c39e:	ec57 6b10 	vmov	r6, r7, d0
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c3a8:	4630      	mov	r0, r6
 800c3aa:	4639      	mov	r1, r7
 800c3ac:	f7f4 f91c 	bl	80005e8 <__aeabi_dmul>
 800c3b0:	ec41 0b10 	vmov	d0, r0, r1
 800c3b4:	f000 fb34 	bl	800ca20 <floor>
 800c3b8:	4b7c      	ldr	r3, [pc, #496]	@ (800c5ac <__kernel_rem_pio2+0x324>)
 800c3ba:	ec51 0b10 	vmov	r0, r1, d0
 800c3be:	2200      	movs	r2, #0
 800c3c0:	f7f4 f912 	bl	80005e8 <__aeabi_dmul>
 800c3c4:	4602      	mov	r2, r0
 800c3c6:	460b      	mov	r3, r1
 800c3c8:	4630      	mov	r0, r6
 800c3ca:	4639      	mov	r1, r7
 800c3cc:	f7f3 ff54 	bl	8000278 <__aeabi_dsub>
 800c3d0:	460f      	mov	r7, r1
 800c3d2:	4606      	mov	r6, r0
 800c3d4:	f7f4 fba2 	bl	8000b1c <__aeabi_d2iz>
 800c3d8:	9002      	str	r0, [sp, #8]
 800c3da:	f7f4 f89b 	bl	8000514 <__aeabi_i2d>
 800c3de:	4602      	mov	r2, r0
 800c3e0:	460b      	mov	r3, r1
 800c3e2:	4630      	mov	r0, r6
 800c3e4:	4639      	mov	r1, r7
 800c3e6:	f7f3 ff47 	bl	8000278 <__aeabi_dsub>
 800c3ea:	f1bb 0f00 	cmp.w	fp, #0
 800c3ee:	4606      	mov	r6, r0
 800c3f0:	460f      	mov	r7, r1
 800c3f2:	dd6c      	ble.n	800c4ce <__kernel_rem_pio2+0x246>
 800c3f4:	f108 31ff 	add.w	r1, r8, #4294967295
 800c3f8:	ab0c      	add	r3, sp, #48	@ 0x30
 800c3fa:	9d02      	ldr	r5, [sp, #8]
 800c3fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c400:	f1cb 0018 	rsb	r0, fp, #24
 800c404:	fa43 f200 	asr.w	r2, r3, r0
 800c408:	4415      	add	r5, r2
 800c40a:	4082      	lsls	r2, r0
 800c40c:	1a9b      	subs	r3, r3, r2
 800c40e:	aa0c      	add	r2, sp, #48	@ 0x30
 800c410:	9502      	str	r5, [sp, #8]
 800c412:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c416:	f1cb 0217 	rsb	r2, fp, #23
 800c41a:	fa43 f902 	asr.w	r9, r3, r2
 800c41e:	f1b9 0f00 	cmp.w	r9, #0
 800c422:	dd64      	ble.n	800c4ee <__kernel_rem_pio2+0x266>
 800c424:	9b02      	ldr	r3, [sp, #8]
 800c426:	2200      	movs	r2, #0
 800c428:	3301      	adds	r3, #1
 800c42a:	9302      	str	r3, [sp, #8]
 800c42c:	4615      	mov	r5, r2
 800c42e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800c432:	4590      	cmp	r8, r2
 800c434:	f300 80a1 	bgt.w	800c57a <__kernel_rem_pio2+0x2f2>
 800c438:	f1bb 0f00 	cmp.w	fp, #0
 800c43c:	dd07      	ble.n	800c44e <__kernel_rem_pio2+0x1c6>
 800c43e:	f1bb 0f01 	cmp.w	fp, #1
 800c442:	f000 80c1 	beq.w	800c5c8 <__kernel_rem_pio2+0x340>
 800c446:	f1bb 0f02 	cmp.w	fp, #2
 800c44a:	f000 80c8 	beq.w	800c5de <__kernel_rem_pio2+0x356>
 800c44e:	f1b9 0f02 	cmp.w	r9, #2
 800c452:	d14c      	bne.n	800c4ee <__kernel_rem_pio2+0x266>
 800c454:	4632      	mov	r2, r6
 800c456:	463b      	mov	r3, r7
 800c458:	4955      	ldr	r1, [pc, #340]	@ (800c5b0 <__kernel_rem_pio2+0x328>)
 800c45a:	2000      	movs	r0, #0
 800c45c:	f7f3 ff0c 	bl	8000278 <__aeabi_dsub>
 800c460:	4606      	mov	r6, r0
 800c462:	460f      	mov	r7, r1
 800c464:	2d00      	cmp	r5, #0
 800c466:	d042      	beq.n	800c4ee <__kernel_rem_pio2+0x266>
 800c468:	4658      	mov	r0, fp
 800c46a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800c5a0 <__kernel_rem_pio2+0x318>
 800c46e:	f000 fa5b 	bl	800c928 <scalbn>
 800c472:	4630      	mov	r0, r6
 800c474:	4639      	mov	r1, r7
 800c476:	ec53 2b10 	vmov	r2, r3, d0
 800c47a:	f7f3 fefd 	bl	8000278 <__aeabi_dsub>
 800c47e:	4606      	mov	r6, r0
 800c480:	460f      	mov	r7, r1
 800c482:	e034      	b.n	800c4ee <__kernel_rem_pio2+0x266>
 800c484:	4b4b      	ldr	r3, [pc, #300]	@ (800c5b4 <__kernel_rem_pio2+0x32c>)
 800c486:	2200      	movs	r2, #0
 800c488:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c48c:	f7f4 f8ac 	bl	80005e8 <__aeabi_dmul>
 800c490:	f7f4 fb44 	bl	8000b1c <__aeabi_d2iz>
 800c494:	f7f4 f83e 	bl	8000514 <__aeabi_i2d>
 800c498:	4b47      	ldr	r3, [pc, #284]	@ (800c5b8 <__kernel_rem_pio2+0x330>)
 800c49a:	2200      	movs	r2, #0
 800c49c:	4606      	mov	r6, r0
 800c49e:	460f      	mov	r7, r1
 800c4a0:	f7f4 f8a2 	bl	80005e8 <__aeabi_dmul>
 800c4a4:	4602      	mov	r2, r0
 800c4a6:	460b      	mov	r3, r1
 800c4a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c4ac:	f7f3 fee4 	bl	8000278 <__aeabi_dsub>
 800c4b0:	f7f4 fb34 	bl	8000b1c <__aeabi_d2iz>
 800c4b4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c4b8:	f849 0b04 	str.w	r0, [r9], #4
 800c4bc:	4639      	mov	r1, r7
 800c4be:	4630      	mov	r0, r6
 800c4c0:	f7f3 fedc 	bl	800027c <__adddf3>
 800c4c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c4c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4cc:	e75f      	b.n	800c38e <__kernel_rem_pio2+0x106>
 800c4ce:	d107      	bne.n	800c4e0 <__kernel_rem_pio2+0x258>
 800c4d0:	f108 33ff 	add.w	r3, r8, #4294967295
 800c4d4:	aa0c      	add	r2, sp, #48	@ 0x30
 800c4d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c4da:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800c4de:	e79e      	b.n	800c41e <__kernel_rem_pio2+0x196>
 800c4e0:	4b36      	ldr	r3, [pc, #216]	@ (800c5bc <__kernel_rem_pio2+0x334>)
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	f7f4 fb06 	bl	8000af4 <__aeabi_dcmpge>
 800c4e8:	2800      	cmp	r0, #0
 800c4ea:	d143      	bne.n	800c574 <__kernel_rem_pio2+0x2ec>
 800c4ec:	4681      	mov	r9, r0
 800c4ee:	2200      	movs	r2, #0
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	4630      	mov	r0, r6
 800c4f4:	4639      	mov	r1, r7
 800c4f6:	f7f4 fadf 	bl	8000ab8 <__aeabi_dcmpeq>
 800c4fa:	2800      	cmp	r0, #0
 800c4fc:	f000 80c1 	beq.w	800c682 <__kernel_rem_pio2+0x3fa>
 800c500:	f108 33ff 	add.w	r3, r8, #4294967295
 800c504:	2200      	movs	r2, #0
 800c506:	9900      	ldr	r1, [sp, #0]
 800c508:	428b      	cmp	r3, r1
 800c50a:	da70      	bge.n	800c5ee <__kernel_rem_pio2+0x366>
 800c50c:	2a00      	cmp	r2, #0
 800c50e:	f000 808b 	beq.w	800c628 <__kernel_rem_pio2+0x3a0>
 800c512:	f108 38ff 	add.w	r8, r8, #4294967295
 800c516:	ab0c      	add	r3, sp, #48	@ 0x30
 800c518:	f1ab 0b18 	sub.w	fp, fp, #24
 800c51c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d0f6      	beq.n	800c512 <__kernel_rem_pio2+0x28a>
 800c524:	4658      	mov	r0, fp
 800c526:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800c5a0 <__kernel_rem_pio2+0x318>
 800c52a:	f000 f9fd 	bl	800c928 <scalbn>
 800c52e:	f108 0301 	add.w	r3, r8, #1
 800c532:	00da      	lsls	r2, r3, #3
 800c534:	9205      	str	r2, [sp, #20]
 800c536:	ec55 4b10 	vmov	r4, r5, d0
 800c53a:	aa70      	add	r2, sp, #448	@ 0x1c0
 800c53c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800c5b4 <__kernel_rem_pio2+0x32c>
 800c540:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800c544:	4646      	mov	r6, r8
 800c546:	f04f 0a00 	mov.w	sl, #0
 800c54a:	2e00      	cmp	r6, #0
 800c54c:	f280 80d1 	bge.w	800c6f2 <__kernel_rem_pio2+0x46a>
 800c550:	4644      	mov	r4, r8
 800c552:	2c00      	cmp	r4, #0
 800c554:	f2c0 80ff 	blt.w	800c756 <__kernel_rem_pio2+0x4ce>
 800c558:	4b19      	ldr	r3, [pc, #100]	@ (800c5c0 <__kernel_rem_pio2+0x338>)
 800c55a:	461f      	mov	r7, r3
 800c55c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c55e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c562:	9306      	str	r3, [sp, #24]
 800c564:	f04f 0a00 	mov.w	sl, #0
 800c568:	f04f 0b00 	mov.w	fp, #0
 800c56c:	2600      	movs	r6, #0
 800c56e:	eba8 0504 	sub.w	r5, r8, r4
 800c572:	e0e4      	b.n	800c73e <__kernel_rem_pio2+0x4b6>
 800c574:	f04f 0902 	mov.w	r9, #2
 800c578:	e754      	b.n	800c424 <__kernel_rem_pio2+0x19c>
 800c57a:	f854 3b04 	ldr.w	r3, [r4], #4
 800c57e:	bb0d      	cbnz	r5, 800c5c4 <__kernel_rem_pio2+0x33c>
 800c580:	b123      	cbz	r3, 800c58c <__kernel_rem_pio2+0x304>
 800c582:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800c586:	f844 3c04 	str.w	r3, [r4, #-4]
 800c58a:	2301      	movs	r3, #1
 800c58c:	3201      	adds	r2, #1
 800c58e:	461d      	mov	r5, r3
 800c590:	e74f      	b.n	800c432 <__kernel_rem_pio2+0x1aa>
 800c592:	bf00      	nop
 800c594:	f3af 8000 	nop.w
	...
 800c5a4:	3ff00000 	.word	0x3ff00000
 800c5a8:	0800ce38 	.word	0x0800ce38
 800c5ac:	40200000 	.word	0x40200000
 800c5b0:	3ff00000 	.word	0x3ff00000
 800c5b4:	3e700000 	.word	0x3e700000
 800c5b8:	41700000 	.word	0x41700000
 800c5bc:	3fe00000 	.word	0x3fe00000
 800c5c0:	0800cdf8 	.word	0x0800cdf8
 800c5c4:	1acb      	subs	r3, r1, r3
 800c5c6:	e7de      	b.n	800c586 <__kernel_rem_pio2+0x2fe>
 800c5c8:	f108 32ff 	add.w	r2, r8, #4294967295
 800c5cc:	ab0c      	add	r3, sp, #48	@ 0x30
 800c5ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5d2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c5d6:	a90c      	add	r1, sp, #48	@ 0x30
 800c5d8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c5dc:	e737      	b.n	800c44e <__kernel_rem_pio2+0x1c6>
 800c5de:	f108 32ff 	add.w	r2, r8, #4294967295
 800c5e2:	ab0c      	add	r3, sp, #48	@ 0x30
 800c5e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5e8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c5ec:	e7f3      	b.n	800c5d6 <__kernel_rem_pio2+0x34e>
 800c5ee:	a90c      	add	r1, sp, #48	@ 0x30
 800c5f0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c5f4:	3b01      	subs	r3, #1
 800c5f6:	430a      	orrs	r2, r1
 800c5f8:	e785      	b.n	800c506 <__kernel_rem_pio2+0x27e>
 800c5fa:	3401      	adds	r4, #1
 800c5fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c600:	2a00      	cmp	r2, #0
 800c602:	d0fa      	beq.n	800c5fa <__kernel_rem_pio2+0x372>
 800c604:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c606:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c60a:	eb0d 0503 	add.w	r5, sp, r3
 800c60e:	9b06      	ldr	r3, [sp, #24]
 800c610:	aa20      	add	r2, sp, #128	@ 0x80
 800c612:	4443      	add	r3, r8
 800c614:	f108 0701 	add.w	r7, r8, #1
 800c618:	3d98      	subs	r5, #152	@ 0x98
 800c61a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800c61e:	4444      	add	r4, r8
 800c620:	42bc      	cmp	r4, r7
 800c622:	da04      	bge.n	800c62e <__kernel_rem_pio2+0x3a6>
 800c624:	46a0      	mov	r8, r4
 800c626:	e6a2      	b.n	800c36e <__kernel_rem_pio2+0xe6>
 800c628:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c62a:	2401      	movs	r4, #1
 800c62c:	e7e6      	b.n	800c5fc <__kernel_rem_pio2+0x374>
 800c62e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c630:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c634:	f7f3 ff6e 	bl	8000514 <__aeabi_i2d>
 800c638:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800c8f8 <__kernel_rem_pio2+0x670>
 800c63c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c640:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c644:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c648:	46b2      	mov	sl, r6
 800c64a:	f04f 0800 	mov.w	r8, #0
 800c64e:	9b05      	ldr	r3, [sp, #20]
 800c650:	4598      	cmp	r8, r3
 800c652:	dd05      	ble.n	800c660 <__kernel_rem_pio2+0x3d8>
 800c654:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c658:	3701      	adds	r7, #1
 800c65a:	eca5 7b02 	vstmia	r5!, {d7}
 800c65e:	e7df      	b.n	800c620 <__kernel_rem_pio2+0x398>
 800c660:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800c664:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c668:	f7f3 ffbe 	bl	80005e8 <__aeabi_dmul>
 800c66c:	4602      	mov	r2, r0
 800c66e:	460b      	mov	r3, r1
 800c670:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c674:	f7f3 fe02 	bl	800027c <__adddf3>
 800c678:	f108 0801 	add.w	r8, r8, #1
 800c67c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c680:	e7e5      	b.n	800c64e <__kernel_rem_pio2+0x3c6>
 800c682:	f1cb 0000 	rsb	r0, fp, #0
 800c686:	ec47 6b10 	vmov	d0, r6, r7
 800c68a:	f000 f94d 	bl	800c928 <scalbn>
 800c68e:	ec55 4b10 	vmov	r4, r5, d0
 800c692:	4b9b      	ldr	r3, [pc, #620]	@ (800c900 <__kernel_rem_pio2+0x678>)
 800c694:	2200      	movs	r2, #0
 800c696:	4620      	mov	r0, r4
 800c698:	4629      	mov	r1, r5
 800c69a:	f7f4 fa2b 	bl	8000af4 <__aeabi_dcmpge>
 800c69e:	b300      	cbz	r0, 800c6e2 <__kernel_rem_pio2+0x45a>
 800c6a0:	4b98      	ldr	r3, [pc, #608]	@ (800c904 <__kernel_rem_pio2+0x67c>)
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	4620      	mov	r0, r4
 800c6a6:	4629      	mov	r1, r5
 800c6a8:	f7f3 ff9e 	bl	80005e8 <__aeabi_dmul>
 800c6ac:	f7f4 fa36 	bl	8000b1c <__aeabi_d2iz>
 800c6b0:	4606      	mov	r6, r0
 800c6b2:	f7f3 ff2f 	bl	8000514 <__aeabi_i2d>
 800c6b6:	4b92      	ldr	r3, [pc, #584]	@ (800c900 <__kernel_rem_pio2+0x678>)
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	f7f3 ff95 	bl	80005e8 <__aeabi_dmul>
 800c6be:	460b      	mov	r3, r1
 800c6c0:	4602      	mov	r2, r0
 800c6c2:	4629      	mov	r1, r5
 800c6c4:	4620      	mov	r0, r4
 800c6c6:	f7f3 fdd7 	bl	8000278 <__aeabi_dsub>
 800c6ca:	f7f4 fa27 	bl	8000b1c <__aeabi_d2iz>
 800c6ce:	ab0c      	add	r3, sp, #48	@ 0x30
 800c6d0:	f10b 0b18 	add.w	fp, fp, #24
 800c6d4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c6d8:	f108 0801 	add.w	r8, r8, #1
 800c6dc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800c6e0:	e720      	b.n	800c524 <__kernel_rem_pio2+0x29c>
 800c6e2:	4620      	mov	r0, r4
 800c6e4:	4629      	mov	r1, r5
 800c6e6:	f7f4 fa19 	bl	8000b1c <__aeabi_d2iz>
 800c6ea:	ab0c      	add	r3, sp, #48	@ 0x30
 800c6ec:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c6f0:	e718      	b.n	800c524 <__kernel_rem_pio2+0x29c>
 800c6f2:	ab0c      	add	r3, sp, #48	@ 0x30
 800c6f4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c6f8:	f7f3 ff0c 	bl	8000514 <__aeabi_i2d>
 800c6fc:	4622      	mov	r2, r4
 800c6fe:	462b      	mov	r3, r5
 800c700:	f7f3 ff72 	bl	80005e8 <__aeabi_dmul>
 800c704:	4652      	mov	r2, sl
 800c706:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800c70a:	465b      	mov	r3, fp
 800c70c:	4620      	mov	r0, r4
 800c70e:	4629      	mov	r1, r5
 800c710:	f7f3 ff6a 	bl	80005e8 <__aeabi_dmul>
 800c714:	3e01      	subs	r6, #1
 800c716:	4604      	mov	r4, r0
 800c718:	460d      	mov	r5, r1
 800c71a:	e716      	b.n	800c54a <__kernel_rem_pio2+0x2c2>
 800c71c:	9906      	ldr	r1, [sp, #24]
 800c71e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c722:	9106      	str	r1, [sp, #24]
 800c724:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800c728:	f7f3 ff5e 	bl	80005e8 <__aeabi_dmul>
 800c72c:	4602      	mov	r2, r0
 800c72e:	460b      	mov	r3, r1
 800c730:	4650      	mov	r0, sl
 800c732:	4659      	mov	r1, fp
 800c734:	f7f3 fda2 	bl	800027c <__adddf3>
 800c738:	3601      	adds	r6, #1
 800c73a:	4682      	mov	sl, r0
 800c73c:	468b      	mov	fp, r1
 800c73e:	9b00      	ldr	r3, [sp, #0]
 800c740:	429e      	cmp	r6, r3
 800c742:	dc01      	bgt.n	800c748 <__kernel_rem_pio2+0x4c0>
 800c744:	42ae      	cmp	r6, r5
 800c746:	dde9      	ble.n	800c71c <__kernel_rem_pio2+0x494>
 800c748:	ab48      	add	r3, sp, #288	@ 0x120
 800c74a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c74e:	e9c5 ab00 	strd	sl, fp, [r5]
 800c752:	3c01      	subs	r4, #1
 800c754:	e6fd      	b.n	800c552 <__kernel_rem_pio2+0x2ca>
 800c756:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c758:	2b02      	cmp	r3, #2
 800c75a:	dc0b      	bgt.n	800c774 <__kernel_rem_pio2+0x4ec>
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	dc35      	bgt.n	800c7cc <__kernel_rem_pio2+0x544>
 800c760:	d059      	beq.n	800c816 <__kernel_rem_pio2+0x58e>
 800c762:	9b02      	ldr	r3, [sp, #8]
 800c764:	f003 0007 	and.w	r0, r3, #7
 800c768:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800c76c:	ecbd 8b02 	vpop	{d8}
 800c770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c774:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c776:	2b03      	cmp	r3, #3
 800c778:	d1f3      	bne.n	800c762 <__kernel_rem_pio2+0x4da>
 800c77a:	9b05      	ldr	r3, [sp, #20]
 800c77c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c780:	eb0d 0403 	add.w	r4, sp, r3
 800c784:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800c788:	4625      	mov	r5, r4
 800c78a:	46c2      	mov	sl, r8
 800c78c:	f1ba 0f00 	cmp.w	sl, #0
 800c790:	dc69      	bgt.n	800c866 <__kernel_rem_pio2+0x5de>
 800c792:	4645      	mov	r5, r8
 800c794:	2d01      	cmp	r5, #1
 800c796:	f300 8087 	bgt.w	800c8a8 <__kernel_rem_pio2+0x620>
 800c79a:	9c05      	ldr	r4, [sp, #20]
 800c79c:	ab48      	add	r3, sp, #288	@ 0x120
 800c79e:	441c      	add	r4, r3
 800c7a0:	2000      	movs	r0, #0
 800c7a2:	2100      	movs	r1, #0
 800c7a4:	f1b8 0f01 	cmp.w	r8, #1
 800c7a8:	f300 809c 	bgt.w	800c8e4 <__kernel_rem_pio2+0x65c>
 800c7ac:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800c7b0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800c7b4:	f1b9 0f00 	cmp.w	r9, #0
 800c7b8:	f040 80a6 	bne.w	800c908 <__kernel_rem_pio2+0x680>
 800c7bc:	9b04      	ldr	r3, [sp, #16]
 800c7be:	e9c3 5600 	strd	r5, r6, [r3]
 800c7c2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800c7c6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c7ca:	e7ca      	b.n	800c762 <__kernel_rem_pio2+0x4da>
 800c7cc:	9d05      	ldr	r5, [sp, #20]
 800c7ce:	ab48      	add	r3, sp, #288	@ 0x120
 800c7d0:	441d      	add	r5, r3
 800c7d2:	4644      	mov	r4, r8
 800c7d4:	2000      	movs	r0, #0
 800c7d6:	2100      	movs	r1, #0
 800c7d8:	2c00      	cmp	r4, #0
 800c7da:	da35      	bge.n	800c848 <__kernel_rem_pio2+0x5c0>
 800c7dc:	f1b9 0f00 	cmp.w	r9, #0
 800c7e0:	d038      	beq.n	800c854 <__kernel_rem_pio2+0x5cc>
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c7e8:	9c04      	ldr	r4, [sp, #16]
 800c7ea:	e9c4 2300 	strd	r2, r3, [r4]
 800c7ee:	4602      	mov	r2, r0
 800c7f0:	460b      	mov	r3, r1
 800c7f2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800c7f6:	f7f3 fd3f 	bl	8000278 <__aeabi_dsub>
 800c7fa:	ad4a      	add	r5, sp, #296	@ 0x128
 800c7fc:	2401      	movs	r4, #1
 800c7fe:	45a0      	cmp	r8, r4
 800c800:	da2b      	bge.n	800c85a <__kernel_rem_pio2+0x5d2>
 800c802:	f1b9 0f00 	cmp.w	r9, #0
 800c806:	d002      	beq.n	800c80e <__kernel_rem_pio2+0x586>
 800c808:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c80c:	4619      	mov	r1, r3
 800c80e:	9b04      	ldr	r3, [sp, #16]
 800c810:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c814:	e7a5      	b.n	800c762 <__kernel_rem_pio2+0x4da>
 800c816:	9c05      	ldr	r4, [sp, #20]
 800c818:	ab48      	add	r3, sp, #288	@ 0x120
 800c81a:	441c      	add	r4, r3
 800c81c:	2000      	movs	r0, #0
 800c81e:	2100      	movs	r1, #0
 800c820:	f1b8 0f00 	cmp.w	r8, #0
 800c824:	da09      	bge.n	800c83a <__kernel_rem_pio2+0x5b2>
 800c826:	f1b9 0f00 	cmp.w	r9, #0
 800c82a:	d002      	beq.n	800c832 <__kernel_rem_pio2+0x5aa>
 800c82c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c830:	4619      	mov	r1, r3
 800c832:	9b04      	ldr	r3, [sp, #16]
 800c834:	e9c3 0100 	strd	r0, r1, [r3]
 800c838:	e793      	b.n	800c762 <__kernel_rem_pio2+0x4da>
 800c83a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c83e:	f7f3 fd1d 	bl	800027c <__adddf3>
 800c842:	f108 38ff 	add.w	r8, r8, #4294967295
 800c846:	e7eb      	b.n	800c820 <__kernel_rem_pio2+0x598>
 800c848:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c84c:	f7f3 fd16 	bl	800027c <__adddf3>
 800c850:	3c01      	subs	r4, #1
 800c852:	e7c1      	b.n	800c7d8 <__kernel_rem_pio2+0x550>
 800c854:	4602      	mov	r2, r0
 800c856:	460b      	mov	r3, r1
 800c858:	e7c6      	b.n	800c7e8 <__kernel_rem_pio2+0x560>
 800c85a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800c85e:	f7f3 fd0d 	bl	800027c <__adddf3>
 800c862:	3401      	adds	r4, #1
 800c864:	e7cb      	b.n	800c7fe <__kernel_rem_pio2+0x576>
 800c866:	ed35 7b02 	vldmdb	r5!, {d7}
 800c86a:	ed8d 7b00 	vstr	d7, [sp]
 800c86e:	ed95 7b02 	vldr	d7, [r5, #8]
 800c872:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c876:	ec53 2b17 	vmov	r2, r3, d7
 800c87a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c87e:	f7f3 fcfd 	bl	800027c <__adddf3>
 800c882:	4602      	mov	r2, r0
 800c884:	460b      	mov	r3, r1
 800c886:	4606      	mov	r6, r0
 800c888:	460f      	mov	r7, r1
 800c88a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c88e:	f7f3 fcf3 	bl	8000278 <__aeabi_dsub>
 800c892:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c896:	f7f3 fcf1 	bl	800027c <__adddf3>
 800c89a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c89e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c8a2:	e9c5 6700 	strd	r6, r7, [r5]
 800c8a6:	e771      	b.n	800c78c <__kernel_rem_pio2+0x504>
 800c8a8:	ed34 7b02 	vldmdb	r4!, {d7}
 800c8ac:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800c8b0:	ec51 0b17 	vmov	r0, r1, d7
 800c8b4:	4652      	mov	r2, sl
 800c8b6:	465b      	mov	r3, fp
 800c8b8:	ed8d 7b00 	vstr	d7, [sp]
 800c8bc:	f7f3 fcde 	bl	800027c <__adddf3>
 800c8c0:	4602      	mov	r2, r0
 800c8c2:	460b      	mov	r3, r1
 800c8c4:	4606      	mov	r6, r0
 800c8c6:	460f      	mov	r7, r1
 800c8c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c8cc:	f7f3 fcd4 	bl	8000278 <__aeabi_dsub>
 800c8d0:	4652      	mov	r2, sl
 800c8d2:	465b      	mov	r3, fp
 800c8d4:	f7f3 fcd2 	bl	800027c <__adddf3>
 800c8d8:	3d01      	subs	r5, #1
 800c8da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c8de:	e9c4 6700 	strd	r6, r7, [r4]
 800c8e2:	e757      	b.n	800c794 <__kernel_rem_pio2+0x50c>
 800c8e4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c8e8:	f7f3 fcc8 	bl	800027c <__adddf3>
 800c8ec:	f108 38ff 	add.w	r8, r8, #4294967295
 800c8f0:	e758      	b.n	800c7a4 <__kernel_rem_pio2+0x51c>
 800c8f2:	bf00      	nop
 800c8f4:	f3af 8000 	nop.w
	...
 800c900:	41700000 	.word	0x41700000
 800c904:	3e700000 	.word	0x3e700000
 800c908:	9b04      	ldr	r3, [sp, #16]
 800c90a:	9a04      	ldr	r2, [sp, #16]
 800c90c:	601d      	str	r5, [r3, #0]
 800c90e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800c912:	605c      	str	r4, [r3, #4]
 800c914:	609f      	str	r7, [r3, #8]
 800c916:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800c91a:	60d3      	str	r3, [r2, #12]
 800c91c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c920:	6110      	str	r0, [r2, #16]
 800c922:	6153      	str	r3, [r2, #20]
 800c924:	e71d      	b.n	800c762 <__kernel_rem_pio2+0x4da>
 800c926:	bf00      	nop

0800c928 <scalbn>:
 800c928:	b570      	push	{r4, r5, r6, lr}
 800c92a:	ec55 4b10 	vmov	r4, r5, d0
 800c92e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c932:	4606      	mov	r6, r0
 800c934:	462b      	mov	r3, r5
 800c936:	b991      	cbnz	r1, 800c95e <scalbn+0x36>
 800c938:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c93c:	4323      	orrs	r3, r4
 800c93e:	d03b      	beq.n	800c9b8 <scalbn+0x90>
 800c940:	4b33      	ldr	r3, [pc, #204]	@ (800ca10 <scalbn+0xe8>)
 800c942:	4620      	mov	r0, r4
 800c944:	4629      	mov	r1, r5
 800c946:	2200      	movs	r2, #0
 800c948:	f7f3 fe4e 	bl	80005e8 <__aeabi_dmul>
 800c94c:	4b31      	ldr	r3, [pc, #196]	@ (800ca14 <scalbn+0xec>)
 800c94e:	429e      	cmp	r6, r3
 800c950:	4604      	mov	r4, r0
 800c952:	460d      	mov	r5, r1
 800c954:	da0f      	bge.n	800c976 <scalbn+0x4e>
 800c956:	a326      	add	r3, pc, #152	@ (adr r3, 800c9f0 <scalbn+0xc8>)
 800c958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95c:	e01e      	b.n	800c99c <scalbn+0x74>
 800c95e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c962:	4291      	cmp	r1, r2
 800c964:	d10b      	bne.n	800c97e <scalbn+0x56>
 800c966:	4622      	mov	r2, r4
 800c968:	4620      	mov	r0, r4
 800c96a:	4629      	mov	r1, r5
 800c96c:	f7f3 fc86 	bl	800027c <__adddf3>
 800c970:	4604      	mov	r4, r0
 800c972:	460d      	mov	r5, r1
 800c974:	e020      	b.n	800c9b8 <scalbn+0x90>
 800c976:	460b      	mov	r3, r1
 800c978:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c97c:	3936      	subs	r1, #54	@ 0x36
 800c97e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800c982:	4296      	cmp	r6, r2
 800c984:	dd0d      	ble.n	800c9a2 <scalbn+0x7a>
 800c986:	2d00      	cmp	r5, #0
 800c988:	a11b      	add	r1, pc, #108	@ (adr r1, 800c9f8 <scalbn+0xd0>)
 800c98a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c98e:	da02      	bge.n	800c996 <scalbn+0x6e>
 800c990:	a11b      	add	r1, pc, #108	@ (adr r1, 800ca00 <scalbn+0xd8>)
 800c992:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c996:	a318      	add	r3, pc, #96	@ (adr r3, 800c9f8 <scalbn+0xd0>)
 800c998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c99c:	f7f3 fe24 	bl	80005e8 <__aeabi_dmul>
 800c9a0:	e7e6      	b.n	800c970 <scalbn+0x48>
 800c9a2:	1872      	adds	r2, r6, r1
 800c9a4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c9a8:	428a      	cmp	r2, r1
 800c9aa:	dcec      	bgt.n	800c986 <scalbn+0x5e>
 800c9ac:	2a00      	cmp	r2, #0
 800c9ae:	dd06      	ble.n	800c9be <scalbn+0x96>
 800c9b0:	f36f 531e 	bfc	r3, #20, #11
 800c9b4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c9b8:	ec45 4b10 	vmov	d0, r4, r5
 800c9bc:	bd70      	pop	{r4, r5, r6, pc}
 800c9be:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c9c2:	da08      	bge.n	800c9d6 <scalbn+0xae>
 800c9c4:	2d00      	cmp	r5, #0
 800c9c6:	a10a      	add	r1, pc, #40	@ (adr r1, 800c9f0 <scalbn+0xc8>)
 800c9c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9cc:	dac3      	bge.n	800c956 <scalbn+0x2e>
 800c9ce:	a10e      	add	r1, pc, #56	@ (adr r1, 800ca08 <scalbn+0xe0>)
 800c9d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9d4:	e7bf      	b.n	800c956 <scalbn+0x2e>
 800c9d6:	3236      	adds	r2, #54	@ 0x36
 800c9d8:	f36f 531e 	bfc	r3, #20, #11
 800c9dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c9e0:	4620      	mov	r0, r4
 800c9e2:	4b0d      	ldr	r3, [pc, #52]	@ (800ca18 <scalbn+0xf0>)
 800c9e4:	4629      	mov	r1, r5
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	e7d8      	b.n	800c99c <scalbn+0x74>
 800c9ea:	bf00      	nop
 800c9ec:	f3af 8000 	nop.w
 800c9f0:	c2f8f359 	.word	0xc2f8f359
 800c9f4:	01a56e1f 	.word	0x01a56e1f
 800c9f8:	8800759c 	.word	0x8800759c
 800c9fc:	7e37e43c 	.word	0x7e37e43c
 800ca00:	8800759c 	.word	0x8800759c
 800ca04:	fe37e43c 	.word	0xfe37e43c
 800ca08:	c2f8f359 	.word	0xc2f8f359
 800ca0c:	81a56e1f 	.word	0x81a56e1f
 800ca10:	43500000 	.word	0x43500000
 800ca14:	ffff3cb0 	.word	0xffff3cb0
 800ca18:	3c900000 	.word	0x3c900000
 800ca1c:	00000000 	.word	0x00000000

0800ca20 <floor>:
 800ca20:	ec51 0b10 	vmov	r0, r1, d0
 800ca24:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ca28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca2c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800ca30:	2e13      	cmp	r6, #19
 800ca32:	460c      	mov	r4, r1
 800ca34:	4605      	mov	r5, r0
 800ca36:	4680      	mov	r8, r0
 800ca38:	dc34      	bgt.n	800caa4 <floor+0x84>
 800ca3a:	2e00      	cmp	r6, #0
 800ca3c:	da17      	bge.n	800ca6e <floor+0x4e>
 800ca3e:	a332      	add	r3, pc, #200	@ (adr r3, 800cb08 <floor+0xe8>)
 800ca40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca44:	f7f3 fc1a 	bl	800027c <__adddf3>
 800ca48:	2200      	movs	r2, #0
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	f7f4 f85c 	bl	8000b08 <__aeabi_dcmpgt>
 800ca50:	b150      	cbz	r0, 800ca68 <floor+0x48>
 800ca52:	2c00      	cmp	r4, #0
 800ca54:	da55      	bge.n	800cb02 <floor+0xe2>
 800ca56:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ca5a:	432c      	orrs	r4, r5
 800ca5c:	2500      	movs	r5, #0
 800ca5e:	42ac      	cmp	r4, r5
 800ca60:	4c2b      	ldr	r4, [pc, #172]	@ (800cb10 <floor+0xf0>)
 800ca62:	bf08      	it	eq
 800ca64:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800ca68:	4621      	mov	r1, r4
 800ca6a:	4628      	mov	r0, r5
 800ca6c:	e023      	b.n	800cab6 <floor+0x96>
 800ca6e:	4f29      	ldr	r7, [pc, #164]	@ (800cb14 <floor+0xf4>)
 800ca70:	4137      	asrs	r7, r6
 800ca72:	ea01 0307 	and.w	r3, r1, r7
 800ca76:	4303      	orrs	r3, r0
 800ca78:	d01d      	beq.n	800cab6 <floor+0x96>
 800ca7a:	a323      	add	r3, pc, #140	@ (adr r3, 800cb08 <floor+0xe8>)
 800ca7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca80:	f7f3 fbfc 	bl	800027c <__adddf3>
 800ca84:	2200      	movs	r2, #0
 800ca86:	2300      	movs	r3, #0
 800ca88:	f7f4 f83e 	bl	8000b08 <__aeabi_dcmpgt>
 800ca8c:	2800      	cmp	r0, #0
 800ca8e:	d0eb      	beq.n	800ca68 <floor+0x48>
 800ca90:	2c00      	cmp	r4, #0
 800ca92:	bfbe      	ittt	lt
 800ca94:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800ca98:	4133      	asrlt	r3, r6
 800ca9a:	18e4      	addlt	r4, r4, r3
 800ca9c:	ea24 0407 	bic.w	r4, r4, r7
 800caa0:	2500      	movs	r5, #0
 800caa2:	e7e1      	b.n	800ca68 <floor+0x48>
 800caa4:	2e33      	cmp	r6, #51	@ 0x33
 800caa6:	dd0a      	ble.n	800cabe <floor+0x9e>
 800caa8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800caac:	d103      	bne.n	800cab6 <floor+0x96>
 800caae:	4602      	mov	r2, r0
 800cab0:	460b      	mov	r3, r1
 800cab2:	f7f3 fbe3 	bl	800027c <__adddf3>
 800cab6:	ec41 0b10 	vmov	d0, r0, r1
 800caba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cabe:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800cac2:	f04f 37ff 	mov.w	r7, #4294967295
 800cac6:	40df      	lsrs	r7, r3
 800cac8:	4207      	tst	r7, r0
 800caca:	d0f4      	beq.n	800cab6 <floor+0x96>
 800cacc:	a30e      	add	r3, pc, #56	@ (adr r3, 800cb08 <floor+0xe8>)
 800cace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad2:	f7f3 fbd3 	bl	800027c <__adddf3>
 800cad6:	2200      	movs	r2, #0
 800cad8:	2300      	movs	r3, #0
 800cada:	f7f4 f815 	bl	8000b08 <__aeabi_dcmpgt>
 800cade:	2800      	cmp	r0, #0
 800cae0:	d0c2      	beq.n	800ca68 <floor+0x48>
 800cae2:	2c00      	cmp	r4, #0
 800cae4:	da0a      	bge.n	800cafc <floor+0xdc>
 800cae6:	2e14      	cmp	r6, #20
 800cae8:	d101      	bne.n	800caee <floor+0xce>
 800caea:	3401      	adds	r4, #1
 800caec:	e006      	b.n	800cafc <floor+0xdc>
 800caee:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800caf2:	2301      	movs	r3, #1
 800caf4:	40b3      	lsls	r3, r6
 800caf6:	441d      	add	r5, r3
 800caf8:	4545      	cmp	r5, r8
 800cafa:	d3f6      	bcc.n	800caea <floor+0xca>
 800cafc:	ea25 0507 	bic.w	r5, r5, r7
 800cb00:	e7b2      	b.n	800ca68 <floor+0x48>
 800cb02:	2500      	movs	r5, #0
 800cb04:	462c      	mov	r4, r5
 800cb06:	e7af      	b.n	800ca68 <floor+0x48>
 800cb08:	8800759c 	.word	0x8800759c
 800cb0c:	7e37e43c 	.word	0x7e37e43c
 800cb10:	bff00000 	.word	0xbff00000
 800cb14:	000fffff 	.word	0x000fffff

0800cb18 <_init>:
 800cb18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb1a:	bf00      	nop
 800cb1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb1e:	bc08      	pop	{r3}
 800cb20:	469e      	mov	lr, r3
 800cb22:	4770      	bx	lr

0800cb24 <_fini>:
 800cb24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb26:	bf00      	nop
 800cb28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb2a:	bc08      	pop	{r3}
 800cb2c:	469e      	mov	lr, r3
 800cb2e:	4770      	bx	lr
