DECL|ADDEN|member|uint32_t ADDEN:1; /**< bit: 7 Address Enable */
DECL|ALLOC|member|uint32_t ALLOC:1; /**< bit: 1 Endpoint Memory Allocate */
DECL|ALLOC|member|uint32_t ALLOC:1; /**< bit: 1 Pipe Memory Allocate */
DECL|AUTOSW|member|uint32_t AUTOSW:1; /**< bit: 10 Automatic Switch */
DECL|AUTOSW|member|uint32_t AUTOSW:1; /**< bit: 9 Automatic Switch */
DECL|BUFF_ADD|member|uint32_t BUFF_ADD:32; /**< bit: 0..31 Buffer Address */
DECL|BUFF_ADD|member|uint32_t BUFF_ADD:32; /**< bit: 0..31 Buffer Address */
DECL|BUFF_COUNT|member|uint32_t BUFF_COUNT:16; /**< bit: 16..31 Buffer Byte Count */
DECL|BUFF_COUNT|member|uint32_t BUFF_COUNT:16; /**< bit: 16..31 Buffer Byte Count */
DECL|BUFF_LENGTH|member|uint32_t BUFF_LENGTH:16; /**< bit: 16..31 Buffer Byte Length (Write-only) */
DECL|BUFF_LENGTH|member|uint32_t BUFF_LENGTH:16; /**< bit: 16..31 Buffer Byte Length (Write-only) */
DECL|BURST_LCK|member|uint32_t BURST_LCK:1; /**< bit: 7 Burst Lock Enable */
DECL|BURST_LCK|member|uint32_t BURST_LCK:1; /**< bit: 7 Burst Lock Enable */
DECL|BYCT|member|uint32_t BYCT:11; /**< bit: 20..30 Byte Count */
DECL|CFGOK|member|uint32_t CFGOK:1; /**< bit: 18 Configuration OK Status */
DECL|CFGOK|member|uint32_t CFGOK:1; /**< bit: 18 Configuration OK Status */
DECL|CHANN_ACT|member|uint32_t CHANN_ACT:1; /**< bit: 1 Channel Active Status */
DECL|CHANN_ACT|member|uint32_t CHANN_ACT:1; /**< bit: 1 Channel Active Status */
DECL|CHANN_ENB|member|uint32_t CHANN_ENB:1; /**< bit: 0 Channel Enable Command */
DECL|CHANN_ENB|member|uint32_t CHANN_ENB:1; /**< bit: 0 Channel Enable Command */
DECL|CHANN_ENB|member|uint32_t CHANN_ENB:1; /**< bit: 0 Channel Enable Status */
DECL|CHANN_ENB|member|uint32_t CHANN_ENB:1; /**< bit: 0 Channel Enable Status */
DECL|CLKUSABLE|member|uint32_t CLKUSABLE:1; /**< bit: 14 UTMI Clock Usable */
DECL|COMPONENT_TYPEDEF_STYLE|macro|COMPONENT_TYPEDEF_STYLE
DECL|COUNTER|member|uint32_t COUNTER:2; /**< bit: 5..6 Error Counter */
DECL|CRC16|member|uint32_t CRC16:1; /**< bit: 4 CRC16 Error */
DECL|CTRLDIR|member|uint32_t CTRLDIR:1; /**< bit: 17 Control Direction */
DECL|CURRBK|member|uint32_t CURRBK:2; /**< bit: 14..15 Current Bank */
DECL|CURRBK|member|uint32_t CURRBK:2; /**< bit: 14..15 Current Bank */
DECL|DATAPID|member|uint32_t DATAPID:1; /**< bit: 1 Data PID Error */
DECL|DATATGL|member|uint32_t DATATGL:1; /**< bit: 0 Data Toggle Error */
DECL|DCONNIC|member|uint32_t DCONNIC:1; /**< bit: 0 Device Connection Interrupt Clear */
DECL|DCONNIEC|member|uint32_t DCONNIEC:1; /**< bit: 0 Device Connection Interrupt Disable */
DECL|DCONNIES|member|uint32_t DCONNIES:1; /**< bit: 0 Device Connection Interrupt Enable */
DECL|DCONNIE|member|uint32_t DCONNIE:1; /**< bit: 0 Device Connection Interrupt Enable */
DECL|DCONNIS|member|uint32_t DCONNIS:1; /**< bit: 0 Device Connection Interrupt Set */
DECL|DCONNI|member|uint32_t DCONNI:1; /**< bit: 0 Device Connection Interrupt */
DECL|DDISCIC|member|uint32_t DDISCIC:1; /**< bit: 1 Device Disconnection Interrupt Clear */
DECL|DDISCIEC|member|uint32_t DDISCIEC:1; /**< bit: 1 Device Disconnection Interrupt Disable */
DECL|DDISCIES|member|uint32_t DDISCIES:1; /**< bit: 1 Device Disconnection Interrupt Enable */
DECL|DDISCIE|member|uint32_t DDISCIE:1; /**< bit: 1 Device Disconnection Interrupt Enable */
DECL|DDISCIS|member|uint32_t DDISCIS:1; /**< bit: 1 Device Disconnection Interrupt Set */
DECL|DDISCI|member|uint32_t DDISCI:1; /**< bit: 1 Device Disconnection Interrupt */
DECL|DESC_LDST|member|uint32_t DESC_LDST:1; /**< bit: 6 Descriptor Loaded Status */
DECL|DESC_LDST|member|uint32_t DESC_LDST:1; /**< bit: 6 Descriptor Loaded Status */
DECL|DESC_LD_IT|member|uint32_t DESC_LD_IT:1; /**< bit: 6 Descriptor Loaded Interrupt Enable */
DECL|DESC_LD_IT|member|uint32_t DESC_LD_IT:1; /**< bit: 6 Descriptor Loaded Interrupt Enable */
DECL|DETACH|member|uint32_t DETACH:1; /**< bit: 8 Detach */
DECL|DMA_1|member|uint32_t DMA_1:1; /**< bit: 25 DMA Channel 1 Interrupt */
DECL|DMA_1|member|uint32_t DMA_1:1; /**< bit: 25 DMA Channel 1 Interrupt */
DECL|DMA_1|member|uint32_t DMA_1:1; /**< bit: 25 DMA Channel 1 Interrupt Disable */
DECL|DMA_1|member|uint32_t DMA_1:1; /**< bit: 25 DMA Channel 1 Interrupt Disable */
DECL|DMA_1|member|uint32_t DMA_1:1; /**< bit: 25 DMA Channel 1 Interrupt Enable */
DECL|DMA_1|member|uint32_t DMA_1:1; /**< bit: 25 DMA Channel 1 Interrupt Enable */
DECL|DMA_1|member|uint32_t DMA_1:1; /**< bit: 25 DMA Channel 1 Interrupt Enable */
DECL|DMA_1|member|uint32_t DMA_1:1; /**< bit: 25 DMA Channel 1 Interrupt Mask */
DECL|DMA_1|member|uint32_t DMA_1:1; /**< bit: 25 DMA Channel 1 Interrupt Set */
DECL|DMA_1|member|uint32_t DMA_1:1; /**< bit: 25 DMA Channel 1 Interrupt Set */
DECL|DMA_2|member|uint32_t DMA_2:1; /**< bit: 26 DMA Channel 2 Interrupt */
DECL|DMA_2|member|uint32_t DMA_2:1; /**< bit: 26 DMA Channel 2 Interrupt */
DECL|DMA_2|member|uint32_t DMA_2:1; /**< bit: 26 DMA Channel 2 Interrupt Disable */
DECL|DMA_2|member|uint32_t DMA_2:1; /**< bit: 26 DMA Channel 2 Interrupt Disable */
DECL|DMA_2|member|uint32_t DMA_2:1; /**< bit: 26 DMA Channel 2 Interrupt Enable */
DECL|DMA_2|member|uint32_t DMA_2:1; /**< bit: 26 DMA Channel 2 Interrupt Enable */
DECL|DMA_2|member|uint32_t DMA_2:1; /**< bit: 26 DMA Channel 2 Interrupt Enable */
DECL|DMA_2|member|uint32_t DMA_2:1; /**< bit: 26 DMA Channel 2 Interrupt Mask */
DECL|DMA_2|member|uint32_t DMA_2:1; /**< bit: 26 DMA Channel 2 Interrupt Set */
DECL|DMA_2|member|uint32_t DMA_2:1; /**< bit: 26 DMA Channel 2 Interrupt Set */
DECL|DMA_3|member|uint32_t DMA_3:1; /**< bit: 27 DMA Channel 3 Interrupt */
DECL|DMA_3|member|uint32_t DMA_3:1; /**< bit: 27 DMA Channel 3 Interrupt */
DECL|DMA_3|member|uint32_t DMA_3:1; /**< bit: 27 DMA Channel 3 Interrupt Disable */
DECL|DMA_3|member|uint32_t DMA_3:1; /**< bit: 27 DMA Channel 3 Interrupt Disable */
DECL|DMA_3|member|uint32_t DMA_3:1; /**< bit: 27 DMA Channel 3 Interrupt Enable */
DECL|DMA_3|member|uint32_t DMA_3:1; /**< bit: 27 DMA Channel 3 Interrupt Enable */
DECL|DMA_3|member|uint32_t DMA_3:1; /**< bit: 27 DMA Channel 3 Interrupt Enable */
DECL|DMA_3|member|uint32_t DMA_3:1; /**< bit: 27 DMA Channel 3 Interrupt Mask */
DECL|DMA_3|member|uint32_t DMA_3:1; /**< bit: 27 DMA Channel 3 Interrupt Set */
DECL|DMA_3|member|uint32_t DMA_3:1; /**< bit: 27 DMA Channel 3 Interrupt Set */
DECL|DMA_4|member|uint32_t DMA_4:1; /**< bit: 28 DMA Channel 4 Interrupt */
DECL|DMA_4|member|uint32_t DMA_4:1; /**< bit: 28 DMA Channel 4 Interrupt */
DECL|DMA_4|member|uint32_t DMA_4:1; /**< bit: 28 DMA Channel 4 Interrupt Disable */
DECL|DMA_4|member|uint32_t DMA_4:1; /**< bit: 28 DMA Channel 4 Interrupt Disable */
DECL|DMA_4|member|uint32_t DMA_4:1; /**< bit: 28 DMA Channel 4 Interrupt Enable */
DECL|DMA_4|member|uint32_t DMA_4:1; /**< bit: 28 DMA Channel 4 Interrupt Enable */
DECL|DMA_4|member|uint32_t DMA_4:1; /**< bit: 28 DMA Channel 4 Interrupt Enable */
DECL|DMA_4|member|uint32_t DMA_4:1; /**< bit: 28 DMA Channel 4 Interrupt Mask */
DECL|DMA_4|member|uint32_t DMA_4:1; /**< bit: 28 DMA Channel 4 Interrupt Set */
DECL|DMA_4|member|uint32_t DMA_4:1; /**< bit: 28 DMA Channel 4 Interrupt Set */
DECL|DMA_5|member|uint32_t DMA_5:1; /**< bit: 29 DMA Channel 5 Interrupt */
DECL|DMA_5|member|uint32_t DMA_5:1; /**< bit: 29 DMA Channel 5 Interrupt */
DECL|DMA_5|member|uint32_t DMA_5:1; /**< bit: 29 DMA Channel 5 Interrupt Disable */
DECL|DMA_5|member|uint32_t DMA_5:1; /**< bit: 29 DMA Channel 5 Interrupt Disable */
DECL|DMA_5|member|uint32_t DMA_5:1; /**< bit: 29 DMA Channel 5 Interrupt Enable */
DECL|DMA_5|member|uint32_t DMA_5:1; /**< bit: 29 DMA Channel 5 Interrupt Enable */
DECL|DMA_5|member|uint32_t DMA_5:1; /**< bit: 29 DMA Channel 5 Interrupt Enable */
DECL|DMA_5|member|uint32_t DMA_5:1; /**< bit: 29 DMA Channel 5 Interrupt Mask */
DECL|DMA_5|member|uint32_t DMA_5:1; /**< bit: 29 DMA Channel 5 Interrupt Set */
DECL|DMA_5|member|uint32_t DMA_5:1; /**< bit: 29 DMA Channel 5 Interrupt Set */
DECL|DMA_6|member|uint32_t DMA_6:1; /**< bit: 30 DMA Channel 6 Interrupt */
DECL|DMA_6|member|uint32_t DMA_6:1; /**< bit: 30 DMA Channel 6 Interrupt */
DECL|DMA_6|member|uint32_t DMA_6:1; /**< bit: 30 DMA Channel 6 Interrupt Disable */
DECL|DMA_6|member|uint32_t DMA_6:1; /**< bit: 30 DMA Channel 6 Interrupt Disable */
DECL|DMA_6|member|uint32_t DMA_6:1; /**< bit: 30 DMA Channel 6 Interrupt Enable */
DECL|DMA_6|member|uint32_t DMA_6:1; /**< bit: 30 DMA Channel 6 Interrupt Enable */
DECL|DMA_6|member|uint32_t DMA_6:1; /**< bit: 30 DMA Channel 6 Interrupt Enable */
DECL|DMA_6|member|uint32_t DMA_6:1; /**< bit: 30 DMA Channel 6 Interrupt Mask */
DECL|DMA_6|member|uint32_t DMA_6:1; /**< bit: 30 DMA Channel 6 Interrupt Set */
DECL|DMA_6|member|uint32_t DMA_6:1; /**< bit: 30 DMA Channel 6 Interrupt Set */
DECL|DMA_7|member|uint32_t DMA_7:1; /**< bit: 31 DMA Channel 7 Interrupt */
DECL|DMA_7|member|uint32_t DMA_7:1; /**< bit: 31 DMA Channel 7 Interrupt */
DECL|DMA_7|member|uint32_t DMA_7:1; /**< bit: 31 DMA Channel 7 Interrupt Disable */
DECL|DMA_7|member|uint32_t DMA_7:1; /**< bit: 31 DMA Channel 7 Interrupt Disable */
DECL|DMA_7|member|uint32_t DMA_7:1; /**< bit: 31 DMA Channel 7 Interrupt Enable */
DECL|DMA_7|member|uint32_t DMA_7:1; /**< bit: 31 DMA Channel 7 Interrupt Enable */
DECL|DMA_7|member|uint32_t DMA_7:1; /**< bit: 31 DMA Channel 7 Interrupt Enable */
DECL|DMA_7|member|uint32_t DMA_7:1; /**< bit: 31 DMA Channel 7 Interrupt Mask */
DECL|DMA_7|member|uint32_t DMA_7:1; /**< bit: 31 DMA Channel 7 Interrupt Set */
DECL|DMA_7|member|uint32_t DMA_7:1; /**< bit: 31 DMA Channel 7 Interrupt Set */
DECL|DMA_|member|uint32_t DMA_:7; /**< bit: 25..31 DMA Channel 7 Interrupt */
DECL|DMA_|member|uint32_t DMA_:7; /**< bit: 25..31 DMA Channel 7 Interrupt */
DECL|DMA_|member|uint32_t DMA_:7; /**< bit: 25..31 DMA Channel 7 Interrupt Disable */
DECL|DMA_|member|uint32_t DMA_:7; /**< bit: 25..31 DMA Channel 7 Interrupt Disable */
DECL|DMA_|member|uint32_t DMA_:7; /**< bit: 25..31 DMA Channel 7 Interrupt Enable */
DECL|DMA_|member|uint32_t DMA_:7; /**< bit: 25..31 DMA Channel 7 Interrupt Enable */
DECL|DMA_|member|uint32_t DMA_:7; /**< bit: 25..31 DMA Channel 7 Interrupt Enable */
DECL|DMA_|member|uint32_t DMA_:7; /**< bit: 25..31 DMA Channel 7 Interrupt Mask */
DECL|DMA_|member|uint32_t DMA_:7; /**< bit: 25..31 DMA Channel 7 Interrupt Set */
DECL|DMA_|member|uint32_t DMA_:7; /**< bit: 25..31 DMA Channel 7 Interrupt Set */
DECL|DTSEQ|member|uint32_t DTSEQ:2; /**< bit: 8..9 Data Toggle Sequence */
DECL|DTSEQ|member|uint32_t DTSEQ:2; /**< bit: 8..9 Data Toggle Sequence */
DECL|END_BF_ST|member|uint32_t END_BF_ST:1; /**< bit: 5 End of Channel Buffer Status */
DECL|END_BF_ST|member|uint32_t END_BF_ST:1; /**< bit: 5 End of Channel Buffer Status */
DECL|END_BUFFIT|member|uint32_t END_BUFFIT:1; /**< bit: 5 End of Buffer Interrupt Enable */
DECL|END_BUFFIT|member|uint32_t END_BUFFIT:1; /**< bit: 5 End of Buffer Interrupt Enable */
DECL|END_B_EN|member|uint32_t END_B_EN:1; /**< bit: 3 End of Buffer Enable Control */
DECL|END_B_EN|member|uint32_t END_B_EN:1; /**< bit: 3 End of Buffer Enable Control */
DECL|END_TR_EN|member|uint32_t END_TR_EN:1; /**< bit: 2 End of Transfer Enable Control (OUT transfers only) */
DECL|END_TR_EN|member|uint32_t END_TR_EN:1; /**< bit: 2 End of Transfer Enable Control (OUT transfers only) */
DECL|END_TR_IT|member|uint32_t END_TR_IT:1; /**< bit: 4 End of Transfer Interrupt Enable */
DECL|END_TR_IT|member|uint32_t END_TR_IT:1; /**< bit: 4 End of Transfer Interrupt Enable */
DECL|END_TR_ST|member|uint32_t END_TR_ST:1; /**< bit: 4 End of Channel Transfer Status */
DECL|END_TR_ST|member|uint32_t END_TR_ST:1; /**< bit: 4 End of Channel Transfer Status */
DECL|EORSMC|member|uint32_t EORSMC:1; /**< bit: 5 End of Resume Interrupt Clear */
DECL|EORSMEC|member|uint32_t EORSMEC:1; /**< bit: 5 End of Resume Interrupt Disable */
DECL|EORSMES|member|uint32_t EORSMES:1; /**< bit: 5 End of Resume Interrupt Enable */
DECL|EORSME|member|uint32_t EORSME:1; /**< bit: 5 End of Resume Interrupt Mask */
DECL|EORSMS|member|uint32_t EORSMS:1; /**< bit: 5 End of Resume Interrupt Set */
DECL|EORSM|member|uint32_t EORSM:1; /**< bit: 5 End of Resume Interrupt */
DECL|EORSTC|member|uint32_t EORSTC:1; /**< bit: 3 End of Reset Interrupt Clear */
DECL|EORSTEC|member|uint32_t EORSTEC:1; /**< bit: 3 End of Reset Interrupt Disable */
DECL|EORSTES|member|uint32_t EORSTES:1; /**< bit: 3 End of Reset Interrupt Enable */
DECL|EORSTE|member|uint32_t EORSTE:1; /**< bit: 3 End of Reset Interrupt Mask */
DECL|EORSTS|member|uint32_t EORSTS:1; /**< bit: 3 End of Reset Interrupt Set */
DECL|EORST|member|uint32_t EORST:1; /**< bit: 3 End of Reset Interrupt */
DECL|EPBK|member|uint32_t EPBK:2; /**< bit: 2..3 Endpoint Banks */
DECL|EPDIR|member|uint32_t EPDIR:1; /**< bit: 8 Endpoint Direction */
DECL|EPDISHDMAC|member|uint32_t EPDISHDMAC:1; /**< bit: 16 Endpoint Interrupts Disable HDMA Request Clear */
DECL|EPDISHDMAS|member|uint32_t EPDISHDMAS:1; /**< bit: 16 Endpoint Interrupts Disable HDMA Request Enable */
DECL|EPDISHDMA|member|uint32_t EPDISHDMA:1; /**< bit: 16 Endpoint Interrupts Disable HDMA Request */
DECL|EPEN0|member|uint32_t EPEN0:1; /**< bit: 0 Endpoint 0 Enable */
DECL|EPEN1|member|uint32_t EPEN1:1; /**< bit: 1 Endpoint 1 Enable */
DECL|EPEN2|member|uint32_t EPEN2:1; /**< bit: 2 Endpoint 2 Enable */
DECL|EPEN3|member|uint32_t EPEN3:1; /**< bit: 3 Endpoint 3 Enable */
DECL|EPEN4|member|uint32_t EPEN4:1; /**< bit: 4 Endpoint 4 Enable */
DECL|EPEN5|member|uint32_t EPEN5:1; /**< bit: 5 Endpoint 5 Enable */
DECL|EPEN6|member|uint32_t EPEN6:1; /**< bit: 6 Endpoint 6 Enable */
DECL|EPEN7|member|uint32_t EPEN7:1; /**< bit: 7 Endpoint 7 Enable */
DECL|EPEN8|member|uint32_t EPEN8:1; /**< bit: 8 Endpoint 8 Enable */
DECL|EPEN|member|uint32_t EPEN:9; /**< bit: 0..8 Endpoint x Enable */
DECL|EPRST0|member|uint32_t EPRST0:1; /**< bit: 16 Endpoint 0 Reset */
DECL|EPRST1|member|uint32_t EPRST1:1; /**< bit: 17 Endpoint 1 Reset */
DECL|EPRST2|member|uint32_t EPRST2:1; /**< bit: 18 Endpoint 2 Reset */
DECL|EPRST3|member|uint32_t EPRST3:1; /**< bit: 19 Endpoint 3 Reset */
DECL|EPRST4|member|uint32_t EPRST4:1; /**< bit: 20 Endpoint 4 Reset */
DECL|EPRST5|member|uint32_t EPRST5:1; /**< bit: 21 Endpoint 5 Reset */
DECL|EPRST6|member|uint32_t EPRST6:1; /**< bit: 22 Endpoint 6 Reset */
DECL|EPRST7|member|uint32_t EPRST7:1; /**< bit: 23 Endpoint 7 Reset */
DECL|EPRST8|member|uint32_t EPRST8:1; /**< bit: 24 Endpoint 8 Reset */
DECL|EPRST|member|uint32_t EPRST:9; /**< bit: 16..24 Endpoint 8 Reset */
DECL|EPSIZE|member|uint32_t EPSIZE:3; /**< bit: 4..6 Endpoint Size */
DECL|EPTYPE|member|uint32_t EPTYPE:2; /**< bit: 11..12 Endpoint Type */
DECL|FIFOCONC|member|uint32_t FIFOCONC:1; /**< bit: 14 FIFO Control Clear */
DECL|FIFOCONC|member|uint32_t FIFOCONC:1; /**< bit: 14 FIFO Control Disable */
DECL|FIFOCONS|member|uint32_t FIFOCONS:1; /**< bit: 14 FIFO Control */
DECL|FIFOCON|member|uint32_t FIFOCON:1; /**< bit: 14 FIFO Control */
DECL|FIFOCON|member|uint32_t FIFOCON:1; /**< bit: 14 FIFO Control */
DECL|FLENHIGH|member|uint32_t FLENHIGH:8; /**< bit: 16..23 Frame Length */
DECL|FNCERR|member|uint32_t FNCERR:1; /**< bit: 15 Frame Number CRC Error */
DECL|FNUM|member|uint32_t FNUM:11; /**< bit: 3..13 Frame Number */
DECL|FNUM|member|uint32_t FNUM:11; /**< bit: 3..13 Frame Number */
DECL|FRZCLK|member|uint32_t FRZCLK:1; /**< bit: 14 Freeze USB Clock */
DECL|HSOFIC|member|uint32_t HSOFIC:1; /**< bit: 5 Host Start of Frame Interrupt Clear */
DECL|HSOFIEC|member|uint32_t HSOFIEC:1; /**< bit: 5 Host Start of Frame Interrupt Disable */
DECL|HSOFIES|member|uint32_t HSOFIES:1; /**< bit: 5 Host Start of Frame Interrupt Enable */
DECL|HSOFIE|member|uint32_t HSOFIE:1; /**< bit: 5 Host Start of Frame Interrupt Enable */
DECL|HSOFIS|member|uint32_t HSOFIS:1; /**< bit: 5 Host Start of Frame Interrupt Set */
DECL|HSOFI|member|uint32_t HSOFI:1; /**< bit: 5 Host Start of Frame Interrupt */
DECL|HSTADDRP0|member|uint32_t HSTADDRP0:7; /**< bit: 0..6 USB Host Address */
DECL|HSTADDRP1|member|uint32_t HSTADDRP1:7; /**< bit: 8..14 USB Host Address */
DECL|HSTADDRP2|member|uint32_t HSTADDRP2:7; /**< bit: 16..22 USB Host Address */
DECL|HSTADDRP3|member|uint32_t HSTADDRP3:7; /**< bit: 24..30 USB Host Address */
DECL|HSTADDRP4|member|uint32_t HSTADDRP4:7; /**< bit: 0..6 USB Host Address */
DECL|HSTADDRP5|member|uint32_t HSTADDRP5:7; /**< bit: 8..14 USB Host Address */
DECL|HSTADDRP6|member|uint32_t HSTADDRP6:7; /**< bit: 16..22 USB Host Address */
DECL|HSTADDRP7|member|uint32_t HSTADDRP7:7; /**< bit: 24..30 USB Host Address */
DECL|HSTADDRP8|member|uint32_t HSTADDRP8:7; /**< bit: 0..6 USB Host Address */
DECL|HSTADDRP9|member|uint32_t HSTADDRP9:7; /**< bit: 8..14 USB Host Address */
DECL|HWUPIC|member|uint32_t HWUPIC:1; /**< bit: 6 Host Wake-Up Interrupt Clear */
DECL|HWUPIEC|member|uint32_t HWUPIEC:1; /**< bit: 6 Host Wake-Up Interrupt Disable */
DECL|HWUPIES|member|uint32_t HWUPIES:1; /**< bit: 6 Host Wake-Up Interrupt Enable */
DECL|HWUPIE|member|uint32_t HWUPIE:1; /**< bit: 6 Host Wake-Up Interrupt Enable */
DECL|HWUPIS|member|uint32_t HWUPIS:1; /**< bit: 6 Host Wake-Up Interrupt Set */
DECL|HWUPI|member|uint32_t HWUPI:1; /**< bit: 6 Host Wake-Up Interrupt */
DECL|INMODE|member|uint32_t INMODE:1; /**< bit: 8 IN Request Mode */
DECL|INRQ|member|uint32_t INRQ:8; /**< bit: 0..7 IN Request Number before Freeze */
DECL|INTFRQ|member|uint32_t INTFRQ:8; /**< bit: 24..31 Pipe Interrupt Request Frequency */
DECL|KILLBKS|member|uint32_t KILLBKS:1; /**< bit: 13 Kill IN Bank */
DECL|KILLBK|member|uint32_t KILLBK:1; /**< bit: 13 Kill IN Bank */
DECL|LDNXT_DSC|member|uint32_t LDNXT_DSC:1; /**< bit: 1 Load Next Channel Transfer Descriptor Enable Command */
DECL|LDNXT_DSC|member|uint32_t LDNXT_DSC:1; /**< bit: 1 Load Next Channel Transfer Descriptor Enable Command */
DECL|LS|member|uint32_t LS:1; /**< bit: 12 Low-Speed Mode Force */
DECL|MFNUM|member|uint32_t MFNUM:3; /**< bit: 0..2 Micro Frame Number */
DECL|MFNUM|member|uint32_t MFNUM:3; /**< bit: 0..2 Micro Frame Number */
DECL|MSOFC|member|uint32_t MSOFC:1; /**< bit: 1 Micro Start of Frame Interrupt Clear */
DECL|MSOFEC|member|uint32_t MSOFEC:1; /**< bit: 1 Micro Start of Frame Interrupt Disable */
DECL|MSOFES|member|uint32_t MSOFES:1; /**< bit: 1 Micro Start of Frame Interrupt Enable */
DECL|MSOFE|member|uint32_t MSOFE:1; /**< bit: 1 Micro Start of Frame Interrupt Mask */
DECL|MSOFS|member|uint32_t MSOFS:1; /**< bit: 1 Micro Start of Frame Interrupt Set */
DECL|MSOF|member|uint32_t MSOF:1; /**< bit: 1 Micro Start of Frame Interrupt */
DECL|NAKEDEC|member|uint32_t NAKEDEC:1; /**< bit: 4 NAKed Interrupt Disable */
DECL|NAKEDES|member|uint32_t NAKEDES:1; /**< bit: 4 NAKed Interrupt Enable */
DECL|NAKEDE|member|uint32_t NAKEDE:1; /**< bit: 4 NAKed Interrupt Enable */
DECL|NAKEDIC|member|uint32_t NAKEDIC:1; /**< bit: 4 NAKed Interrupt Clear */
DECL|NAKEDIS|member|uint32_t NAKEDIS:1; /**< bit: 4 NAKed Interrupt Set */
DECL|NAKEDI|member|uint32_t NAKEDI:1; /**< bit: 4 NAKed Interrupt */
DECL|NAKINEC|member|uint32_t NAKINEC:1; /**< bit: 4 NAKed IN Interrupt Clear */
DECL|NAKINES|member|uint32_t NAKINES:1; /**< bit: 4 NAKed IN Interrupt Enable */
DECL|NAKINE|member|uint32_t NAKINE:1; /**< bit: 4 NAKed IN Interrupt */
DECL|NAKINIC|member|uint32_t NAKINIC:1; /**< bit: 4 NAKed IN Interrupt Clear */
DECL|NAKINIS|member|uint32_t NAKINIS:1; /**< bit: 4 NAKed IN Interrupt Set */
DECL|NAKINI|member|uint32_t NAKINI:1; /**< bit: 4 NAKed IN Interrupt */
DECL|NAKOUTEC|member|uint32_t NAKOUTEC:1; /**< bit: 3 NAKed OUT Interrupt Clear */
DECL|NAKOUTES|member|uint32_t NAKOUTES:1; /**< bit: 3 NAKed OUT Interrupt Enable */
DECL|NAKOUTE|member|uint32_t NAKOUTE:1; /**< bit: 3 NAKed OUT Interrupt */
DECL|NAKOUTIC|member|uint32_t NAKOUTIC:1; /**< bit: 3 NAKed OUT Interrupt Clear */
DECL|NAKOUTIS|member|uint32_t NAKOUTIS:1; /**< bit: 3 NAKed OUT Interrupt Set */
DECL|NAKOUTI|member|uint32_t NAKOUTI:1; /**< bit: 3 NAKed OUT Interrupt */
DECL|NBTRANS|member|uint32_t NBTRANS:2; /**< bit: 13..14 Number of transactions per microframe for isochronous endpoint */
DECL|NBUSYBKEC|member|uint32_t NBUSYBKEC:1; /**< bit: 12 Number of Busy Banks Disable */
DECL|NBUSYBKEC|member|uint32_t NBUSYBKEC:1; /**< bit: 12 Number of Busy Banks Interrupt Clear */
DECL|NBUSYBKES|member|uint32_t NBUSYBKES:1; /**< bit: 12 Number of Busy Banks Enable */
DECL|NBUSYBKES|member|uint32_t NBUSYBKES:1; /**< bit: 12 Number of Busy Banks Interrupt Enable */
DECL|NBUSYBKE|member|uint32_t NBUSYBKE:1; /**< bit: 12 Number of Busy Banks Interrupt */
DECL|NBUSYBKE|member|uint32_t NBUSYBKE:1; /**< bit: 12 Number of Busy Banks Interrupt Enable */
DECL|NBUSYBKS|member|uint32_t NBUSYBKS:1; /**< bit: 12 Number of Busy Banks Interrupt Set */
DECL|NBUSYBKS|member|uint32_t NBUSYBKS:1; /**< bit: 12 Number of Busy Banks Set */
DECL|NBUSYBK|member|uint32_t NBUSYBK:2; /**< bit: 12..13 Number of Busy Banks */
DECL|NBUSYBK|member|uint32_t NBUSYBK:2; /**< bit: 12..13 Number of Busy Banks */
DECL|NXT_DSC_ADD|member|uint32_t NXT_DSC_ADD:32; /**< bit: 0..31 Next Descriptor Address */
DECL|NXT_DSC_ADD|member|uint32_t NXT_DSC_ADD:32; /**< bit: 0..31 Next Descriptor Address */
DECL|NYETDISC|member|uint32_t NYETDISC:1; /**< bit: 17 NYET Token Disable Clear */
DECL|NYETDISS|member|uint32_t NYETDISS:1; /**< bit: 17 NYET Token Disable Enable */
DECL|NYETDIS|member|uint32_t NYETDIS:1; /**< bit: 17 NYET Token Disable */
DECL|OPMODE2|member|uint32_t OPMODE2:1; /**< bit: 16 Specific Operational mode */
DECL|OVERFEC|member|uint32_t OVERFEC:1; /**< bit: 5 Overflow Interrupt Clear */
DECL|OVERFES|member|uint32_t OVERFES:1; /**< bit: 5 Overflow Interrupt Enable */
DECL|OVERFE|member|uint32_t OVERFE:1; /**< bit: 5 Overflow Interrupt */
DECL|OVERFIC|member|uint32_t OVERFIC:1; /**< bit: 5 Overflow Interrupt Clear */
DECL|OVERFIC|member|uint32_t OVERFIC:1; /**< bit: 5 Overflow Interrupt Clear */
DECL|OVERFIEC|member|uint32_t OVERFIEC:1; /**< bit: 5 Overflow Interrupt Disable */
DECL|OVERFIES|member|uint32_t OVERFIES:1; /**< bit: 5 Overflow Interrupt Enable */
DECL|OVERFIE|member|uint32_t OVERFIE:1; /**< bit: 5 Overflow Interrupt Enable */
DECL|OVERFIS|member|uint32_t OVERFIS:1; /**< bit: 5 Overflow Interrupt Set */
DECL|OVERFIS|member|uint32_t OVERFIS:1; /**< bit: 5 Overflow Interrupt Set */
DECL|OVERFI|member|uint32_t OVERFI:1; /**< bit: 5 Overflow Interrupt */
DECL|OVERFI|member|uint32_t OVERFI:1; /**< bit: 5 Overflow Interrupt */
DECL|PBK|member|uint32_t PBK:2; /**< bit: 2..3 Pipe Banks */
DECL|PBYCT|member|uint32_t PBYCT:11; /**< bit: 20..30 Pipe Byte Count */
DECL|PDISHDMAC|member|uint32_t PDISHDMAC:1; /**< bit: 16 Pipe Interrupts Disable HDMA Request Disable */
DECL|PDISHDMAS|member|uint32_t PDISHDMAS:1; /**< bit: 16 Pipe Interrupts Disable HDMA Request Enable */
DECL|PDISHDMA|member|uint32_t PDISHDMA:1; /**< bit: 16 Pipe Interrupts Disable HDMA Request Enable */
DECL|PEN0|member|uint32_t PEN0:1; /**< bit: 0 Pipe 0 Enable */
DECL|PEN1|member|uint32_t PEN1:1; /**< bit: 1 Pipe 1 Enable */
DECL|PEN2|member|uint32_t PEN2:1; /**< bit: 2 Pipe 2 Enable */
DECL|PEN3|member|uint32_t PEN3:1; /**< bit: 3 Pipe 3 Enable */
DECL|PEN4|member|uint32_t PEN4:1; /**< bit: 4 Pipe 4 Enable */
DECL|PEN5|member|uint32_t PEN5:1; /**< bit: 5 Pipe 5 Enable */
DECL|PEN6|member|uint32_t PEN6:1; /**< bit: 6 Pipe 6 Enable */
DECL|PEN7|member|uint32_t PEN7:1; /**< bit: 7 Pipe 7 Enable */
DECL|PEN8|member|uint32_t PEN8:1; /**< bit: 8 Pipe 8 Enable */
DECL|PEN|member|uint32_t PEN:9; /**< bit: 0..8 Pipe x Enable */
DECL|PEPNUM|member|uint32_t PEPNUM:4; /**< bit: 16..19 Pipe Endpoint Number */
DECL|PEP_0|member|uint32_t PEP_0:1; /**< bit: 12 Endpoint 0 Interrupt */
DECL|PEP_0|member|uint32_t PEP_0:1; /**< bit: 12 Endpoint 0 Interrupt Disable */
DECL|PEP_0|member|uint32_t PEP_0:1; /**< bit: 12 Endpoint 0 Interrupt Enable */
DECL|PEP_0|member|uint32_t PEP_0:1; /**< bit: 12 Endpoint 0 Interrupt Mask */
DECL|PEP_0|member|uint32_t PEP_0:1; /**< bit: 8 Pipe 0 Interrupt */
DECL|PEP_0|member|uint32_t PEP_0:1; /**< bit: 8 Pipe 0 Interrupt Disable */
DECL|PEP_0|member|uint32_t PEP_0:1; /**< bit: 8 Pipe 0 Interrupt Enable */
DECL|PEP_0|member|uint32_t PEP_0:1; /**< bit: 8 Pipe 0 Interrupt Enable */
DECL|PEP_10|member|uint32_t PEP_10:1; /**< bit: 18 Pipe 10 Interrupt */
DECL|PEP_10|member|uint32_t PEP_10:1; /**< bit: 18 Pipe 10 Interrupt Disable */
DECL|PEP_10|member|uint32_t PEP_10:1; /**< bit: 18 Pipe 10 Interrupt Enable */
DECL|PEP_10|member|uint32_t PEP_10:1; /**< bit: 18 Pipe 10 Interrupt Enable */
DECL|PEP_10|member|uint32_t PEP_10:1; /**< bit: 22 Endpoint 10 Interrupt */
DECL|PEP_10|member|uint32_t PEP_10:1; /**< bit: 22 Endpoint 10 Interrupt Disable */
DECL|PEP_10|member|uint32_t PEP_10:1; /**< bit: 22 Endpoint 10 Interrupt Enable */
DECL|PEP_10|member|uint32_t PEP_10:1; /**< bit: 22 Endpoint 10 Interrupt Mask */
DECL|PEP_11|member|uint32_t PEP_11:1; /**< bit: 19 Pipe 11 Interrupt */
DECL|PEP_11|member|uint32_t PEP_11:1; /**< bit: 19 Pipe 11 Interrupt Disable */
DECL|PEP_11|member|uint32_t PEP_11:1; /**< bit: 19 Pipe 11 Interrupt Enable */
DECL|PEP_11|member|uint32_t PEP_11:1; /**< bit: 19 Pipe 11 Interrupt Enable */
DECL|PEP_11|member|uint32_t PEP_11:1; /**< bit: 23 Endpoint 11 Interrupt */
DECL|PEP_11|member|uint32_t PEP_11:1; /**< bit: 23 Endpoint 11 Interrupt Disable */
DECL|PEP_11|member|uint32_t PEP_11:1; /**< bit: 23 Endpoint 11 Interrupt Enable */
DECL|PEP_11|member|uint32_t PEP_11:1; /**< bit: 23 Endpoint 11 Interrupt Mask */
DECL|PEP_1|member|uint32_t PEP_1:1; /**< bit: 13 Endpoint 1 Interrupt */
DECL|PEP_1|member|uint32_t PEP_1:1; /**< bit: 13 Endpoint 1 Interrupt Disable */
DECL|PEP_1|member|uint32_t PEP_1:1; /**< bit: 13 Endpoint 1 Interrupt Enable */
DECL|PEP_1|member|uint32_t PEP_1:1; /**< bit: 13 Endpoint 1 Interrupt Mask */
DECL|PEP_1|member|uint32_t PEP_1:1; /**< bit: 9 Pipe 1 Interrupt */
DECL|PEP_1|member|uint32_t PEP_1:1; /**< bit: 9 Pipe 1 Interrupt Disable */
DECL|PEP_1|member|uint32_t PEP_1:1; /**< bit: 9 Pipe 1 Interrupt Enable */
DECL|PEP_1|member|uint32_t PEP_1:1; /**< bit: 9 Pipe 1 Interrupt Enable */
DECL|PEP_2|member|uint32_t PEP_2:1; /**< bit: 10 Pipe 2 Interrupt */
DECL|PEP_2|member|uint32_t PEP_2:1; /**< bit: 10 Pipe 2 Interrupt Disable */
DECL|PEP_2|member|uint32_t PEP_2:1; /**< bit: 10 Pipe 2 Interrupt Enable */
DECL|PEP_2|member|uint32_t PEP_2:1; /**< bit: 10 Pipe 2 Interrupt Enable */
DECL|PEP_2|member|uint32_t PEP_2:1; /**< bit: 14 Endpoint 2 Interrupt */
DECL|PEP_2|member|uint32_t PEP_2:1; /**< bit: 14 Endpoint 2 Interrupt Disable */
DECL|PEP_2|member|uint32_t PEP_2:1; /**< bit: 14 Endpoint 2 Interrupt Enable */
DECL|PEP_2|member|uint32_t PEP_2:1; /**< bit: 14 Endpoint 2 Interrupt Mask */
DECL|PEP_3|member|uint32_t PEP_3:1; /**< bit: 11 Pipe 3 Interrupt */
DECL|PEP_3|member|uint32_t PEP_3:1; /**< bit: 11 Pipe 3 Interrupt Disable */
DECL|PEP_3|member|uint32_t PEP_3:1; /**< bit: 11 Pipe 3 Interrupt Enable */
DECL|PEP_3|member|uint32_t PEP_3:1; /**< bit: 11 Pipe 3 Interrupt Enable */
DECL|PEP_3|member|uint32_t PEP_3:1; /**< bit: 15 Endpoint 3 Interrupt */
DECL|PEP_3|member|uint32_t PEP_3:1; /**< bit: 15 Endpoint 3 Interrupt Disable */
DECL|PEP_3|member|uint32_t PEP_3:1; /**< bit: 15 Endpoint 3 Interrupt Enable */
DECL|PEP_3|member|uint32_t PEP_3:1; /**< bit: 15 Endpoint 3 Interrupt Mask */
DECL|PEP_4|member|uint32_t PEP_4:1; /**< bit: 12 Pipe 4 Interrupt */
DECL|PEP_4|member|uint32_t PEP_4:1; /**< bit: 12 Pipe 4 Interrupt Disable */
DECL|PEP_4|member|uint32_t PEP_4:1; /**< bit: 12 Pipe 4 Interrupt Enable */
DECL|PEP_4|member|uint32_t PEP_4:1; /**< bit: 12 Pipe 4 Interrupt Enable */
DECL|PEP_4|member|uint32_t PEP_4:1; /**< bit: 16 Endpoint 4 Interrupt */
DECL|PEP_4|member|uint32_t PEP_4:1; /**< bit: 16 Endpoint 4 Interrupt Disable */
DECL|PEP_4|member|uint32_t PEP_4:1; /**< bit: 16 Endpoint 4 Interrupt Enable */
DECL|PEP_4|member|uint32_t PEP_4:1; /**< bit: 16 Endpoint 4 Interrupt Mask */
DECL|PEP_5|member|uint32_t PEP_5:1; /**< bit: 13 Pipe 5 Interrupt */
DECL|PEP_5|member|uint32_t PEP_5:1; /**< bit: 13 Pipe 5 Interrupt Disable */
DECL|PEP_5|member|uint32_t PEP_5:1; /**< bit: 13 Pipe 5 Interrupt Enable */
DECL|PEP_5|member|uint32_t PEP_5:1; /**< bit: 13 Pipe 5 Interrupt Enable */
DECL|PEP_5|member|uint32_t PEP_5:1; /**< bit: 17 Endpoint 5 Interrupt */
DECL|PEP_5|member|uint32_t PEP_5:1; /**< bit: 17 Endpoint 5 Interrupt Disable */
DECL|PEP_5|member|uint32_t PEP_5:1; /**< bit: 17 Endpoint 5 Interrupt Enable */
DECL|PEP_5|member|uint32_t PEP_5:1; /**< bit: 17 Endpoint 5 Interrupt Mask */
DECL|PEP_6|member|uint32_t PEP_6:1; /**< bit: 14 Pipe 6 Interrupt */
DECL|PEP_6|member|uint32_t PEP_6:1; /**< bit: 14 Pipe 6 Interrupt Disable */
DECL|PEP_6|member|uint32_t PEP_6:1; /**< bit: 14 Pipe 6 Interrupt Enable */
DECL|PEP_6|member|uint32_t PEP_6:1; /**< bit: 14 Pipe 6 Interrupt Enable */
DECL|PEP_6|member|uint32_t PEP_6:1; /**< bit: 18 Endpoint 6 Interrupt */
DECL|PEP_6|member|uint32_t PEP_6:1; /**< bit: 18 Endpoint 6 Interrupt Disable */
DECL|PEP_6|member|uint32_t PEP_6:1; /**< bit: 18 Endpoint 6 Interrupt Enable */
DECL|PEP_6|member|uint32_t PEP_6:1; /**< bit: 18 Endpoint 6 Interrupt Mask */
DECL|PEP_7|member|uint32_t PEP_7:1; /**< bit: 15 Pipe 7 Interrupt */
DECL|PEP_7|member|uint32_t PEP_7:1; /**< bit: 15 Pipe 7 Interrupt Disable */
DECL|PEP_7|member|uint32_t PEP_7:1; /**< bit: 15 Pipe 7 Interrupt Enable */
DECL|PEP_7|member|uint32_t PEP_7:1; /**< bit: 15 Pipe 7 Interrupt Enable */
DECL|PEP_7|member|uint32_t PEP_7:1; /**< bit: 19 Endpoint 7 Interrupt */
DECL|PEP_7|member|uint32_t PEP_7:1; /**< bit: 19 Endpoint 7 Interrupt Disable */
DECL|PEP_7|member|uint32_t PEP_7:1; /**< bit: 19 Endpoint 7 Interrupt Enable */
DECL|PEP_7|member|uint32_t PEP_7:1; /**< bit: 19 Endpoint 7 Interrupt Mask */
DECL|PEP_8|member|uint32_t PEP_8:1; /**< bit: 16 Pipe 8 Interrupt */
DECL|PEP_8|member|uint32_t PEP_8:1; /**< bit: 16 Pipe 8 Interrupt Disable */
DECL|PEP_8|member|uint32_t PEP_8:1; /**< bit: 16 Pipe 8 Interrupt Enable */
DECL|PEP_8|member|uint32_t PEP_8:1; /**< bit: 16 Pipe 8 Interrupt Enable */
DECL|PEP_8|member|uint32_t PEP_8:1; /**< bit: 20 Endpoint 8 Interrupt */
DECL|PEP_8|member|uint32_t PEP_8:1; /**< bit: 20 Endpoint 8 Interrupt Disable */
DECL|PEP_8|member|uint32_t PEP_8:1; /**< bit: 20 Endpoint 8 Interrupt Enable */
DECL|PEP_8|member|uint32_t PEP_8:1; /**< bit: 20 Endpoint 8 Interrupt Mask */
DECL|PEP_9|member|uint32_t PEP_9:1; /**< bit: 17 Pipe 9 Interrupt */
DECL|PEP_9|member|uint32_t PEP_9:1; /**< bit: 17 Pipe 9 Interrupt Disable */
DECL|PEP_9|member|uint32_t PEP_9:1; /**< bit: 17 Pipe 9 Interrupt Enable */
DECL|PEP_9|member|uint32_t PEP_9:1; /**< bit: 17 Pipe 9 Interrupt Enable */
DECL|PEP_9|member|uint32_t PEP_9:1; /**< bit: 21 Endpoint 9 Interrupt */
DECL|PEP_9|member|uint32_t PEP_9:1; /**< bit: 21 Endpoint 9 Interrupt Disable */
DECL|PEP_9|member|uint32_t PEP_9:1; /**< bit: 21 Endpoint 9 Interrupt Enable */
DECL|PEP_9|member|uint32_t PEP_9:1; /**< bit: 21 Endpoint 9 Interrupt Mask */
DECL|PEP_|member|uint32_t PEP_:12; /**< bit: 12..23 Endpoint x Interrupt */
DECL|PEP_|member|uint32_t PEP_:12; /**< bit: 12..23 Endpoint x Interrupt Disable */
DECL|PEP_|member|uint32_t PEP_:12; /**< bit: 12..23 Endpoint x Interrupt Enable */
DECL|PEP_|member|uint32_t PEP_:12; /**< bit: 12..23 Endpoint x Interrupt Mask */
DECL|PEP_|member|uint32_t PEP_:12; /**< bit: 8..19 Pipe x Interrupt */
DECL|PEP_|member|uint32_t PEP_:12; /**< bit: 8..19 Pipe x Interrupt Disable */
DECL|PEP_|member|uint32_t PEP_:12; /**< bit: 8..19 Pipe x Interrupt Enable */
DECL|PEP_|member|uint32_t PEP_:12; /**< bit: 8..19 Pipe x Interrupt Enable */
DECL|PERREC|member|uint32_t PERREC:1; /**< bit: 3 Pipe Error Interrupt Disable */
DECL|PERRES|member|uint32_t PERRES:1; /**< bit: 3 Pipe Error Interrupt Enable */
DECL|PERRE|member|uint32_t PERRE:1; /**< bit: 3 Pipe Error Interrupt Enable */
DECL|PERRIS|member|uint32_t PERRIS:1; /**< bit: 3 Pipe Error Interrupt Set */
DECL|PERRI|member|uint32_t PERRI:1; /**< bit: 3 Pipe Error Interrupt */
DECL|PFREEZEC|member|uint32_t PFREEZEC:1; /**< bit: 17 Pipe Freeze Disable */
DECL|PFREEZES|member|uint32_t PFREEZES:1; /**< bit: 17 Pipe Freeze Enable */
DECL|PFREEZE|member|uint32_t PFREEZE:1; /**< bit: 17 Pipe Freeze */
DECL|PID|member|uint32_t PID:1; /**< bit: 2 Data PID Error */
DECL|PRST0|member|uint32_t PRST0:1; /**< bit: 16 Pipe 0 Reset */
DECL|PRST1|member|uint32_t PRST1:1; /**< bit: 17 Pipe 1 Reset */
DECL|PRST2|member|uint32_t PRST2:1; /**< bit: 18 Pipe 2 Reset */
DECL|PRST3|member|uint32_t PRST3:1; /**< bit: 19 Pipe 3 Reset */
DECL|PRST4|member|uint32_t PRST4:1; /**< bit: 20 Pipe 4 Reset */
DECL|PRST5|member|uint32_t PRST5:1; /**< bit: 21 Pipe 5 Reset */
DECL|PRST6|member|uint32_t PRST6:1; /**< bit: 22 Pipe 6 Reset */
DECL|PRST7|member|uint32_t PRST7:1; /**< bit: 23 Pipe 7 Reset */
DECL|PRST8|member|uint32_t PRST8:1; /**< bit: 24 Pipe 8 Reset */
DECL|PRST|member|uint32_t PRST:9; /**< bit: 16..24 Pipe 8 Reset */
DECL|PSIZE|member|uint32_t PSIZE:3; /**< bit: 4..6 Pipe Size */
DECL|PTOKEN|member|uint32_t PTOKEN:2; /**< bit: 8..9 Pipe Token */
DECL|PTYPE|member|uint32_t PTYPE:2; /**< bit: 12..13 Pipe Type */
DECL|RDERRE|member|uint32_t RDERRE:1; /**< bit: 4 Remote Device Connection Error Interrupt Enable */
DECL|RDERRIC|member|uint32_t RDERRIC:1; /**< bit: 4 Remote Device Connection Error Interrupt Clear */
DECL|RDERRIS|member|uint32_t RDERRIS:1; /**< bit: 4 Remote Device Connection Error Interrupt Set */
DECL|RDERRI|member|uint32_t RDERRI:1; /**< bit: 4 Remote Device Connection Error Interrupt (Host mode only) */
DECL|RESET|member|uint32_t RESET:1; /**< bit: 9 Send USB Reset */
DECL|RESUME|member|uint32_t RESUME:1; /**< bit: 10 Send USB Resume */
DECL|REV_USBHS|macro|REV_USBHS
DECL|RMWKUP|member|uint32_t RMWKUP:1; /**< bit: 9 Remote Wake-Up */
DECL|RSMEDIC|member|uint32_t RSMEDIC:1; /**< bit: 3 Downstream Resume Sent Interrupt Clear */
DECL|RSMEDIEC|member|uint32_t RSMEDIEC:1; /**< bit: 3 Downstream Resume Sent Interrupt Disable */
DECL|RSMEDIES|member|uint32_t RSMEDIES:1; /**< bit: 3 Downstream Resume Sent Interrupt Enable */
DECL|RSMEDIE|member|uint32_t RSMEDIE:1; /**< bit: 3 Downstream Resume Sent Interrupt Enable */
DECL|RSMEDIS|member|uint32_t RSMEDIS:1; /**< bit: 3 Downstream Resume Sent Interrupt Set */
DECL|RSMEDI|member|uint32_t RSMEDI:1; /**< bit: 3 Downstream Resume Sent Interrupt */
DECL|RSTDTS|member|uint32_t RSTDTS:1; /**< bit: 18 Reset Data Toggle Enable */
DECL|RSTDTS|member|uint32_t RSTDTS:1; /**< bit: 18 Reset Data Toggle Enable */
DECL|RSTDT|member|uint32_t RSTDT:1; /**< bit: 18 Reset Data Toggle */
DECL|RSTDT|member|uint32_t RSTDT:1; /**< bit: 18 Reset Data Toggle */
DECL|RSTIC|member|uint32_t RSTIC:1; /**< bit: 2 USB Reset Sent Interrupt Clear */
DECL|RSTIEC|member|uint32_t RSTIEC:1; /**< bit: 2 USB Reset Sent Interrupt Disable */
DECL|RSTIES|member|uint32_t RSTIES:1; /**< bit: 2 USB Reset Sent Interrupt Enable */
DECL|RSTIE|member|uint32_t RSTIE:1; /**< bit: 2 USB Reset Sent Interrupt Enable */
DECL|RSTIS|member|uint32_t RSTIS:1; /**< bit: 2 USB Reset Sent Interrupt Set */
DECL|RSTI|member|uint32_t RSTI:1; /**< bit: 2 USB Reset Sent Interrupt */
DECL|RWALL|member|uint32_t RWALL:1; /**< bit: 16 Read/Write Allowed */
DECL|RWALL|member|uint32_t RWALL:1; /**< bit: 16 Read/Write Allowed */
DECL|RXINEC|member|uint32_t RXINEC:1; /**< bit: 0 Received IN Data Interrupt Disable */
DECL|RXINES|member|uint32_t RXINES:1; /**< bit: 0 Received IN Data Interrupt Enable */
DECL|RXINE|member|uint32_t RXINE:1; /**< bit: 0 Received IN Data Interrupt Enable */
DECL|RXINIC|member|uint32_t RXINIC:1; /**< bit: 0 Received IN Data Interrupt Clear */
DECL|RXINIS|member|uint32_t RXINIS:1; /**< bit: 0 Received IN Data Interrupt Set */
DECL|RXINI|member|uint32_t RXINI:1; /**< bit: 0 Received IN Data Interrupt */
DECL|RXOUTEC|member|uint32_t RXOUTEC:1; /**< bit: 1 Received OUT Data Interrupt Clear */
DECL|RXOUTES|member|uint32_t RXOUTES:1; /**< bit: 1 Received OUT Data Interrupt Enable */
DECL|RXOUTE|member|uint32_t RXOUTE:1; /**< bit: 1 Received OUT Data Interrupt */
DECL|RXOUTIC|member|uint32_t RXOUTIC:1; /**< bit: 1 Received OUT Data Interrupt Clear */
DECL|RXOUTIS|member|uint32_t RXOUTIS:1; /**< bit: 1 Received OUT Data Interrupt Set */
DECL|RXOUTI|member|uint32_t RXOUTI:1; /**< bit: 1 Received OUT Data Interrupt */
DECL|RXRSMIC|member|uint32_t RXRSMIC:1; /**< bit: 4 Upstream Resume Received Interrupt Clear */
DECL|RXRSMIEC|member|uint32_t RXRSMIEC:1; /**< bit: 4 Upstream Resume Received Interrupt Disable */
DECL|RXRSMIES|member|uint32_t RXRSMIES:1; /**< bit: 4 Upstream Resume Received Interrupt Enable */
DECL|RXRSMIE|member|uint32_t RXRSMIE:1; /**< bit: 4 Upstream Resume Received Interrupt Enable */
DECL|RXRSMIS|member|uint32_t RXRSMIS:1; /**< bit: 4 Upstream Resume Received Interrupt Set */
DECL|RXRSMI|member|uint32_t RXRSMI:1; /**< bit: 4 Upstream Resume Received Interrupt */
DECL|RXSTALLDEC|member|uint32_t RXSTALLDEC:1; /**< bit: 6 Received STALLed Interrupt Disable */
DECL|RXSTALLDES|member|uint32_t RXSTALLDES:1; /**< bit: 6 Received STALLed Interrupt Enable */
DECL|RXSTALLDE|member|uint32_t RXSTALLDE:1; /**< bit: 6 Received STALLed Interrupt Enable */
DECL|RXSTALLDIC|member|uint32_t RXSTALLDIC:1; /**< bit: 6 Received STALLed Interrupt Clear */
DECL|RXSTALLDIS|member|uint32_t RXSTALLDIS:1; /**< bit: 6 Received STALLed Interrupt Set */
DECL|RXSTALLDI|member|uint32_t RXSTALLDI:1; /**< bit: 6 Received STALLed Interrupt */
DECL|RXSTPEC|member|uint32_t RXSTPEC:1; /**< bit: 2 Received SETUP Interrupt Clear */
DECL|RXSTPES|member|uint32_t RXSTPES:1; /**< bit: 2 Received SETUP Interrupt Enable */
DECL|RXSTPE|member|uint32_t RXSTPE:1; /**< bit: 2 Received SETUP Interrupt */
DECL|RXSTPIC|member|uint32_t RXSTPIC:1; /**< bit: 2 Received SETUP Interrupt Clear */
DECL|RXSTPIS|member|uint32_t RXSTPIS:1; /**< bit: 2 Received SETUP Interrupt Set */
DECL|RXSTPI|member|uint32_t RXSTPI:1; /**< bit: 2 Received SETUP Interrupt */
DECL|Reserved10|member|RoReg8 Reserved10[0xD0];
DECL|Reserved10|member|__I uint32_t Reserved10[52];
DECL|Reserved11|member|RoReg8 Reserved11[0x8];
DECL|Reserved11|member|__I uint32_t Reserved11[2];
DECL|Reserved12|member|RoReg8 Reserved12[0x8];
DECL|Reserved12|member|__I uint32_t Reserved12[2];
DECL|Reserved13|member|RoReg8 Reserved13[0x8];
DECL|Reserved13|member|__I uint32_t Reserved13[2];
DECL|Reserved14|member|RoReg8 Reserved14[0x8];
DECL|Reserved14|member|__I uint32_t Reserved14[2];
DECL|Reserved15|member|RoReg8 Reserved15[0x8];
DECL|Reserved15|member|__I uint32_t Reserved15[2];
DECL|Reserved16|member|RoReg8 Reserved16[0x8];
DECL|Reserved16|member|__I uint32_t Reserved16[2];
DECL|Reserved17|member|RoReg8 Reserved17[0x8];
DECL|Reserved17|member|__I uint32_t Reserved17[2];
DECL|Reserved18|member|RoReg8 Reserved18[0x8];
DECL|Reserved18|member|__I uint32_t Reserved18[2];
DECL|Reserved19|member|RoReg8 Reserved19[0x68];
DECL|Reserved19|member|__I uint32_t Reserved19[26];
DECL|Reserved1|member|RoReg8 Reserved1[0xDC];
DECL|Reserved1|member|__I uint32_t Reserved1[55];
DECL|Reserved20|member|RoReg8 Reserved20[0x80];
DECL|Reserved20|member|__I uint32_t Reserved20[32];
DECL|Reserved2|member|RoReg8 Reserved2[0x8];
DECL|Reserved2|member|__I uint32_t Reserved2[2];
DECL|Reserved3|member|RoReg8 Reserved3[0x8];
DECL|Reserved3|member|__I uint32_t Reserved3[2];
DECL|Reserved4|member|RoReg8 Reserved4[0x8];
DECL|Reserved4|member|__I uint32_t Reserved4[2];
DECL|Reserved5|member|RoReg8 Reserved5[0x8];
DECL|Reserved5|member|__I uint32_t Reserved5[2];
DECL|Reserved6|member|RoReg8 Reserved6[0x8];
DECL|Reserved6|member|__I uint32_t Reserved6[2];
DECL|Reserved7|member|RoReg8 Reserved7[0x8];
DECL|Reserved7|member|__I uint32_t Reserved7[2];
DECL|Reserved8|member|RoReg8 Reserved8[0xC8];
DECL|Reserved8|member|__I uint32_t Reserved8[50];
DECL|Reserved9|member|RoReg8 Reserved9[0x80];
DECL|Reserved9|member|__I uint32_t Reserved9[32];
DECL|SHORTPACKETC|member|uint32_t SHORTPACKETC:1; /**< bit: 7 Short Packet Interrupt Clear */
DECL|SHORTPACKETEC|member|uint32_t SHORTPACKETEC:1; /**< bit: 7 Shortpacket Interrupt Clear */
DECL|SHORTPACKETES|member|uint32_t SHORTPACKETES:1; /**< bit: 7 Short Packet Interrupt Enable */
DECL|SHORTPACKETE|member|uint32_t SHORTPACKETE:1; /**< bit: 7 Short Packet Interrupt */
DECL|SHORTPACKETIC|member|uint32_t SHORTPACKETIC:1; /**< bit: 7 Short Packet Interrupt Clear */
DECL|SHORTPACKETIEC|member|uint32_t SHORTPACKETIEC:1; /**< bit: 7 Short Packet Interrupt Disable */
DECL|SHORTPACKETIES|member|uint32_t SHORTPACKETIES:1; /**< bit: 7 Short Packet Interrupt Enable */
DECL|SHORTPACKETIE|member|uint32_t SHORTPACKETIE:1; /**< bit: 7 Short Packet Interrupt Enable */
DECL|SHORTPACKETIS|member|uint32_t SHORTPACKETIS:1; /**< bit: 7 Short Packet Interrupt Set */
DECL|SHORTPACKETI|member|uint32_t SHORTPACKETI:1; /**< bit: 7 Short Packet Interrupt */
DECL|SHORTPACKETS|member|uint32_t SHORTPACKETS:1; /**< bit: 7 Short Packet Interrupt Set */
DECL|SHORTPACKET|member|uint32_t SHORTPACKET:1; /**< bit: 7 Short Packet Interrupt */
DECL|SOFC|member|uint32_t SOFC:1; /**< bit: 2 Start of Frame Interrupt Clear */
DECL|SOFEC|member|uint32_t SOFEC:1; /**< bit: 2 Start of Frame Interrupt Disable */
DECL|SOFES|member|uint32_t SOFES:1; /**< bit: 2 Start of Frame Interrupt Enable */
DECL|SOFE|member|uint32_t SOFE:1; /**< bit: 2 Start of Frame Interrupt Mask */
DECL|SOFE|member|uint32_t SOFE:1; /**< bit: 8 Start of Frame Generation Enable */
DECL|SOFS|member|uint32_t SOFS:1; /**< bit: 2 Start of Frame Interrupt Set */
DECL|SOF|member|uint32_t SOF:1; /**< bit: 2 Start of Frame Interrupt */
DECL|SPDCONF|member|uint32_t SPDCONF:2; /**< bit: 10..11 Mode Configuration */
DECL|SPDCONF|member|uint32_t SPDCONF:2; /**< bit: 12..13 Mode Configuration */
DECL|SPEED|member|uint32_t SPEED:2; /**< bit: 12..13 Speed Status (Device mode only) */
DECL|STALLEDEC|member|uint32_t STALLEDEC:1; /**< bit: 6 STALLed Interrupt Clear */
DECL|STALLEDES|member|uint32_t STALLEDES:1; /**< bit: 6 STALLed Interrupt Enable */
DECL|STALLEDE|member|uint32_t STALLEDE:1; /**< bit: 6 STALLed Interrupt */
DECL|STALLEDIC|member|uint32_t STALLEDIC:1; /**< bit: 6 STALLed Interrupt Clear */
DECL|STALLEDIS|member|uint32_t STALLEDIS:1; /**< bit: 6 STALLed Interrupt Set */
DECL|STALLEDI|member|uint32_t STALLEDI:1; /**< bit: 6 STALLed Interrupt */
DECL|STALLRQC|member|uint32_t STALLRQC:1; /**< bit: 19 STALL Request Clear */
DECL|STALLRQS|member|uint32_t STALLRQS:1; /**< bit: 19 STALL Request Enable */
DECL|STALLRQ|member|uint32_t STALLRQ:1; /**< bit: 19 STALL Request */
DECL|SUSPC|member|uint32_t SUSPC:1; /**< bit: 0 Suspend Interrupt Clear */
DECL|SUSPEC|member|uint32_t SUSPEC:1; /**< bit: 0 Suspend Interrupt Disable */
DECL|SUSPES|member|uint32_t SUSPES:1; /**< bit: 0 Suspend Interrupt Enable */
DECL|SUSPE|member|uint32_t SUSPE:1; /**< bit: 0 Suspend Interrupt Mask */
DECL|SUSPS|member|uint32_t SUSPS:1; /**< bit: 0 Suspend Interrupt Set */
DECL|SUSP|member|uint32_t SUSP:1; /**< bit: 0 Suspend Interrupt */
DECL|TIMEOUT|member|uint32_t TIMEOUT:1; /**< bit: 3 Time-Out Error */
DECL|TSTJ|member|uint32_t TSTJ:1; /**< bit: 13 Test mode J */
DECL|TSTK|member|uint32_t TSTK:1; /**< bit: 14 Test mode K */
DECL|TSTPCKT|member|uint32_t TSTPCKT:1; /**< bit: 15 Test packet mode */
DECL|TXINEC|member|uint32_t TXINEC:1; /**< bit: 0 Transmitted IN Interrupt Clear */
DECL|TXINES|member|uint32_t TXINES:1; /**< bit: 0 Transmitted IN Data Interrupt Enable */
DECL|TXINE|member|uint32_t TXINE:1; /**< bit: 0 Transmitted IN Data Interrupt */
DECL|TXINIC|member|uint32_t TXINIC:1; /**< bit: 0 Transmitted IN Data Interrupt Clear */
DECL|TXINIS|member|uint32_t TXINIS:1; /**< bit: 0 Transmitted IN Data Interrupt Set */
DECL|TXINI|member|uint32_t TXINI:1; /**< bit: 0 Transmitted IN Data Interrupt */
DECL|TXOUTEC|member|uint32_t TXOUTEC:1; /**< bit: 1 Transmitted OUT Data Interrupt Disable */
DECL|TXOUTES|member|uint32_t TXOUTES:1; /**< bit: 1 Transmitted OUT Data Interrupt Enable */
DECL|TXOUTE|member|uint32_t TXOUTE:1; /**< bit: 1 Transmitted OUT Data Interrupt Enable */
DECL|TXOUTIC|member|uint32_t TXOUTIC:1; /**< bit: 1 Transmitted OUT Data Interrupt Clear */
DECL|TXOUTIS|member|uint32_t TXOUTIS:1; /**< bit: 1 Transmitted OUT Data Interrupt Set */
DECL|TXOUTI|member|uint32_t TXOUTI:1; /**< bit: 1 Transmitted OUT Data Interrupt */
DECL|TXSTPEC|member|uint32_t TXSTPEC:1; /**< bit: 2 Transmitted SETUP Interrupt Disable */
DECL|TXSTPES|member|uint32_t TXSTPES:1; /**< bit: 2 Transmitted SETUP Interrupt Enable */
DECL|TXSTPE|member|uint32_t TXSTPE:1; /**< bit: 2 Transmitted SETUP Interrupt Enable */
DECL|TXSTPIC|member|uint32_t TXSTPIC:1; /**< bit: 2 Transmitted SETUP Interrupt Clear */
DECL|TXSTPIS|member|uint32_t TXSTPIS:1; /**< bit: 2 Transmitted SETUP Interrupt Set */
DECL|TXSTPI|member|uint32_t TXSTPI:1; /**< bit: 2 Transmitted SETUP Interrupt */
DECL|UADD|member|uint32_t UADD:7; /**< bit: 0..6 USB Address */
DECL|UIMOD|member|uint32_t UIMOD:1; /**< bit: 25 USBHS Mode */
DECL|UPRSMC|member|uint32_t UPRSMC:1; /**< bit: 6 Upstream Resume Interrupt Clear */
DECL|UPRSMEC|member|uint32_t UPRSMEC:1; /**< bit: 6 Upstream Resume Interrupt Disable */
DECL|UPRSMES|member|uint32_t UPRSMES:1; /**< bit: 6 Upstream Resume Interrupt Enable */
DECL|UPRSME|member|uint32_t UPRSME:1; /**< bit: 6 Upstream Resume Interrupt Mask */
DECL|UPRSMS|member|uint32_t UPRSMS:1; /**< bit: 6 Upstream Resume Interrupt Set */
DECL|UPRSM|member|uint32_t UPRSM:1; /**< bit: 6 Upstream Resume Interrupt */
DECL|USBE|member|uint32_t USBE:1; /**< bit: 15 USBHS Enable */
DECL|USBHSDEVDMA_NUMBER|macro|USBHSDEVDMA_NUMBER
DECL|USBHSHSTDMA_NUMBER|macro|USBHSHSTDMA_NUMBER
DECL|USBHS_11292|macro|USBHS_11292
DECL|USBHS_CTRL_FRZCLK_Msk|macro|USBHS_CTRL_FRZCLK_Msk
DECL|USBHS_CTRL_FRZCLK_Pos|macro|USBHS_CTRL_FRZCLK_Pos
DECL|USBHS_CTRL_FRZCLK|macro|USBHS_CTRL_FRZCLK
DECL|USBHS_CTRL_MASK|macro|USBHS_CTRL_MASK
DECL|USBHS_CTRL_Msk|macro|USBHS_CTRL_Msk
DECL|USBHS_CTRL_OFFSET|macro|USBHS_CTRL_OFFSET
DECL|USBHS_CTRL_RDERRE_Msk|macro|USBHS_CTRL_RDERRE_Msk
DECL|USBHS_CTRL_RDERRE_Pos|macro|USBHS_CTRL_RDERRE_Pos
DECL|USBHS_CTRL_RDERRE|macro|USBHS_CTRL_RDERRE
DECL|USBHS_CTRL_Type|typedef|} USBHS_CTRL_Type;
DECL|USBHS_CTRL_UIMOD_DEVICE_Val|macro|USBHS_CTRL_UIMOD_DEVICE_Val
DECL|USBHS_CTRL_UIMOD_DEVICE|macro|USBHS_CTRL_UIMOD_DEVICE
DECL|USBHS_CTRL_UIMOD_HOST_Val|macro|USBHS_CTRL_UIMOD_HOST_Val
DECL|USBHS_CTRL_UIMOD_HOST|macro|USBHS_CTRL_UIMOD_HOST
DECL|USBHS_CTRL_UIMOD_Msk|macro|USBHS_CTRL_UIMOD_Msk
DECL|USBHS_CTRL_UIMOD_Pos|macro|USBHS_CTRL_UIMOD_Pos
DECL|USBHS_CTRL_UIMOD|macro|USBHS_CTRL_UIMOD
DECL|USBHS_CTRL_USBE_Msk|macro|USBHS_CTRL_USBE_Msk
DECL|USBHS_CTRL_USBE_Pos|macro|USBHS_CTRL_USBE_Pos
DECL|USBHS_CTRL_USBE|macro|USBHS_CTRL_USBE
DECL|USBHS_CTRL_VBUSHWC_Msk|macro|USBHS_CTRL_VBUSHWC_Msk
DECL|USBHS_CTRL_VBUSHWC_Pos|macro|USBHS_CTRL_VBUSHWC_Pos
DECL|USBHS_CTRL_VBUSHWC|macro|USBHS_CTRL_VBUSHWC
DECL|USBHS_CTRL|member|__IO USBHS_CTRL_Type USBHS_CTRL; /**< Offset: 0x800 (R/W 32) General Control Register */
DECL|USBHS_CTRL|member|__IO uint32_t USBHS_CTRL; /**< (USBHS Offset: 0x800) General Control Register */
DECL|USBHS_DEVCTRL_ADDEN_Msk|macro|USBHS_DEVCTRL_ADDEN_Msk
DECL|USBHS_DEVCTRL_ADDEN_Pos|macro|USBHS_DEVCTRL_ADDEN_Pos
DECL|USBHS_DEVCTRL_ADDEN|macro|USBHS_DEVCTRL_ADDEN
DECL|USBHS_DEVCTRL_DETACH_Msk|macro|USBHS_DEVCTRL_DETACH_Msk
DECL|USBHS_DEVCTRL_DETACH_Pos|macro|USBHS_DEVCTRL_DETACH_Pos
DECL|USBHS_DEVCTRL_DETACH|macro|USBHS_DEVCTRL_DETACH
DECL|USBHS_DEVCTRL_LS_Msk|macro|USBHS_DEVCTRL_LS_Msk
DECL|USBHS_DEVCTRL_LS_Pos|macro|USBHS_DEVCTRL_LS_Pos
DECL|USBHS_DEVCTRL_LS|macro|USBHS_DEVCTRL_LS
DECL|USBHS_DEVCTRL_MASK|macro|USBHS_DEVCTRL_MASK
DECL|USBHS_DEVCTRL_Msk|macro|USBHS_DEVCTRL_Msk
DECL|USBHS_DEVCTRL_OFFSET|macro|USBHS_DEVCTRL_OFFSET
DECL|USBHS_DEVCTRL_OPMODE2_Msk|macro|USBHS_DEVCTRL_OPMODE2_Msk
DECL|USBHS_DEVCTRL_OPMODE2_Pos|macro|USBHS_DEVCTRL_OPMODE2_Pos
DECL|USBHS_DEVCTRL_OPMODE2|macro|USBHS_DEVCTRL_OPMODE2
DECL|USBHS_DEVCTRL_RMWKUP_Msk|macro|USBHS_DEVCTRL_RMWKUP_Msk
DECL|USBHS_DEVCTRL_RMWKUP_Pos|macro|USBHS_DEVCTRL_RMWKUP_Pos
DECL|USBHS_DEVCTRL_RMWKUP|macro|USBHS_DEVCTRL_RMWKUP
DECL|USBHS_DEVCTRL_SPDCONF_LOW_POWER_Val|macro|USBHS_DEVCTRL_SPDCONF_LOW_POWER_Val
DECL|USBHS_DEVCTRL_SPDCONF_LOW_POWER|macro|USBHS_DEVCTRL_SPDCONF_LOW_POWER
DECL|USBHS_DEVCTRL_SPDCONF_Msk|macro|USBHS_DEVCTRL_SPDCONF_Msk
DECL|USBHS_DEVCTRL_SPDCONF_NORMAL_Val|macro|USBHS_DEVCTRL_SPDCONF_NORMAL_Val
DECL|USBHS_DEVCTRL_SPDCONF_NORMAL|macro|USBHS_DEVCTRL_SPDCONF_NORMAL
DECL|USBHS_DEVCTRL_SPDCONF_Pos|macro|USBHS_DEVCTRL_SPDCONF_Pos
DECL|USBHS_DEVCTRL_SPDCONF|macro|USBHS_DEVCTRL_SPDCONF
DECL|USBHS_DEVCTRL_TSTJ_Msk|macro|USBHS_DEVCTRL_TSTJ_Msk
DECL|USBHS_DEVCTRL_TSTJ_Pos|macro|USBHS_DEVCTRL_TSTJ_Pos
DECL|USBHS_DEVCTRL_TSTJ|macro|USBHS_DEVCTRL_TSTJ
DECL|USBHS_DEVCTRL_TSTK_Msk|macro|USBHS_DEVCTRL_TSTK_Msk
DECL|USBHS_DEVCTRL_TSTK_Pos|macro|USBHS_DEVCTRL_TSTK_Pos
DECL|USBHS_DEVCTRL_TSTK|macro|USBHS_DEVCTRL_TSTK
DECL|USBHS_DEVCTRL_TSTPCKT_Msk|macro|USBHS_DEVCTRL_TSTPCKT_Msk
DECL|USBHS_DEVCTRL_TSTPCKT_Pos|macro|USBHS_DEVCTRL_TSTPCKT_Pos
DECL|USBHS_DEVCTRL_TSTPCKT|macro|USBHS_DEVCTRL_TSTPCKT
DECL|USBHS_DEVCTRL_Type|typedef|} USBHS_DEVCTRL_Type;
DECL|USBHS_DEVCTRL_UADD_Msk|macro|USBHS_DEVCTRL_UADD_Msk
DECL|USBHS_DEVCTRL_UADD_Pos|macro|USBHS_DEVCTRL_UADD_Pos
DECL|USBHS_DEVCTRL_UADD|macro|USBHS_DEVCTRL_UADD
DECL|USBHS_DEVCTRL|member|__IO USBHS_DEVCTRL_Type USBHS_DEVCTRL; /**< Offset: 0x00 (R/W 32) Device General Control Register */
DECL|USBHS_DEVCTRL|member|__IO uint32_t USBHS_DEVCTRL; /**< (USBHS Offset: 0x00) Device General Control Register */
DECL|USBHS_DEVDMAADDRESS_BUFF_ADD_Msk|macro|USBHS_DEVDMAADDRESS_BUFF_ADD_Msk
DECL|USBHS_DEVDMAADDRESS_BUFF_ADD_Pos|macro|USBHS_DEVDMAADDRESS_BUFF_ADD_Pos
DECL|USBHS_DEVDMAADDRESS_BUFF_ADD|macro|USBHS_DEVDMAADDRESS_BUFF_ADD
DECL|USBHS_DEVDMAADDRESS_MASK|macro|USBHS_DEVDMAADDRESS_MASK
DECL|USBHS_DEVDMAADDRESS_Msk|macro|USBHS_DEVDMAADDRESS_Msk
DECL|USBHS_DEVDMAADDRESS_OFFSET|macro|USBHS_DEVDMAADDRESS_OFFSET
DECL|USBHS_DEVDMAADDRESS_Type|typedef|} USBHS_DEVDMAADDRESS_Type;
DECL|USBHS_DEVDMAADDRESS|member|__IO USBHS_DEVDMAADDRESS_Type USBHS_DEVDMAADDRESS; /**< Offset: 0x04 (R/W 32) Device DMA Channel Address Register (n = 1) */
DECL|USBHS_DEVDMAADDRESS|member|__IO uint32_t USBHS_DEVDMAADDRESS; /**< (USBHS_DEVDMA Offset: 0x04) Device DMA Channel Address Register (n = 1) */
DECL|USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk|macro|USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk
DECL|USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos|macro|USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos
DECL|USBHS_DEVDMACONTROL_BUFF_LENGTH|macro|USBHS_DEVDMACONTROL_BUFF_LENGTH
DECL|USBHS_DEVDMACONTROL_BURST_LCK_Msk|macro|USBHS_DEVDMACONTROL_BURST_LCK_Msk
DECL|USBHS_DEVDMACONTROL_BURST_LCK_Pos|macro|USBHS_DEVDMACONTROL_BURST_LCK_Pos
DECL|USBHS_DEVDMACONTROL_BURST_LCK|macro|USBHS_DEVDMACONTROL_BURST_LCK
DECL|USBHS_DEVDMACONTROL_CHANN_ENB_Msk|macro|USBHS_DEVDMACONTROL_CHANN_ENB_Msk
DECL|USBHS_DEVDMACONTROL_CHANN_ENB_Pos|macro|USBHS_DEVDMACONTROL_CHANN_ENB_Pos
DECL|USBHS_DEVDMACONTROL_CHANN_ENB|macro|USBHS_DEVDMACONTROL_CHANN_ENB
DECL|USBHS_DEVDMACONTROL_DESC_LD_IT_Msk|macro|USBHS_DEVDMACONTROL_DESC_LD_IT_Msk
DECL|USBHS_DEVDMACONTROL_DESC_LD_IT_Pos|macro|USBHS_DEVDMACONTROL_DESC_LD_IT_Pos
DECL|USBHS_DEVDMACONTROL_DESC_LD_IT|macro|USBHS_DEVDMACONTROL_DESC_LD_IT
DECL|USBHS_DEVDMACONTROL_END_BUFFIT_Msk|macro|USBHS_DEVDMACONTROL_END_BUFFIT_Msk
DECL|USBHS_DEVDMACONTROL_END_BUFFIT_Pos|macro|USBHS_DEVDMACONTROL_END_BUFFIT_Pos
DECL|USBHS_DEVDMACONTROL_END_BUFFIT|macro|USBHS_DEVDMACONTROL_END_BUFFIT
DECL|USBHS_DEVDMACONTROL_END_B_EN_Msk|macro|USBHS_DEVDMACONTROL_END_B_EN_Msk
DECL|USBHS_DEVDMACONTROL_END_B_EN_Pos|macro|USBHS_DEVDMACONTROL_END_B_EN_Pos
DECL|USBHS_DEVDMACONTROL_END_B_EN|macro|USBHS_DEVDMACONTROL_END_B_EN
DECL|USBHS_DEVDMACONTROL_END_TR_EN_Msk|macro|USBHS_DEVDMACONTROL_END_TR_EN_Msk
DECL|USBHS_DEVDMACONTROL_END_TR_EN_Pos|macro|USBHS_DEVDMACONTROL_END_TR_EN_Pos
DECL|USBHS_DEVDMACONTROL_END_TR_EN|macro|USBHS_DEVDMACONTROL_END_TR_EN
DECL|USBHS_DEVDMACONTROL_END_TR_IT_Msk|macro|USBHS_DEVDMACONTROL_END_TR_IT_Msk
DECL|USBHS_DEVDMACONTROL_END_TR_IT_Pos|macro|USBHS_DEVDMACONTROL_END_TR_IT_Pos
DECL|USBHS_DEVDMACONTROL_END_TR_IT|macro|USBHS_DEVDMACONTROL_END_TR_IT
DECL|USBHS_DEVDMACONTROL_LDNXT_DSC_Msk|macro|USBHS_DEVDMACONTROL_LDNXT_DSC_Msk
DECL|USBHS_DEVDMACONTROL_LDNXT_DSC_Pos|macro|USBHS_DEVDMACONTROL_LDNXT_DSC_Pos
DECL|USBHS_DEVDMACONTROL_LDNXT_DSC|macro|USBHS_DEVDMACONTROL_LDNXT_DSC
DECL|USBHS_DEVDMACONTROL_MASK|macro|USBHS_DEVDMACONTROL_MASK
DECL|USBHS_DEVDMACONTROL_Msk|macro|USBHS_DEVDMACONTROL_Msk
DECL|USBHS_DEVDMACONTROL_OFFSET|macro|USBHS_DEVDMACONTROL_OFFSET
DECL|USBHS_DEVDMACONTROL_Type|typedef|} USBHS_DEVDMACONTROL_Type;
DECL|USBHS_DEVDMACONTROL|member|__IO USBHS_DEVDMACONTROL_Type USBHS_DEVDMACONTROL; /**< Offset: 0x08 (R/W 32) Device DMA Channel Control Register (n = 1) */
DECL|USBHS_DEVDMACONTROL|member|__IO uint32_t USBHS_DEVDMACONTROL; /**< (USBHS_DEVDMA Offset: 0x08) Device DMA Channel Control Register (n = 1) */
DECL|USBHS_DEVDMANXTDSC_MASK|macro|USBHS_DEVDMANXTDSC_MASK
DECL|USBHS_DEVDMANXTDSC_Msk|macro|USBHS_DEVDMANXTDSC_Msk
DECL|USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk|macro|USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk
DECL|USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos|macro|USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos
DECL|USBHS_DEVDMANXTDSC_NXT_DSC_ADD|macro|USBHS_DEVDMANXTDSC_NXT_DSC_ADD
DECL|USBHS_DEVDMANXTDSC_OFFSET|macro|USBHS_DEVDMANXTDSC_OFFSET
DECL|USBHS_DEVDMANXTDSC_Type|typedef|} USBHS_DEVDMANXTDSC_Type;
DECL|USBHS_DEVDMANXTDSC|member|__IO USBHS_DEVDMANXTDSC_Type USBHS_DEVDMANXTDSC; /**< Offset: 0x00 (R/W 32) Device DMA Channel Next Descriptor Address Register (n = 1) */
DECL|USBHS_DEVDMANXTDSC|member|__IO uint32_t USBHS_DEVDMANXTDSC; /**< (USBHS_DEVDMA Offset: 0x00) Device DMA Channel Next Descriptor Address Register (n = 1) */
DECL|USBHS_DEVDMASTATUS_BUFF_COUNT_Msk|macro|USBHS_DEVDMASTATUS_BUFF_COUNT_Msk
DECL|USBHS_DEVDMASTATUS_BUFF_COUNT_Pos|macro|USBHS_DEVDMASTATUS_BUFF_COUNT_Pos
DECL|USBHS_DEVDMASTATUS_BUFF_COUNT|macro|USBHS_DEVDMASTATUS_BUFF_COUNT
DECL|USBHS_DEVDMASTATUS_CHANN_ACT_Msk|macro|USBHS_DEVDMASTATUS_CHANN_ACT_Msk
DECL|USBHS_DEVDMASTATUS_CHANN_ACT_Pos|macro|USBHS_DEVDMASTATUS_CHANN_ACT_Pos
DECL|USBHS_DEVDMASTATUS_CHANN_ACT|macro|USBHS_DEVDMASTATUS_CHANN_ACT
DECL|USBHS_DEVDMASTATUS_CHANN_ENB_Msk|macro|USBHS_DEVDMASTATUS_CHANN_ENB_Msk
DECL|USBHS_DEVDMASTATUS_CHANN_ENB_Pos|macro|USBHS_DEVDMASTATUS_CHANN_ENB_Pos
DECL|USBHS_DEVDMASTATUS_CHANN_ENB|macro|USBHS_DEVDMASTATUS_CHANN_ENB
DECL|USBHS_DEVDMASTATUS_DESC_LDST_Msk|macro|USBHS_DEVDMASTATUS_DESC_LDST_Msk
DECL|USBHS_DEVDMASTATUS_DESC_LDST_Pos|macro|USBHS_DEVDMASTATUS_DESC_LDST_Pos
DECL|USBHS_DEVDMASTATUS_DESC_LDST|macro|USBHS_DEVDMASTATUS_DESC_LDST
DECL|USBHS_DEVDMASTATUS_END_BF_ST_Msk|macro|USBHS_DEVDMASTATUS_END_BF_ST_Msk
DECL|USBHS_DEVDMASTATUS_END_BF_ST_Pos|macro|USBHS_DEVDMASTATUS_END_BF_ST_Pos
DECL|USBHS_DEVDMASTATUS_END_BF_ST|macro|USBHS_DEVDMASTATUS_END_BF_ST
DECL|USBHS_DEVDMASTATUS_END_TR_ST_Msk|macro|USBHS_DEVDMASTATUS_END_TR_ST_Msk
DECL|USBHS_DEVDMASTATUS_END_TR_ST_Pos|macro|USBHS_DEVDMASTATUS_END_TR_ST_Pos
DECL|USBHS_DEVDMASTATUS_END_TR_ST|macro|USBHS_DEVDMASTATUS_END_TR_ST
DECL|USBHS_DEVDMASTATUS_MASK|macro|USBHS_DEVDMASTATUS_MASK
DECL|USBHS_DEVDMASTATUS_Msk|macro|USBHS_DEVDMASTATUS_Msk
DECL|USBHS_DEVDMASTATUS_OFFSET|macro|USBHS_DEVDMASTATUS_OFFSET
DECL|USBHS_DEVDMASTATUS_Type|typedef|} USBHS_DEVDMASTATUS_Type;
DECL|USBHS_DEVDMASTATUS|member|__IO USBHS_DEVDMASTATUS_Type USBHS_DEVDMASTATUS; /**< Offset: 0x0C (R/W 32) Device DMA Channel Status Register (n = 1) */
DECL|USBHS_DEVDMASTATUS|member|__IO uint32_t USBHS_DEVDMASTATUS; /**< (USBHS_DEVDMA Offset: 0x0C) Device DMA Channel Status Register (n = 1) */
DECL|USBHS_DEVDMA|member|UsbhsDevdma USBHS_DEVDMA[7]; /**< Offset: 0x310 Device DMA Channel Next Descriptor Address Register (n = 1) */
DECL|USBHS_DEVDMA|member|UsbhsDevdma USBHS_DEVDMA[USBHSDEVDMA_NUMBER]; /**< Offset: 0x310 Device DMA Channel Next Descriptor Address Register (n = 1) */
DECL|USBHS_DEVEPTCFG_ALLOC_Msk|macro|USBHS_DEVEPTCFG_ALLOC_Msk
DECL|USBHS_DEVEPTCFG_ALLOC_Pos|macro|USBHS_DEVEPTCFG_ALLOC_Pos
DECL|USBHS_DEVEPTCFG_ALLOC|macro|USBHS_DEVEPTCFG_ALLOC
DECL|USBHS_DEVEPTCFG_AUTOSW_Msk|macro|USBHS_DEVEPTCFG_AUTOSW_Msk
DECL|USBHS_DEVEPTCFG_AUTOSW_Pos|macro|USBHS_DEVEPTCFG_AUTOSW_Pos
DECL|USBHS_DEVEPTCFG_AUTOSW|macro|USBHS_DEVEPTCFG_AUTOSW
DECL|USBHS_DEVEPTCFG_EPBK_1_BANK_Val|macro|USBHS_DEVEPTCFG_EPBK_1_BANK_Val
DECL|USBHS_DEVEPTCFG_EPBK_1_BANK|macro|USBHS_DEVEPTCFG_EPBK_1_BANK
DECL|USBHS_DEVEPTCFG_EPBK_2_BANK_Val|macro|USBHS_DEVEPTCFG_EPBK_2_BANK_Val
DECL|USBHS_DEVEPTCFG_EPBK_2_BANK|macro|USBHS_DEVEPTCFG_EPBK_2_BANK
DECL|USBHS_DEVEPTCFG_EPBK_3_BANK_Val|macro|USBHS_DEVEPTCFG_EPBK_3_BANK_Val
DECL|USBHS_DEVEPTCFG_EPBK_3_BANK|macro|USBHS_DEVEPTCFG_EPBK_3_BANK
DECL|USBHS_DEVEPTCFG_EPBK_Msk|macro|USBHS_DEVEPTCFG_EPBK_Msk
DECL|USBHS_DEVEPTCFG_EPBK_Pos|macro|USBHS_DEVEPTCFG_EPBK_Pos
DECL|USBHS_DEVEPTCFG_EPBK|macro|USBHS_DEVEPTCFG_EPBK
DECL|USBHS_DEVEPTCFG_EPDIR_IN_Val|macro|USBHS_DEVEPTCFG_EPDIR_IN_Val
DECL|USBHS_DEVEPTCFG_EPDIR_IN|macro|USBHS_DEVEPTCFG_EPDIR_IN
DECL|USBHS_DEVEPTCFG_EPDIR_Msk|macro|USBHS_DEVEPTCFG_EPDIR_Msk
DECL|USBHS_DEVEPTCFG_EPDIR_OUT_Val|macro|USBHS_DEVEPTCFG_EPDIR_OUT_Val
DECL|USBHS_DEVEPTCFG_EPDIR_OUT|macro|USBHS_DEVEPTCFG_EPDIR_OUT
DECL|USBHS_DEVEPTCFG_EPDIR_Pos|macro|USBHS_DEVEPTCFG_EPDIR_Pos
DECL|USBHS_DEVEPTCFG_EPDIR|macro|USBHS_DEVEPTCFG_EPDIR
DECL|USBHS_DEVEPTCFG_EPSIZE_1024_BYTE_Val|macro|USBHS_DEVEPTCFG_EPSIZE_1024_BYTE_Val
DECL|USBHS_DEVEPTCFG_EPSIZE_1024_BYTE|macro|USBHS_DEVEPTCFG_EPSIZE_1024_BYTE
DECL|USBHS_DEVEPTCFG_EPSIZE_128_BYTE_Val|macro|USBHS_DEVEPTCFG_EPSIZE_128_BYTE_Val
DECL|USBHS_DEVEPTCFG_EPSIZE_128_BYTE|macro|USBHS_DEVEPTCFG_EPSIZE_128_BYTE
DECL|USBHS_DEVEPTCFG_EPSIZE_16_BYTE_Val|macro|USBHS_DEVEPTCFG_EPSIZE_16_BYTE_Val
DECL|USBHS_DEVEPTCFG_EPSIZE_16_BYTE|macro|USBHS_DEVEPTCFG_EPSIZE_16_BYTE
DECL|USBHS_DEVEPTCFG_EPSIZE_256_BYTE_Val|macro|USBHS_DEVEPTCFG_EPSIZE_256_BYTE_Val
DECL|USBHS_DEVEPTCFG_EPSIZE_256_BYTE|macro|USBHS_DEVEPTCFG_EPSIZE_256_BYTE
DECL|USBHS_DEVEPTCFG_EPSIZE_32_BYTE_Val|macro|USBHS_DEVEPTCFG_EPSIZE_32_BYTE_Val
DECL|USBHS_DEVEPTCFG_EPSIZE_32_BYTE|macro|USBHS_DEVEPTCFG_EPSIZE_32_BYTE
DECL|USBHS_DEVEPTCFG_EPSIZE_512_BYTE_Val|macro|USBHS_DEVEPTCFG_EPSIZE_512_BYTE_Val
DECL|USBHS_DEVEPTCFG_EPSIZE_512_BYTE|macro|USBHS_DEVEPTCFG_EPSIZE_512_BYTE
DECL|USBHS_DEVEPTCFG_EPSIZE_64_BYTE_Val|macro|USBHS_DEVEPTCFG_EPSIZE_64_BYTE_Val
DECL|USBHS_DEVEPTCFG_EPSIZE_64_BYTE|macro|USBHS_DEVEPTCFG_EPSIZE_64_BYTE
DECL|USBHS_DEVEPTCFG_EPSIZE_8_BYTE_Val|macro|USBHS_DEVEPTCFG_EPSIZE_8_BYTE_Val
DECL|USBHS_DEVEPTCFG_EPSIZE_8_BYTE|macro|USBHS_DEVEPTCFG_EPSIZE_8_BYTE
DECL|USBHS_DEVEPTCFG_EPSIZE_Msk|macro|USBHS_DEVEPTCFG_EPSIZE_Msk
DECL|USBHS_DEVEPTCFG_EPSIZE_Pos|macro|USBHS_DEVEPTCFG_EPSIZE_Pos
DECL|USBHS_DEVEPTCFG_EPSIZE|macro|USBHS_DEVEPTCFG_EPSIZE
DECL|USBHS_DEVEPTCFG_EPTYPE_BLK_Val|macro|USBHS_DEVEPTCFG_EPTYPE_BLK_Val
DECL|USBHS_DEVEPTCFG_EPTYPE_BLK|macro|USBHS_DEVEPTCFG_EPTYPE_BLK
DECL|USBHS_DEVEPTCFG_EPTYPE_CTRL_Val|macro|USBHS_DEVEPTCFG_EPTYPE_CTRL_Val
DECL|USBHS_DEVEPTCFG_EPTYPE_CTRL|macro|USBHS_DEVEPTCFG_EPTYPE_CTRL
DECL|USBHS_DEVEPTCFG_EPTYPE_INTRPT_Val|macro|USBHS_DEVEPTCFG_EPTYPE_INTRPT_Val
DECL|USBHS_DEVEPTCFG_EPTYPE_INTRPT|macro|USBHS_DEVEPTCFG_EPTYPE_INTRPT
DECL|USBHS_DEVEPTCFG_EPTYPE_ISO_Val|macro|USBHS_DEVEPTCFG_EPTYPE_ISO_Val
DECL|USBHS_DEVEPTCFG_EPTYPE_ISO|macro|USBHS_DEVEPTCFG_EPTYPE_ISO
DECL|USBHS_DEVEPTCFG_EPTYPE_Msk|macro|USBHS_DEVEPTCFG_EPTYPE_Msk
DECL|USBHS_DEVEPTCFG_EPTYPE_Pos|macro|USBHS_DEVEPTCFG_EPTYPE_Pos
DECL|USBHS_DEVEPTCFG_EPTYPE|macro|USBHS_DEVEPTCFG_EPTYPE
DECL|USBHS_DEVEPTCFG_MASK|macro|USBHS_DEVEPTCFG_MASK
DECL|USBHS_DEVEPTCFG_Msk|macro|USBHS_DEVEPTCFG_Msk
DECL|USBHS_DEVEPTCFG_NBTRANS_0_TRANS_Val|macro|USBHS_DEVEPTCFG_NBTRANS_0_TRANS_Val
DECL|USBHS_DEVEPTCFG_NBTRANS_0_TRANS|macro|USBHS_DEVEPTCFG_NBTRANS_0_TRANS
DECL|USBHS_DEVEPTCFG_NBTRANS_1_TRANS_Val|macro|USBHS_DEVEPTCFG_NBTRANS_1_TRANS_Val
DECL|USBHS_DEVEPTCFG_NBTRANS_1_TRANS|macro|USBHS_DEVEPTCFG_NBTRANS_1_TRANS
DECL|USBHS_DEVEPTCFG_NBTRANS_2_TRANS_Val|macro|USBHS_DEVEPTCFG_NBTRANS_2_TRANS_Val
DECL|USBHS_DEVEPTCFG_NBTRANS_2_TRANS|macro|USBHS_DEVEPTCFG_NBTRANS_2_TRANS
DECL|USBHS_DEVEPTCFG_NBTRANS_3_TRANS_Val|macro|USBHS_DEVEPTCFG_NBTRANS_3_TRANS_Val
DECL|USBHS_DEVEPTCFG_NBTRANS_3_TRANS|macro|USBHS_DEVEPTCFG_NBTRANS_3_TRANS
DECL|USBHS_DEVEPTCFG_NBTRANS_Msk|macro|USBHS_DEVEPTCFG_NBTRANS_Msk
DECL|USBHS_DEVEPTCFG_NBTRANS_Pos|macro|USBHS_DEVEPTCFG_NBTRANS_Pos
DECL|USBHS_DEVEPTCFG_NBTRANS|macro|USBHS_DEVEPTCFG_NBTRANS
DECL|USBHS_DEVEPTCFG_OFFSET|macro|USBHS_DEVEPTCFG_OFFSET
DECL|USBHS_DEVEPTCFG_Type|typedef|} USBHS_DEVEPTCFG_Type;
DECL|USBHS_DEVEPTCFG|member|__IO USBHS_DEVEPTCFG_Type USBHS_DEVEPTCFG[10]; /**< Offset: 0x100 (R/W 32) Device Endpoint Configuration Register (n = 0) 0 */
DECL|USBHS_DEVEPTCFG|member|__IO uint32_t USBHS_DEVEPTCFG[10]; /**< (USBHS Offset: 0x100) Device Endpoint Configuration Register (n = 0) 0 */
DECL|USBHS_DEVEPTICR_MASK|macro|USBHS_DEVEPTICR_MASK
DECL|USBHS_DEVEPTICR_Msk|macro|USBHS_DEVEPTICR_Msk
DECL|USBHS_DEVEPTICR_NAKINIC_Msk|macro|USBHS_DEVEPTICR_NAKINIC_Msk
DECL|USBHS_DEVEPTICR_NAKINIC_Pos|macro|USBHS_DEVEPTICR_NAKINIC_Pos
DECL|USBHS_DEVEPTICR_NAKINIC|macro|USBHS_DEVEPTICR_NAKINIC
DECL|USBHS_DEVEPTICR_NAKOUTIC_Msk|macro|USBHS_DEVEPTICR_NAKOUTIC_Msk
DECL|USBHS_DEVEPTICR_NAKOUTIC_Pos|macro|USBHS_DEVEPTICR_NAKOUTIC_Pos
DECL|USBHS_DEVEPTICR_NAKOUTIC|macro|USBHS_DEVEPTICR_NAKOUTIC
DECL|USBHS_DEVEPTICR_OFFSET|macro|USBHS_DEVEPTICR_OFFSET
DECL|USBHS_DEVEPTICR_OVERFIC_Msk|macro|USBHS_DEVEPTICR_OVERFIC_Msk
DECL|USBHS_DEVEPTICR_OVERFIC_Pos|macro|USBHS_DEVEPTICR_OVERFIC_Pos
DECL|USBHS_DEVEPTICR_OVERFIC|macro|USBHS_DEVEPTICR_OVERFIC
DECL|USBHS_DEVEPTICR_RXOUTIC_Msk|macro|USBHS_DEVEPTICR_RXOUTIC_Msk
DECL|USBHS_DEVEPTICR_RXOUTIC_Pos|macro|USBHS_DEVEPTICR_RXOUTIC_Pos
DECL|USBHS_DEVEPTICR_RXOUTIC|macro|USBHS_DEVEPTICR_RXOUTIC
DECL|USBHS_DEVEPTICR_RXSTPIC_Msk|macro|USBHS_DEVEPTICR_RXSTPIC_Msk
DECL|USBHS_DEVEPTICR_RXSTPIC_Pos|macro|USBHS_DEVEPTICR_RXSTPIC_Pos
DECL|USBHS_DEVEPTICR_RXSTPIC|macro|USBHS_DEVEPTICR_RXSTPIC
DECL|USBHS_DEVEPTICR_SHORTPACKETC_Msk|macro|USBHS_DEVEPTICR_SHORTPACKETC_Msk
DECL|USBHS_DEVEPTICR_SHORTPACKETC_Pos|macro|USBHS_DEVEPTICR_SHORTPACKETC_Pos
DECL|USBHS_DEVEPTICR_SHORTPACKETC|macro|USBHS_DEVEPTICR_SHORTPACKETC
DECL|USBHS_DEVEPTICR_STALLEDIC_Msk|macro|USBHS_DEVEPTICR_STALLEDIC_Msk
DECL|USBHS_DEVEPTICR_STALLEDIC_Pos|macro|USBHS_DEVEPTICR_STALLEDIC_Pos
DECL|USBHS_DEVEPTICR_STALLEDIC|macro|USBHS_DEVEPTICR_STALLEDIC
DECL|USBHS_DEVEPTICR_TXINIC_Msk|macro|USBHS_DEVEPTICR_TXINIC_Msk
DECL|USBHS_DEVEPTICR_TXINIC_Pos|macro|USBHS_DEVEPTICR_TXINIC_Pos
DECL|USBHS_DEVEPTICR_TXINIC|macro|USBHS_DEVEPTICR_TXINIC
DECL|USBHS_DEVEPTICR_Type|typedef|} USBHS_DEVEPTICR_Type;
DECL|USBHS_DEVEPTICR|member|__O USBHS_DEVEPTICR_Type USBHS_DEVEPTICR[10]; /**< Offset: 0x160 ( /W 32) Device Endpoint Clear Register (n = 0) 0 */
DECL|USBHS_DEVEPTICR|member|__O uint32_t USBHS_DEVEPTICR[10]; /**< (USBHS Offset: 0x160) Device Endpoint Clear Register (n = 0) 0 */
DECL|USBHS_DEVEPTIDR_EPDISHDMAC_Msk|macro|USBHS_DEVEPTIDR_EPDISHDMAC_Msk
DECL|USBHS_DEVEPTIDR_EPDISHDMAC_Pos|macro|USBHS_DEVEPTIDR_EPDISHDMAC_Pos
DECL|USBHS_DEVEPTIDR_EPDISHDMAC|macro|USBHS_DEVEPTIDR_EPDISHDMAC
DECL|USBHS_DEVEPTIDR_FIFOCONC_Msk|macro|USBHS_DEVEPTIDR_FIFOCONC_Msk
DECL|USBHS_DEVEPTIDR_FIFOCONC_Pos|macro|USBHS_DEVEPTIDR_FIFOCONC_Pos
DECL|USBHS_DEVEPTIDR_FIFOCONC|macro|USBHS_DEVEPTIDR_FIFOCONC
DECL|USBHS_DEVEPTIDR_MASK|macro|USBHS_DEVEPTIDR_MASK
DECL|USBHS_DEVEPTIDR_Msk|macro|USBHS_DEVEPTIDR_Msk
DECL|USBHS_DEVEPTIDR_NAKINEC_Msk|macro|USBHS_DEVEPTIDR_NAKINEC_Msk
DECL|USBHS_DEVEPTIDR_NAKINEC_Pos|macro|USBHS_DEVEPTIDR_NAKINEC_Pos
DECL|USBHS_DEVEPTIDR_NAKINEC|macro|USBHS_DEVEPTIDR_NAKINEC
DECL|USBHS_DEVEPTIDR_NAKOUTEC_Msk|macro|USBHS_DEVEPTIDR_NAKOUTEC_Msk
DECL|USBHS_DEVEPTIDR_NAKOUTEC_Pos|macro|USBHS_DEVEPTIDR_NAKOUTEC_Pos
DECL|USBHS_DEVEPTIDR_NAKOUTEC|macro|USBHS_DEVEPTIDR_NAKOUTEC
DECL|USBHS_DEVEPTIDR_NBUSYBKEC_Msk|macro|USBHS_DEVEPTIDR_NBUSYBKEC_Msk
DECL|USBHS_DEVEPTIDR_NBUSYBKEC_Pos|macro|USBHS_DEVEPTIDR_NBUSYBKEC_Pos
DECL|USBHS_DEVEPTIDR_NBUSYBKEC|macro|USBHS_DEVEPTIDR_NBUSYBKEC
DECL|USBHS_DEVEPTIDR_NYETDISC_Msk|macro|USBHS_DEVEPTIDR_NYETDISC_Msk
DECL|USBHS_DEVEPTIDR_NYETDISC_Pos|macro|USBHS_DEVEPTIDR_NYETDISC_Pos
DECL|USBHS_DEVEPTIDR_NYETDISC|macro|USBHS_DEVEPTIDR_NYETDISC
DECL|USBHS_DEVEPTIDR_OFFSET|macro|USBHS_DEVEPTIDR_OFFSET
DECL|USBHS_DEVEPTIDR_OVERFEC_Msk|macro|USBHS_DEVEPTIDR_OVERFEC_Msk
DECL|USBHS_DEVEPTIDR_OVERFEC_Pos|macro|USBHS_DEVEPTIDR_OVERFEC_Pos
DECL|USBHS_DEVEPTIDR_OVERFEC|macro|USBHS_DEVEPTIDR_OVERFEC
DECL|USBHS_DEVEPTIDR_RXOUTEC_Msk|macro|USBHS_DEVEPTIDR_RXOUTEC_Msk
DECL|USBHS_DEVEPTIDR_RXOUTEC_Pos|macro|USBHS_DEVEPTIDR_RXOUTEC_Pos
DECL|USBHS_DEVEPTIDR_RXOUTEC|macro|USBHS_DEVEPTIDR_RXOUTEC
DECL|USBHS_DEVEPTIDR_RXSTPEC_Msk|macro|USBHS_DEVEPTIDR_RXSTPEC_Msk
DECL|USBHS_DEVEPTIDR_RXSTPEC_Pos|macro|USBHS_DEVEPTIDR_RXSTPEC_Pos
DECL|USBHS_DEVEPTIDR_RXSTPEC|macro|USBHS_DEVEPTIDR_RXSTPEC
DECL|USBHS_DEVEPTIDR_SHORTPACKETEC_Msk|macro|USBHS_DEVEPTIDR_SHORTPACKETEC_Msk
DECL|USBHS_DEVEPTIDR_SHORTPACKETEC_Pos|macro|USBHS_DEVEPTIDR_SHORTPACKETEC_Pos
DECL|USBHS_DEVEPTIDR_SHORTPACKETEC|macro|USBHS_DEVEPTIDR_SHORTPACKETEC
DECL|USBHS_DEVEPTIDR_STALLEDEC_Msk|macro|USBHS_DEVEPTIDR_STALLEDEC_Msk
DECL|USBHS_DEVEPTIDR_STALLEDEC_Pos|macro|USBHS_DEVEPTIDR_STALLEDEC_Pos
DECL|USBHS_DEVEPTIDR_STALLEDEC|macro|USBHS_DEVEPTIDR_STALLEDEC
DECL|USBHS_DEVEPTIDR_STALLRQC_Msk|macro|USBHS_DEVEPTIDR_STALLRQC_Msk
DECL|USBHS_DEVEPTIDR_STALLRQC_Pos|macro|USBHS_DEVEPTIDR_STALLRQC_Pos
DECL|USBHS_DEVEPTIDR_STALLRQC|macro|USBHS_DEVEPTIDR_STALLRQC
DECL|USBHS_DEVEPTIDR_TXINEC_Msk|macro|USBHS_DEVEPTIDR_TXINEC_Msk
DECL|USBHS_DEVEPTIDR_TXINEC_Pos|macro|USBHS_DEVEPTIDR_TXINEC_Pos
DECL|USBHS_DEVEPTIDR_TXINEC|macro|USBHS_DEVEPTIDR_TXINEC
DECL|USBHS_DEVEPTIDR_Type|typedef|} USBHS_DEVEPTIDR_Type;
DECL|USBHS_DEVEPTIDR|member|__O USBHS_DEVEPTIDR_Type USBHS_DEVEPTIDR[10]; /**< Offset: 0x220 ( /W 32) Device Endpoint Disable Register (n = 0) 0 */
DECL|USBHS_DEVEPTIDR|member|__O uint32_t USBHS_DEVEPTIDR[10]; /**< (USBHS Offset: 0x220) Device Endpoint Disable Register (n = 0) 0 */
DECL|USBHS_DEVEPTIER_EPDISHDMAS_Msk|macro|USBHS_DEVEPTIER_EPDISHDMAS_Msk
DECL|USBHS_DEVEPTIER_EPDISHDMAS_Pos|macro|USBHS_DEVEPTIER_EPDISHDMAS_Pos
DECL|USBHS_DEVEPTIER_EPDISHDMAS|macro|USBHS_DEVEPTIER_EPDISHDMAS
DECL|USBHS_DEVEPTIER_FIFOCONS_Msk|macro|USBHS_DEVEPTIER_FIFOCONS_Msk
DECL|USBHS_DEVEPTIER_FIFOCONS_Pos|macro|USBHS_DEVEPTIER_FIFOCONS_Pos
DECL|USBHS_DEVEPTIER_FIFOCONS|macro|USBHS_DEVEPTIER_FIFOCONS
DECL|USBHS_DEVEPTIER_KILLBKS_Msk|macro|USBHS_DEVEPTIER_KILLBKS_Msk
DECL|USBHS_DEVEPTIER_KILLBKS_Pos|macro|USBHS_DEVEPTIER_KILLBKS_Pos
DECL|USBHS_DEVEPTIER_KILLBKS|macro|USBHS_DEVEPTIER_KILLBKS
DECL|USBHS_DEVEPTIER_MASK|macro|USBHS_DEVEPTIER_MASK
DECL|USBHS_DEVEPTIER_Msk|macro|USBHS_DEVEPTIER_Msk
DECL|USBHS_DEVEPTIER_NAKINES_Msk|macro|USBHS_DEVEPTIER_NAKINES_Msk
DECL|USBHS_DEVEPTIER_NAKINES_Pos|macro|USBHS_DEVEPTIER_NAKINES_Pos
DECL|USBHS_DEVEPTIER_NAKINES|macro|USBHS_DEVEPTIER_NAKINES
DECL|USBHS_DEVEPTIER_NAKOUTES_Msk|macro|USBHS_DEVEPTIER_NAKOUTES_Msk
DECL|USBHS_DEVEPTIER_NAKOUTES_Pos|macro|USBHS_DEVEPTIER_NAKOUTES_Pos
DECL|USBHS_DEVEPTIER_NAKOUTES|macro|USBHS_DEVEPTIER_NAKOUTES
DECL|USBHS_DEVEPTIER_NBUSYBKES_Msk|macro|USBHS_DEVEPTIER_NBUSYBKES_Msk
DECL|USBHS_DEVEPTIER_NBUSYBKES_Pos|macro|USBHS_DEVEPTIER_NBUSYBKES_Pos
DECL|USBHS_DEVEPTIER_NBUSYBKES|macro|USBHS_DEVEPTIER_NBUSYBKES
DECL|USBHS_DEVEPTIER_NYETDISS_Msk|macro|USBHS_DEVEPTIER_NYETDISS_Msk
DECL|USBHS_DEVEPTIER_NYETDISS_Pos|macro|USBHS_DEVEPTIER_NYETDISS_Pos
DECL|USBHS_DEVEPTIER_NYETDISS|macro|USBHS_DEVEPTIER_NYETDISS
DECL|USBHS_DEVEPTIER_OFFSET|macro|USBHS_DEVEPTIER_OFFSET
DECL|USBHS_DEVEPTIER_OVERFES_Msk|macro|USBHS_DEVEPTIER_OVERFES_Msk
DECL|USBHS_DEVEPTIER_OVERFES_Pos|macro|USBHS_DEVEPTIER_OVERFES_Pos
DECL|USBHS_DEVEPTIER_OVERFES|macro|USBHS_DEVEPTIER_OVERFES
DECL|USBHS_DEVEPTIER_RSTDTS_Msk|macro|USBHS_DEVEPTIER_RSTDTS_Msk
DECL|USBHS_DEVEPTIER_RSTDTS_Pos|macro|USBHS_DEVEPTIER_RSTDTS_Pos
DECL|USBHS_DEVEPTIER_RSTDTS|macro|USBHS_DEVEPTIER_RSTDTS
DECL|USBHS_DEVEPTIER_RXOUTES_Msk|macro|USBHS_DEVEPTIER_RXOUTES_Msk
DECL|USBHS_DEVEPTIER_RXOUTES_Pos|macro|USBHS_DEVEPTIER_RXOUTES_Pos
DECL|USBHS_DEVEPTIER_RXOUTES|macro|USBHS_DEVEPTIER_RXOUTES
DECL|USBHS_DEVEPTIER_RXSTPES_Msk|macro|USBHS_DEVEPTIER_RXSTPES_Msk
DECL|USBHS_DEVEPTIER_RXSTPES_Pos|macro|USBHS_DEVEPTIER_RXSTPES_Pos
DECL|USBHS_DEVEPTIER_RXSTPES|macro|USBHS_DEVEPTIER_RXSTPES
DECL|USBHS_DEVEPTIER_SHORTPACKETES_Msk|macro|USBHS_DEVEPTIER_SHORTPACKETES_Msk
DECL|USBHS_DEVEPTIER_SHORTPACKETES_Pos|macro|USBHS_DEVEPTIER_SHORTPACKETES_Pos
DECL|USBHS_DEVEPTIER_SHORTPACKETES|macro|USBHS_DEVEPTIER_SHORTPACKETES
DECL|USBHS_DEVEPTIER_STALLEDES_Msk|macro|USBHS_DEVEPTIER_STALLEDES_Msk
DECL|USBHS_DEVEPTIER_STALLEDES_Pos|macro|USBHS_DEVEPTIER_STALLEDES_Pos
DECL|USBHS_DEVEPTIER_STALLEDES|macro|USBHS_DEVEPTIER_STALLEDES
DECL|USBHS_DEVEPTIER_STALLRQS_Msk|macro|USBHS_DEVEPTIER_STALLRQS_Msk
DECL|USBHS_DEVEPTIER_STALLRQS_Pos|macro|USBHS_DEVEPTIER_STALLRQS_Pos
DECL|USBHS_DEVEPTIER_STALLRQS|macro|USBHS_DEVEPTIER_STALLRQS
DECL|USBHS_DEVEPTIER_TXINES_Msk|macro|USBHS_DEVEPTIER_TXINES_Msk
DECL|USBHS_DEVEPTIER_TXINES_Pos|macro|USBHS_DEVEPTIER_TXINES_Pos
DECL|USBHS_DEVEPTIER_TXINES|macro|USBHS_DEVEPTIER_TXINES
DECL|USBHS_DEVEPTIER_Type|typedef|} USBHS_DEVEPTIER_Type;
DECL|USBHS_DEVEPTIER|member|__O USBHS_DEVEPTIER_Type USBHS_DEVEPTIER[10]; /**< Offset: 0x1F0 ( /W 32) Device Endpoint Enable Register (n = 0) 0 */
DECL|USBHS_DEVEPTIER|member|__O uint32_t USBHS_DEVEPTIER[10]; /**< (USBHS Offset: 0x1F0) Device Endpoint Enable Register (n = 0) 0 */
DECL|USBHS_DEVEPTIFR_MASK|macro|USBHS_DEVEPTIFR_MASK
DECL|USBHS_DEVEPTIFR_Msk|macro|USBHS_DEVEPTIFR_Msk
DECL|USBHS_DEVEPTIFR_NAKINIS_Msk|macro|USBHS_DEVEPTIFR_NAKINIS_Msk
DECL|USBHS_DEVEPTIFR_NAKINIS_Pos|macro|USBHS_DEVEPTIFR_NAKINIS_Pos
DECL|USBHS_DEVEPTIFR_NAKINIS|macro|USBHS_DEVEPTIFR_NAKINIS
DECL|USBHS_DEVEPTIFR_NAKOUTIS_Msk|macro|USBHS_DEVEPTIFR_NAKOUTIS_Msk
DECL|USBHS_DEVEPTIFR_NAKOUTIS_Pos|macro|USBHS_DEVEPTIFR_NAKOUTIS_Pos
DECL|USBHS_DEVEPTIFR_NAKOUTIS|macro|USBHS_DEVEPTIFR_NAKOUTIS
DECL|USBHS_DEVEPTIFR_NBUSYBKS_Msk|macro|USBHS_DEVEPTIFR_NBUSYBKS_Msk
DECL|USBHS_DEVEPTIFR_NBUSYBKS_Pos|macro|USBHS_DEVEPTIFR_NBUSYBKS_Pos
DECL|USBHS_DEVEPTIFR_NBUSYBKS|macro|USBHS_DEVEPTIFR_NBUSYBKS
DECL|USBHS_DEVEPTIFR_OFFSET|macro|USBHS_DEVEPTIFR_OFFSET
DECL|USBHS_DEVEPTIFR_OVERFIS_Msk|macro|USBHS_DEVEPTIFR_OVERFIS_Msk
DECL|USBHS_DEVEPTIFR_OVERFIS_Pos|macro|USBHS_DEVEPTIFR_OVERFIS_Pos
DECL|USBHS_DEVEPTIFR_OVERFIS|macro|USBHS_DEVEPTIFR_OVERFIS
DECL|USBHS_DEVEPTIFR_RXOUTIS_Msk|macro|USBHS_DEVEPTIFR_RXOUTIS_Msk
DECL|USBHS_DEVEPTIFR_RXOUTIS_Pos|macro|USBHS_DEVEPTIFR_RXOUTIS_Pos
DECL|USBHS_DEVEPTIFR_RXOUTIS|macro|USBHS_DEVEPTIFR_RXOUTIS
DECL|USBHS_DEVEPTIFR_RXSTPIS_Msk|macro|USBHS_DEVEPTIFR_RXSTPIS_Msk
DECL|USBHS_DEVEPTIFR_RXSTPIS_Pos|macro|USBHS_DEVEPTIFR_RXSTPIS_Pos
DECL|USBHS_DEVEPTIFR_RXSTPIS|macro|USBHS_DEVEPTIFR_RXSTPIS
DECL|USBHS_DEVEPTIFR_SHORTPACKETS_Msk|macro|USBHS_DEVEPTIFR_SHORTPACKETS_Msk
DECL|USBHS_DEVEPTIFR_SHORTPACKETS_Pos|macro|USBHS_DEVEPTIFR_SHORTPACKETS_Pos
DECL|USBHS_DEVEPTIFR_SHORTPACKETS|macro|USBHS_DEVEPTIFR_SHORTPACKETS
DECL|USBHS_DEVEPTIFR_STALLEDIS_Msk|macro|USBHS_DEVEPTIFR_STALLEDIS_Msk
DECL|USBHS_DEVEPTIFR_STALLEDIS_Pos|macro|USBHS_DEVEPTIFR_STALLEDIS_Pos
DECL|USBHS_DEVEPTIFR_STALLEDIS|macro|USBHS_DEVEPTIFR_STALLEDIS
DECL|USBHS_DEVEPTIFR_TXINIS_Msk|macro|USBHS_DEVEPTIFR_TXINIS_Msk
DECL|USBHS_DEVEPTIFR_TXINIS_Pos|macro|USBHS_DEVEPTIFR_TXINIS_Pos
DECL|USBHS_DEVEPTIFR_TXINIS|macro|USBHS_DEVEPTIFR_TXINIS
DECL|USBHS_DEVEPTIFR_Type|typedef|} USBHS_DEVEPTIFR_Type;
DECL|USBHS_DEVEPTIFR|member|__O USBHS_DEVEPTIFR_Type USBHS_DEVEPTIFR[10]; /**< Offset: 0x190 ( /W 32) Device Endpoint Set Register (n = 0) 0 */
DECL|USBHS_DEVEPTIFR|member|__O uint32_t USBHS_DEVEPTIFR[10]; /**< (USBHS Offset: 0x190) Device Endpoint Set Register (n = 0) 0 */
DECL|USBHS_DEVEPTIMR_EPDISHDMA_Msk|macro|USBHS_DEVEPTIMR_EPDISHDMA_Msk
DECL|USBHS_DEVEPTIMR_EPDISHDMA_Pos|macro|USBHS_DEVEPTIMR_EPDISHDMA_Pos
DECL|USBHS_DEVEPTIMR_EPDISHDMA|macro|USBHS_DEVEPTIMR_EPDISHDMA
DECL|USBHS_DEVEPTIMR_FIFOCON_Msk|macro|USBHS_DEVEPTIMR_FIFOCON_Msk
DECL|USBHS_DEVEPTIMR_FIFOCON_Pos|macro|USBHS_DEVEPTIMR_FIFOCON_Pos
DECL|USBHS_DEVEPTIMR_FIFOCON|macro|USBHS_DEVEPTIMR_FIFOCON
DECL|USBHS_DEVEPTIMR_KILLBK_Msk|macro|USBHS_DEVEPTIMR_KILLBK_Msk
DECL|USBHS_DEVEPTIMR_KILLBK_Pos|macro|USBHS_DEVEPTIMR_KILLBK_Pos
DECL|USBHS_DEVEPTIMR_KILLBK|macro|USBHS_DEVEPTIMR_KILLBK
DECL|USBHS_DEVEPTIMR_MASK|macro|USBHS_DEVEPTIMR_MASK
DECL|USBHS_DEVEPTIMR_Msk|macro|USBHS_DEVEPTIMR_Msk
DECL|USBHS_DEVEPTIMR_NAKINE_Msk|macro|USBHS_DEVEPTIMR_NAKINE_Msk
DECL|USBHS_DEVEPTIMR_NAKINE_Pos|macro|USBHS_DEVEPTIMR_NAKINE_Pos
DECL|USBHS_DEVEPTIMR_NAKINE|macro|USBHS_DEVEPTIMR_NAKINE
DECL|USBHS_DEVEPTIMR_NAKOUTE_Msk|macro|USBHS_DEVEPTIMR_NAKOUTE_Msk
DECL|USBHS_DEVEPTIMR_NAKOUTE_Pos|macro|USBHS_DEVEPTIMR_NAKOUTE_Pos
DECL|USBHS_DEVEPTIMR_NAKOUTE|macro|USBHS_DEVEPTIMR_NAKOUTE
DECL|USBHS_DEVEPTIMR_NBUSYBKE_Msk|macro|USBHS_DEVEPTIMR_NBUSYBKE_Msk
DECL|USBHS_DEVEPTIMR_NBUSYBKE_Pos|macro|USBHS_DEVEPTIMR_NBUSYBKE_Pos
DECL|USBHS_DEVEPTIMR_NBUSYBKE|macro|USBHS_DEVEPTIMR_NBUSYBKE
DECL|USBHS_DEVEPTIMR_NYETDIS_Msk|macro|USBHS_DEVEPTIMR_NYETDIS_Msk
DECL|USBHS_DEVEPTIMR_NYETDIS_Pos|macro|USBHS_DEVEPTIMR_NYETDIS_Pos
DECL|USBHS_DEVEPTIMR_NYETDIS|macro|USBHS_DEVEPTIMR_NYETDIS
DECL|USBHS_DEVEPTIMR_OFFSET|macro|USBHS_DEVEPTIMR_OFFSET
DECL|USBHS_DEVEPTIMR_OVERFE_Msk|macro|USBHS_DEVEPTIMR_OVERFE_Msk
DECL|USBHS_DEVEPTIMR_OVERFE_Pos|macro|USBHS_DEVEPTIMR_OVERFE_Pos
DECL|USBHS_DEVEPTIMR_OVERFE|macro|USBHS_DEVEPTIMR_OVERFE
DECL|USBHS_DEVEPTIMR_RSTDT_Msk|macro|USBHS_DEVEPTIMR_RSTDT_Msk
DECL|USBHS_DEVEPTIMR_RSTDT_Pos|macro|USBHS_DEVEPTIMR_RSTDT_Pos
DECL|USBHS_DEVEPTIMR_RSTDT|macro|USBHS_DEVEPTIMR_RSTDT
DECL|USBHS_DEVEPTIMR_RXOUTE_Msk|macro|USBHS_DEVEPTIMR_RXOUTE_Msk
DECL|USBHS_DEVEPTIMR_RXOUTE_Pos|macro|USBHS_DEVEPTIMR_RXOUTE_Pos
DECL|USBHS_DEVEPTIMR_RXOUTE|macro|USBHS_DEVEPTIMR_RXOUTE
DECL|USBHS_DEVEPTIMR_RXSTPE_Msk|macro|USBHS_DEVEPTIMR_RXSTPE_Msk
DECL|USBHS_DEVEPTIMR_RXSTPE_Pos|macro|USBHS_DEVEPTIMR_RXSTPE_Pos
DECL|USBHS_DEVEPTIMR_RXSTPE|macro|USBHS_DEVEPTIMR_RXSTPE
DECL|USBHS_DEVEPTIMR_SHORTPACKETE_Msk|macro|USBHS_DEVEPTIMR_SHORTPACKETE_Msk
DECL|USBHS_DEVEPTIMR_SHORTPACKETE_Pos|macro|USBHS_DEVEPTIMR_SHORTPACKETE_Pos
DECL|USBHS_DEVEPTIMR_SHORTPACKETE|macro|USBHS_DEVEPTIMR_SHORTPACKETE
DECL|USBHS_DEVEPTIMR_STALLEDE_Msk|macro|USBHS_DEVEPTIMR_STALLEDE_Msk
DECL|USBHS_DEVEPTIMR_STALLEDE_Pos|macro|USBHS_DEVEPTIMR_STALLEDE_Pos
DECL|USBHS_DEVEPTIMR_STALLEDE|macro|USBHS_DEVEPTIMR_STALLEDE
DECL|USBHS_DEVEPTIMR_STALLRQ_Msk|macro|USBHS_DEVEPTIMR_STALLRQ_Msk
DECL|USBHS_DEVEPTIMR_STALLRQ_Pos|macro|USBHS_DEVEPTIMR_STALLRQ_Pos
DECL|USBHS_DEVEPTIMR_STALLRQ|macro|USBHS_DEVEPTIMR_STALLRQ
DECL|USBHS_DEVEPTIMR_TXINE_Msk|macro|USBHS_DEVEPTIMR_TXINE_Msk
DECL|USBHS_DEVEPTIMR_TXINE_Pos|macro|USBHS_DEVEPTIMR_TXINE_Pos
DECL|USBHS_DEVEPTIMR_TXINE|macro|USBHS_DEVEPTIMR_TXINE
DECL|USBHS_DEVEPTIMR_Type|typedef|} USBHS_DEVEPTIMR_Type;
DECL|USBHS_DEVEPTIMR|member|__I USBHS_DEVEPTIMR_Type USBHS_DEVEPTIMR[10]; /**< Offset: 0x1C0 (R/ 32) Device Endpoint Mask Register (n = 0) 0 */
DECL|USBHS_DEVEPTIMR|member|__I uint32_t USBHS_DEVEPTIMR[10]; /**< (USBHS Offset: 0x1C0) Device Endpoint Mask Register (n = 0) 0 */
DECL|USBHS_DEVEPTISR_BYCT_Msk|macro|USBHS_DEVEPTISR_BYCT_Msk
DECL|USBHS_DEVEPTISR_BYCT_Pos|macro|USBHS_DEVEPTISR_BYCT_Pos
DECL|USBHS_DEVEPTISR_BYCT|macro|USBHS_DEVEPTISR_BYCT
DECL|USBHS_DEVEPTISR_CFGOK_Msk|macro|USBHS_DEVEPTISR_CFGOK_Msk
DECL|USBHS_DEVEPTISR_CFGOK_Pos|macro|USBHS_DEVEPTISR_CFGOK_Pos
DECL|USBHS_DEVEPTISR_CFGOK|macro|USBHS_DEVEPTISR_CFGOK
DECL|USBHS_DEVEPTISR_CTRLDIR_Msk|macro|USBHS_DEVEPTISR_CTRLDIR_Msk
DECL|USBHS_DEVEPTISR_CTRLDIR_Pos|macro|USBHS_DEVEPTISR_CTRLDIR_Pos
DECL|USBHS_DEVEPTISR_CTRLDIR|macro|USBHS_DEVEPTISR_CTRLDIR
DECL|USBHS_DEVEPTISR_CURRBK_BANK0_Val|macro|USBHS_DEVEPTISR_CURRBK_BANK0_Val
DECL|USBHS_DEVEPTISR_CURRBK_BANK0|macro|USBHS_DEVEPTISR_CURRBK_BANK0
DECL|USBHS_DEVEPTISR_CURRBK_BANK1_Val|macro|USBHS_DEVEPTISR_CURRBK_BANK1_Val
DECL|USBHS_DEVEPTISR_CURRBK_BANK1|macro|USBHS_DEVEPTISR_CURRBK_BANK1
DECL|USBHS_DEVEPTISR_CURRBK_BANK2_Val|macro|USBHS_DEVEPTISR_CURRBK_BANK2_Val
DECL|USBHS_DEVEPTISR_CURRBK_BANK2|macro|USBHS_DEVEPTISR_CURRBK_BANK2
DECL|USBHS_DEVEPTISR_CURRBK_Msk|macro|USBHS_DEVEPTISR_CURRBK_Msk
DECL|USBHS_DEVEPTISR_CURRBK_Pos|macro|USBHS_DEVEPTISR_CURRBK_Pos
DECL|USBHS_DEVEPTISR_CURRBK|macro|USBHS_DEVEPTISR_CURRBK
DECL|USBHS_DEVEPTISR_DTSEQ_DATA0_Val|macro|USBHS_DEVEPTISR_DTSEQ_DATA0_Val
DECL|USBHS_DEVEPTISR_DTSEQ_DATA0|macro|USBHS_DEVEPTISR_DTSEQ_DATA0
DECL|USBHS_DEVEPTISR_DTSEQ_DATA1_Val|macro|USBHS_DEVEPTISR_DTSEQ_DATA1_Val
DECL|USBHS_DEVEPTISR_DTSEQ_DATA1|macro|USBHS_DEVEPTISR_DTSEQ_DATA1
DECL|USBHS_DEVEPTISR_DTSEQ_DATA2_Val|macro|USBHS_DEVEPTISR_DTSEQ_DATA2_Val
DECL|USBHS_DEVEPTISR_DTSEQ_DATA2|macro|USBHS_DEVEPTISR_DTSEQ_DATA2
DECL|USBHS_DEVEPTISR_DTSEQ_MDATA_Val|macro|USBHS_DEVEPTISR_DTSEQ_MDATA_Val
DECL|USBHS_DEVEPTISR_DTSEQ_MDATA|macro|USBHS_DEVEPTISR_DTSEQ_MDATA
DECL|USBHS_DEVEPTISR_DTSEQ_Msk|macro|USBHS_DEVEPTISR_DTSEQ_Msk
DECL|USBHS_DEVEPTISR_DTSEQ_Pos|macro|USBHS_DEVEPTISR_DTSEQ_Pos
DECL|USBHS_DEVEPTISR_DTSEQ|macro|USBHS_DEVEPTISR_DTSEQ
DECL|USBHS_DEVEPTISR_MASK|macro|USBHS_DEVEPTISR_MASK
DECL|USBHS_DEVEPTISR_Msk|macro|USBHS_DEVEPTISR_Msk
DECL|USBHS_DEVEPTISR_NAKINI_Msk|macro|USBHS_DEVEPTISR_NAKINI_Msk
DECL|USBHS_DEVEPTISR_NAKINI_Pos|macro|USBHS_DEVEPTISR_NAKINI_Pos
DECL|USBHS_DEVEPTISR_NAKINI|macro|USBHS_DEVEPTISR_NAKINI
DECL|USBHS_DEVEPTISR_NAKOUTI_Msk|macro|USBHS_DEVEPTISR_NAKOUTI_Msk
DECL|USBHS_DEVEPTISR_NAKOUTI_Pos|macro|USBHS_DEVEPTISR_NAKOUTI_Pos
DECL|USBHS_DEVEPTISR_NAKOUTI|macro|USBHS_DEVEPTISR_NAKOUTI
DECL|USBHS_DEVEPTISR_NBUSYBK_0_BUSY_Val|macro|USBHS_DEVEPTISR_NBUSYBK_0_BUSY_Val
DECL|USBHS_DEVEPTISR_NBUSYBK_0_BUSY|macro|USBHS_DEVEPTISR_NBUSYBK_0_BUSY
DECL|USBHS_DEVEPTISR_NBUSYBK_1_BUSY_Val|macro|USBHS_DEVEPTISR_NBUSYBK_1_BUSY_Val
DECL|USBHS_DEVEPTISR_NBUSYBK_1_BUSY|macro|USBHS_DEVEPTISR_NBUSYBK_1_BUSY
DECL|USBHS_DEVEPTISR_NBUSYBK_2_BUSY_Val|macro|USBHS_DEVEPTISR_NBUSYBK_2_BUSY_Val
DECL|USBHS_DEVEPTISR_NBUSYBK_2_BUSY|macro|USBHS_DEVEPTISR_NBUSYBK_2_BUSY
DECL|USBHS_DEVEPTISR_NBUSYBK_3_BUSY_Val|macro|USBHS_DEVEPTISR_NBUSYBK_3_BUSY_Val
DECL|USBHS_DEVEPTISR_NBUSYBK_3_BUSY|macro|USBHS_DEVEPTISR_NBUSYBK_3_BUSY
DECL|USBHS_DEVEPTISR_NBUSYBK_Msk|macro|USBHS_DEVEPTISR_NBUSYBK_Msk
DECL|USBHS_DEVEPTISR_NBUSYBK_Pos|macro|USBHS_DEVEPTISR_NBUSYBK_Pos
DECL|USBHS_DEVEPTISR_NBUSYBK|macro|USBHS_DEVEPTISR_NBUSYBK
DECL|USBHS_DEVEPTISR_OFFSET|macro|USBHS_DEVEPTISR_OFFSET
DECL|USBHS_DEVEPTISR_OVERFI_Msk|macro|USBHS_DEVEPTISR_OVERFI_Msk
DECL|USBHS_DEVEPTISR_OVERFI_Pos|macro|USBHS_DEVEPTISR_OVERFI_Pos
DECL|USBHS_DEVEPTISR_OVERFI|macro|USBHS_DEVEPTISR_OVERFI
DECL|USBHS_DEVEPTISR_RWALL_Msk|macro|USBHS_DEVEPTISR_RWALL_Msk
DECL|USBHS_DEVEPTISR_RWALL_Pos|macro|USBHS_DEVEPTISR_RWALL_Pos
DECL|USBHS_DEVEPTISR_RWALL|macro|USBHS_DEVEPTISR_RWALL
DECL|USBHS_DEVEPTISR_RXOUTI_Msk|macro|USBHS_DEVEPTISR_RXOUTI_Msk
DECL|USBHS_DEVEPTISR_RXOUTI_Pos|macro|USBHS_DEVEPTISR_RXOUTI_Pos
DECL|USBHS_DEVEPTISR_RXOUTI|macro|USBHS_DEVEPTISR_RXOUTI
DECL|USBHS_DEVEPTISR_RXSTPI_Msk|macro|USBHS_DEVEPTISR_RXSTPI_Msk
DECL|USBHS_DEVEPTISR_RXSTPI_Pos|macro|USBHS_DEVEPTISR_RXSTPI_Pos
DECL|USBHS_DEVEPTISR_RXSTPI|macro|USBHS_DEVEPTISR_RXSTPI
DECL|USBHS_DEVEPTISR_SHORTPACKET_Msk|macro|USBHS_DEVEPTISR_SHORTPACKET_Msk
DECL|USBHS_DEVEPTISR_SHORTPACKET_Pos|macro|USBHS_DEVEPTISR_SHORTPACKET_Pos
DECL|USBHS_DEVEPTISR_SHORTPACKET|macro|USBHS_DEVEPTISR_SHORTPACKET
DECL|USBHS_DEVEPTISR_STALLEDI_Msk|macro|USBHS_DEVEPTISR_STALLEDI_Msk
DECL|USBHS_DEVEPTISR_STALLEDI_Pos|macro|USBHS_DEVEPTISR_STALLEDI_Pos
DECL|USBHS_DEVEPTISR_STALLEDI|macro|USBHS_DEVEPTISR_STALLEDI
DECL|USBHS_DEVEPTISR_TXINI_Msk|macro|USBHS_DEVEPTISR_TXINI_Msk
DECL|USBHS_DEVEPTISR_TXINI_Pos|macro|USBHS_DEVEPTISR_TXINI_Pos
DECL|USBHS_DEVEPTISR_TXINI|macro|USBHS_DEVEPTISR_TXINI
DECL|USBHS_DEVEPTISR_Type|typedef|} USBHS_DEVEPTISR_Type;
DECL|USBHS_DEVEPTISR|member|__I USBHS_DEVEPTISR_Type USBHS_DEVEPTISR[10]; /**< Offset: 0x130 (R/ 32) Device Endpoint Status Register (n = 0) 0 */
DECL|USBHS_DEVEPTISR|member|__I uint32_t USBHS_DEVEPTISR[10]; /**< (USBHS Offset: 0x130) Device Endpoint Status Register (n = 0) 0 */
DECL|USBHS_DEVEPT_EPEN0_Msk|macro|USBHS_DEVEPT_EPEN0_Msk
DECL|USBHS_DEVEPT_EPEN0_Pos|macro|USBHS_DEVEPT_EPEN0_Pos
DECL|USBHS_DEVEPT_EPEN0|macro|USBHS_DEVEPT_EPEN0
DECL|USBHS_DEVEPT_EPEN1_Msk|macro|USBHS_DEVEPT_EPEN1_Msk
DECL|USBHS_DEVEPT_EPEN1_Pos|macro|USBHS_DEVEPT_EPEN1_Pos
DECL|USBHS_DEVEPT_EPEN1|macro|USBHS_DEVEPT_EPEN1
DECL|USBHS_DEVEPT_EPEN2_Msk|macro|USBHS_DEVEPT_EPEN2_Msk
DECL|USBHS_DEVEPT_EPEN2_Pos|macro|USBHS_DEVEPT_EPEN2_Pos
DECL|USBHS_DEVEPT_EPEN2|macro|USBHS_DEVEPT_EPEN2
DECL|USBHS_DEVEPT_EPEN3_Msk|macro|USBHS_DEVEPT_EPEN3_Msk
DECL|USBHS_DEVEPT_EPEN3_Pos|macro|USBHS_DEVEPT_EPEN3_Pos
DECL|USBHS_DEVEPT_EPEN3|macro|USBHS_DEVEPT_EPEN3
DECL|USBHS_DEVEPT_EPEN4_Msk|macro|USBHS_DEVEPT_EPEN4_Msk
DECL|USBHS_DEVEPT_EPEN4_Pos|macro|USBHS_DEVEPT_EPEN4_Pos
DECL|USBHS_DEVEPT_EPEN4|macro|USBHS_DEVEPT_EPEN4
DECL|USBHS_DEVEPT_EPEN5_Msk|macro|USBHS_DEVEPT_EPEN5_Msk
DECL|USBHS_DEVEPT_EPEN5_Pos|macro|USBHS_DEVEPT_EPEN5_Pos
DECL|USBHS_DEVEPT_EPEN5|macro|USBHS_DEVEPT_EPEN5
DECL|USBHS_DEVEPT_EPEN6_Msk|macro|USBHS_DEVEPT_EPEN6_Msk
DECL|USBHS_DEVEPT_EPEN6_Pos|macro|USBHS_DEVEPT_EPEN6_Pos
DECL|USBHS_DEVEPT_EPEN6|macro|USBHS_DEVEPT_EPEN6
DECL|USBHS_DEVEPT_EPEN7_Msk|macro|USBHS_DEVEPT_EPEN7_Msk
DECL|USBHS_DEVEPT_EPEN7_Pos|macro|USBHS_DEVEPT_EPEN7_Pos
DECL|USBHS_DEVEPT_EPEN7|macro|USBHS_DEVEPT_EPEN7
DECL|USBHS_DEVEPT_EPEN8_Msk|macro|USBHS_DEVEPT_EPEN8_Msk
DECL|USBHS_DEVEPT_EPEN8_Pos|macro|USBHS_DEVEPT_EPEN8_Pos
DECL|USBHS_DEVEPT_EPEN8|macro|USBHS_DEVEPT_EPEN8
DECL|USBHS_DEVEPT_EPEN_Msk|macro|USBHS_DEVEPT_EPEN_Msk
DECL|USBHS_DEVEPT_EPEN_Pos|macro|USBHS_DEVEPT_EPEN_Pos
DECL|USBHS_DEVEPT_EPEN|macro|USBHS_DEVEPT_EPEN
DECL|USBHS_DEVEPT_EPRST0_Msk|macro|USBHS_DEVEPT_EPRST0_Msk
DECL|USBHS_DEVEPT_EPRST0_Pos|macro|USBHS_DEVEPT_EPRST0_Pos
DECL|USBHS_DEVEPT_EPRST0|macro|USBHS_DEVEPT_EPRST0
DECL|USBHS_DEVEPT_EPRST1_Msk|macro|USBHS_DEVEPT_EPRST1_Msk
DECL|USBHS_DEVEPT_EPRST1_Pos|macro|USBHS_DEVEPT_EPRST1_Pos
DECL|USBHS_DEVEPT_EPRST1|macro|USBHS_DEVEPT_EPRST1
DECL|USBHS_DEVEPT_EPRST2_Msk|macro|USBHS_DEVEPT_EPRST2_Msk
DECL|USBHS_DEVEPT_EPRST2_Pos|macro|USBHS_DEVEPT_EPRST2_Pos
DECL|USBHS_DEVEPT_EPRST2|macro|USBHS_DEVEPT_EPRST2
DECL|USBHS_DEVEPT_EPRST3_Msk|macro|USBHS_DEVEPT_EPRST3_Msk
DECL|USBHS_DEVEPT_EPRST3_Pos|macro|USBHS_DEVEPT_EPRST3_Pos
DECL|USBHS_DEVEPT_EPRST3|macro|USBHS_DEVEPT_EPRST3
DECL|USBHS_DEVEPT_EPRST4_Msk|macro|USBHS_DEVEPT_EPRST4_Msk
DECL|USBHS_DEVEPT_EPRST4_Pos|macro|USBHS_DEVEPT_EPRST4_Pos
DECL|USBHS_DEVEPT_EPRST4|macro|USBHS_DEVEPT_EPRST4
DECL|USBHS_DEVEPT_EPRST5_Msk|macro|USBHS_DEVEPT_EPRST5_Msk
DECL|USBHS_DEVEPT_EPRST5_Pos|macro|USBHS_DEVEPT_EPRST5_Pos
DECL|USBHS_DEVEPT_EPRST5|macro|USBHS_DEVEPT_EPRST5
DECL|USBHS_DEVEPT_EPRST6_Msk|macro|USBHS_DEVEPT_EPRST6_Msk
DECL|USBHS_DEVEPT_EPRST6_Pos|macro|USBHS_DEVEPT_EPRST6_Pos
DECL|USBHS_DEVEPT_EPRST6|macro|USBHS_DEVEPT_EPRST6
DECL|USBHS_DEVEPT_EPRST7_Msk|macro|USBHS_DEVEPT_EPRST7_Msk
DECL|USBHS_DEVEPT_EPRST7_Pos|macro|USBHS_DEVEPT_EPRST7_Pos
DECL|USBHS_DEVEPT_EPRST7|macro|USBHS_DEVEPT_EPRST7
DECL|USBHS_DEVEPT_EPRST8_Msk|macro|USBHS_DEVEPT_EPRST8_Msk
DECL|USBHS_DEVEPT_EPRST8_Pos|macro|USBHS_DEVEPT_EPRST8_Pos
DECL|USBHS_DEVEPT_EPRST8|macro|USBHS_DEVEPT_EPRST8
DECL|USBHS_DEVEPT_EPRST_Msk|macro|USBHS_DEVEPT_EPRST_Msk
DECL|USBHS_DEVEPT_EPRST_Pos|macro|USBHS_DEVEPT_EPRST_Pos
DECL|USBHS_DEVEPT_EPRST|macro|USBHS_DEVEPT_EPRST
DECL|USBHS_DEVEPT_MASK|macro|USBHS_DEVEPT_MASK
DECL|USBHS_DEVEPT_Msk|macro|USBHS_DEVEPT_Msk
DECL|USBHS_DEVEPT_OFFSET|macro|USBHS_DEVEPT_OFFSET
DECL|USBHS_DEVEPT_Type|typedef|} USBHS_DEVEPT_Type;
DECL|USBHS_DEVEPT|member|__IO USBHS_DEVEPT_Type USBHS_DEVEPT; /**< Offset: 0x1C (R/W 32) Device Endpoint Register */
DECL|USBHS_DEVEPT|member|__IO uint32_t USBHS_DEVEPT; /**< (USBHS Offset: 0x1C) Device Endpoint Register */
DECL|USBHS_DEVFNUM_FNCERR_Msk|macro|USBHS_DEVFNUM_FNCERR_Msk
DECL|USBHS_DEVFNUM_FNCERR_Pos|macro|USBHS_DEVFNUM_FNCERR_Pos
DECL|USBHS_DEVFNUM_FNCERR|macro|USBHS_DEVFNUM_FNCERR
DECL|USBHS_DEVFNUM_FNUM_Msk|macro|USBHS_DEVFNUM_FNUM_Msk
DECL|USBHS_DEVFNUM_FNUM_Pos|macro|USBHS_DEVFNUM_FNUM_Pos
DECL|USBHS_DEVFNUM_FNUM|macro|USBHS_DEVFNUM_FNUM
DECL|USBHS_DEVFNUM_MASK|macro|USBHS_DEVFNUM_MASK
DECL|USBHS_DEVFNUM_MFNUM_Msk|macro|USBHS_DEVFNUM_MFNUM_Msk
DECL|USBHS_DEVFNUM_MFNUM_Pos|macro|USBHS_DEVFNUM_MFNUM_Pos
DECL|USBHS_DEVFNUM_MFNUM|macro|USBHS_DEVFNUM_MFNUM
DECL|USBHS_DEVFNUM_Msk|macro|USBHS_DEVFNUM_Msk
DECL|USBHS_DEVFNUM_OFFSET|macro|USBHS_DEVFNUM_OFFSET
DECL|USBHS_DEVFNUM_Type|typedef|} USBHS_DEVFNUM_Type;
DECL|USBHS_DEVFNUM|member|__I USBHS_DEVFNUM_Type USBHS_DEVFNUM; /**< Offset: 0x20 (R/ 32) Device Frame Number Register */
DECL|USBHS_DEVFNUM|member|__I uint32_t USBHS_DEVFNUM; /**< (USBHS Offset: 0x20) Device Frame Number Register */
DECL|USBHS_DEVICR_EORSMC_Msk|macro|USBHS_DEVICR_EORSMC_Msk
DECL|USBHS_DEVICR_EORSMC_Pos|macro|USBHS_DEVICR_EORSMC_Pos
DECL|USBHS_DEVICR_EORSMC|macro|USBHS_DEVICR_EORSMC
DECL|USBHS_DEVICR_EORSTC_Msk|macro|USBHS_DEVICR_EORSTC_Msk
DECL|USBHS_DEVICR_EORSTC_Pos|macro|USBHS_DEVICR_EORSTC_Pos
DECL|USBHS_DEVICR_EORSTC|macro|USBHS_DEVICR_EORSTC
DECL|USBHS_DEVICR_MASK|macro|USBHS_DEVICR_MASK
DECL|USBHS_DEVICR_MSOFC_Msk|macro|USBHS_DEVICR_MSOFC_Msk
DECL|USBHS_DEVICR_MSOFC_Pos|macro|USBHS_DEVICR_MSOFC_Pos
DECL|USBHS_DEVICR_MSOFC|macro|USBHS_DEVICR_MSOFC
DECL|USBHS_DEVICR_Msk|macro|USBHS_DEVICR_Msk
DECL|USBHS_DEVICR_OFFSET|macro|USBHS_DEVICR_OFFSET
DECL|USBHS_DEVICR_SOFC_Msk|macro|USBHS_DEVICR_SOFC_Msk
DECL|USBHS_DEVICR_SOFC_Pos|macro|USBHS_DEVICR_SOFC_Pos
DECL|USBHS_DEVICR_SOFC|macro|USBHS_DEVICR_SOFC
DECL|USBHS_DEVICR_SUSPC_Msk|macro|USBHS_DEVICR_SUSPC_Msk
DECL|USBHS_DEVICR_SUSPC_Pos|macro|USBHS_DEVICR_SUSPC_Pos
DECL|USBHS_DEVICR_SUSPC|macro|USBHS_DEVICR_SUSPC
DECL|USBHS_DEVICR_Type|typedef|} USBHS_DEVICR_Type;
DECL|USBHS_DEVICR_UPRSMC_Msk|macro|USBHS_DEVICR_UPRSMC_Msk
DECL|USBHS_DEVICR_UPRSMC_Pos|macro|USBHS_DEVICR_UPRSMC_Pos
DECL|USBHS_DEVICR_UPRSMC|macro|USBHS_DEVICR_UPRSMC
DECL|USBHS_DEVICR_WAKEUPC_Msk|macro|USBHS_DEVICR_WAKEUPC_Msk
DECL|USBHS_DEVICR_WAKEUPC_Pos|macro|USBHS_DEVICR_WAKEUPC_Pos
DECL|USBHS_DEVICR_WAKEUPC|macro|USBHS_DEVICR_WAKEUPC
DECL|USBHS_DEVICR|member|__O USBHS_DEVICR_Type USBHS_DEVICR; /**< Offset: 0x08 ( /W 32) Device Global Interrupt Clear Register */
DECL|USBHS_DEVICR|member|__O uint32_t USBHS_DEVICR; /**< (USBHS Offset: 0x08) Device Global Interrupt Clear Register */
DECL|USBHS_DEVIDR_DMA_1_Msk|macro|USBHS_DEVIDR_DMA_1_Msk
DECL|USBHS_DEVIDR_DMA_1_Pos|macro|USBHS_DEVIDR_DMA_1_Pos
DECL|USBHS_DEVIDR_DMA_1|macro|USBHS_DEVIDR_DMA_1
DECL|USBHS_DEVIDR_DMA_2_Msk|macro|USBHS_DEVIDR_DMA_2_Msk
DECL|USBHS_DEVIDR_DMA_2_Pos|macro|USBHS_DEVIDR_DMA_2_Pos
DECL|USBHS_DEVIDR_DMA_2|macro|USBHS_DEVIDR_DMA_2
DECL|USBHS_DEVIDR_DMA_3_Msk|macro|USBHS_DEVIDR_DMA_3_Msk
DECL|USBHS_DEVIDR_DMA_3_Pos|macro|USBHS_DEVIDR_DMA_3_Pos
DECL|USBHS_DEVIDR_DMA_3|macro|USBHS_DEVIDR_DMA_3
DECL|USBHS_DEVIDR_DMA_4_Msk|macro|USBHS_DEVIDR_DMA_4_Msk
DECL|USBHS_DEVIDR_DMA_4_Pos|macro|USBHS_DEVIDR_DMA_4_Pos
DECL|USBHS_DEVIDR_DMA_4|macro|USBHS_DEVIDR_DMA_4
DECL|USBHS_DEVIDR_DMA_5_Msk|macro|USBHS_DEVIDR_DMA_5_Msk
DECL|USBHS_DEVIDR_DMA_5_Pos|macro|USBHS_DEVIDR_DMA_5_Pos
DECL|USBHS_DEVIDR_DMA_5|macro|USBHS_DEVIDR_DMA_5
DECL|USBHS_DEVIDR_DMA_6_Msk|macro|USBHS_DEVIDR_DMA_6_Msk
DECL|USBHS_DEVIDR_DMA_6_Pos|macro|USBHS_DEVIDR_DMA_6_Pos
DECL|USBHS_DEVIDR_DMA_6|macro|USBHS_DEVIDR_DMA_6
DECL|USBHS_DEVIDR_DMA_7_Msk|macro|USBHS_DEVIDR_DMA_7_Msk
DECL|USBHS_DEVIDR_DMA_7_Pos|macro|USBHS_DEVIDR_DMA_7_Pos
DECL|USBHS_DEVIDR_DMA_7|macro|USBHS_DEVIDR_DMA_7
DECL|USBHS_DEVIDR_DMA__Msk|macro|USBHS_DEVIDR_DMA__Msk
DECL|USBHS_DEVIDR_DMA__Pos|macro|USBHS_DEVIDR_DMA__Pos
DECL|USBHS_DEVIDR_DMA_|macro|USBHS_DEVIDR_DMA_
DECL|USBHS_DEVIDR_EORSMEC_Msk|macro|USBHS_DEVIDR_EORSMEC_Msk
DECL|USBHS_DEVIDR_EORSMEC_Pos|macro|USBHS_DEVIDR_EORSMEC_Pos
DECL|USBHS_DEVIDR_EORSMEC|macro|USBHS_DEVIDR_EORSMEC
DECL|USBHS_DEVIDR_EORSTEC_Msk|macro|USBHS_DEVIDR_EORSTEC_Msk
DECL|USBHS_DEVIDR_EORSTEC_Pos|macro|USBHS_DEVIDR_EORSTEC_Pos
DECL|USBHS_DEVIDR_EORSTEC|macro|USBHS_DEVIDR_EORSTEC
DECL|USBHS_DEVIDR_MASK|macro|USBHS_DEVIDR_MASK
DECL|USBHS_DEVIDR_MSOFEC_Msk|macro|USBHS_DEVIDR_MSOFEC_Msk
DECL|USBHS_DEVIDR_MSOFEC_Pos|macro|USBHS_DEVIDR_MSOFEC_Pos
DECL|USBHS_DEVIDR_MSOFEC|macro|USBHS_DEVIDR_MSOFEC
DECL|USBHS_DEVIDR_Msk|macro|USBHS_DEVIDR_Msk
DECL|USBHS_DEVIDR_OFFSET|macro|USBHS_DEVIDR_OFFSET
DECL|USBHS_DEVIDR_PEP_0_Msk|macro|USBHS_DEVIDR_PEP_0_Msk
DECL|USBHS_DEVIDR_PEP_0_Pos|macro|USBHS_DEVIDR_PEP_0_Pos
DECL|USBHS_DEVIDR_PEP_0|macro|USBHS_DEVIDR_PEP_0
DECL|USBHS_DEVIDR_PEP_10_Msk|macro|USBHS_DEVIDR_PEP_10_Msk
DECL|USBHS_DEVIDR_PEP_10_Pos|macro|USBHS_DEVIDR_PEP_10_Pos
DECL|USBHS_DEVIDR_PEP_10|macro|USBHS_DEVIDR_PEP_10
DECL|USBHS_DEVIDR_PEP_11_Msk|macro|USBHS_DEVIDR_PEP_11_Msk
DECL|USBHS_DEVIDR_PEP_11_Pos|macro|USBHS_DEVIDR_PEP_11_Pos
DECL|USBHS_DEVIDR_PEP_11|macro|USBHS_DEVIDR_PEP_11
DECL|USBHS_DEVIDR_PEP_1_Msk|macro|USBHS_DEVIDR_PEP_1_Msk
DECL|USBHS_DEVIDR_PEP_1_Pos|macro|USBHS_DEVIDR_PEP_1_Pos
DECL|USBHS_DEVIDR_PEP_1|macro|USBHS_DEVIDR_PEP_1
DECL|USBHS_DEVIDR_PEP_2_Msk|macro|USBHS_DEVIDR_PEP_2_Msk
DECL|USBHS_DEVIDR_PEP_2_Pos|macro|USBHS_DEVIDR_PEP_2_Pos
DECL|USBHS_DEVIDR_PEP_2|macro|USBHS_DEVIDR_PEP_2
DECL|USBHS_DEVIDR_PEP_3_Msk|macro|USBHS_DEVIDR_PEP_3_Msk
DECL|USBHS_DEVIDR_PEP_3_Pos|macro|USBHS_DEVIDR_PEP_3_Pos
DECL|USBHS_DEVIDR_PEP_3|macro|USBHS_DEVIDR_PEP_3
DECL|USBHS_DEVIDR_PEP_4_Msk|macro|USBHS_DEVIDR_PEP_4_Msk
DECL|USBHS_DEVIDR_PEP_4_Pos|macro|USBHS_DEVIDR_PEP_4_Pos
DECL|USBHS_DEVIDR_PEP_4|macro|USBHS_DEVIDR_PEP_4
DECL|USBHS_DEVIDR_PEP_5_Msk|macro|USBHS_DEVIDR_PEP_5_Msk
DECL|USBHS_DEVIDR_PEP_5_Pos|macro|USBHS_DEVIDR_PEP_5_Pos
DECL|USBHS_DEVIDR_PEP_5|macro|USBHS_DEVIDR_PEP_5
DECL|USBHS_DEVIDR_PEP_6_Msk|macro|USBHS_DEVIDR_PEP_6_Msk
DECL|USBHS_DEVIDR_PEP_6_Pos|macro|USBHS_DEVIDR_PEP_6_Pos
DECL|USBHS_DEVIDR_PEP_6|macro|USBHS_DEVIDR_PEP_6
DECL|USBHS_DEVIDR_PEP_7_Msk|macro|USBHS_DEVIDR_PEP_7_Msk
DECL|USBHS_DEVIDR_PEP_7_Pos|macro|USBHS_DEVIDR_PEP_7_Pos
DECL|USBHS_DEVIDR_PEP_7|macro|USBHS_DEVIDR_PEP_7
DECL|USBHS_DEVIDR_PEP_8_Msk|macro|USBHS_DEVIDR_PEP_8_Msk
DECL|USBHS_DEVIDR_PEP_8_Pos|macro|USBHS_DEVIDR_PEP_8_Pos
DECL|USBHS_DEVIDR_PEP_8|macro|USBHS_DEVIDR_PEP_8
DECL|USBHS_DEVIDR_PEP_9_Msk|macro|USBHS_DEVIDR_PEP_9_Msk
DECL|USBHS_DEVIDR_PEP_9_Pos|macro|USBHS_DEVIDR_PEP_9_Pos
DECL|USBHS_DEVIDR_PEP_9|macro|USBHS_DEVIDR_PEP_9
DECL|USBHS_DEVIDR_PEP__Msk|macro|USBHS_DEVIDR_PEP__Msk
DECL|USBHS_DEVIDR_PEP__Pos|macro|USBHS_DEVIDR_PEP__Pos
DECL|USBHS_DEVIDR_PEP_|macro|USBHS_DEVIDR_PEP_
DECL|USBHS_DEVIDR_SOFEC_Msk|macro|USBHS_DEVIDR_SOFEC_Msk
DECL|USBHS_DEVIDR_SOFEC_Pos|macro|USBHS_DEVIDR_SOFEC_Pos
DECL|USBHS_DEVIDR_SOFEC|macro|USBHS_DEVIDR_SOFEC
DECL|USBHS_DEVIDR_SUSPEC_Msk|macro|USBHS_DEVIDR_SUSPEC_Msk
DECL|USBHS_DEVIDR_SUSPEC_Pos|macro|USBHS_DEVIDR_SUSPEC_Pos
DECL|USBHS_DEVIDR_SUSPEC|macro|USBHS_DEVIDR_SUSPEC
DECL|USBHS_DEVIDR_Type|typedef|} USBHS_DEVIDR_Type;
DECL|USBHS_DEVIDR_UPRSMEC_Msk|macro|USBHS_DEVIDR_UPRSMEC_Msk
DECL|USBHS_DEVIDR_UPRSMEC_Pos|macro|USBHS_DEVIDR_UPRSMEC_Pos
DECL|USBHS_DEVIDR_UPRSMEC|macro|USBHS_DEVIDR_UPRSMEC
DECL|USBHS_DEVIDR_WAKEUPEC_Msk|macro|USBHS_DEVIDR_WAKEUPEC_Msk
DECL|USBHS_DEVIDR_WAKEUPEC_Pos|macro|USBHS_DEVIDR_WAKEUPEC_Pos
DECL|USBHS_DEVIDR_WAKEUPEC|macro|USBHS_DEVIDR_WAKEUPEC
DECL|USBHS_DEVIDR|member|__O USBHS_DEVIDR_Type USBHS_DEVIDR; /**< Offset: 0x14 ( /W 32) Device Global Interrupt Disable Register */
DECL|USBHS_DEVIDR|member|__O uint32_t USBHS_DEVIDR; /**< (USBHS Offset: 0x14) Device Global Interrupt Disable Register */
DECL|USBHS_DEVIER_DMA_1_Msk|macro|USBHS_DEVIER_DMA_1_Msk
DECL|USBHS_DEVIER_DMA_1_Pos|macro|USBHS_DEVIER_DMA_1_Pos
DECL|USBHS_DEVIER_DMA_1|macro|USBHS_DEVIER_DMA_1
DECL|USBHS_DEVIER_DMA_2_Msk|macro|USBHS_DEVIER_DMA_2_Msk
DECL|USBHS_DEVIER_DMA_2_Pos|macro|USBHS_DEVIER_DMA_2_Pos
DECL|USBHS_DEVIER_DMA_2|macro|USBHS_DEVIER_DMA_2
DECL|USBHS_DEVIER_DMA_3_Msk|macro|USBHS_DEVIER_DMA_3_Msk
DECL|USBHS_DEVIER_DMA_3_Pos|macro|USBHS_DEVIER_DMA_3_Pos
DECL|USBHS_DEVIER_DMA_3|macro|USBHS_DEVIER_DMA_3
DECL|USBHS_DEVIER_DMA_4_Msk|macro|USBHS_DEVIER_DMA_4_Msk
DECL|USBHS_DEVIER_DMA_4_Pos|macro|USBHS_DEVIER_DMA_4_Pos
DECL|USBHS_DEVIER_DMA_4|macro|USBHS_DEVIER_DMA_4
DECL|USBHS_DEVIER_DMA_5_Msk|macro|USBHS_DEVIER_DMA_5_Msk
DECL|USBHS_DEVIER_DMA_5_Pos|macro|USBHS_DEVIER_DMA_5_Pos
DECL|USBHS_DEVIER_DMA_5|macro|USBHS_DEVIER_DMA_5
DECL|USBHS_DEVIER_DMA_6_Msk|macro|USBHS_DEVIER_DMA_6_Msk
DECL|USBHS_DEVIER_DMA_6_Pos|macro|USBHS_DEVIER_DMA_6_Pos
DECL|USBHS_DEVIER_DMA_6|macro|USBHS_DEVIER_DMA_6
DECL|USBHS_DEVIER_DMA_7_Msk|macro|USBHS_DEVIER_DMA_7_Msk
DECL|USBHS_DEVIER_DMA_7_Pos|macro|USBHS_DEVIER_DMA_7_Pos
DECL|USBHS_DEVIER_DMA_7|macro|USBHS_DEVIER_DMA_7
DECL|USBHS_DEVIER_DMA__Msk|macro|USBHS_DEVIER_DMA__Msk
DECL|USBHS_DEVIER_DMA__Pos|macro|USBHS_DEVIER_DMA__Pos
DECL|USBHS_DEVIER_DMA_|macro|USBHS_DEVIER_DMA_
DECL|USBHS_DEVIER_EORSMES_Msk|macro|USBHS_DEVIER_EORSMES_Msk
DECL|USBHS_DEVIER_EORSMES_Pos|macro|USBHS_DEVIER_EORSMES_Pos
DECL|USBHS_DEVIER_EORSMES|macro|USBHS_DEVIER_EORSMES
DECL|USBHS_DEVIER_EORSTES_Msk|macro|USBHS_DEVIER_EORSTES_Msk
DECL|USBHS_DEVIER_EORSTES_Pos|macro|USBHS_DEVIER_EORSTES_Pos
DECL|USBHS_DEVIER_EORSTES|macro|USBHS_DEVIER_EORSTES
DECL|USBHS_DEVIER_MASK|macro|USBHS_DEVIER_MASK
DECL|USBHS_DEVIER_MSOFES_Msk|macro|USBHS_DEVIER_MSOFES_Msk
DECL|USBHS_DEVIER_MSOFES_Pos|macro|USBHS_DEVIER_MSOFES_Pos
DECL|USBHS_DEVIER_MSOFES|macro|USBHS_DEVIER_MSOFES
DECL|USBHS_DEVIER_Msk|macro|USBHS_DEVIER_Msk
DECL|USBHS_DEVIER_OFFSET|macro|USBHS_DEVIER_OFFSET
DECL|USBHS_DEVIER_PEP_0_Msk|macro|USBHS_DEVIER_PEP_0_Msk
DECL|USBHS_DEVIER_PEP_0_Pos|macro|USBHS_DEVIER_PEP_0_Pos
DECL|USBHS_DEVIER_PEP_0|macro|USBHS_DEVIER_PEP_0
DECL|USBHS_DEVIER_PEP_10_Msk|macro|USBHS_DEVIER_PEP_10_Msk
DECL|USBHS_DEVIER_PEP_10_Pos|macro|USBHS_DEVIER_PEP_10_Pos
DECL|USBHS_DEVIER_PEP_10|macro|USBHS_DEVIER_PEP_10
DECL|USBHS_DEVIER_PEP_11_Msk|macro|USBHS_DEVIER_PEP_11_Msk
DECL|USBHS_DEVIER_PEP_11_Pos|macro|USBHS_DEVIER_PEP_11_Pos
DECL|USBHS_DEVIER_PEP_11|macro|USBHS_DEVIER_PEP_11
DECL|USBHS_DEVIER_PEP_1_Msk|macro|USBHS_DEVIER_PEP_1_Msk
DECL|USBHS_DEVIER_PEP_1_Pos|macro|USBHS_DEVIER_PEP_1_Pos
DECL|USBHS_DEVIER_PEP_1|macro|USBHS_DEVIER_PEP_1
DECL|USBHS_DEVIER_PEP_2_Msk|macro|USBHS_DEVIER_PEP_2_Msk
DECL|USBHS_DEVIER_PEP_2_Pos|macro|USBHS_DEVIER_PEP_2_Pos
DECL|USBHS_DEVIER_PEP_2|macro|USBHS_DEVIER_PEP_2
DECL|USBHS_DEVIER_PEP_3_Msk|macro|USBHS_DEVIER_PEP_3_Msk
DECL|USBHS_DEVIER_PEP_3_Pos|macro|USBHS_DEVIER_PEP_3_Pos
DECL|USBHS_DEVIER_PEP_3|macro|USBHS_DEVIER_PEP_3
DECL|USBHS_DEVIER_PEP_4_Msk|macro|USBHS_DEVIER_PEP_4_Msk
DECL|USBHS_DEVIER_PEP_4_Pos|macro|USBHS_DEVIER_PEP_4_Pos
DECL|USBHS_DEVIER_PEP_4|macro|USBHS_DEVIER_PEP_4
DECL|USBHS_DEVIER_PEP_5_Msk|macro|USBHS_DEVIER_PEP_5_Msk
DECL|USBHS_DEVIER_PEP_5_Pos|macro|USBHS_DEVIER_PEP_5_Pos
DECL|USBHS_DEVIER_PEP_5|macro|USBHS_DEVIER_PEP_5
DECL|USBHS_DEVIER_PEP_6_Msk|macro|USBHS_DEVIER_PEP_6_Msk
DECL|USBHS_DEVIER_PEP_6_Pos|macro|USBHS_DEVIER_PEP_6_Pos
DECL|USBHS_DEVIER_PEP_6|macro|USBHS_DEVIER_PEP_6
DECL|USBHS_DEVIER_PEP_7_Msk|macro|USBHS_DEVIER_PEP_7_Msk
DECL|USBHS_DEVIER_PEP_7_Pos|macro|USBHS_DEVIER_PEP_7_Pos
DECL|USBHS_DEVIER_PEP_7|macro|USBHS_DEVIER_PEP_7
DECL|USBHS_DEVIER_PEP_8_Msk|macro|USBHS_DEVIER_PEP_8_Msk
DECL|USBHS_DEVIER_PEP_8_Pos|macro|USBHS_DEVIER_PEP_8_Pos
DECL|USBHS_DEVIER_PEP_8|macro|USBHS_DEVIER_PEP_8
DECL|USBHS_DEVIER_PEP_9_Msk|macro|USBHS_DEVIER_PEP_9_Msk
DECL|USBHS_DEVIER_PEP_9_Pos|macro|USBHS_DEVIER_PEP_9_Pos
DECL|USBHS_DEVIER_PEP_9|macro|USBHS_DEVIER_PEP_9
DECL|USBHS_DEVIER_PEP__Msk|macro|USBHS_DEVIER_PEP__Msk
DECL|USBHS_DEVIER_PEP__Pos|macro|USBHS_DEVIER_PEP__Pos
DECL|USBHS_DEVIER_PEP_|macro|USBHS_DEVIER_PEP_
DECL|USBHS_DEVIER_SOFES_Msk|macro|USBHS_DEVIER_SOFES_Msk
DECL|USBHS_DEVIER_SOFES_Pos|macro|USBHS_DEVIER_SOFES_Pos
DECL|USBHS_DEVIER_SOFES|macro|USBHS_DEVIER_SOFES
DECL|USBHS_DEVIER_SUSPES_Msk|macro|USBHS_DEVIER_SUSPES_Msk
DECL|USBHS_DEVIER_SUSPES_Pos|macro|USBHS_DEVIER_SUSPES_Pos
DECL|USBHS_DEVIER_SUSPES|macro|USBHS_DEVIER_SUSPES
DECL|USBHS_DEVIER_Type|typedef|} USBHS_DEVIER_Type;
DECL|USBHS_DEVIER_UPRSMES_Msk|macro|USBHS_DEVIER_UPRSMES_Msk
DECL|USBHS_DEVIER_UPRSMES_Pos|macro|USBHS_DEVIER_UPRSMES_Pos
DECL|USBHS_DEVIER_UPRSMES|macro|USBHS_DEVIER_UPRSMES
DECL|USBHS_DEVIER_WAKEUPES_Msk|macro|USBHS_DEVIER_WAKEUPES_Msk
DECL|USBHS_DEVIER_WAKEUPES_Pos|macro|USBHS_DEVIER_WAKEUPES_Pos
DECL|USBHS_DEVIER_WAKEUPES|macro|USBHS_DEVIER_WAKEUPES
DECL|USBHS_DEVIER|member|__O USBHS_DEVIER_Type USBHS_DEVIER; /**< Offset: 0x18 ( /W 32) Device Global Interrupt Enable Register */
DECL|USBHS_DEVIER|member|__O uint32_t USBHS_DEVIER; /**< (USBHS Offset: 0x18) Device Global Interrupt Enable Register */
DECL|USBHS_DEVIFR_DMA_1_Msk|macro|USBHS_DEVIFR_DMA_1_Msk
DECL|USBHS_DEVIFR_DMA_1_Pos|macro|USBHS_DEVIFR_DMA_1_Pos
DECL|USBHS_DEVIFR_DMA_1|macro|USBHS_DEVIFR_DMA_1
DECL|USBHS_DEVIFR_DMA_2_Msk|macro|USBHS_DEVIFR_DMA_2_Msk
DECL|USBHS_DEVIFR_DMA_2_Pos|macro|USBHS_DEVIFR_DMA_2_Pos
DECL|USBHS_DEVIFR_DMA_2|macro|USBHS_DEVIFR_DMA_2
DECL|USBHS_DEVIFR_DMA_3_Msk|macro|USBHS_DEVIFR_DMA_3_Msk
DECL|USBHS_DEVIFR_DMA_3_Pos|macro|USBHS_DEVIFR_DMA_3_Pos
DECL|USBHS_DEVIFR_DMA_3|macro|USBHS_DEVIFR_DMA_3
DECL|USBHS_DEVIFR_DMA_4_Msk|macro|USBHS_DEVIFR_DMA_4_Msk
DECL|USBHS_DEVIFR_DMA_4_Pos|macro|USBHS_DEVIFR_DMA_4_Pos
DECL|USBHS_DEVIFR_DMA_4|macro|USBHS_DEVIFR_DMA_4
DECL|USBHS_DEVIFR_DMA_5_Msk|macro|USBHS_DEVIFR_DMA_5_Msk
DECL|USBHS_DEVIFR_DMA_5_Pos|macro|USBHS_DEVIFR_DMA_5_Pos
DECL|USBHS_DEVIFR_DMA_5|macro|USBHS_DEVIFR_DMA_5
DECL|USBHS_DEVIFR_DMA_6_Msk|macro|USBHS_DEVIFR_DMA_6_Msk
DECL|USBHS_DEVIFR_DMA_6_Pos|macro|USBHS_DEVIFR_DMA_6_Pos
DECL|USBHS_DEVIFR_DMA_6|macro|USBHS_DEVIFR_DMA_6
DECL|USBHS_DEVIFR_DMA_7_Msk|macro|USBHS_DEVIFR_DMA_7_Msk
DECL|USBHS_DEVIFR_DMA_7_Pos|macro|USBHS_DEVIFR_DMA_7_Pos
DECL|USBHS_DEVIFR_DMA_7|macro|USBHS_DEVIFR_DMA_7
DECL|USBHS_DEVIFR_DMA__Msk|macro|USBHS_DEVIFR_DMA__Msk
DECL|USBHS_DEVIFR_DMA__Pos|macro|USBHS_DEVIFR_DMA__Pos
DECL|USBHS_DEVIFR_DMA_|macro|USBHS_DEVIFR_DMA_
DECL|USBHS_DEVIFR_EORSMS_Msk|macro|USBHS_DEVIFR_EORSMS_Msk
DECL|USBHS_DEVIFR_EORSMS_Pos|macro|USBHS_DEVIFR_EORSMS_Pos
DECL|USBHS_DEVIFR_EORSMS|macro|USBHS_DEVIFR_EORSMS
DECL|USBHS_DEVIFR_EORSTS_Msk|macro|USBHS_DEVIFR_EORSTS_Msk
DECL|USBHS_DEVIFR_EORSTS_Pos|macro|USBHS_DEVIFR_EORSTS_Pos
DECL|USBHS_DEVIFR_EORSTS|macro|USBHS_DEVIFR_EORSTS
DECL|USBHS_DEVIFR_MASK|macro|USBHS_DEVIFR_MASK
DECL|USBHS_DEVIFR_MSOFS_Msk|macro|USBHS_DEVIFR_MSOFS_Msk
DECL|USBHS_DEVIFR_MSOFS_Pos|macro|USBHS_DEVIFR_MSOFS_Pos
DECL|USBHS_DEVIFR_MSOFS|macro|USBHS_DEVIFR_MSOFS
DECL|USBHS_DEVIFR_Msk|macro|USBHS_DEVIFR_Msk
DECL|USBHS_DEVIFR_OFFSET|macro|USBHS_DEVIFR_OFFSET
DECL|USBHS_DEVIFR_SOFS_Msk|macro|USBHS_DEVIFR_SOFS_Msk
DECL|USBHS_DEVIFR_SOFS_Pos|macro|USBHS_DEVIFR_SOFS_Pos
DECL|USBHS_DEVIFR_SOFS|macro|USBHS_DEVIFR_SOFS
DECL|USBHS_DEVIFR_SUSPS_Msk|macro|USBHS_DEVIFR_SUSPS_Msk
DECL|USBHS_DEVIFR_SUSPS_Pos|macro|USBHS_DEVIFR_SUSPS_Pos
DECL|USBHS_DEVIFR_SUSPS|macro|USBHS_DEVIFR_SUSPS
DECL|USBHS_DEVIFR_Type|typedef|} USBHS_DEVIFR_Type;
DECL|USBHS_DEVIFR_UPRSMS_Msk|macro|USBHS_DEVIFR_UPRSMS_Msk
DECL|USBHS_DEVIFR_UPRSMS_Pos|macro|USBHS_DEVIFR_UPRSMS_Pos
DECL|USBHS_DEVIFR_UPRSMS|macro|USBHS_DEVIFR_UPRSMS
DECL|USBHS_DEVIFR_WAKEUPS_Msk|macro|USBHS_DEVIFR_WAKEUPS_Msk
DECL|USBHS_DEVIFR_WAKEUPS_Pos|macro|USBHS_DEVIFR_WAKEUPS_Pos
DECL|USBHS_DEVIFR_WAKEUPS|macro|USBHS_DEVIFR_WAKEUPS
DECL|USBHS_DEVIFR|member|__O USBHS_DEVIFR_Type USBHS_DEVIFR; /**< Offset: 0x0C ( /W 32) Device Global Interrupt Set Register */
DECL|USBHS_DEVIFR|member|__O uint32_t USBHS_DEVIFR; /**< (USBHS Offset: 0x0C) Device Global Interrupt Set Register */
DECL|USBHS_DEVIMR_DMA_1_Msk|macro|USBHS_DEVIMR_DMA_1_Msk
DECL|USBHS_DEVIMR_DMA_1_Pos|macro|USBHS_DEVIMR_DMA_1_Pos
DECL|USBHS_DEVIMR_DMA_1|macro|USBHS_DEVIMR_DMA_1
DECL|USBHS_DEVIMR_DMA_2_Msk|macro|USBHS_DEVIMR_DMA_2_Msk
DECL|USBHS_DEVIMR_DMA_2_Pos|macro|USBHS_DEVIMR_DMA_2_Pos
DECL|USBHS_DEVIMR_DMA_2|macro|USBHS_DEVIMR_DMA_2
DECL|USBHS_DEVIMR_DMA_3_Msk|macro|USBHS_DEVIMR_DMA_3_Msk
DECL|USBHS_DEVIMR_DMA_3_Pos|macro|USBHS_DEVIMR_DMA_3_Pos
DECL|USBHS_DEVIMR_DMA_3|macro|USBHS_DEVIMR_DMA_3
DECL|USBHS_DEVIMR_DMA_4_Msk|macro|USBHS_DEVIMR_DMA_4_Msk
DECL|USBHS_DEVIMR_DMA_4_Pos|macro|USBHS_DEVIMR_DMA_4_Pos
DECL|USBHS_DEVIMR_DMA_4|macro|USBHS_DEVIMR_DMA_4
DECL|USBHS_DEVIMR_DMA_5_Msk|macro|USBHS_DEVIMR_DMA_5_Msk
DECL|USBHS_DEVIMR_DMA_5_Pos|macro|USBHS_DEVIMR_DMA_5_Pos
DECL|USBHS_DEVIMR_DMA_5|macro|USBHS_DEVIMR_DMA_5
DECL|USBHS_DEVIMR_DMA_6_Msk|macro|USBHS_DEVIMR_DMA_6_Msk
DECL|USBHS_DEVIMR_DMA_6_Pos|macro|USBHS_DEVIMR_DMA_6_Pos
DECL|USBHS_DEVIMR_DMA_6|macro|USBHS_DEVIMR_DMA_6
DECL|USBHS_DEVIMR_DMA_7_Msk|macro|USBHS_DEVIMR_DMA_7_Msk
DECL|USBHS_DEVIMR_DMA_7_Pos|macro|USBHS_DEVIMR_DMA_7_Pos
DECL|USBHS_DEVIMR_DMA_7|macro|USBHS_DEVIMR_DMA_7
DECL|USBHS_DEVIMR_DMA__Msk|macro|USBHS_DEVIMR_DMA__Msk
DECL|USBHS_DEVIMR_DMA__Pos|macro|USBHS_DEVIMR_DMA__Pos
DECL|USBHS_DEVIMR_DMA_|macro|USBHS_DEVIMR_DMA_
DECL|USBHS_DEVIMR_EORSME_Msk|macro|USBHS_DEVIMR_EORSME_Msk
DECL|USBHS_DEVIMR_EORSME_Pos|macro|USBHS_DEVIMR_EORSME_Pos
DECL|USBHS_DEVIMR_EORSME|macro|USBHS_DEVIMR_EORSME
DECL|USBHS_DEVIMR_EORSTE_Msk|macro|USBHS_DEVIMR_EORSTE_Msk
DECL|USBHS_DEVIMR_EORSTE_Pos|macro|USBHS_DEVIMR_EORSTE_Pos
DECL|USBHS_DEVIMR_EORSTE|macro|USBHS_DEVIMR_EORSTE
DECL|USBHS_DEVIMR_MASK|macro|USBHS_DEVIMR_MASK
DECL|USBHS_DEVIMR_MSOFE_Msk|macro|USBHS_DEVIMR_MSOFE_Msk
DECL|USBHS_DEVIMR_MSOFE_Pos|macro|USBHS_DEVIMR_MSOFE_Pos
DECL|USBHS_DEVIMR_MSOFE|macro|USBHS_DEVIMR_MSOFE
DECL|USBHS_DEVIMR_Msk|macro|USBHS_DEVIMR_Msk
DECL|USBHS_DEVIMR_OFFSET|macro|USBHS_DEVIMR_OFFSET
DECL|USBHS_DEVIMR_PEP_0_Msk|macro|USBHS_DEVIMR_PEP_0_Msk
DECL|USBHS_DEVIMR_PEP_0_Pos|macro|USBHS_DEVIMR_PEP_0_Pos
DECL|USBHS_DEVIMR_PEP_0|macro|USBHS_DEVIMR_PEP_0
DECL|USBHS_DEVIMR_PEP_10_Msk|macro|USBHS_DEVIMR_PEP_10_Msk
DECL|USBHS_DEVIMR_PEP_10_Pos|macro|USBHS_DEVIMR_PEP_10_Pos
DECL|USBHS_DEVIMR_PEP_10|macro|USBHS_DEVIMR_PEP_10
DECL|USBHS_DEVIMR_PEP_11_Msk|macro|USBHS_DEVIMR_PEP_11_Msk
DECL|USBHS_DEVIMR_PEP_11_Pos|macro|USBHS_DEVIMR_PEP_11_Pos
DECL|USBHS_DEVIMR_PEP_11|macro|USBHS_DEVIMR_PEP_11
DECL|USBHS_DEVIMR_PEP_1_Msk|macro|USBHS_DEVIMR_PEP_1_Msk
DECL|USBHS_DEVIMR_PEP_1_Pos|macro|USBHS_DEVIMR_PEP_1_Pos
DECL|USBHS_DEVIMR_PEP_1|macro|USBHS_DEVIMR_PEP_1
DECL|USBHS_DEVIMR_PEP_2_Msk|macro|USBHS_DEVIMR_PEP_2_Msk
DECL|USBHS_DEVIMR_PEP_2_Pos|macro|USBHS_DEVIMR_PEP_2_Pos
DECL|USBHS_DEVIMR_PEP_2|macro|USBHS_DEVIMR_PEP_2
DECL|USBHS_DEVIMR_PEP_3_Msk|macro|USBHS_DEVIMR_PEP_3_Msk
DECL|USBHS_DEVIMR_PEP_3_Pos|macro|USBHS_DEVIMR_PEP_3_Pos
DECL|USBHS_DEVIMR_PEP_3|macro|USBHS_DEVIMR_PEP_3
DECL|USBHS_DEVIMR_PEP_4_Msk|macro|USBHS_DEVIMR_PEP_4_Msk
DECL|USBHS_DEVIMR_PEP_4_Pos|macro|USBHS_DEVIMR_PEP_4_Pos
DECL|USBHS_DEVIMR_PEP_4|macro|USBHS_DEVIMR_PEP_4
DECL|USBHS_DEVIMR_PEP_5_Msk|macro|USBHS_DEVIMR_PEP_5_Msk
DECL|USBHS_DEVIMR_PEP_5_Pos|macro|USBHS_DEVIMR_PEP_5_Pos
DECL|USBHS_DEVIMR_PEP_5|macro|USBHS_DEVIMR_PEP_5
DECL|USBHS_DEVIMR_PEP_6_Msk|macro|USBHS_DEVIMR_PEP_6_Msk
DECL|USBHS_DEVIMR_PEP_6_Pos|macro|USBHS_DEVIMR_PEP_6_Pos
DECL|USBHS_DEVIMR_PEP_6|macro|USBHS_DEVIMR_PEP_6
DECL|USBHS_DEVIMR_PEP_7_Msk|macro|USBHS_DEVIMR_PEP_7_Msk
DECL|USBHS_DEVIMR_PEP_7_Pos|macro|USBHS_DEVIMR_PEP_7_Pos
DECL|USBHS_DEVIMR_PEP_7|macro|USBHS_DEVIMR_PEP_7
DECL|USBHS_DEVIMR_PEP_8_Msk|macro|USBHS_DEVIMR_PEP_8_Msk
DECL|USBHS_DEVIMR_PEP_8_Pos|macro|USBHS_DEVIMR_PEP_8_Pos
DECL|USBHS_DEVIMR_PEP_8|macro|USBHS_DEVIMR_PEP_8
DECL|USBHS_DEVIMR_PEP_9_Msk|macro|USBHS_DEVIMR_PEP_9_Msk
DECL|USBHS_DEVIMR_PEP_9_Pos|macro|USBHS_DEVIMR_PEP_9_Pos
DECL|USBHS_DEVIMR_PEP_9|macro|USBHS_DEVIMR_PEP_9
DECL|USBHS_DEVIMR_PEP__Msk|macro|USBHS_DEVIMR_PEP__Msk
DECL|USBHS_DEVIMR_PEP__Pos|macro|USBHS_DEVIMR_PEP__Pos
DECL|USBHS_DEVIMR_PEP_|macro|USBHS_DEVIMR_PEP_
DECL|USBHS_DEVIMR_SOFE_Msk|macro|USBHS_DEVIMR_SOFE_Msk
DECL|USBHS_DEVIMR_SOFE_Pos|macro|USBHS_DEVIMR_SOFE_Pos
DECL|USBHS_DEVIMR_SOFE|macro|USBHS_DEVIMR_SOFE
DECL|USBHS_DEVIMR_SUSPE_Msk|macro|USBHS_DEVIMR_SUSPE_Msk
DECL|USBHS_DEVIMR_SUSPE_Pos|macro|USBHS_DEVIMR_SUSPE_Pos
DECL|USBHS_DEVIMR_SUSPE|macro|USBHS_DEVIMR_SUSPE
DECL|USBHS_DEVIMR_Type|typedef|} USBHS_DEVIMR_Type;
DECL|USBHS_DEVIMR_UPRSME_Msk|macro|USBHS_DEVIMR_UPRSME_Msk
DECL|USBHS_DEVIMR_UPRSME_Pos|macro|USBHS_DEVIMR_UPRSME_Pos
DECL|USBHS_DEVIMR_UPRSME|macro|USBHS_DEVIMR_UPRSME
DECL|USBHS_DEVIMR_WAKEUPE_Msk|macro|USBHS_DEVIMR_WAKEUPE_Msk
DECL|USBHS_DEVIMR_WAKEUPE_Pos|macro|USBHS_DEVIMR_WAKEUPE_Pos
DECL|USBHS_DEVIMR_WAKEUPE|macro|USBHS_DEVIMR_WAKEUPE
DECL|USBHS_DEVIMR|member|__I USBHS_DEVIMR_Type USBHS_DEVIMR; /**< Offset: 0x10 (R/ 32) Device Global Interrupt Mask Register */
DECL|USBHS_DEVIMR|member|__I uint32_t USBHS_DEVIMR; /**< (USBHS Offset: 0x10) Device Global Interrupt Mask Register */
DECL|USBHS_DEVISR_DMA_1_Msk|macro|USBHS_DEVISR_DMA_1_Msk
DECL|USBHS_DEVISR_DMA_1_Pos|macro|USBHS_DEVISR_DMA_1_Pos
DECL|USBHS_DEVISR_DMA_1|macro|USBHS_DEVISR_DMA_1
DECL|USBHS_DEVISR_DMA_2_Msk|macro|USBHS_DEVISR_DMA_2_Msk
DECL|USBHS_DEVISR_DMA_2_Pos|macro|USBHS_DEVISR_DMA_2_Pos
DECL|USBHS_DEVISR_DMA_2|macro|USBHS_DEVISR_DMA_2
DECL|USBHS_DEVISR_DMA_3_Msk|macro|USBHS_DEVISR_DMA_3_Msk
DECL|USBHS_DEVISR_DMA_3_Pos|macro|USBHS_DEVISR_DMA_3_Pos
DECL|USBHS_DEVISR_DMA_3|macro|USBHS_DEVISR_DMA_3
DECL|USBHS_DEVISR_DMA_4_Msk|macro|USBHS_DEVISR_DMA_4_Msk
DECL|USBHS_DEVISR_DMA_4_Pos|macro|USBHS_DEVISR_DMA_4_Pos
DECL|USBHS_DEVISR_DMA_4|macro|USBHS_DEVISR_DMA_4
DECL|USBHS_DEVISR_DMA_5_Msk|macro|USBHS_DEVISR_DMA_5_Msk
DECL|USBHS_DEVISR_DMA_5_Pos|macro|USBHS_DEVISR_DMA_5_Pos
DECL|USBHS_DEVISR_DMA_5|macro|USBHS_DEVISR_DMA_5
DECL|USBHS_DEVISR_DMA_6_Msk|macro|USBHS_DEVISR_DMA_6_Msk
DECL|USBHS_DEVISR_DMA_6_Pos|macro|USBHS_DEVISR_DMA_6_Pos
DECL|USBHS_DEVISR_DMA_6|macro|USBHS_DEVISR_DMA_6
DECL|USBHS_DEVISR_DMA_7_Msk|macro|USBHS_DEVISR_DMA_7_Msk
DECL|USBHS_DEVISR_DMA_7_Pos|macro|USBHS_DEVISR_DMA_7_Pos
DECL|USBHS_DEVISR_DMA_7|macro|USBHS_DEVISR_DMA_7
DECL|USBHS_DEVISR_DMA__Msk|macro|USBHS_DEVISR_DMA__Msk
DECL|USBHS_DEVISR_DMA__Pos|macro|USBHS_DEVISR_DMA__Pos
DECL|USBHS_DEVISR_DMA_|macro|USBHS_DEVISR_DMA_
DECL|USBHS_DEVISR_EORSM_Msk|macro|USBHS_DEVISR_EORSM_Msk
DECL|USBHS_DEVISR_EORSM_Pos|macro|USBHS_DEVISR_EORSM_Pos
DECL|USBHS_DEVISR_EORSM|macro|USBHS_DEVISR_EORSM
DECL|USBHS_DEVISR_EORST_Msk|macro|USBHS_DEVISR_EORST_Msk
DECL|USBHS_DEVISR_EORST_Pos|macro|USBHS_DEVISR_EORST_Pos
DECL|USBHS_DEVISR_EORST|macro|USBHS_DEVISR_EORST
DECL|USBHS_DEVISR_MASK|macro|USBHS_DEVISR_MASK
DECL|USBHS_DEVISR_MSOF_Msk|macro|USBHS_DEVISR_MSOF_Msk
DECL|USBHS_DEVISR_MSOF_Pos|macro|USBHS_DEVISR_MSOF_Pos
DECL|USBHS_DEVISR_MSOF|macro|USBHS_DEVISR_MSOF
DECL|USBHS_DEVISR_Msk|macro|USBHS_DEVISR_Msk
DECL|USBHS_DEVISR_OFFSET|macro|USBHS_DEVISR_OFFSET
DECL|USBHS_DEVISR_PEP_0_Msk|macro|USBHS_DEVISR_PEP_0_Msk
DECL|USBHS_DEVISR_PEP_0_Pos|macro|USBHS_DEVISR_PEP_0_Pos
DECL|USBHS_DEVISR_PEP_0|macro|USBHS_DEVISR_PEP_0
DECL|USBHS_DEVISR_PEP_10_Msk|macro|USBHS_DEVISR_PEP_10_Msk
DECL|USBHS_DEVISR_PEP_10_Pos|macro|USBHS_DEVISR_PEP_10_Pos
DECL|USBHS_DEVISR_PEP_10|macro|USBHS_DEVISR_PEP_10
DECL|USBHS_DEVISR_PEP_11_Msk|macro|USBHS_DEVISR_PEP_11_Msk
DECL|USBHS_DEVISR_PEP_11_Pos|macro|USBHS_DEVISR_PEP_11_Pos
DECL|USBHS_DEVISR_PEP_11|macro|USBHS_DEVISR_PEP_11
DECL|USBHS_DEVISR_PEP_1_Msk|macro|USBHS_DEVISR_PEP_1_Msk
DECL|USBHS_DEVISR_PEP_1_Pos|macro|USBHS_DEVISR_PEP_1_Pos
DECL|USBHS_DEVISR_PEP_1|macro|USBHS_DEVISR_PEP_1
DECL|USBHS_DEVISR_PEP_2_Msk|macro|USBHS_DEVISR_PEP_2_Msk
DECL|USBHS_DEVISR_PEP_2_Pos|macro|USBHS_DEVISR_PEP_2_Pos
DECL|USBHS_DEVISR_PEP_2|macro|USBHS_DEVISR_PEP_2
DECL|USBHS_DEVISR_PEP_3_Msk|macro|USBHS_DEVISR_PEP_3_Msk
DECL|USBHS_DEVISR_PEP_3_Pos|macro|USBHS_DEVISR_PEP_3_Pos
DECL|USBHS_DEVISR_PEP_3|macro|USBHS_DEVISR_PEP_3
DECL|USBHS_DEVISR_PEP_4_Msk|macro|USBHS_DEVISR_PEP_4_Msk
DECL|USBHS_DEVISR_PEP_4_Pos|macro|USBHS_DEVISR_PEP_4_Pos
DECL|USBHS_DEVISR_PEP_4|macro|USBHS_DEVISR_PEP_4
DECL|USBHS_DEVISR_PEP_5_Msk|macro|USBHS_DEVISR_PEP_5_Msk
DECL|USBHS_DEVISR_PEP_5_Pos|macro|USBHS_DEVISR_PEP_5_Pos
DECL|USBHS_DEVISR_PEP_5|macro|USBHS_DEVISR_PEP_5
DECL|USBHS_DEVISR_PEP_6_Msk|macro|USBHS_DEVISR_PEP_6_Msk
DECL|USBHS_DEVISR_PEP_6_Pos|macro|USBHS_DEVISR_PEP_6_Pos
DECL|USBHS_DEVISR_PEP_6|macro|USBHS_DEVISR_PEP_6
DECL|USBHS_DEVISR_PEP_7_Msk|macro|USBHS_DEVISR_PEP_7_Msk
DECL|USBHS_DEVISR_PEP_7_Pos|macro|USBHS_DEVISR_PEP_7_Pos
DECL|USBHS_DEVISR_PEP_7|macro|USBHS_DEVISR_PEP_7
DECL|USBHS_DEVISR_PEP_8_Msk|macro|USBHS_DEVISR_PEP_8_Msk
DECL|USBHS_DEVISR_PEP_8_Pos|macro|USBHS_DEVISR_PEP_8_Pos
DECL|USBHS_DEVISR_PEP_8|macro|USBHS_DEVISR_PEP_8
DECL|USBHS_DEVISR_PEP_9_Msk|macro|USBHS_DEVISR_PEP_9_Msk
DECL|USBHS_DEVISR_PEP_9_Pos|macro|USBHS_DEVISR_PEP_9_Pos
DECL|USBHS_DEVISR_PEP_9|macro|USBHS_DEVISR_PEP_9
DECL|USBHS_DEVISR_PEP__Msk|macro|USBHS_DEVISR_PEP__Msk
DECL|USBHS_DEVISR_PEP__Pos|macro|USBHS_DEVISR_PEP__Pos
DECL|USBHS_DEVISR_PEP_|macro|USBHS_DEVISR_PEP_
DECL|USBHS_DEVISR_SOF_Msk|macro|USBHS_DEVISR_SOF_Msk
DECL|USBHS_DEVISR_SOF_Pos|macro|USBHS_DEVISR_SOF_Pos
DECL|USBHS_DEVISR_SOF|macro|USBHS_DEVISR_SOF
DECL|USBHS_DEVISR_SUSP_Msk|macro|USBHS_DEVISR_SUSP_Msk
DECL|USBHS_DEVISR_SUSP_Pos|macro|USBHS_DEVISR_SUSP_Pos
DECL|USBHS_DEVISR_SUSP|macro|USBHS_DEVISR_SUSP
DECL|USBHS_DEVISR_Type|typedef|} USBHS_DEVISR_Type;
DECL|USBHS_DEVISR_UPRSM_Msk|macro|USBHS_DEVISR_UPRSM_Msk
DECL|USBHS_DEVISR_UPRSM_Pos|macro|USBHS_DEVISR_UPRSM_Pos
DECL|USBHS_DEVISR_UPRSM|macro|USBHS_DEVISR_UPRSM
DECL|USBHS_DEVISR_WAKEUP_Msk|macro|USBHS_DEVISR_WAKEUP_Msk
DECL|USBHS_DEVISR_WAKEUP_Pos|macro|USBHS_DEVISR_WAKEUP_Pos
DECL|USBHS_DEVISR_WAKEUP|macro|USBHS_DEVISR_WAKEUP
DECL|USBHS_DEVISR|member|__I USBHS_DEVISR_Type USBHS_DEVISR; /**< Offset: 0x04 (R/ 32) Device Global Interrupt Status Register */
DECL|USBHS_DEVISR|member|__I uint32_t USBHS_DEVISR; /**< (USBHS Offset: 0x04) Device Global Interrupt Status Register */
DECL|USBHS_HSTADDR1_HSTADDRP0_Msk|macro|USBHS_HSTADDR1_HSTADDRP0_Msk
DECL|USBHS_HSTADDR1_HSTADDRP0_Pos|macro|USBHS_HSTADDR1_HSTADDRP0_Pos
DECL|USBHS_HSTADDR1_HSTADDRP0|macro|USBHS_HSTADDR1_HSTADDRP0
DECL|USBHS_HSTADDR1_HSTADDRP1_Msk|macro|USBHS_HSTADDR1_HSTADDRP1_Msk
DECL|USBHS_HSTADDR1_HSTADDRP1_Pos|macro|USBHS_HSTADDR1_HSTADDRP1_Pos
DECL|USBHS_HSTADDR1_HSTADDRP1|macro|USBHS_HSTADDR1_HSTADDRP1
DECL|USBHS_HSTADDR1_HSTADDRP2_Msk|macro|USBHS_HSTADDR1_HSTADDRP2_Msk
DECL|USBHS_HSTADDR1_HSTADDRP2_Pos|macro|USBHS_HSTADDR1_HSTADDRP2_Pos
DECL|USBHS_HSTADDR1_HSTADDRP2|macro|USBHS_HSTADDR1_HSTADDRP2
DECL|USBHS_HSTADDR1_HSTADDRP3_Msk|macro|USBHS_HSTADDR1_HSTADDRP3_Msk
DECL|USBHS_HSTADDR1_HSTADDRP3_Pos|macro|USBHS_HSTADDR1_HSTADDRP3_Pos
DECL|USBHS_HSTADDR1_HSTADDRP3|macro|USBHS_HSTADDR1_HSTADDRP3
DECL|USBHS_HSTADDR1_MASK|macro|USBHS_HSTADDR1_MASK
DECL|USBHS_HSTADDR1_Msk|macro|USBHS_HSTADDR1_Msk
DECL|USBHS_HSTADDR1_OFFSET|macro|USBHS_HSTADDR1_OFFSET
DECL|USBHS_HSTADDR1_Type|typedef|} USBHS_HSTADDR1_Type;
DECL|USBHS_HSTADDR1|member|__IO USBHS_HSTADDR1_Type USBHS_HSTADDR1; /**< Offset: 0x424 (R/W 32) Host Address 1 Register */
DECL|USBHS_HSTADDR1|member|__IO uint32_t USBHS_HSTADDR1; /**< (USBHS Offset: 0x424) Host Address 1 Register */
DECL|USBHS_HSTADDR2_HSTADDRP4_Msk|macro|USBHS_HSTADDR2_HSTADDRP4_Msk
DECL|USBHS_HSTADDR2_HSTADDRP4_Pos|macro|USBHS_HSTADDR2_HSTADDRP4_Pos
DECL|USBHS_HSTADDR2_HSTADDRP4|macro|USBHS_HSTADDR2_HSTADDRP4
DECL|USBHS_HSTADDR2_HSTADDRP5_Msk|macro|USBHS_HSTADDR2_HSTADDRP5_Msk
DECL|USBHS_HSTADDR2_HSTADDRP5_Pos|macro|USBHS_HSTADDR2_HSTADDRP5_Pos
DECL|USBHS_HSTADDR2_HSTADDRP5|macro|USBHS_HSTADDR2_HSTADDRP5
DECL|USBHS_HSTADDR2_HSTADDRP6_Msk|macro|USBHS_HSTADDR2_HSTADDRP6_Msk
DECL|USBHS_HSTADDR2_HSTADDRP6_Pos|macro|USBHS_HSTADDR2_HSTADDRP6_Pos
DECL|USBHS_HSTADDR2_HSTADDRP6|macro|USBHS_HSTADDR2_HSTADDRP6
DECL|USBHS_HSTADDR2_HSTADDRP7_Msk|macro|USBHS_HSTADDR2_HSTADDRP7_Msk
DECL|USBHS_HSTADDR2_HSTADDRP7_Pos|macro|USBHS_HSTADDR2_HSTADDRP7_Pos
DECL|USBHS_HSTADDR2_HSTADDRP7|macro|USBHS_HSTADDR2_HSTADDRP7
DECL|USBHS_HSTADDR2_MASK|macro|USBHS_HSTADDR2_MASK
DECL|USBHS_HSTADDR2_Msk|macro|USBHS_HSTADDR2_Msk
DECL|USBHS_HSTADDR2_OFFSET|macro|USBHS_HSTADDR2_OFFSET
DECL|USBHS_HSTADDR2_Type|typedef|} USBHS_HSTADDR2_Type;
DECL|USBHS_HSTADDR2|member|__IO USBHS_HSTADDR2_Type USBHS_HSTADDR2; /**< Offset: 0x428 (R/W 32) Host Address 2 Register */
DECL|USBHS_HSTADDR2|member|__IO uint32_t USBHS_HSTADDR2; /**< (USBHS Offset: 0x428) Host Address 2 Register */
DECL|USBHS_HSTADDR3_HSTADDRP8_Msk|macro|USBHS_HSTADDR3_HSTADDRP8_Msk
DECL|USBHS_HSTADDR3_HSTADDRP8_Pos|macro|USBHS_HSTADDR3_HSTADDRP8_Pos
DECL|USBHS_HSTADDR3_HSTADDRP8|macro|USBHS_HSTADDR3_HSTADDRP8
DECL|USBHS_HSTADDR3_HSTADDRP9_Msk|macro|USBHS_HSTADDR3_HSTADDRP9_Msk
DECL|USBHS_HSTADDR3_HSTADDRP9_Pos|macro|USBHS_HSTADDR3_HSTADDRP9_Pos
DECL|USBHS_HSTADDR3_HSTADDRP9|macro|USBHS_HSTADDR3_HSTADDRP9
DECL|USBHS_HSTADDR3_MASK|macro|USBHS_HSTADDR3_MASK
DECL|USBHS_HSTADDR3_Msk|macro|USBHS_HSTADDR3_Msk
DECL|USBHS_HSTADDR3_OFFSET|macro|USBHS_HSTADDR3_OFFSET
DECL|USBHS_HSTADDR3_Type|typedef|} USBHS_HSTADDR3_Type;
DECL|USBHS_HSTADDR3|member|__IO USBHS_HSTADDR3_Type USBHS_HSTADDR3; /**< Offset: 0x42C (R/W 32) Host Address 3 Register */
DECL|USBHS_HSTADDR3|member|__IO uint32_t USBHS_HSTADDR3; /**< (USBHS Offset: 0x42C) Host Address 3 Register */
DECL|USBHS_HSTCTRL_MASK|macro|USBHS_HSTCTRL_MASK
DECL|USBHS_HSTCTRL_Msk|macro|USBHS_HSTCTRL_Msk
DECL|USBHS_HSTCTRL_OFFSET|macro|USBHS_HSTCTRL_OFFSET
DECL|USBHS_HSTCTRL_RESET_Msk|macro|USBHS_HSTCTRL_RESET_Msk
DECL|USBHS_HSTCTRL_RESET_Pos|macro|USBHS_HSTCTRL_RESET_Pos
DECL|USBHS_HSTCTRL_RESET|macro|USBHS_HSTCTRL_RESET
DECL|USBHS_HSTCTRL_RESUME_Msk|macro|USBHS_HSTCTRL_RESUME_Msk
DECL|USBHS_HSTCTRL_RESUME_Pos|macro|USBHS_HSTCTRL_RESUME_Pos
DECL|USBHS_HSTCTRL_RESUME|macro|USBHS_HSTCTRL_RESUME
DECL|USBHS_HSTCTRL_SOFE_Msk|macro|USBHS_HSTCTRL_SOFE_Msk
DECL|USBHS_HSTCTRL_SOFE_Pos|macro|USBHS_HSTCTRL_SOFE_Pos
DECL|USBHS_HSTCTRL_SOFE|macro|USBHS_HSTCTRL_SOFE
DECL|USBHS_HSTCTRL_SPDCONF_LOW_POWER_Val|macro|USBHS_HSTCTRL_SPDCONF_LOW_POWER_Val
DECL|USBHS_HSTCTRL_SPDCONF_LOW_POWER|macro|USBHS_HSTCTRL_SPDCONF_LOW_POWER
DECL|USBHS_HSTCTRL_SPDCONF_Msk|macro|USBHS_HSTCTRL_SPDCONF_Msk
DECL|USBHS_HSTCTRL_SPDCONF_NORMAL_Val|macro|USBHS_HSTCTRL_SPDCONF_NORMAL_Val
DECL|USBHS_HSTCTRL_SPDCONF_NORMAL|macro|USBHS_HSTCTRL_SPDCONF_NORMAL
DECL|USBHS_HSTCTRL_SPDCONF_Pos|macro|USBHS_HSTCTRL_SPDCONF_Pos
DECL|USBHS_HSTCTRL_SPDCONF|macro|USBHS_HSTCTRL_SPDCONF
DECL|USBHS_HSTCTRL_Type|typedef|} USBHS_HSTCTRL_Type;
DECL|USBHS_HSTCTRL|member|__IO USBHS_HSTCTRL_Type USBHS_HSTCTRL; /**< Offset: 0x400 (R/W 32) Host General Control Register */
DECL|USBHS_HSTCTRL|member|__IO uint32_t USBHS_HSTCTRL; /**< (USBHS Offset: 0x400) Host General Control Register */
DECL|USBHS_HSTDMAADDRESS_BUFF_ADD_Msk|macro|USBHS_HSTDMAADDRESS_BUFF_ADD_Msk
DECL|USBHS_HSTDMAADDRESS_BUFF_ADD_Pos|macro|USBHS_HSTDMAADDRESS_BUFF_ADD_Pos
DECL|USBHS_HSTDMAADDRESS_BUFF_ADD|macro|USBHS_HSTDMAADDRESS_BUFF_ADD
DECL|USBHS_HSTDMAADDRESS_MASK|macro|USBHS_HSTDMAADDRESS_MASK
DECL|USBHS_HSTDMAADDRESS_Msk|macro|USBHS_HSTDMAADDRESS_Msk
DECL|USBHS_HSTDMAADDRESS_OFFSET|macro|USBHS_HSTDMAADDRESS_OFFSET
DECL|USBHS_HSTDMAADDRESS_Type|typedef|} USBHS_HSTDMAADDRESS_Type;
DECL|USBHS_HSTDMAADDRESS|member|__IO USBHS_HSTDMAADDRESS_Type USBHS_HSTDMAADDRESS; /**< Offset: 0x04 (R/W 32) Host DMA Channel Address Register (n = 1) */
DECL|USBHS_HSTDMAADDRESS|member|__IO uint32_t USBHS_HSTDMAADDRESS; /**< (USBHS_HSTDMA Offset: 0x04) Host DMA Channel Address Register (n = 1) */
DECL|USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk|macro|USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk
DECL|USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos|macro|USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos
DECL|USBHS_HSTDMACONTROL_BUFF_LENGTH|macro|USBHS_HSTDMACONTROL_BUFF_LENGTH
DECL|USBHS_HSTDMACONTROL_BURST_LCK_Msk|macro|USBHS_HSTDMACONTROL_BURST_LCK_Msk
DECL|USBHS_HSTDMACONTROL_BURST_LCK_Pos|macro|USBHS_HSTDMACONTROL_BURST_LCK_Pos
DECL|USBHS_HSTDMACONTROL_BURST_LCK|macro|USBHS_HSTDMACONTROL_BURST_LCK
DECL|USBHS_HSTDMACONTROL_CHANN_ENB_Msk|macro|USBHS_HSTDMACONTROL_CHANN_ENB_Msk
DECL|USBHS_HSTDMACONTROL_CHANN_ENB_Pos|macro|USBHS_HSTDMACONTROL_CHANN_ENB_Pos
DECL|USBHS_HSTDMACONTROL_CHANN_ENB|macro|USBHS_HSTDMACONTROL_CHANN_ENB
DECL|USBHS_HSTDMACONTROL_DESC_LD_IT_Msk|macro|USBHS_HSTDMACONTROL_DESC_LD_IT_Msk
DECL|USBHS_HSTDMACONTROL_DESC_LD_IT_Pos|macro|USBHS_HSTDMACONTROL_DESC_LD_IT_Pos
DECL|USBHS_HSTDMACONTROL_DESC_LD_IT|macro|USBHS_HSTDMACONTROL_DESC_LD_IT
DECL|USBHS_HSTDMACONTROL_END_BUFFIT_Msk|macro|USBHS_HSTDMACONTROL_END_BUFFIT_Msk
DECL|USBHS_HSTDMACONTROL_END_BUFFIT_Pos|macro|USBHS_HSTDMACONTROL_END_BUFFIT_Pos
DECL|USBHS_HSTDMACONTROL_END_BUFFIT|macro|USBHS_HSTDMACONTROL_END_BUFFIT
DECL|USBHS_HSTDMACONTROL_END_B_EN_Msk|macro|USBHS_HSTDMACONTROL_END_B_EN_Msk
DECL|USBHS_HSTDMACONTROL_END_B_EN_Pos|macro|USBHS_HSTDMACONTROL_END_B_EN_Pos
DECL|USBHS_HSTDMACONTROL_END_B_EN|macro|USBHS_HSTDMACONTROL_END_B_EN
DECL|USBHS_HSTDMACONTROL_END_TR_EN_Msk|macro|USBHS_HSTDMACONTROL_END_TR_EN_Msk
DECL|USBHS_HSTDMACONTROL_END_TR_EN_Pos|macro|USBHS_HSTDMACONTROL_END_TR_EN_Pos
DECL|USBHS_HSTDMACONTROL_END_TR_EN|macro|USBHS_HSTDMACONTROL_END_TR_EN
DECL|USBHS_HSTDMACONTROL_END_TR_IT_Msk|macro|USBHS_HSTDMACONTROL_END_TR_IT_Msk
DECL|USBHS_HSTDMACONTROL_END_TR_IT_Pos|macro|USBHS_HSTDMACONTROL_END_TR_IT_Pos
DECL|USBHS_HSTDMACONTROL_END_TR_IT|macro|USBHS_HSTDMACONTROL_END_TR_IT
DECL|USBHS_HSTDMACONTROL_LDNXT_DSC_Msk|macro|USBHS_HSTDMACONTROL_LDNXT_DSC_Msk
DECL|USBHS_HSTDMACONTROL_LDNXT_DSC_Pos|macro|USBHS_HSTDMACONTROL_LDNXT_DSC_Pos
DECL|USBHS_HSTDMACONTROL_LDNXT_DSC|macro|USBHS_HSTDMACONTROL_LDNXT_DSC
DECL|USBHS_HSTDMACONTROL_MASK|macro|USBHS_HSTDMACONTROL_MASK
DECL|USBHS_HSTDMACONTROL_Msk|macro|USBHS_HSTDMACONTROL_Msk
DECL|USBHS_HSTDMACONTROL_OFFSET|macro|USBHS_HSTDMACONTROL_OFFSET
DECL|USBHS_HSTDMACONTROL_Type|typedef|} USBHS_HSTDMACONTROL_Type;
DECL|USBHS_HSTDMACONTROL|member|__IO USBHS_HSTDMACONTROL_Type USBHS_HSTDMACONTROL; /**< Offset: 0x08 (R/W 32) Host DMA Channel Control Register (n = 1) */
DECL|USBHS_HSTDMACONTROL|member|__IO uint32_t USBHS_HSTDMACONTROL; /**< (USBHS_HSTDMA Offset: 0x08) Host DMA Channel Control Register (n = 1) */
DECL|USBHS_HSTDMANXTDSC_MASK|macro|USBHS_HSTDMANXTDSC_MASK
DECL|USBHS_HSTDMANXTDSC_Msk|macro|USBHS_HSTDMANXTDSC_Msk
DECL|USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk|macro|USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk
DECL|USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos|macro|USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos
DECL|USBHS_HSTDMANXTDSC_NXT_DSC_ADD|macro|USBHS_HSTDMANXTDSC_NXT_DSC_ADD
DECL|USBHS_HSTDMANXTDSC_OFFSET|macro|USBHS_HSTDMANXTDSC_OFFSET
DECL|USBHS_HSTDMANXTDSC_Type|typedef|} USBHS_HSTDMANXTDSC_Type;
DECL|USBHS_HSTDMANXTDSC|member|__IO USBHS_HSTDMANXTDSC_Type USBHS_HSTDMANXTDSC; /**< Offset: 0x00 (R/W 32) Host DMA Channel Next Descriptor Address Register (n = 1) */
DECL|USBHS_HSTDMANXTDSC|member|__IO uint32_t USBHS_HSTDMANXTDSC; /**< (USBHS_HSTDMA Offset: 0x00) Host DMA Channel Next Descriptor Address Register (n = 1) */
DECL|USBHS_HSTDMASTATUS_BUFF_COUNT_Msk|macro|USBHS_HSTDMASTATUS_BUFF_COUNT_Msk
DECL|USBHS_HSTDMASTATUS_BUFF_COUNT_Pos|macro|USBHS_HSTDMASTATUS_BUFF_COUNT_Pos
DECL|USBHS_HSTDMASTATUS_BUFF_COUNT|macro|USBHS_HSTDMASTATUS_BUFF_COUNT
DECL|USBHS_HSTDMASTATUS_CHANN_ACT_Msk|macro|USBHS_HSTDMASTATUS_CHANN_ACT_Msk
DECL|USBHS_HSTDMASTATUS_CHANN_ACT_Pos|macro|USBHS_HSTDMASTATUS_CHANN_ACT_Pos
DECL|USBHS_HSTDMASTATUS_CHANN_ACT|macro|USBHS_HSTDMASTATUS_CHANN_ACT
DECL|USBHS_HSTDMASTATUS_CHANN_ENB_Msk|macro|USBHS_HSTDMASTATUS_CHANN_ENB_Msk
DECL|USBHS_HSTDMASTATUS_CHANN_ENB_Pos|macro|USBHS_HSTDMASTATUS_CHANN_ENB_Pos
DECL|USBHS_HSTDMASTATUS_CHANN_ENB|macro|USBHS_HSTDMASTATUS_CHANN_ENB
DECL|USBHS_HSTDMASTATUS_DESC_LDST_Msk|macro|USBHS_HSTDMASTATUS_DESC_LDST_Msk
DECL|USBHS_HSTDMASTATUS_DESC_LDST_Pos|macro|USBHS_HSTDMASTATUS_DESC_LDST_Pos
DECL|USBHS_HSTDMASTATUS_DESC_LDST|macro|USBHS_HSTDMASTATUS_DESC_LDST
DECL|USBHS_HSTDMASTATUS_END_BF_ST_Msk|macro|USBHS_HSTDMASTATUS_END_BF_ST_Msk
DECL|USBHS_HSTDMASTATUS_END_BF_ST_Pos|macro|USBHS_HSTDMASTATUS_END_BF_ST_Pos
DECL|USBHS_HSTDMASTATUS_END_BF_ST|macro|USBHS_HSTDMASTATUS_END_BF_ST
DECL|USBHS_HSTDMASTATUS_END_TR_ST_Msk|macro|USBHS_HSTDMASTATUS_END_TR_ST_Msk
DECL|USBHS_HSTDMASTATUS_END_TR_ST_Pos|macro|USBHS_HSTDMASTATUS_END_TR_ST_Pos
DECL|USBHS_HSTDMASTATUS_END_TR_ST|macro|USBHS_HSTDMASTATUS_END_TR_ST
DECL|USBHS_HSTDMASTATUS_MASK|macro|USBHS_HSTDMASTATUS_MASK
DECL|USBHS_HSTDMASTATUS_Msk|macro|USBHS_HSTDMASTATUS_Msk
DECL|USBHS_HSTDMASTATUS_OFFSET|macro|USBHS_HSTDMASTATUS_OFFSET
DECL|USBHS_HSTDMASTATUS_Type|typedef|} USBHS_HSTDMASTATUS_Type;
DECL|USBHS_HSTDMASTATUS|member|__IO USBHS_HSTDMASTATUS_Type USBHS_HSTDMASTATUS; /**< Offset: 0x0C (R/W 32) Host DMA Channel Status Register (n = 1) */
DECL|USBHS_HSTDMASTATUS|member|__IO uint32_t USBHS_HSTDMASTATUS; /**< (USBHS_HSTDMA Offset: 0x0C) Host DMA Channel Status Register (n = 1) */
DECL|USBHS_HSTDMA|member|UsbhsHstdma USBHS_HSTDMA[7]; /**< Offset: 0x710 Host DMA Channel Next Descriptor Address Register (n = 1) */
DECL|USBHS_HSTDMA|member|UsbhsHstdma USBHS_HSTDMA[USBHSHSTDMA_NUMBER]; /**< Offset: 0x710 Host DMA Channel Next Descriptor Address Register (n = 1) */
DECL|USBHS_HSTFNUM_FLENHIGH_Msk|macro|USBHS_HSTFNUM_FLENHIGH_Msk
DECL|USBHS_HSTFNUM_FLENHIGH_Pos|macro|USBHS_HSTFNUM_FLENHIGH_Pos
DECL|USBHS_HSTFNUM_FLENHIGH|macro|USBHS_HSTFNUM_FLENHIGH
DECL|USBHS_HSTFNUM_FNUM_Msk|macro|USBHS_HSTFNUM_FNUM_Msk
DECL|USBHS_HSTFNUM_FNUM_Pos|macro|USBHS_HSTFNUM_FNUM_Pos
DECL|USBHS_HSTFNUM_FNUM|macro|USBHS_HSTFNUM_FNUM
DECL|USBHS_HSTFNUM_MASK|macro|USBHS_HSTFNUM_MASK
DECL|USBHS_HSTFNUM_MFNUM_Msk|macro|USBHS_HSTFNUM_MFNUM_Msk
DECL|USBHS_HSTFNUM_MFNUM_Pos|macro|USBHS_HSTFNUM_MFNUM_Pos
DECL|USBHS_HSTFNUM_MFNUM|macro|USBHS_HSTFNUM_MFNUM
DECL|USBHS_HSTFNUM_Msk|macro|USBHS_HSTFNUM_Msk
DECL|USBHS_HSTFNUM_OFFSET|macro|USBHS_HSTFNUM_OFFSET
DECL|USBHS_HSTFNUM_Type|typedef|} USBHS_HSTFNUM_Type;
DECL|USBHS_HSTFNUM|member|__IO USBHS_HSTFNUM_Type USBHS_HSTFNUM; /**< Offset: 0x420 (R/W 32) Host Frame Number Register */
DECL|USBHS_HSTFNUM|member|__IO uint32_t USBHS_HSTFNUM; /**< (USBHS Offset: 0x420) Host Frame Number Register */
DECL|USBHS_HSTICR_DCONNIC_Msk|macro|USBHS_HSTICR_DCONNIC_Msk
DECL|USBHS_HSTICR_DCONNIC_Pos|macro|USBHS_HSTICR_DCONNIC_Pos
DECL|USBHS_HSTICR_DCONNIC|macro|USBHS_HSTICR_DCONNIC
DECL|USBHS_HSTICR_DDISCIC_Msk|macro|USBHS_HSTICR_DDISCIC_Msk
DECL|USBHS_HSTICR_DDISCIC_Pos|macro|USBHS_HSTICR_DDISCIC_Pos
DECL|USBHS_HSTICR_DDISCIC|macro|USBHS_HSTICR_DDISCIC
DECL|USBHS_HSTICR_HSOFIC_Msk|macro|USBHS_HSTICR_HSOFIC_Msk
DECL|USBHS_HSTICR_HSOFIC_Pos|macro|USBHS_HSTICR_HSOFIC_Pos
DECL|USBHS_HSTICR_HSOFIC|macro|USBHS_HSTICR_HSOFIC
DECL|USBHS_HSTICR_HWUPIC_Msk|macro|USBHS_HSTICR_HWUPIC_Msk
DECL|USBHS_HSTICR_HWUPIC_Pos|macro|USBHS_HSTICR_HWUPIC_Pos
DECL|USBHS_HSTICR_HWUPIC|macro|USBHS_HSTICR_HWUPIC
DECL|USBHS_HSTICR_MASK|macro|USBHS_HSTICR_MASK
DECL|USBHS_HSTICR_Msk|macro|USBHS_HSTICR_Msk
DECL|USBHS_HSTICR_OFFSET|macro|USBHS_HSTICR_OFFSET
DECL|USBHS_HSTICR_RSMEDIC_Msk|macro|USBHS_HSTICR_RSMEDIC_Msk
DECL|USBHS_HSTICR_RSMEDIC_Pos|macro|USBHS_HSTICR_RSMEDIC_Pos
DECL|USBHS_HSTICR_RSMEDIC|macro|USBHS_HSTICR_RSMEDIC
DECL|USBHS_HSTICR_RSTIC_Msk|macro|USBHS_HSTICR_RSTIC_Msk
DECL|USBHS_HSTICR_RSTIC_Pos|macro|USBHS_HSTICR_RSTIC_Pos
DECL|USBHS_HSTICR_RSTIC|macro|USBHS_HSTICR_RSTIC
DECL|USBHS_HSTICR_RXRSMIC_Msk|macro|USBHS_HSTICR_RXRSMIC_Msk
DECL|USBHS_HSTICR_RXRSMIC_Pos|macro|USBHS_HSTICR_RXRSMIC_Pos
DECL|USBHS_HSTICR_RXRSMIC|macro|USBHS_HSTICR_RXRSMIC
DECL|USBHS_HSTICR_Type|typedef|} USBHS_HSTICR_Type;
DECL|USBHS_HSTICR|member|__O USBHS_HSTICR_Type USBHS_HSTICR; /**< Offset: 0x408 ( /W 32) Host Global Interrupt Clear Register */
DECL|USBHS_HSTICR|member|__O uint32_t USBHS_HSTICR; /**< (USBHS Offset: 0x408) Host Global Interrupt Clear Register */
DECL|USBHS_HSTIDR_DCONNIEC_Msk|macro|USBHS_HSTIDR_DCONNIEC_Msk
DECL|USBHS_HSTIDR_DCONNIEC_Pos|macro|USBHS_HSTIDR_DCONNIEC_Pos
DECL|USBHS_HSTIDR_DCONNIEC|macro|USBHS_HSTIDR_DCONNIEC
DECL|USBHS_HSTIDR_DDISCIEC_Msk|macro|USBHS_HSTIDR_DDISCIEC_Msk
DECL|USBHS_HSTIDR_DDISCIEC_Pos|macro|USBHS_HSTIDR_DDISCIEC_Pos
DECL|USBHS_HSTIDR_DDISCIEC|macro|USBHS_HSTIDR_DDISCIEC
DECL|USBHS_HSTIDR_DMA_1_Msk|macro|USBHS_HSTIDR_DMA_1_Msk
DECL|USBHS_HSTIDR_DMA_1_Pos|macro|USBHS_HSTIDR_DMA_1_Pos
DECL|USBHS_HSTIDR_DMA_1|macro|USBHS_HSTIDR_DMA_1
DECL|USBHS_HSTIDR_DMA_2_Msk|macro|USBHS_HSTIDR_DMA_2_Msk
DECL|USBHS_HSTIDR_DMA_2_Pos|macro|USBHS_HSTIDR_DMA_2_Pos
DECL|USBHS_HSTIDR_DMA_2|macro|USBHS_HSTIDR_DMA_2
DECL|USBHS_HSTIDR_DMA_3_Msk|macro|USBHS_HSTIDR_DMA_3_Msk
DECL|USBHS_HSTIDR_DMA_3_Pos|macro|USBHS_HSTIDR_DMA_3_Pos
DECL|USBHS_HSTIDR_DMA_3|macro|USBHS_HSTIDR_DMA_3
DECL|USBHS_HSTIDR_DMA_4_Msk|macro|USBHS_HSTIDR_DMA_4_Msk
DECL|USBHS_HSTIDR_DMA_4_Pos|macro|USBHS_HSTIDR_DMA_4_Pos
DECL|USBHS_HSTIDR_DMA_4|macro|USBHS_HSTIDR_DMA_4
DECL|USBHS_HSTIDR_DMA_5_Msk|macro|USBHS_HSTIDR_DMA_5_Msk
DECL|USBHS_HSTIDR_DMA_5_Pos|macro|USBHS_HSTIDR_DMA_5_Pos
DECL|USBHS_HSTIDR_DMA_5|macro|USBHS_HSTIDR_DMA_5
DECL|USBHS_HSTIDR_DMA_6_Msk|macro|USBHS_HSTIDR_DMA_6_Msk
DECL|USBHS_HSTIDR_DMA_6_Pos|macro|USBHS_HSTIDR_DMA_6_Pos
DECL|USBHS_HSTIDR_DMA_6|macro|USBHS_HSTIDR_DMA_6
DECL|USBHS_HSTIDR_DMA_7_Msk|macro|USBHS_HSTIDR_DMA_7_Msk
DECL|USBHS_HSTIDR_DMA_7_Pos|macro|USBHS_HSTIDR_DMA_7_Pos
DECL|USBHS_HSTIDR_DMA_7|macro|USBHS_HSTIDR_DMA_7
DECL|USBHS_HSTIDR_DMA__Msk|macro|USBHS_HSTIDR_DMA__Msk
DECL|USBHS_HSTIDR_DMA__Pos|macro|USBHS_HSTIDR_DMA__Pos
DECL|USBHS_HSTIDR_DMA_|macro|USBHS_HSTIDR_DMA_
DECL|USBHS_HSTIDR_HSOFIEC_Msk|macro|USBHS_HSTIDR_HSOFIEC_Msk
DECL|USBHS_HSTIDR_HSOFIEC_Pos|macro|USBHS_HSTIDR_HSOFIEC_Pos
DECL|USBHS_HSTIDR_HSOFIEC|macro|USBHS_HSTIDR_HSOFIEC
DECL|USBHS_HSTIDR_HWUPIEC_Msk|macro|USBHS_HSTIDR_HWUPIEC_Msk
DECL|USBHS_HSTIDR_HWUPIEC_Pos|macro|USBHS_HSTIDR_HWUPIEC_Pos
DECL|USBHS_HSTIDR_HWUPIEC|macro|USBHS_HSTIDR_HWUPIEC
DECL|USBHS_HSTIDR_MASK|macro|USBHS_HSTIDR_MASK
DECL|USBHS_HSTIDR_Msk|macro|USBHS_HSTIDR_Msk
DECL|USBHS_HSTIDR_OFFSET|macro|USBHS_HSTIDR_OFFSET
DECL|USBHS_HSTIDR_PEP_0_Msk|macro|USBHS_HSTIDR_PEP_0_Msk
DECL|USBHS_HSTIDR_PEP_0_Pos|macro|USBHS_HSTIDR_PEP_0_Pos
DECL|USBHS_HSTIDR_PEP_0|macro|USBHS_HSTIDR_PEP_0
DECL|USBHS_HSTIDR_PEP_10_Msk|macro|USBHS_HSTIDR_PEP_10_Msk
DECL|USBHS_HSTIDR_PEP_10_Pos|macro|USBHS_HSTIDR_PEP_10_Pos
DECL|USBHS_HSTIDR_PEP_10|macro|USBHS_HSTIDR_PEP_10
DECL|USBHS_HSTIDR_PEP_11_Msk|macro|USBHS_HSTIDR_PEP_11_Msk
DECL|USBHS_HSTIDR_PEP_11_Pos|macro|USBHS_HSTIDR_PEP_11_Pos
DECL|USBHS_HSTIDR_PEP_11|macro|USBHS_HSTIDR_PEP_11
DECL|USBHS_HSTIDR_PEP_1_Msk|macro|USBHS_HSTIDR_PEP_1_Msk
DECL|USBHS_HSTIDR_PEP_1_Pos|macro|USBHS_HSTIDR_PEP_1_Pos
DECL|USBHS_HSTIDR_PEP_1|macro|USBHS_HSTIDR_PEP_1
DECL|USBHS_HSTIDR_PEP_2_Msk|macro|USBHS_HSTIDR_PEP_2_Msk
DECL|USBHS_HSTIDR_PEP_2_Pos|macro|USBHS_HSTIDR_PEP_2_Pos
DECL|USBHS_HSTIDR_PEP_2|macro|USBHS_HSTIDR_PEP_2
DECL|USBHS_HSTIDR_PEP_3_Msk|macro|USBHS_HSTIDR_PEP_3_Msk
DECL|USBHS_HSTIDR_PEP_3_Pos|macro|USBHS_HSTIDR_PEP_3_Pos
DECL|USBHS_HSTIDR_PEP_3|macro|USBHS_HSTIDR_PEP_3
DECL|USBHS_HSTIDR_PEP_4_Msk|macro|USBHS_HSTIDR_PEP_4_Msk
DECL|USBHS_HSTIDR_PEP_4_Pos|macro|USBHS_HSTIDR_PEP_4_Pos
DECL|USBHS_HSTIDR_PEP_4|macro|USBHS_HSTIDR_PEP_4
DECL|USBHS_HSTIDR_PEP_5_Msk|macro|USBHS_HSTIDR_PEP_5_Msk
DECL|USBHS_HSTIDR_PEP_5_Pos|macro|USBHS_HSTIDR_PEP_5_Pos
DECL|USBHS_HSTIDR_PEP_5|macro|USBHS_HSTIDR_PEP_5
DECL|USBHS_HSTIDR_PEP_6_Msk|macro|USBHS_HSTIDR_PEP_6_Msk
DECL|USBHS_HSTIDR_PEP_6_Pos|macro|USBHS_HSTIDR_PEP_6_Pos
DECL|USBHS_HSTIDR_PEP_6|macro|USBHS_HSTIDR_PEP_6
DECL|USBHS_HSTIDR_PEP_7_Msk|macro|USBHS_HSTIDR_PEP_7_Msk
DECL|USBHS_HSTIDR_PEP_7_Pos|macro|USBHS_HSTIDR_PEP_7_Pos
DECL|USBHS_HSTIDR_PEP_7|macro|USBHS_HSTIDR_PEP_7
DECL|USBHS_HSTIDR_PEP_8_Msk|macro|USBHS_HSTIDR_PEP_8_Msk
DECL|USBHS_HSTIDR_PEP_8_Pos|macro|USBHS_HSTIDR_PEP_8_Pos
DECL|USBHS_HSTIDR_PEP_8|macro|USBHS_HSTIDR_PEP_8
DECL|USBHS_HSTIDR_PEP_9_Msk|macro|USBHS_HSTIDR_PEP_9_Msk
DECL|USBHS_HSTIDR_PEP_9_Pos|macro|USBHS_HSTIDR_PEP_9_Pos
DECL|USBHS_HSTIDR_PEP_9|macro|USBHS_HSTIDR_PEP_9
DECL|USBHS_HSTIDR_PEP__Msk|macro|USBHS_HSTIDR_PEP__Msk
DECL|USBHS_HSTIDR_PEP__Pos|macro|USBHS_HSTIDR_PEP__Pos
DECL|USBHS_HSTIDR_PEP_|macro|USBHS_HSTIDR_PEP_
DECL|USBHS_HSTIDR_RSMEDIEC_Msk|macro|USBHS_HSTIDR_RSMEDIEC_Msk
DECL|USBHS_HSTIDR_RSMEDIEC_Pos|macro|USBHS_HSTIDR_RSMEDIEC_Pos
DECL|USBHS_HSTIDR_RSMEDIEC|macro|USBHS_HSTIDR_RSMEDIEC
DECL|USBHS_HSTIDR_RSTIEC_Msk|macro|USBHS_HSTIDR_RSTIEC_Msk
DECL|USBHS_HSTIDR_RSTIEC_Pos|macro|USBHS_HSTIDR_RSTIEC_Pos
DECL|USBHS_HSTIDR_RSTIEC|macro|USBHS_HSTIDR_RSTIEC
DECL|USBHS_HSTIDR_RXRSMIEC_Msk|macro|USBHS_HSTIDR_RXRSMIEC_Msk
DECL|USBHS_HSTIDR_RXRSMIEC_Pos|macro|USBHS_HSTIDR_RXRSMIEC_Pos
DECL|USBHS_HSTIDR_RXRSMIEC|macro|USBHS_HSTIDR_RXRSMIEC
DECL|USBHS_HSTIDR_Type|typedef|} USBHS_HSTIDR_Type;
DECL|USBHS_HSTIDR|member|__O USBHS_HSTIDR_Type USBHS_HSTIDR; /**< Offset: 0x414 ( /W 32) Host Global Interrupt Disable Register */
DECL|USBHS_HSTIDR|member|__O uint32_t USBHS_HSTIDR; /**< (USBHS Offset: 0x414) Host Global Interrupt Disable Register */
DECL|USBHS_HSTIER_DCONNIES_Msk|macro|USBHS_HSTIER_DCONNIES_Msk
DECL|USBHS_HSTIER_DCONNIES_Pos|macro|USBHS_HSTIER_DCONNIES_Pos
DECL|USBHS_HSTIER_DCONNIES|macro|USBHS_HSTIER_DCONNIES
DECL|USBHS_HSTIER_DDISCIES_Msk|macro|USBHS_HSTIER_DDISCIES_Msk
DECL|USBHS_HSTIER_DDISCIES_Pos|macro|USBHS_HSTIER_DDISCIES_Pos
DECL|USBHS_HSTIER_DDISCIES|macro|USBHS_HSTIER_DDISCIES
DECL|USBHS_HSTIER_DMA_1_Msk|macro|USBHS_HSTIER_DMA_1_Msk
DECL|USBHS_HSTIER_DMA_1_Pos|macro|USBHS_HSTIER_DMA_1_Pos
DECL|USBHS_HSTIER_DMA_1|macro|USBHS_HSTIER_DMA_1
DECL|USBHS_HSTIER_DMA_2_Msk|macro|USBHS_HSTIER_DMA_2_Msk
DECL|USBHS_HSTIER_DMA_2_Pos|macro|USBHS_HSTIER_DMA_2_Pos
DECL|USBHS_HSTIER_DMA_2|macro|USBHS_HSTIER_DMA_2
DECL|USBHS_HSTIER_DMA_3_Msk|macro|USBHS_HSTIER_DMA_3_Msk
DECL|USBHS_HSTIER_DMA_3_Pos|macro|USBHS_HSTIER_DMA_3_Pos
DECL|USBHS_HSTIER_DMA_3|macro|USBHS_HSTIER_DMA_3
DECL|USBHS_HSTIER_DMA_4_Msk|macro|USBHS_HSTIER_DMA_4_Msk
DECL|USBHS_HSTIER_DMA_4_Pos|macro|USBHS_HSTIER_DMA_4_Pos
DECL|USBHS_HSTIER_DMA_4|macro|USBHS_HSTIER_DMA_4
DECL|USBHS_HSTIER_DMA_5_Msk|macro|USBHS_HSTIER_DMA_5_Msk
DECL|USBHS_HSTIER_DMA_5_Pos|macro|USBHS_HSTIER_DMA_5_Pos
DECL|USBHS_HSTIER_DMA_5|macro|USBHS_HSTIER_DMA_5
DECL|USBHS_HSTIER_DMA_6_Msk|macro|USBHS_HSTIER_DMA_6_Msk
DECL|USBHS_HSTIER_DMA_6_Pos|macro|USBHS_HSTIER_DMA_6_Pos
DECL|USBHS_HSTIER_DMA_6|macro|USBHS_HSTIER_DMA_6
DECL|USBHS_HSTIER_DMA_7_Msk|macro|USBHS_HSTIER_DMA_7_Msk
DECL|USBHS_HSTIER_DMA_7_Pos|macro|USBHS_HSTIER_DMA_7_Pos
DECL|USBHS_HSTIER_DMA_7|macro|USBHS_HSTIER_DMA_7
DECL|USBHS_HSTIER_DMA__Msk|macro|USBHS_HSTIER_DMA__Msk
DECL|USBHS_HSTIER_DMA__Pos|macro|USBHS_HSTIER_DMA__Pos
DECL|USBHS_HSTIER_DMA_|macro|USBHS_HSTIER_DMA_
DECL|USBHS_HSTIER_HSOFIES_Msk|macro|USBHS_HSTIER_HSOFIES_Msk
DECL|USBHS_HSTIER_HSOFIES_Pos|macro|USBHS_HSTIER_HSOFIES_Pos
DECL|USBHS_HSTIER_HSOFIES|macro|USBHS_HSTIER_HSOFIES
DECL|USBHS_HSTIER_HWUPIES_Msk|macro|USBHS_HSTIER_HWUPIES_Msk
DECL|USBHS_HSTIER_HWUPIES_Pos|macro|USBHS_HSTIER_HWUPIES_Pos
DECL|USBHS_HSTIER_HWUPIES|macro|USBHS_HSTIER_HWUPIES
DECL|USBHS_HSTIER_MASK|macro|USBHS_HSTIER_MASK
DECL|USBHS_HSTIER_Msk|macro|USBHS_HSTIER_Msk
DECL|USBHS_HSTIER_OFFSET|macro|USBHS_HSTIER_OFFSET
DECL|USBHS_HSTIER_PEP_0_Msk|macro|USBHS_HSTIER_PEP_0_Msk
DECL|USBHS_HSTIER_PEP_0_Pos|macro|USBHS_HSTIER_PEP_0_Pos
DECL|USBHS_HSTIER_PEP_0|macro|USBHS_HSTIER_PEP_0
DECL|USBHS_HSTIER_PEP_10_Msk|macro|USBHS_HSTIER_PEP_10_Msk
DECL|USBHS_HSTIER_PEP_10_Pos|macro|USBHS_HSTIER_PEP_10_Pos
DECL|USBHS_HSTIER_PEP_10|macro|USBHS_HSTIER_PEP_10
DECL|USBHS_HSTIER_PEP_11_Msk|macro|USBHS_HSTIER_PEP_11_Msk
DECL|USBHS_HSTIER_PEP_11_Pos|macro|USBHS_HSTIER_PEP_11_Pos
DECL|USBHS_HSTIER_PEP_11|macro|USBHS_HSTIER_PEP_11
DECL|USBHS_HSTIER_PEP_1_Msk|macro|USBHS_HSTIER_PEP_1_Msk
DECL|USBHS_HSTIER_PEP_1_Pos|macro|USBHS_HSTIER_PEP_1_Pos
DECL|USBHS_HSTIER_PEP_1|macro|USBHS_HSTIER_PEP_1
DECL|USBHS_HSTIER_PEP_2_Msk|macro|USBHS_HSTIER_PEP_2_Msk
DECL|USBHS_HSTIER_PEP_2_Pos|macro|USBHS_HSTIER_PEP_2_Pos
DECL|USBHS_HSTIER_PEP_2|macro|USBHS_HSTIER_PEP_2
DECL|USBHS_HSTIER_PEP_3_Msk|macro|USBHS_HSTIER_PEP_3_Msk
DECL|USBHS_HSTIER_PEP_3_Pos|macro|USBHS_HSTIER_PEP_3_Pos
DECL|USBHS_HSTIER_PEP_3|macro|USBHS_HSTIER_PEP_3
DECL|USBHS_HSTIER_PEP_4_Msk|macro|USBHS_HSTIER_PEP_4_Msk
DECL|USBHS_HSTIER_PEP_4_Pos|macro|USBHS_HSTIER_PEP_4_Pos
DECL|USBHS_HSTIER_PEP_4|macro|USBHS_HSTIER_PEP_4
DECL|USBHS_HSTIER_PEP_5_Msk|macro|USBHS_HSTIER_PEP_5_Msk
DECL|USBHS_HSTIER_PEP_5_Pos|macro|USBHS_HSTIER_PEP_5_Pos
DECL|USBHS_HSTIER_PEP_5|macro|USBHS_HSTIER_PEP_5
DECL|USBHS_HSTIER_PEP_6_Msk|macro|USBHS_HSTIER_PEP_6_Msk
DECL|USBHS_HSTIER_PEP_6_Pos|macro|USBHS_HSTIER_PEP_6_Pos
DECL|USBHS_HSTIER_PEP_6|macro|USBHS_HSTIER_PEP_6
DECL|USBHS_HSTIER_PEP_7_Msk|macro|USBHS_HSTIER_PEP_7_Msk
DECL|USBHS_HSTIER_PEP_7_Pos|macro|USBHS_HSTIER_PEP_7_Pos
DECL|USBHS_HSTIER_PEP_7|macro|USBHS_HSTIER_PEP_7
DECL|USBHS_HSTIER_PEP_8_Msk|macro|USBHS_HSTIER_PEP_8_Msk
DECL|USBHS_HSTIER_PEP_8_Pos|macro|USBHS_HSTIER_PEP_8_Pos
DECL|USBHS_HSTIER_PEP_8|macro|USBHS_HSTIER_PEP_8
DECL|USBHS_HSTIER_PEP_9_Msk|macro|USBHS_HSTIER_PEP_9_Msk
DECL|USBHS_HSTIER_PEP_9_Pos|macro|USBHS_HSTIER_PEP_9_Pos
DECL|USBHS_HSTIER_PEP_9|macro|USBHS_HSTIER_PEP_9
DECL|USBHS_HSTIER_PEP__Msk|macro|USBHS_HSTIER_PEP__Msk
DECL|USBHS_HSTIER_PEP__Pos|macro|USBHS_HSTIER_PEP__Pos
DECL|USBHS_HSTIER_PEP_|macro|USBHS_HSTIER_PEP_
DECL|USBHS_HSTIER_RSMEDIES_Msk|macro|USBHS_HSTIER_RSMEDIES_Msk
DECL|USBHS_HSTIER_RSMEDIES_Pos|macro|USBHS_HSTIER_RSMEDIES_Pos
DECL|USBHS_HSTIER_RSMEDIES|macro|USBHS_HSTIER_RSMEDIES
DECL|USBHS_HSTIER_RSTIES_Msk|macro|USBHS_HSTIER_RSTIES_Msk
DECL|USBHS_HSTIER_RSTIES_Pos|macro|USBHS_HSTIER_RSTIES_Pos
DECL|USBHS_HSTIER_RSTIES|macro|USBHS_HSTIER_RSTIES
DECL|USBHS_HSTIER_RXRSMIES_Msk|macro|USBHS_HSTIER_RXRSMIES_Msk
DECL|USBHS_HSTIER_RXRSMIES_Pos|macro|USBHS_HSTIER_RXRSMIES_Pos
DECL|USBHS_HSTIER_RXRSMIES|macro|USBHS_HSTIER_RXRSMIES
DECL|USBHS_HSTIER_Type|typedef|} USBHS_HSTIER_Type;
DECL|USBHS_HSTIER|member|__O USBHS_HSTIER_Type USBHS_HSTIER; /**< Offset: 0x418 ( /W 32) Host Global Interrupt Enable Register */
DECL|USBHS_HSTIER|member|__O uint32_t USBHS_HSTIER; /**< (USBHS Offset: 0x418) Host Global Interrupt Enable Register */
DECL|USBHS_HSTIFR_DCONNIS_Msk|macro|USBHS_HSTIFR_DCONNIS_Msk
DECL|USBHS_HSTIFR_DCONNIS_Pos|macro|USBHS_HSTIFR_DCONNIS_Pos
DECL|USBHS_HSTIFR_DCONNIS|macro|USBHS_HSTIFR_DCONNIS
DECL|USBHS_HSTIFR_DDISCIS_Msk|macro|USBHS_HSTIFR_DDISCIS_Msk
DECL|USBHS_HSTIFR_DDISCIS_Pos|macro|USBHS_HSTIFR_DDISCIS_Pos
DECL|USBHS_HSTIFR_DDISCIS|macro|USBHS_HSTIFR_DDISCIS
DECL|USBHS_HSTIFR_DMA_1_Msk|macro|USBHS_HSTIFR_DMA_1_Msk
DECL|USBHS_HSTIFR_DMA_1_Pos|macro|USBHS_HSTIFR_DMA_1_Pos
DECL|USBHS_HSTIFR_DMA_1|macro|USBHS_HSTIFR_DMA_1
DECL|USBHS_HSTIFR_DMA_2_Msk|macro|USBHS_HSTIFR_DMA_2_Msk
DECL|USBHS_HSTIFR_DMA_2_Pos|macro|USBHS_HSTIFR_DMA_2_Pos
DECL|USBHS_HSTIFR_DMA_2|macro|USBHS_HSTIFR_DMA_2
DECL|USBHS_HSTIFR_DMA_3_Msk|macro|USBHS_HSTIFR_DMA_3_Msk
DECL|USBHS_HSTIFR_DMA_3_Pos|macro|USBHS_HSTIFR_DMA_3_Pos
DECL|USBHS_HSTIFR_DMA_3|macro|USBHS_HSTIFR_DMA_3
DECL|USBHS_HSTIFR_DMA_4_Msk|macro|USBHS_HSTIFR_DMA_4_Msk
DECL|USBHS_HSTIFR_DMA_4_Pos|macro|USBHS_HSTIFR_DMA_4_Pos
DECL|USBHS_HSTIFR_DMA_4|macro|USBHS_HSTIFR_DMA_4
DECL|USBHS_HSTIFR_DMA_5_Msk|macro|USBHS_HSTIFR_DMA_5_Msk
DECL|USBHS_HSTIFR_DMA_5_Pos|macro|USBHS_HSTIFR_DMA_5_Pos
DECL|USBHS_HSTIFR_DMA_5|macro|USBHS_HSTIFR_DMA_5
DECL|USBHS_HSTIFR_DMA_6_Msk|macro|USBHS_HSTIFR_DMA_6_Msk
DECL|USBHS_HSTIFR_DMA_6_Pos|macro|USBHS_HSTIFR_DMA_6_Pos
DECL|USBHS_HSTIFR_DMA_6|macro|USBHS_HSTIFR_DMA_6
DECL|USBHS_HSTIFR_DMA_7_Msk|macro|USBHS_HSTIFR_DMA_7_Msk
DECL|USBHS_HSTIFR_DMA_7_Pos|macro|USBHS_HSTIFR_DMA_7_Pos
DECL|USBHS_HSTIFR_DMA_7|macro|USBHS_HSTIFR_DMA_7
DECL|USBHS_HSTIFR_DMA__Msk|macro|USBHS_HSTIFR_DMA__Msk
DECL|USBHS_HSTIFR_DMA__Pos|macro|USBHS_HSTIFR_DMA__Pos
DECL|USBHS_HSTIFR_DMA_|macro|USBHS_HSTIFR_DMA_
DECL|USBHS_HSTIFR_HSOFIS_Msk|macro|USBHS_HSTIFR_HSOFIS_Msk
DECL|USBHS_HSTIFR_HSOFIS_Pos|macro|USBHS_HSTIFR_HSOFIS_Pos
DECL|USBHS_HSTIFR_HSOFIS|macro|USBHS_HSTIFR_HSOFIS
DECL|USBHS_HSTIFR_HWUPIS_Msk|macro|USBHS_HSTIFR_HWUPIS_Msk
DECL|USBHS_HSTIFR_HWUPIS_Pos|macro|USBHS_HSTIFR_HWUPIS_Pos
DECL|USBHS_HSTIFR_HWUPIS|macro|USBHS_HSTIFR_HWUPIS
DECL|USBHS_HSTIFR_MASK|macro|USBHS_HSTIFR_MASK
DECL|USBHS_HSTIFR_Msk|macro|USBHS_HSTIFR_Msk
DECL|USBHS_HSTIFR_OFFSET|macro|USBHS_HSTIFR_OFFSET
DECL|USBHS_HSTIFR_RSMEDIS_Msk|macro|USBHS_HSTIFR_RSMEDIS_Msk
DECL|USBHS_HSTIFR_RSMEDIS_Pos|macro|USBHS_HSTIFR_RSMEDIS_Pos
DECL|USBHS_HSTIFR_RSMEDIS|macro|USBHS_HSTIFR_RSMEDIS
DECL|USBHS_HSTIFR_RSTIS_Msk|macro|USBHS_HSTIFR_RSTIS_Msk
DECL|USBHS_HSTIFR_RSTIS_Pos|macro|USBHS_HSTIFR_RSTIS_Pos
DECL|USBHS_HSTIFR_RSTIS|macro|USBHS_HSTIFR_RSTIS
DECL|USBHS_HSTIFR_RXRSMIS_Msk|macro|USBHS_HSTIFR_RXRSMIS_Msk
DECL|USBHS_HSTIFR_RXRSMIS_Pos|macro|USBHS_HSTIFR_RXRSMIS_Pos
DECL|USBHS_HSTIFR_RXRSMIS|macro|USBHS_HSTIFR_RXRSMIS
DECL|USBHS_HSTIFR_Type|typedef|} USBHS_HSTIFR_Type;
DECL|USBHS_HSTIFR|member|__O USBHS_HSTIFR_Type USBHS_HSTIFR; /**< Offset: 0x40C ( /W 32) Host Global Interrupt Set Register */
DECL|USBHS_HSTIFR|member|__O uint32_t USBHS_HSTIFR; /**< (USBHS Offset: 0x40C) Host Global Interrupt Set Register */
DECL|USBHS_HSTIMR_DCONNIE_Msk|macro|USBHS_HSTIMR_DCONNIE_Msk
DECL|USBHS_HSTIMR_DCONNIE_Pos|macro|USBHS_HSTIMR_DCONNIE_Pos
DECL|USBHS_HSTIMR_DCONNIE|macro|USBHS_HSTIMR_DCONNIE
DECL|USBHS_HSTIMR_DDISCIE_Msk|macro|USBHS_HSTIMR_DDISCIE_Msk
DECL|USBHS_HSTIMR_DDISCIE_Pos|macro|USBHS_HSTIMR_DDISCIE_Pos
DECL|USBHS_HSTIMR_DDISCIE|macro|USBHS_HSTIMR_DDISCIE
DECL|USBHS_HSTIMR_DMA_1_Msk|macro|USBHS_HSTIMR_DMA_1_Msk
DECL|USBHS_HSTIMR_DMA_1_Pos|macro|USBHS_HSTIMR_DMA_1_Pos
DECL|USBHS_HSTIMR_DMA_1|macro|USBHS_HSTIMR_DMA_1
DECL|USBHS_HSTIMR_DMA_2_Msk|macro|USBHS_HSTIMR_DMA_2_Msk
DECL|USBHS_HSTIMR_DMA_2_Pos|macro|USBHS_HSTIMR_DMA_2_Pos
DECL|USBHS_HSTIMR_DMA_2|macro|USBHS_HSTIMR_DMA_2
DECL|USBHS_HSTIMR_DMA_3_Msk|macro|USBHS_HSTIMR_DMA_3_Msk
DECL|USBHS_HSTIMR_DMA_3_Pos|macro|USBHS_HSTIMR_DMA_3_Pos
DECL|USBHS_HSTIMR_DMA_3|macro|USBHS_HSTIMR_DMA_3
DECL|USBHS_HSTIMR_DMA_4_Msk|macro|USBHS_HSTIMR_DMA_4_Msk
DECL|USBHS_HSTIMR_DMA_4_Pos|macro|USBHS_HSTIMR_DMA_4_Pos
DECL|USBHS_HSTIMR_DMA_4|macro|USBHS_HSTIMR_DMA_4
DECL|USBHS_HSTIMR_DMA_5_Msk|macro|USBHS_HSTIMR_DMA_5_Msk
DECL|USBHS_HSTIMR_DMA_5_Pos|macro|USBHS_HSTIMR_DMA_5_Pos
DECL|USBHS_HSTIMR_DMA_5|macro|USBHS_HSTIMR_DMA_5
DECL|USBHS_HSTIMR_DMA_6_Msk|macro|USBHS_HSTIMR_DMA_6_Msk
DECL|USBHS_HSTIMR_DMA_6_Pos|macro|USBHS_HSTIMR_DMA_6_Pos
DECL|USBHS_HSTIMR_DMA_6|macro|USBHS_HSTIMR_DMA_6
DECL|USBHS_HSTIMR_DMA_7_Msk|macro|USBHS_HSTIMR_DMA_7_Msk
DECL|USBHS_HSTIMR_DMA_7_Pos|macro|USBHS_HSTIMR_DMA_7_Pos
DECL|USBHS_HSTIMR_DMA_7|macro|USBHS_HSTIMR_DMA_7
DECL|USBHS_HSTIMR_DMA__Msk|macro|USBHS_HSTIMR_DMA__Msk
DECL|USBHS_HSTIMR_DMA__Pos|macro|USBHS_HSTIMR_DMA__Pos
DECL|USBHS_HSTIMR_DMA_|macro|USBHS_HSTIMR_DMA_
DECL|USBHS_HSTIMR_HSOFIE_Msk|macro|USBHS_HSTIMR_HSOFIE_Msk
DECL|USBHS_HSTIMR_HSOFIE_Pos|macro|USBHS_HSTIMR_HSOFIE_Pos
DECL|USBHS_HSTIMR_HSOFIE|macro|USBHS_HSTIMR_HSOFIE
DECL|USBHS_HSTIMR_HWUPIE_Msk|macro|USBHS_HSTIMR_HWUPIE_Msk
DECL|USBHS_HSTIMR_HWUPIE_Pos|macro|USBHS_HSTIMR_HWUPIE_Pos
DECL|USBHS_HSTIMR_HWUPIE|macro|USBHS_HSTIMR_HWUPIE
DECL|USBHS_HSTIMR_MASK|macro|USBHS_HSTIMR_MASK
DECL|USBHS_HSTIMR_Msk|macro|USBHS_HSTIMR_Msk
DECL|USBHS_HSTIMR_OFFSET|macro|USBHS_HSTIMR_OFFSET
DECL|USBHS_HSTIMR_PEP_0_Msk|macro|USBHS_HSTIMR_PEP_0_Msk
DECL|USBHS_HSTIMR_PEP_0_Pos|macro|USBHS_HSTIMR_PEP_0_Pos
DECL|USBHS_HSTIMR_PEP_0|macro|USBHS_HSTIMR_PEP_0
DECL|USBHS_HSTIMR_PEP_10_Msk|macro|USBHS_HSTIMR_PEP_10_Msk
DECL|USBHS_HSTIMR_PEP_10_Pos|macro|USBHS_HSTIMR_PEP_10_Pos
DECL|USBHS_HSTIMR_PEP_10|macro|USBHS_HSTIMR_PEP_10
DECL|USBHS_HSTIMR_PEP_11_Msk|macro|USBHS_HSTIMR_PEP_11_Msk
DECL|USBHS_HSTIMR_PEP_11_Pos|macro|USBHS_HSTIMR_PEP_11_Pos
DECL|USBHS_HSTIMR_PEP_11|macro|USBHS_HSTIMR_PEP_11
DECL|USBHS_HSTIMR_PEP_1_Msk|macro|USBHS_HSTIMR_PEP_1_Msk
DECL|USBHS_HSTIMR_PEP_1_Pos|macro|USBHS_HSTIMR_PEP_1_Pos
DECL|USBHS_HSTIMR_PEP_1|macro|USBHS_HSTIMR_PEP_1
DECL|USBHS_HSTIMR_PEP_2_Msk|macro|USBHS_HSTIMR_PEP_2_Msk
DECL|USBHS_HSTIMR_PEP_2_Pos|macro|USBHS_HSTIMR_PEP_2_Pos
DECL|USBHS_HSTIMR_PEP_2|macro|USBHS_HSTIMR_PEP_2
DECL|USBHS_HSTIMR_PEP_3_Msk|macro|USBHS_HSTIMR_PEP_3_Msk
DECL|USBHS_HSTIMR_PEP_3_Pos|macro|USBHS_HSTIMR_PEP_3_Pos
DECL|USBHS_HSTIMR_PEP_3|macro|USBHS_HSTIMR_PEP_3
DECL|USBHS_HSTIMR_PEP_4_Msk|macro|USBHS_HSTIMR_PEP_4_Msk
DECL|USBHS_HSTIMR_PEP_4_Pos|macro|USBHS_HSTIMR_PEP_4_Pos
DECL|USBHS_HSTIMR_PEP_4|macro|USBHS_HSTIMR_PEP_4
DECL|USBHS_HSTIMR_PEP_5_Msk|macro|USBHS_HSTIMR_PEP_5_Msk
DECL|USBHS_HSTIMR_PEP_5_Pos|macro|USBHS_HSTIMR_PEP_5_Pos
DECL|USBHS_HSTIMR_PEP_5|macro|USBHS_HSTIMR_PEP_5
DECL|USBHS_HSTIMR_PEP_6_Msk|macro|USBHS_HSTIMR_PEP_6_Msk
DECL|USBHS_HSTIMR_PEP_6_Pos|macro|USBHS_HSTIMR_PEP_6_Pos
DECL|USBHS_HSTIMR_PEP_6|macro|USBHS_HSTIMR_PEP_6
DECL|USBHS_HSTIMR_PEP_7_Msk|macro|USBHS_HSTIMR_PEP_7_Msk
DECL|USBHS_HSTIMR_PEP_7_Pos|macro|USBHS_HSTIMR_PEP_7_Pos
DECL|USBHS_HSTIMR_PEP_7|macro|USBHS_HSTIMR_PEP_7
DECL|USBHS_HSTIMR_PEP_8_Msk|macro|USBHS_HSTIMR_PEP_8_Msk
DECL|USBHS_HSTIMR_PEP_8_Pos|macro|USBHS_HSTIMR_PEP_8_Pos
DECL|USBHS_HSTIMR_PEP_8|macro|USBHS_HSTIMR_PEP_8
DECL|USBHS_HSTIMR_PEP_9_Msk|macro|USBHS_HSTIMR_PEP_9_Msk
DECL|USBHS_HSTIMR_PEP_9_Pos|macro|USBHS_HSTIMR_PEP_9_Pos
DECL|USBHS_HSTIMR_PEP_9|macro|USBHS_HSTIMR_PEP_9
DECL|USBHS_HSTIMR_PEP__Msk|macro|USBHS_HSTIMR_PEP__Msk
DECL|USBHS_HSTIMR_PEP__Pos|macro|USBHS_HSTIMR_PEP__Pos
DECL|USBHS_HSTIMR_PEP_|macro|USBHS_HSTIMR_PEP_
DECL|USBHS_HSTIMR_RSMEDIE_Msk|macro|USBHS_HSTIMR_RSMEDIE_Msk
DECL|USBHS_HSTIMR_RSMEDIE_Pos|macro|USBHS_HSTIMR_RSMEDIE_Pos
DECL|USBHS_HSTIMR_RSMEDIE|macro|USBHS_HSTIMR_RSMEDIE
DECL|USBHS_HSTIMR_RSTIE_Msk|macro|USBHS_HSTIMR_RSTIE_Msk
DECL|USBHS_HSTIMR_RSTIE_Pos|macro|USBHS_HSTIMR_RSTIE_Pos
DECL|USBHS_HSTIMR_RSTIE|macro|USBHS_HSTIMR_RSTIE
DECL|USBHS_HSTIMR_RXRSMIE_Msk|macro|USBHS_HSTIMR_RXRSMIE_Msk
DECL|USBHS_HSTIMR_RXRSMIE_Pos|macro|USBHS_HSTIMR_RXRSMIE_Pos
DECL|USBHS_HSTIMR_RXRSMIE|macro|USBHS_HSTIMR_RXRSMIE
DECL|USBHS_HSTIMR_Type|typedef|} USBHS_HSTIMR_Type;
DECL|USBHS_HSTIMR|member|__I USBHS_HSTIMR_Type USBHS_HSTIMR; /**< Offset: 0x410 (R/ 32) Host Global Interrupt Mask Register */
DECL|USBHS_HSTIMR|member|__I uint32_t USBHS_HSTIMR; /**< (USBHS Offset: 0x410) Host Global Interrupt Mask Register */
DECL|USBHS_HSTISR_DCONNI_Msk|macro|USBHS_HSTISR_DCONNI_Msk
DECL|USBHS_HSTISR_DCONNI_Pos|macro|USBHS_HSTISR_DCONNI_Pos
DECL|USBHS_HSTISR_DCONNI|macro|USBHS_HSTISR_DCONNI
DECL|USBHS_HSTISR_DDISCI_Msk|macro|USBHS_HSTISR_DDISCI_Msk
DECL|USBHS_HSTISR_DDISCI_Pos|macro|USBHS_HSTISR_DDISCI_Pos
DECL|USBHS_HSTISR_DDISCI|macro|USBHS_HSTISR_DDISCI
DECL|USBHS_HSTISR_DMA_1_Msk|macro|USBHS_HSTISR_DMA_1_Msk
DECL|USBHS_HSTISR_DMA_1_Pos|macro|USBHS_HSTISR_DMA_1_Pos
DECL|USBHS_HSTISR_DMA_1|macro|USBHS_HSTISR_DMA_1
DECL|USBHS_HSTISR_DMA_2_Msk|macro|USBHS_HSTISR_DMA_2_Msk
DECL|USBHS_HSTISR_DMA_2_Pos|macro|USBHS_HSTISR_DMA_2_Pos
DECL|USBHS_HSTISR_DMA_2|macro|USBHS_HSTISR_DMA_2
DECL|USBHS_HSTISR_DMA_3_Msk|macro|USBHS_HSTISR_DMA_3_Msk
DECL|USBHS_HSTISR_DMA_3_Pos|macro|USBHS_HSTISR_DMA_3_Pos
DECL|USBHS_HSTISR_DMA_3|macro|USBHS_HSTISR_DMA_3
DECL|USBHS_HSTISR_DMA_4_Msk|macro|USBHS_HSTISR_DMA_4_Msk
DECL|USBHS_HSTISR_DMA_4_Pos|macro|USBHS_HSTISR_DMA_4_Pos
DECL|USBHS_HSTISR_DMA_4|macro|USBHS_HSTISR_DMA_4
DECL|USBHS_HSTISR_DMA_5_Msk|macro|USBHS_HSTISR_DMA_5_Msk
DECL|USBHS_HSTISR_DMA_5_Pos|macro|USBHS_HSTISR_DMA_5_Pos
DECL|USBHS_HSTISR_DMA_5|macro|USBHS_HSTISR_DMA_5
DECL|USBHS_HSTISR_DMA_6_Msk|macro|USBHS_HSTISR_DMA_6_Msk
DECL|USBHS_HSTISR_DMA_6_Pos|macro|USBHS_HSTISR_DMA_6_Pos
DECL|USBHS_HSTISR_DMA_6|macro|USBHS_HSTISR_DMA_6
DECL|USBHS_HSTISR_DMA_7_Msk|macro|USBHS_HSTISR_DMA_7_Msk
DECL|USBHS_HSTISR_DMA_7_Pos|macro|USBHS_HSTISR_DMA_7_Pos
DECL|USBHS_HSTISR_DMA_7|macro|USBHS_HSTISR_DMA_7
DECL|USBHS_HSTISR_DMA__Msk|macro|USBHS_HSTISR_DMA__Msk
DECL|USBHS_HSTISR_DMA__Pos|macro|USBHS_HSTISR_DMA__Pos
DECL|USBHS_HSTISR_DMA_|macro|USBHS_HSTISR_DMA_
DECL|USBHS_HSTISR_HSOFI_Msk|macro|USBHS_HSTISR_HSOFI_Msk
DECL|USBHS_HSTISR_HSOFI_Pos|macro|USBHS_HSTISR_HSOFI_Pos
DECL|USBHS_HSTISR_HSOFI|macro|USBHS_HSTISR_HSOFI
DECL|USBHS_HSTISR_HWUPI_Msk|macro|USBHS_HSTISR_HWUPI_Msk
DECL|USBHS_HSTISR_HWUPI_Pos|macro|USBHS_HSTISR_HWUPI_Pos
DECL|USBHS_HSTISR_HWUPI|macro|USBHS_HSTISR_HWUPI
DECL|USBHS_HSTISR_MASK|macro|USBHS_HSTISR_MASK
DECL|USBHS_HSTISR_Msk|macro|USBHS_HSTISR_Msk
DECL|USBHS_HSTISR_OFFSET|macro|USBHS_HSTISR_OFFSET
DECL|USBHS_HSTISR_PEP_0_Msk|macro|USBHS_HSTISR_PEP_0_Msk
DECL|USBHS_HSTISR_PEP_0_Pos|macro|USBHS_HSTISR_PEP_0_Pos
DECL|USBHS_HSTISR_PEP_0|macro|USBHS_HSTISR_PEP_0
DECL|USBHS_HSTISR_PEP_10_Msk|macro|USBHS_HSTISR_PEP_10_Msk
DECL|USBHS_HSTISR_PEP_10_Pos|macro|USBHS_HSTISR_PEP_10_Pos
DECL|USBHS_HSTISR_PEP_10|macro|USBHS_HSTISR_PEP_10
DECL|USBHS_HSTISR_PEP_11_Msk|macro|USBHS_HSTISR_PEP_11_Msk
DECL|USBHS_HSTISR_PEP_11_Pos|macro|USBHS_HSTISR_PEP_11_Pos
DECL|USBHS_HSTISR_PEP_11|macro|USBHS_HSTISR_PEP_11
DECL|USBHS_HSTISR_PEP_1_Msk|macro|USBHS_HSTISR_PEP_1_Msk
DECL|USBHS_HSTISR_PEP_1_Pos|macro|USBHS_HSTISR_PEP_1_Pos
DECL|USBHS_HSTISR_PEP_1|macro|USBHS_HSTISR_PEP_1
DECL|USBHS_HSTISR_PEP_2_Msk|macro|USBHS_HSTISR_PEP_2_Msk
DECL|USBHS_HSTISR_PEP_2_Pos|macro|USBHS_HSTISR_PEP_2_Pos
DECL|USBHS_HSTISR_PEP_2|macro|USBHS_HSTISR_PEP_2
DECL|USBHS_HSTISR_PEP_3_Msk|macro|USBHS_HSTISR_PEP_3_Msk
DECL|USBHS_HSTISR_PEP_3_Pos|macro|USBHS_HSTISR_PEP_3_Pos
DECL|USBHS_HSTISR_PEP_3|macro|USBHS_HSTISR_PEP_3
DECL|USBHS_HSTISR_PEP_4_Msk|macro|USBHS_HSTISR_PEP_4_Msk
DECL|USBHS_HSTISR_PEP_4_Pos|macro|USBHS_HSTISR_PEP_4_Pos
DECL|USBHS_HSTISR_PEP_4|macro|USBHS_HSTISR_PEP_4
DECL|USBHS_HSTISR_PEP_5_Msk|macro|USBHS_HSTISR_PEP_5_Msk
DECL|USBHS_HSTISR_PEP_5_Pos|macro|USBHS_HSTISR_PEP_5_Pos
DECL|USBHS_HSTISR_PEP_5|macro|USBHS_HSTISR_PEP_5
DECL|USBHS_HSTISR_PEP_6_Msk|macro|USBHS_HSTISR_PEP_6_Msk
DECL|USBHS_HSTISR_PEP_6_Pos|macro|USBHS_HSTISR_PEP_6_Pos
DECL|USBHS_HSTISR_PEP_6|macro|USBHS_HSTISR_PEP_6
DECL|USBHS_HSTISR_PEP_7_Msk|macro|USBHS_HSTISR_PEP_7_Msk
DECL|USBHS_HSTISR_PEP_7_Pos|macro|USBHS_HSTISR_PEP_7_Pos
DECL|USBHS_HSTISR_PEP_7|macro|USBHS_HSTISR_PEP_7
DECL|USBHS_HSTISR_PEP_8_Msk|macro|USBHS_HSTISR_PEP_8_Msk
DECL|USBHS_HSTISR_PEP_8_Pos|macro|USBHS_HSTISR_PEP_8_Pos
DECL|USBHS_HSTISR_PEP_8|macro|USBHS_HSTISR_PEP_8
DECL|USBHS_HSTISR_PEP_9_Msk|macro|USBHS_HSTISR_PEP_9_Msk
DECL|USBHS_HSTISR_PEP_9_Pos|macro|USBHS_HSTISR_PEP_9_Pos
DECL|USBHS_HSTISR_PEP_9|macro|USBHS_HSTISR_PEP_9
DECL|USBHS_HSTISR_PEP__Msk|macro|USBHS_HSTISR_PEP__Msk
DECL|USBHS_HSTISR_PEP__Pos|macro|USBHS_HSTISR_PEP__Pos
DECL|USBHS_HSTISR_PEP_|macro|USBHS_HSTISR_PEP_
DECL|USBHS_HSTISR_RSMEDI_Msk|macro|USBHS_HSTISR_RSMEDI_Msk
DECL|USBHS_HSTISR_RSMEDI_Pos|macro|USBHS_HSTISR_RSMEDI_Pos
DECL|USBHS_HSTISR_RSMEDI|macro|USBHS_HSTISR_RSMEDI
DECL|USBHS_HSTISR_RSTI_Msk|macro|USBHS_HSTISR_RSTI_Msk
DECL|USBHS_HSTISR_RSTI_Pos|macro|USBHS_HSTISR_RSTI_Pos
DECL|USBHS_HSTISR_RSTI|macro|USBHS_HSTISR_RSTI
DECL|USBHS_HSTISR_RXRSMI_Msk|macro|USBHS_HSTISR_RXRSMI_Msk
DECL|USBHS_HSTISR_RXRSMI_Pos|macro|USBHS_HSTISR_RXRSMI_Pos
DECL|USBHS_HSTISR_RXRSMI|macro|USBHS_HSTISR_RXRSMI
DECL|USBHS_HSTISR_Type|typedef|} USBHS_HSTISR_Type;
DECL|USBHS_HSTISR|member|__I USBHS_HSTISR_Type USBHS_HSTISR; /**< Offset: 0x404 (R/ 32) Host Global Interrupt Status Register */
DECL|USBHS_HSTISR|member|__I uint32_t USBHS_HSTISR; /**< (USBHS Offset: 0x404) Host Global Interrupt Status Register */
DECL|USBHS_HSTPIPCFG_ALLOC_Msk|macro|USBHS_HSTPIPCFG_ALLOC_Msk
DECL|USBHS_HSTPIPCFG_ALLOC_Pos|macro|USBHS_HSTPIPCFG_ALLOC_Pos
DECL|USBHS_HSTPIPCFG_ALLOC|macro|USBHS_HSTPIPCFG_ALLOC
DECL|USBHS_HSTPIPCFG_AUTOSW_Msk|macro|USBHS_HSTPIPCFG_AUTOSW_Msk
DECL|USBHS_HSTPIPCFG_AUTOSW_Pos|macro|USBHS_HSTPIPCFG_AUTOSW_Pos
DECL|USBHS_HSTPIPCFG_AUTOSW|macro|USBHS_HSTPIPCFG_AUTOSW
DECL|USBHS_HSTPIPCFG_INTFRQ_Msk|macro|USBHS_HSTPIPCFG_INTFRQ_Msk
DECL|USBHS_HSTPIPCFG_INTFRQ_Pos|macro|USBHS_HSTPIPCFG_INTFRQ_Pos
DECL|USBHS_HSTPIPCFG_INTFRQ|macro|USBHS_HSTPIPCFG_INTFRQ
DECL|USBHS_HSTPIPCFG_MASK|macro|USBHS_HSTPIPCFG_MASK
DECL|USBHS_HSTPIPCFG_Msk|macro|USBHS_HSTPIPCFG_Msk
DECL|USBHS_HSTPIPCFG_OFFSET|macro|USBHS_HSTPIPCFG_OFFSET
DECL|USBHS_HSTPIPCFG_PBK_1_BANK_Val|macro|USBHS_HSTPIPCFG_PBK_1_BANK_Val
DECL|USBHS_HSTPIPCFG_PBK_1_BANK|macro|USBHS_HSTPIPCFG_PBK_1_BANK
DECL|USBHS_HSTPIPCFG_PBK_2_BANK_Val|macro|USBHS_HSTPIPCFG_PBK_2_BANK_Val
DECL|USBHS_HSTPIPCFG_PBK_2_BANK|macro|USBHS_HSTPIPCFG_PBK_2_BANK
DECL|USBHS_HSTPIPCFG_PBK_3_BANK_Val|macro|USBHS_HSTPIPCFG_PBK_3_BANK_Val
DECL|USBHS_HSTPIPCFG_PBK_3_BANK|macro|USBHS_HSTPIPCFG_PBK_3_BANK
DECL|USBHS_HSTPIPCFG_PBK_Msk|macro|USBHS_HSTPIPCFG_PBK_Msk
DECL|USBHS_HSTPIPCFG_PBK_Pos|macro|USBHS_HSTPIPCFG_PBK_Pos
DECL|USBHS_HSTPIPCFG_PBK|macro|USBHS_HSTPIPCFG_PBK
DECL|USBHS_HSTPIPCFG_PEPNUM_Msk|macro|USBHS_HSTPIPCFG_PEPNUM_Msk
DECL|USBHS_HSTPIPCFG_PEPNUM_Pos|macro|USBHS_HSTPIPCFG_PEPNUM_Pos
DECL|USBHS_HSTPIPCFG_PEPNUM|macro|USBHS_HSTPIPCFG_PEPNUM
DECL|USBHS_HSTPIPCFG_PSIZE_1024_BYTE_Val|macro|USBHS_HSTPIPCFG_PSIZE_1024_BYTE_Val
DECL|USBHS_HSTPIPCFG_PSIZE_1024_BYTE|macro|USBHS_HSTPIPCFG_PSIZE_1024_BYTE
DECL|USBHS_HSTPIPCFG_PSIZE_128_BYTE_Val|macro|USBHS_HSTPIPCFG_PSIZE_128_BYTE_Val
DECL|USBHS_HSTPIPCFG_PSIZE_128_BYTE|macro|USBHS_HSTPIPCFG_PSIZE_128_BYTE
DECL|USBHS_HSTPIPCFG_PSIZE_16_BYTE_Val|macro|USBHS_HSTPIPCFG_PSIZE_16_BYTE_Val
DECL|USBHS_HSTPIPCFG_PSIZE_16_BYTE|macro|USBHS_HSTPIPCFG_PSIZE_16_BYTE
DECL|USBHS_HSTPIPCFG_PSIZE_256_BYTE_Val|macro|USBHS_HSTPIPCFG_PSIZE_256_BYTE_Val
DECL|USBHS_HSTPIPCFG_PSIZE_256_BYTE|macro|USBHS_HSTPIPCFG_PSIZE_256_BYTE
DECL|USBHS_HSTPIPCFG_PSIZE_32_BYTE_Val|macro|USBHS_HSTPIPCFG_PSIZE_32_BYTE_Val
DECL|USBHS_HSTPIPCFG_PSIZE_32_BYTE|macro|USBHS_HSTPIPCFG_PSIZE_32_BYTE
DECL|USBHS_HSTPIPCFG_PSIZE_512_BYTE_Val|macro|USBHS_HSTPIPCFG_PSIZE_512_BYTE_Val
DECL|USBHS_HSTPIPCFG_PSIZE_512_BYTE|macro|USBHS_HSTPIPCFG_PSIZE_512_BYTE
DECL|USBHS_HSTPIPCFG_PSIZE_64_BYTE_Val|macro|USBHS_HSTPIPCFG_PSIZE_64_BYTE_Val
DECL|USBHS_HSTPIPCFG_PSIZE_64_BYTE|macro|USBHS_HSTPIPCFG_PSIZE_64_BYTE
DECL|USBHS_HSTPIPCFG_PSIZE_8_BYTE_Val|macro|USBHS_HSTPIPCFG_PSIZE_8_BYTE_Val
DECL|USBHS_HSTPIPCFG_PSIZE_8_BYTE|macro|USBHS_HSTPIPCFG_PSIZE_8_BYTE
DECL|USBHS_HSTPIPCFG_PSIZE_Msk|macro|USBHS_HSTPIPCFG_PSIZE_Msk
DECL|USBHS_HSTPIPCFG_PSIZE_Pos|macro|USBHS_HSTPIPCFG_PSIZE_Pos
DECL|USBHS_HSTPIPCFG_PSIZE|macro|USBHS_HSTPIPCFG_PSIZE
DECL|USBHS_HSTPIPCFG_PTOKEN_IN_Val|macro|USBHS_HSTPIPCFG_PTOKEN_IN_Val
DECL|USBHS_HSTPIPCFG_PTOKEN_IN|macro|USBHS_HSTPIPCFG_PTOKEN_IN
DECL|USBHS_HSTPIPCFG_PTOKEN_Msk|macro|USBHS_HSTPIPCFG_PTOKEN_Msk
DECL|USBHS_HSTPIPCFG_PTOKEN_OUT_Val|macro|USBHS_HSTPIPCFG_PTOKEN_OUT_Val
DECL|USBHS_HSTPIPCFG_PTOKEN_OUT|macro|USBHS_HSTPIPCFG_PTOKEN_OUT
DECL|USBHS_HSTPIPCFG_PTOKEN_Pos|macro|USBHS_HSTPIPCFG_PTOKEN_Pos
DECL|USBHS_HSTPIPCFG_PTOKEN_SETUP_Val|macro|USBHS_HSTPIPCFG_PTOKEN_SETUP_Val
DECL|USBHS_HSTPIPCFG_PTOKEN_SETUP|macro|USBHS_HSTPIPCFG_PTOKEN_SETUP
DECL|USBHS_HSTPIPCFG_PTOKEN|macro|USBHS_HSTPIPCFG_PTOKEN
DECL|USBHS_HSTPIPCFG_PTYPE_BLK_Val|macro|USBHS_HSTPIPCFG_PTYPE_BLK_Val
DECL|USBHS_HSTPIPCFG_PTYPE_BLK|macro|USBHS_HSTPIPCFG_PTYPE_BLK
DECL|USBHS_HSTPIPCFG_PTYPE_CTRL_Val|macro|USBHS_HSTPIPCFG_PTYPE_CTRL_Val
DECL|USBHS_HSTPIPCFG_PTYPE_CTRL|macro|USBHS_HSTPIPCFG_PTYPE_CTRL
DECL|USBHS_HSTPIPCFG_PTYPE_INTRPT_Val|macro|USBHS_HSTPIPCFG_PTYPE_INTRPT_Val
DECL|USBHS_HSTPIPCFG_PTYPE_INTRPT|macro|USBHS_HSTPIPCFG_PTYPE_INTRPT
DECL|USBHS_HSTPIPCFG_PTYPE_ISO_Val|macro|USBHS_HSTPIPCFG_PTYPE_ISO_Val
DECL|USBHS_HSTPIPCFG_PTYPE_ISO|macro|USBHS_HSTPIPCFG_PTYPE_ISO
DECL|USBHS_HSTPIPCFG_PTYPE_Msk|macro|USBHS_HSTPIPCFG_PTYPE_Msk
DECL|USBHS_HSTPIPCFG_PTYPE_Pos|macro|USBHS_HSTPIPCFG_PTYPE_Pos
DECL|USBHS_HSTPIPCFG_PTYPE|macro|USBHS_HSTPIPCFG_PTYPE
DECL|USBHS_HSTPIPCFG_Type|typedef|} USBHS_HSTPIPCFG_Type;
DECL|USBHS_HSTPIPCFG|member|__IO USBHS_HSTPIPCFG_Type USBHS_HSTPIPCFG[10]; /**< Offset: 0x500 (R/W 32) Host Pipe Configuration Register (n = 0) 0 */
DECL|USBHS_HSTPIPCFG|member|__IO uint32_t USBHS_HSTPIPCFG[10]; /**< (USBHS Offset: 0x500) Host Pipe Configuration Register (n = 0) 0 */
DECL|USBHS_HSTPIPERR_COUNTER_Msk|macro|USBHS_HSTPIPERR_COUNTER_Msk
DECL|USBHS_HSTPIPERR_COUNTER_Pos|macro|USBHS_HSTPIPERR_COUNTER_Pos
DECL|USBHS_HSTPIPERR_COUNTER|macro|USBHS_HSTPIPERR_COUNTER
DECL|USBHS_HSTPIPERR_CRC16_Msk|macro|USBHS_HSTPIPERR_CRC16_Msk
DECL|USBHS_HSTPIPERR_CRC16_Pos|macro|USBHS_HSTPIPERR_CRC16_Pos
DECL|USBHS_HSTPIPERR_CRC16|macro|USBHS_HSTPIPERR_CRC16
DECL|USBHS_HSTPIPERR_DATAPID_Msk|macro|USBHS_HSTPIPERR_DATAPID_Msk
DECL|USBHS_HSTPIPERR_DATAPID_Pos|macro|USBHS_HSTPIPERR_DATAPID_Pos
DECL|USBHS_HSTPIPERR_DATAPID|macro|USBHS_HSTPIPERR_DATAPID
DECL|USBHS_HSTPIPERR_DATATGL_Msk|macro|USBHS_HSTPIPERR_DATATGL_Msk
DECL|USBHS_HSTPIPERR_DATATGL_Pos|macro|USBHS_HSTPIPERR_DATATGL_Pos
DECL|USBHS_HSTPIPERR_DATATGL|macro|USBHS_HSTPIPERR_DATATGL
DECL|USBHS_HSTPIPERR_MASK|macro|USBHS_HSTPIPERR_MASK
DECL|USBHS_HSTPIPERR_Msk|macro|USBHS_HSTPIPERR_Msk
DECL|USBHS_HSTPIPERR_OFFSET|macro|USBHS_HSTPIPERR_OFFSET
DECL|USBHS_HSTPIPERR_PID_Msk|macro|USBHS_HSTPIPERR_PID_Msk
DECL|USBHS_HSTPIPERR_PID_Pos|macro|USBHS_HSTPIPERR_PID_Pos
DECL|USBHS_HSTPIPERR_PID|macro|USBHS_HSTPIPERR_PID
DECL|USBHS_HSTPIPERR_TIMEOUT_Msk|macro|USBHS_HSTPIPERR_TIMEOUT_Msk
DECL|USBHS_HSTPIPERR_TIMEOUT_Pos|macro|USBHS_HSTPIPERR_TIMEOUT_Pos
DECL|USBHS_HSTPIPERR_TIMEOUT|macro|USBHS_HSTPIPERR_TIMEOUT
DECL|USBHS_HSTPIPERR_Type|typedef|} USBHS_HSTPIPERR_Type;
DECL|USBHS_HSTPIPERR|member|__IO USBHS_HSTPIPERR_Type USBHS_HSTPIPERR[10]; /**< Offset: 0x680 (R/W 32) Host Pipe Error Register (n = 0) 0 */
DECL|USBHS_HSTPIPERR|member|__IO uint32_t USBHS_HSTPIPERR[10]; /**< (USBHS Offset: 0x680) Host Pipe Error Register (n = 0) 0 */
DECL|USBHS_HSTPIPICR_MASK|macro|USBHS_HSTPIPICR_MASK
DECL|USBHS_HSTPIPICR_Msk|macro|USBHS_HSTPIPICR_Msk
DECL|USBHS_HSTPIPICR_NAKEDIC_Msk|macro|USBHS_HSTPIPICR_NAKEDIC_Msk
DECL|USBHS_HSTPIPICR_NAKEDIC_Pos|macro|USBHS_HSTPIPICR_NAKEDIC_Pos
DECL|USBHS_HSTPIPICR_NAKEDIC|macro|USBHS_HSTPIPICR_NAKEDIC
DECL|USBHS_HSTPIPICR_OFFSET|macro|USBHS_HSTPIPICR_OFFSET
DECL|USBHS_HSTPIPICR_OVERFIC_Msk|macro|USBHS_HSTPIPICR_OVERFIC_Msk
DECL|USBHS_HSTPIPICR_OVERFIC_Pos|macro|USBHS_HSTPIPICR_OVERFIC_Pos
DECL|USBHS_HSTPIPICR_OVERFIC|macro|USBHS_HSTPIPICR_OVERFIC
DECL|USBHS_HSTPIPICR_RXINIC_Msk|macro|USBHS_HSTPIPICR_RXINIC_Msk
DECL|USBHS_HSTPIPICR_RXINIC_Pos|macro|USBHS_HSTPIPICR_RXINIC_Pos
DECL|USBHS_HSTPIPICR_RXINIC|macro|USBHS_HSTPIPICR_RXINIC
DECL|USBHS_HSTPIPICR_RXSTALLDIC_Msk|macro|USBHS_HSTPIPICR_RXSTALLDIC_Msk
DECL|USBHS_HSTPIPICR_RXSTALLDIC_Pos|macro|USBHS_HSTPIPICR_RXSTALLDIC_Pos
DECL|USBHS_HSTPIPICR_RXSTALLDIC|macro|USBHS_HSTPIPICR_RXSTALLDIC
DECL|USBHS_HSTPIPICR_SHORTPACKETIC_Msk|macro|USBHS_HSTPIPICR_SHORTPACKETIC_Msk
DECL|USBHS_HSTPIPICR_SHORTPACKETIC_Pos|macro|USBHS_HSTPIPICR_SHORTPACKETIC_Pos
DECL|USBHS_HSTPIPICR_SHORTPACKETIC|macro|USBHS_HSTPIPICR_SHORTPACKETIC
DECL|USBHS_HSTPIPICR_TXOUTIC_Msk|macro|USBHS_HSTPIPICR_TXOUTIC_Msk
DECL|USBHS_HSTPIPICR_TXOUTIC_Pos|macro|USBHS_HSTPIPICR_TXOUTIC_Pos
DECL|USBHS_HSTPIPICR_TXOUTIC|macro|USBHS_HSTPIPICR_TXOUTIC
DECL|USBHS_HSTPIPICR_TXSTPIC_Msk|macro|USBHS_HSTPIPICR_TXSTPIC_Msk
DECL|USBHS_HSTPIPICR_TXSTPIC_Pos|macro|USBHS_HSTPIPICR_TXSTPIC_Pos
DECL|USBHS_HSTPIPICR_TXSTPIC|macro|USBHS_HSTPIPICR_TXSTPIC
DECL|USBHS_HSTPIPICR_Type|typedef|} USBHS_HSTPIPICR_Type;
DECL|USBHS_HSTPIPICR|member|__O USBHS_HSTPIPICR_Type USBHS_HSTPIPICR[10]; /**< Offset: 0x560 ( /W 32) Host Pipe Clear Register (n = 0) 0 */
DECL|USBHS_HSTPIPICR|member|__O uint32_t USBHS_HSTPIPICR[10]; /**< (USBHS Offset: 0x560) Host Pipe Clear Register (n = 0) 0 */
DECL|USBHS_HSTPIPIDR_FIFOCONC_Msk|macro|USBHS_HSTPIPIDR_FIFOCONC_Msk
DECL|USBHS_HSTPIPIDR_FIFOCONC_Pos|macro|USBHS_HSTPIPIDR_FIFOCONC_Pos
DECL|USBHS_HSTPIPIDR_FIFOCONC|macro|USBHS_HSTPIPIDR_FIFOCONC
DECL|USBHS_HSTPIPIDR_MASK|macro|USBHS_HSTPIPIDR_MASK
DECL|USBHS_HSTPIPIDR_Msk|macro|USBHS_HSTPIPIDR_Msk
DECL|USBHS_HSTPIPIDR_NAKEDEC_Msk|macro|USBHS_HSTPIPIDR_NAKEDEC_Msk
DECL|USBHS_HSTPIPIDR_NAKEDEC_Pos|macro|USBHS_HSTPIPIDR_NAKEDEC_Pos
DECL|USBHS_HSTPIPIDR_NAKEDEC|macro|USBHS_HSTPIPIDR_NAKEDEC
DECL|USBHS_HSTPIPIDR_NBUSYBKEC_Msk|macro|USBHS_HSTPIPIDR_NBUSYBKEC_Msk
DECL|USBHS_HSTPIPIDR_NBUSYBKEC_Pos|macro|USBHS_HSTPIPIDR_NBUSYBKEC_Pos
DECL|USBHS_HSTPIPIDR_NBUSYBKEC|macro|USBHS_HSTPIPIDR_NBUSYBKEC
DECL|USBHS_HSTPIPIDR_OFFSET|macro|USBHS_HSTPIPIDR_OFFSET
DECL|USBHS_HSTPIPIDR_OVERFIEC_Msk|macro|USBHS_HSTPIPIDR_OVERFIEC_Msk
DECL|USBHS_HSTPIPIDR_OVERFIEC_Pos|macro|USBHS_HSTPIPIDR_OVERFIEC_Pos
DECL|USBHS_HSTPIPIDR_OVERFIEC|macro|USBHS_HSTPIPIDR_OVERFIEC
DECL|USBHS_HSTPIPIDR_PDISHDMAC_Msk|macro|USBHS_HSTPIPIDR_PDISHDMAC_Msk
DECL|USBHS_HSTPIPIDR_PDISHDMAC_Pos|macro|USBHS_HSTPIPIDR_PDISHDMAC_Pos
DECL|USBHS_HSTPIPIDR_PDISHDMAC|macro|USBHS_HSTPIPIDR_PDISHDMAC
DECL|USBHS_HSTPIPIDR_PERREC_Msk|macro|USBHS_HSTPIPIDR_PERREC_Msk
DECL|USBHS_HSTPIPIDR_PERREC_Pos|macro|USBHS_HSTPIPIDR_PERREC_Pos
DECL|USBHS_HSTPIPIDR_PERREC|macro|USBHS_HSTPIPIDR_PERREC
DECL|USBHS_HSTPIPIDR_PFREEZEC_Msk|macro|USBHS_HSTPIPIDR_PFREEZEC_Msk
DECL|USBHS_HSTPIPIDR_PFREEZEC_Pos|macro|USBHS_HSTPIPIDR_PFREEZEC_Pos
DECL|USBHS_HSTPIPIDR_PFREEZEC|macro|USBHS_HSTPIPIDR_PFREEZEC
DECL|USBHS_HSTPIPIDR_RXINEC_Msk|macro|USBHS_HSTPIPIDR_RXINEC_Msk
DECL|USBHS_HSTPIPIDR_RXINEC_Pos|macro|USBHS_HSTPIPIDR_RXINEC_Pos
DECL|USBHS_HSTPIPIDR_RXINEC|macro|USBHS_HSTPIPIDR_RXINEC
DECL|USBHS_HSTPIPIDR_RXSTALLDEC_Msk|macro|USBHS_HSTPIPIDR_RXSTALLDEC_Msk
DECL|USBHS_HSTPIPIDR_RXSTALLDEC_Pos|macro|USBHS_HSTPIPIDR_RXSTALLDEC_Pos
DECL|USBHS_HSTPIPIDR_RXSTALLDEC|macro|USBHS_HSTPIPIDR_RXSTALLDEC
DECL|USBHS_HSTPIPIDR_SHORTPACKETIEC_Msk|macro|USBHS_HSTPIPIDR_SHORTPACKETIEC_Msk
DECL|USBHS_HSTPIPIDR_SHORTPACKETIEC_Pos|macro|USBHS_HSTPIPIDR_SHORTPACKETIEC_Pos
DECL|USBHS_HSTPIPIDR_SHORTPACKETIEC|macro|USBHS_HSTPIPIDR_SHORTPACKETIEC
DECL|USBHS_HSTPIPIDR_TXOUTEC_Msk|macro|USBHS_HSTPIPIDR_TXOUTEC_Msk
DECL|USBHS_HSTPIPIDR_TXOUTEC_Pos|macro|USBHS_HSTPIPIDR_TXOUTEC_Pos
DECL|USBHS_HSTPIPIDR_TXOUTEC|macro|USBHS_HSTPIPIDR_TXOUTEC
DECL|USBHS_HSTPIPIDR_TXSTPEC_Msk|macro|USBHS_HSTPIPIDR_TXSTPEC_Msk
DECL|USBHS_HSTPIPIDR_TXSTPEC_Pos|macro|USBHS_HSTPIPIDR_TXSTPEC_Pos
DECL|USBHS_HSTPIPIDR_TXSTPEC|macro|USBHS_HSTPIPIDR_TXSTPEC
DECL|USBHS_HSTPIPIDR_Type|typedef|} USBHS_HSTPIPIDR_Type;
DECL|USBHS_HSTPIPIDR|member|__O USBHS_HSTPIPIDR_Type USBHS_HSTPIPIDR[10]; /**< Offset: 0x620 ( /W 32) Host Pipe Disable Register (n = 0) 0 */
DECL|USBHS_HSTPIPIDR|member|__O uint32_t USBHS_HSTPIPIDR[10]; /**< (USBHS Offset: 0x620) Host Pipe Disable Register (n = 0) 0 */
DECL|USBHS_HSTPIPIER_MASK|macro|USBHS_HSTPIPIER_MASK
DECL|USBHS_HSTPIPIER_Msk|macro|USBHS_HSTPIPIER_Msk
DECL|USBHS_HSTPIPIER_NAKEDES_Msk|macro|USBHS_HSTPIPIER_NAKEDES_Msk
DECL|USBHS_HSTPIPIER_NAKEDES_Pos|macro|USBHS_HSTPIPIER_NAKEDES_Pos
DECL|USBHS_HSTPIPIER_NAKEDES|macro|USBHS_HSTPIPIER_NAKEDES
DECL|USBHS_HSTPIPIER_NBUSYBKES_Msk|macro|USBHS_HSTPIPIER_NBUSYBKES_Msk
DECL|USBHS_HSTPIPIER_NBUSYBKES_Pos|macro|USBHS_HSTPIPIER_NBUSYBKES_Pos
DECL|USBHS_HSTPIPIER_NBUSYBKES|macro|USBHS_HSTPIPIER_NBUSYBKES
DECL|USBHS_HSTPIPIER_OFFSET|macro|USBHS_HSTPIPIER_OFFSET
DECL|USBHS_HSTPIPIER_OVERFIES_Msk|macro|USBHS_HSTPIPIER_OVERFIES_Msk
DECL|USBHS_HSTPIPIER_OVERFIES_Pos|macro|USBHS_HSTPIPIER_OVERFIES_Pos
DECL|USBHS_HSTPIPIER_OVERFIES|macro|USBHS_HSTPIPIER_OVERFIES
DECL|USBHS_HSTPIPIER_PDISHDMAS_Msk|macro|USBHS_HSTPIPIER_PDISHDMAS_Msk
DECL|USBHS_HSTPIPIER_PDISHDMAS_Pos|macro|USBHS_HSTPIPIER_PDISHDMAS_Pos
DECL|USBHS_HSTPIPIER_PDISHDMAS|macro|USBHS_HSTPIPIER_PDISHDMAS
DECL|USBHS_HSTPIPIER_PERRES_Msk|macro|USBHS_HSTPIPIER_PERRES_Msk
DECL|USBHS_HSTPIPIER_PERRES_Pos|macro|USBHS_HSTPIPIER_PERRES_Pos
DECL|USBHS_HSTPIPIER_PERRES|macro|USBHS_HSTPIPIER_PERRES
DECL|USBHS_HSTPIPIER_PFREEZES_Msk|macro|USBHS_HSTPIPIER_PFREEZES_Msk
DECL|USBHS_HSTPIPIER_PFREEZES_Pos|macro|USBHS_HSTPIPIER_PFREEZES_Pos
DECL|USBHS_HSTPIPIER_PFREEZES|macro|USBHS_HSTPIPIER_PFREEZES
DECL|USBHS_HSTPIPIER_RSTDTS_Msk|macro|USBHS_HSTPIPIER_RSTDTS_Msk
DECL|USBHS_HSTPIPIER_RSTDTS_Pos|macro|USBHS_HSTPIPIER_RSTDTS_Pos
DECL|USBHS_HSTPIPIER_RSTDTS|macro|USBHS_HSTPIPIER_RSTDTS
DECL|USBHS_HSTPIPIER_RXINES_Msk|macro|USBHS_HSTPIPIER_RXINES_Msk
DECL|USBHS_HSTPIPIER_RXINES_Pos|macro|USBHS_HSTPIPIER_RXINES_Pos
DECL|USBHS_HSTPIPIER_RXINES|macro|USBHS_HSTPIPIER_RXINES
DECL|USBHS_HSTPIPIER_RXSTALLDES_Msk|macro|USBHS_HSTPIPIER_RXSTALLDES_Msk
DECL|USBHS_HSTPIPIER_RXSTALLDES_Pos|macro|USBHS_HSTPIPIER_RXSTALLDES_Pos
DECL|USBHS_HSTPIPIER_RXSTALLDES|macro|USBHS_HSTPIPIER_RXSTALLDES
DECL|USBHS_HSTPIPIER_SHORTPACKETIES_Msk|macro|USBHS_HSTPIPIER_SHORTPACKETIES_Msk
DECL|USBHS_HSTPIPIER_SHORTPACKETIES_Pos|macro|USBHS_HSTPIPIER_SHORTPACKETIES_Pos
DECL|USBHS_HSTPIPIER_SHORTPACKETIES|macro|USBHS_HSTPIPIER_SHORTPACKETIES
DECL|USBHS_HSTPIPIER_TXOUTES_Msk|macro|USBHS_HSTPIPIER_TXOUTES_Msk
DECL|USBHS_HSTPIPIER_TXOUTES_Pos|macro|USBHS_HSTPIPIER_TXOUTES_Pos
DECL|USBHS_HSTPIPIER_TXOUTES|macro|USBHS_HSTPIPIER_TXOUTES
DECL|USBHS_HSTPIPIER_TXSTPES_Msk|macro|USBHS_HSTPIPIER_TXSTPES_Msk
DECL|USBHS_HSTPIPIER_TXSTPES_Pos|macro|USBHS_HSTPIPIER_TXSTPES_Pos
DECL|USBHS_HSTPIPIER_TXSTPES|macro|USBHS_HSTPIPIER_TXSTPES
DECL|USBHS_HSTPIPIER_Type|typedef|} USBHS_HSTPIPIER_Type;
DECL|USBHS_HSTPIPIER|member|__O USBHS_HSTPIPIER_Type USBHS_HSTPIPIER[10]; /**< Offset: 0x5F0 ( /W 32) Host Pipe Enable Register (n = 0) 0 */
DECL|USBHS_HSTPIPIER|member|__O uint32_t USBHS_HSTPIPIER[10]; /**< (USBHS Offset: 0x5F0) Host Pipe Enable Register (n = 0) 0 */
DECL|USBHS_HSTPIPIFR_MASK|macro|USBHS_HSTPIPIFR_MASK
DECL|USBHS_HSTPIPIFR_Msk|macro|USBHS_HSTPIPIFR_Msk
DECL|USBHS_HSTPIPIFR_NAKEDIS_Msk|macro|USBHS_HSTPIPIFR_NAKEDIS_Msk
DECL|USBHS_HSTPIPIFR_NAKEDIS_Pos|macro|USBHS_HSTPIPIFR_NAKEDIS_Pos
DECL|USBHS_HSTPIPIFR_NAKEDIS|macro|USBHS_HSTPIPIFR_NAKEDIS
DECL|USBHS_HSTPIPIFR_NBUSYBKS_Msk|macro|USBHS_HSTPIPIFR_NBUSYBKS_Msk
DECL|USBHS_HSTPIPIFR_NBUSYBKS_Pos|macro|USBHS_HSTPIPIFR_NBUSYBKS_Pos
DECL|USBHS_HSTPIPIFR_NBUSYBKS|macro|USBHS_HSTPIPIFR_NBUSYBKS
DECL|USBHS_HSTPIPIFR_OFFSET|macro|USBHS_HSTPIPIFR_OFFSET
DECL|USBHS_HSTPIPIFR_OVERFIS_Msk|macro|USBHS_HSTPIPIFR_OVERFIS_Msk
DECL|USBHS_HSTPIPIFR_OVERFIS_Pos|macro|USBHS_HSTPIPIFR_OVERFIS_Pos
DECL|USBHS_HSTPIPIFR_OVERFIS|macro|USBHS_HSTPIPIFR_OVERFIS
DECL|USBHS_HSTPIPIFR_PERRIS_Msk|macro|USBHS_HSTPIPIFR_PERRIS_Msk
DECL|USBHS_HSTPIPIFR_PERRIS_Pos|macro|USBHS_HSTPIPIFR_PERRIS_Pos
DECL|USBHS_HSTPIPIFR_PERRIS|macro|USBHS_HSTPIPIFR_PERRIS
DECL|USBHS_HSTPIPIFR_RXINIS_Msk|macro|USBHS_HSTPIPIFR_RXINIS_Msk
DECL|USBHS_HSTPIPIFR_RXINIS_Pos|macro|USBHS_HSTPIPIFR_RXINIS_Pos
DECL|USBHS_HSTPIPIFR_RXINIS|macro|USBHS_HSTPIPIFR_RXINIS
DECL|USBHS_HSTPIPIFR_RXSTALLDIS_Msk|macro|USBHS_HSTPIPIFR_RXSTALLDIS_Msk
DECL|USBHS_HSTPIPIFR_RXSTALLDIS_Pos|macro|USBHS_HSTPIPIFR_RXSTALLDIS_Pos
DECL|USBHS_HSTPIPIFR_RXSTALLDIS|macro|USBHS_HSTPIPIFR_RXSTALLDIS
DECL|USBHS_HSTPIPIFR_SHORTPACKETIS_Msk|macro|USBHS_HSTPIPIFR_SHORTPACKETIS_Msk
DECL|USBHS_HSTPIPIFR_SHORTPACKETIS_Pos|macro|USBHS_HSTPIPIFR_SHORTPACKETIS_Pos
DECL|USBHS_HSTPIPIFR_SHORTPACKETIS|macro|USBHS_HSTPIPIFR_SHORTPACKETIS
DECL|USBHS_HSTPIPIFR_TXOUTIS_Msk|macro|USBHS_HSTPIPIFR_TXOUTIS_Msk
DECL|USBHS_HSTPIPIFR_TXOUTIS_Pos|macro|USBHS_HSTPIPIFR_TXOUTIS_Pos
DECL|USBHS_HSTPIPIFR_TXOUTIS|macro|USBHS_HSTPIPIFR_TXOUTIS
DECL|USBHS_HSTPIPIFR_TXSTPIS_Msk|macro|USBHS_HSTPIPIFR_TXSTPIS_Msk
DECL|USBHS_HSTPIPIFR_TXSTPIS_Pos|macro|USBHS_HSTPIPIFR_TXSTPIS_Pos
DECL|USBHS_HSTPIPIFR_TXSTPIS|macro|USBHS_HSTPIPIFR_TXSTPIS
DECL|USBHS_HSTPIPIFR_Type|typedef|} USBHS_HSTPIPIFR_Type;
DECL|USBHS_HSTPIPIFR|member|__O USBHS_HSTPIPIFR_Type USBHS_HSTPIPIFR[10]; /**< Offset: 0x590 ( /W 32) Host Pipe Set Register (n = 0) 0 */
DECL|USBHS_HSTPIPIFR|member|__O uint32_t USBHS_HSTPIPIFR[10]; /**< (USBHS Offset: 0x590) Host Pipe Set Register (n = 0) 0 */
DECL|USBHS_HSTPIPIMR_FIFOCON_Msk|macro|USBHS_HSTPIPIMR_FIFOCON_Msk
DECL|USBHS_HSTPIPIMR_FIFOCON_Pos|macro|USBHS_HSTPIPIMR_FIFOCON_Pos
DECL|USBHS_HSTPIPIMR_FIFOCON|macro|USBHS_HSTPIPIMR_FIFOCON
DECL|USBHS_HSTPIPIMR_MASK|macro|USBHS_HSTPIPIMR_MASK
DECL|USBHS_HSTPIPIMR_Msk|macro|USBHS_HSTPIPIMR_Msk
DECL|USBHS_HSTPIPIMR_NAKEDE_Msk|macro|USBHS_HSTPIPIMR_NAKEDE_Msk
DECL|USBHS_HSTPIPIMR_NAKEDE_Pos|macro|USBHS_HSTPIPIMR_NAKEDE_Pos
DECL|USBHS_HSTPIPIMR_NAKEDE|macro|USBHS_HSTPIPIMR_NAKEDE
DECL|USBHS_HSTPIPIMR_NBUSYBKE_Msk|macro|USBHS_HSTPIPIMR_NBUSYBKE_Msk
DECL|USBHS_HSTPIPIMR_NBUSYBKE_Pos|macro|USBHS_HSTPIPIMR_NBUSYBKE_Pos
DECL|USBHS_HSTPIPIMR_NBUSYBKE|macro|USBHS_HSTPIPIMR_NBUSYBKE
DECL|USBHS_HSTPIPIMR_OFFSET|macro|USBHS_HSTPIPIMR_OFFSET
DECL|USBHS_HSTPIPIMR_OVERFIE_Msk|macro|USBHS_HSTPIPIMR_OVERFIE_Msk
DECL|USBHS_HSTPIPIMR_OVERFIE_Pos|macro|USBHS_HSTPIPIMR_OVERFIE_Pos
DECL|USBHS_HSTPIPIMR_OVERFIE|macro|USBHS_HSTPIPIMR_OVERFIE
DECL|USBHS_HSTPIPIMR_PDISHDMA_Msk|macro|USBHS_HSTPIPIMR_PDISHDMA_Msk
DECL|USBHS_HSTPIPIMR_PDISHDMA_Pos|macro|USBHS_HSTPIPIMR_PDISHDMA_Pos
DECL|USBHS_HSTPIPIMR_PDISHDMA|macro|USBHS_HSTPIPIMR_PDISHDMA
DECL|USBHS_HSTPIPIMR_PERRE_Msk|macro|USBHS_HSTPIPIMR_PERRE_Msk
DECL|USBHS_HSTPIPIMR_PERRE_Pos|macro|USBHS_HSTPIPIMR_PERRE_Pos
DECL|USBHS_HSTPIPIMR_PERRE|macro|USBHS_HSTPIPIMR_PERRE
DECL|USBHS_HSTPIPIMR_PFREEZE_Msk|macro|USBHS_HSTPIPIMR_PFREEZE_Msk
DECL|USBHS_HSTPIPIMR_PFREEZE_Pos|macro|USBHS_HSTPIPIMR_PFREEZE_Pos
DECL|USBHS_HSTPIPIMR_PFREEZE|macro|USBHS_HSTPIPIMR_PFREEZE
DECL|USBHS_HSTPIPIMR_RSTDT_Msk|macro|USBHS_HSTPIPIMR_RSTDT_Msk
DECL|USBHS_HSTPIPIMR_RSTDT_Pos|macro|USBHS_HSTPIPIMR_RSTDT_Pos
DECL|USBHS_HSTPIPIMR_RSTDT|macro|USBHS_HSTPIPIMR_RSTDT
DECL|USBHS_HSTPIPIMR_RXINE_Msk|macro|USBHS_HSTPIPIMR_RXINE_Msk
DECL|USBHS_HSTPIPIMR_RXINE_Pos|macro|USBHS_HSTPIPIMR_RXINE_Pos
DECL|USBHS_HSTPIPIMR_RXINE|macro|USBHS_HSTPIPIMR_RXINE
DECL|USBHS_HSTPIPIMR_RXSTALLDE_Msk|macro|USBHS_HSTPIPIMR_RXSTALLDE_Msk
DECL|USBHS_HSTPIPIMR_RXSTALLDE_Pos|macro|USBHS_HSTPIPIMR_RXSTALLDE_Pos
DECL|USBHS_HSTPIPIMR_RXSTALLDE|macro|USBHS_HSTPIPIMR_RXSTALLDE
DECL|USBHS_HSTPIPIMR_SHORTPACKETIE_Msk|macro|USBHS_HSTPIPIMR_SHORTPACKETIE_Msk
DECL|USBHS_HSTPIPIMR_SHORTPACKETIE_Pos|macro|USBHS_HSTPIPIMR_SHORTPACKETIE_Pos
DECL|USBHS_HSTPIPIMR_SHORTPACKETIE|macro|USBHS_HSTPIPIMR_SHORTPACKETIE
DECL|USBHS_HSTPIPIMR_TXOUTE_Msk|macro|USBHS_HSTPIPIMR_TXOUTE_Msk
DECL|USBHS_HSTPIPIMR_TXOUTE_Pos|macro|USBHS_HSTPIPIMR_TXOUTE_Pos
DECL|USBHS_HSTPIPIMR_TXOUTE|macro|USBHS_HSTPIPIMR_TXOUTE
DECL|USBHS_HSTPIPIMR_TXSTPE_Msk|macro|USBHS_HSTPIPIMR_TXSTPE_Msk
DECL|USBHS_HSTPIPIMR_TXSTPE_Pos|macro|USBHS_HSTPIPIMR_TXSTPE_Pos
DECL|USBHS_HSTPIPIMR_TXSTPE|macro|USBHS_HSTPIPIMR_TXSTPE
DECL|USBHS_HSTPIPIMR_Type|typedef|} USBHS_HSTPIPIMR_Type;
DECL|USBHS_HSTPIPIMR|member|__I USBHS_HSTPIPIMR_Type USBHS_HSTPIPIMR[10]; /**< Offset: 0x5C0 (R/ 32) Host Pipe Mask Register (n = 0) 0 */
DECL|USBHS_HSTPIPIMR|member|__I uint32_t USBHS_HSTPIPIMR[10]; /**< (USBHS Offset: 0x5C0) Host Pipe Mask Register (n = 0) 0 */
DECL|USBHS_HSTPIPINRQ_INMODE_Msk|macro|USBHS_HSTPIPINRQ_INMODE_Msk
DECL|USBHS_HSTPIPINRQ_INMODE_Pos|macro|USBHS_HSTPIPINRQ_INMODE_Pos
DECL|USBHS_HSTPIPINRQ_INMODE|macro|USBHS_HSTPIPINRQ_INMODE
DECL|USBHS_HSTPIPINRQ_INRQ_Msk|macro|USBHS_HSTPIPINRQ_INRQ_Msk
DECL|USBHS_HSTPIPINRQ_INRQ_Pos|macro|USBHS_HSTPIPINRQ_INRQ_Pos
DECL|USBHS_HSTPIPINRQ_INRQ|macro|USBHS_HSTPIPINRQ_INRQ
DECL|USBHS_HSTPIPINRQ_MASK|macro|USBHS_HSTPIPINRQ_MASK
DECL|USBHS_HSTPIPINRQ_Msk|macro|USBHS_HSTPIPINRQ_Msk
DECL|USBHS_HSTPIPINRQ_OFFSET|macro|USBHS_HSTPIPINRQ_OFFSET
DECL|USBHS_HSTPIPINRQ_Type|typedef|} USBHS_HSTPIPINRQ_Type;
DECL|USBHS_HSTPIPINRQ|member|__IO USBHS_HSTPIPINRQ_Type USBHS_HSTPIPINRQ[10]; /**< Offset: 0x650 (R/W 32) Host Pipe IN Request Register (n = 0) 0 */
DECL|USBHS_HSTPIPINRQ|member|__IO uint32_t USBHS_HSTPIPINRQ[10]; /**< (USBHS Offset: 0x650) Host Pipe IN Request Register (n = 0) 0 */
DECL|USBHS_HSTPIPISR_CFGOK_Msk|macro|USBHS_HSTPIPISR_CFGOK_Msk
DECL|USBHS_HSTPIPISR_CFGOK_Pos|macro|USBHS_HSTPIPISR_CFGOK_Pos
DECL|USBHS_HSTPIPISR_CFGOK|macro|USBHS_HSTPIPISR_CFGOK
DECL|USBHS_HSTPIPISR_CURRBK_BANK0_Val|macro|USBHS_HSTPIPISR_CURRBK_BANK0_Val
DECL|USBHS_HSTPIPISR_CURRBK_BANK0|macro|USBHS_HSTPIPISR_CURRBK_BANK0
DECL|USBHS_HSTPIPISR_CURRBK_BANK1_Val|macro|USBHS_HSTPIPISR_CURRBK_BANK1_Val
DECL|USBHS_HSTPIPISR_CURRBK_BANK1|macro|USBHS_HSTPIPISR_CURRBK_BANK1
DECL|USBHS_HSTPIPISR_CURRBK_BANK2_Val|macro|USBHS_HSTPIPISR_CURRBK_BANK2_Val
DECL|USBHS_HSTPIPISR_CURRBK_BANK2|macro|USBHS_HSTPIPISR_CURRBK_BANK2
DECL|USBHS_HSTPIPISR_CURRBK_Msk|macro|USBHS_HSTPIPISR_CURRBK_Msk
DECL|USBHS_HSTPIPISR_CURRBK_Pos|macro|USBHS_HSTPIPISR_CURRBK_Pos
DECL|USBHS_HSTPIPISR_CURRBK|macro|USBHS_HSTPIPISR_CURRBK
DECL|USBHS_HSTPIPISR_DTSEQ_DATA0_Val|macro|USBHS_HSTPIPISR_DTSEQ_DATA0_Val
DECL|USBHS_HSTPIPISR_DTSEQ_DATA0|macro|USBHS_HSTPIPISR_DTSEQ_DATA0
DECL|USBHS_HSTPIPISR_DTSEQ_DATA1_Val|macro|USBHS_HSTPIPISR_DTSEQ_DATA1_Val
DECL|USBHS_HSTPIPISR_DTSEQ_DATA1|macro|USBHS_HSTPIPISR_DTSEQ_DATA1
DECL|USBHS_HSTPIPISR_DTSEQ_Msk|macro|USBHS_HSTPIPISR_DTSEQ_Msk
DECL|USBHS_HSTPIPISR_DTSEQ_Pos|macro|USBHS_HSTPIPISR_DTSEQ_Pos
DECL|USBHS_HSTPIPISR_DTSEQ|macro|USBHS_HSTPIPISR_DTSEQ
DECL|USBHS_HSTPIPISR_MASK|macro|USBHS_HSTPIPISR_MASK
DECL|USBHS_HSTPIPISR_Msk|macro|USBHS_HSTPIPISR_Msk
DECL|USBHS_HSTPIPISR_NAKEDI_Msk|macro|USBHS_HSTPIPISR_NAKEDI_Msk
DECL|USBHS_HSTPIPISR_NAKEDI_Pos|macro|USBHS_HSTPIPISR_NAKEDI_Pos
DECL|USBHS_HSTPIPISR_NAKEDI|macro|USBHS_HSTPIPISR_NAKEDI
DECL|USBHS_HSTPIPISR_NBUSYBK_0_BUSY_Val|macro|USBHS_HSTPIPISR_NBUSYBK_0_BUSY_Val
DECL|USBHS_HSTPIPISR_NBUSYBK_0_BUSY|macro|USBHS_HSTPIPISR_NBUSYBK_0_BUSY
DECL|USBHS_HSTPIPISR_NBUSYBK_1_BUSY_Val|macro|USBHS_HSTPIPISR_NBUSYBK_1_BUSY_Val
DECL|USBHS_HSTPIPISR_NBUSYBK_1_BUSY|macro|USBHS_HSTPIPISR_NBUSYBK_1_BUSY
DECL|USBHS_HSTPIPISR_NBUSYBK_2_BUSY_Val|macro|USBHS_HSTPIPISR_NBUSYBK_2_BUSY_Val
DECL|USBHS_HSTPIPISR_NBUSYBK_2_BUSY|macro|USBHS_HSTPIPISR_NBUSYBK_2_BUSY
DECL|USBHS_HSTPIPISR_NBUSYBK_3_BUSY_Val|macro|USBHS_HSTPIPISR_NBUSYBK_3_BUSY_Val
DECL|USBHS_HSTPIPISR_NBUSYBK_3_BUSY|macro|USBHS_HSTPIPISR_NBUSYBK_3_BUSY
DECL|USBHS_HSTPIPISR_NBUSYBK_Msk|macro|USBHS_HSTPIPISR_NBUSYBK_Msk
DECL|USBHS_HSTPIPISR_NBUSYBK_Pos|macro|USBHS_HSTPIPISR_NBUSYBK_Pos
DECL|USBHS_HSTPIPISR_NBUSYBK|macro|USBHS_HSTPIPISR_NBUSYBK
DECL|USBHS_HSTPIPISR_OFFSET|macro|USBHS_HSTPIPISR_OFFSET
DECL|USBHS_HSTPIPISR_OVERFI_Msk|macro|USBHS_HSTPIPISR_OVERFI_Msk
DECL|USBHS_HSTPIPISR_OVERFI_Pos|macro|USBHS_HSTPIPISR_OVERFI_Pos
DECL|USBHS_HSTPIPISR_OVERFI|macro|USBHS_HSTPIPISR_OVERFI
DECL|USBHS_HSTPIPISR_PBYCT_Msk|macro|USBHS_HSTPIPISR_PBYCT_Msk
DECL|USBHS_HSTPIPISR_PBYCT_Pos|macro|USBHS_HSTPIPISR_PBYCT_Pos
DECL|USBHS_HSTPIPISR_PBYCT|macro|USBHS_HSTPIPISR_PBYCT
DECL|USBHS_HSTPIPISR_PERRI_Msk|macro|USBHS_HSTPIPISR_PERRI_Msk
DECL|USBHS_HSTPIPISR_PERRI_Pos|macro|USBHS_HSTPIPISR_PERRI_Pos
DECL|USBHS_HSTPIPISR_PERRI|macro|USBHS_HSTPIPISR_PERRI
DECL|USBHS_HSTPIPISR_RWALL_Msk|macro|USBHS_HSTPIPISR_RWALL_Msk
DECL|USBHS_HSTPIPISR_RWALL_Pos|macro|USBHS_HSTPIPISR_RWALL_Pos
DECL|USBHS_HSTPIPISR_RWALL|macro|USBHS_HSTPIPISR_RWALL
DECL|USBHS_HSTPIPISR_RXINI_Msk|macro|USBHS_HSTPIPISR_RXINI_Msk
DECL|USBHS_HSTPIPISR_RXINI_Pos|macro|USBHS_HSTPIPISR_RXINI_Pos
DECL|USBHS_HSTPIPISR_RXINI|macro|USBHS_HSTPIPISR_RXINI
DECL|USBHS_HSTPIPISR_RXSTALLDI_Msk|macro|USBHS_HSTPIPISR_RXSTALLDI_Msk
DECL|USBHS_HSTPIPISR_RXSTALLDI_Pos|macro|USBHS_HSTPIPISR_RXSTALLDI_Pos
DECL|USBHS_HSTPIPISR_RXSTALLDI|macro|USBHS_HSTPIPISR_RXSTALLDI
DECL|USBHS_HSTPIPISR_SHORTPACKETI_Msk|macro|USBHS_HSTPIPISR_SHORTPACKETI_Msk
DECL|USBHS_HSTPIPISR_SHORTPACKETI_Pos|macro|USBHS_HSTPIPISR_SHORTPACKETI_Pos
DECL|USBHS_HSTPIPISR_SHORTPACKETI|macro|USBHS_HSTPIPISR_SHORTPACKETI
DECL|USBHS_HSTPIPISR_TXOUTI_Msk|macro|USBHS_HSTPIPISR_TXOUTI_Msk
DECL|USBHS_HSTPIPISR_TXOUTI_Pos|macro|USBHS_HSTPIPISR_TXOUTI_Pos
DECL|USBHS_HSTPIPISR_TXOUTI|macro|USBHS_HSTPIPISR_TXOUTI
DECL|USBHS_HSTPIPISR_TXSTPI_Msk|macro|USBHS_HSTPIPISR_TXSTPI_Msk
DECL|USBHS_HSTPIPISR_TXSTPI_Pos|macro|USBHS_HSTPIPISR_TXSTPI_Pos
DECL|USBHS_HSTPIPISR_TXSTPI|macro|USBHS_HSTPIPISR_TXSTPI
DECL|USBHS_HSTPIPISR_Type|typedef|} USBHS_HSTPIPISR_Type;
DECL|USBHS_HSTPIPISR|member|__I USBHS_HSTPIPISR_Type USBHS_HSTPIPISR[10]; /**< Offset: 0x530 (R/ 32) Host Pipe Status Register (n = 0) 0 */
DECL|USBHS_HSTPIPISR|member|__I uint32_t USBHS_HSTPIPISR[10]; /**< (USBHS Offset: 0x530) Host Pipe Status Register (n = 0) 0 */
DECL|USBHS_HSTPIP_MASK|macro|USBHS_HSTPIP_MASK
DECL|USBHS_HSTPIP_Msk|macro|USBHS_HSTPIP_Msk
DECL|USBHS_HSTPIP_OFFSET|macro|USBHS_HSTPIP_OFFSET
DECL|USBHS_HSTPIP_PEN0_Msk|macro|USBHS_HSTPIP_PEN0_Msk
DECL|USBHS_HSTPIP_PEN0_Pos|macro|USBHS_HSTPIP_PEN0_Pos
DECL|USBHS_HSTPIP_PEN0|macro|USBHS_HSTPIP_PEN0
DECL|USBHS_HSTPIP_PEN1_Msk|macro|USBHS_HSTPIP_PEN1_Msk
DECL|USBHS_HSTPIP_PEN1_Pos|macro|USBHS_HSTPIP_PEN1_Pos
DECL|USBHS_HSTPIP_PEN1|macro|USBHS_HSTPIP_PEN1
DECL|USBHS_HSTPIP_PEN2_Msk|macro|USBHS_HSTPIP_PEN2_Msk
DECL|USBHS_HSTPIP_PEN2_Pos|macro|USBHS_HSTPIP_PEN2_Pos
DECL|USBHS_HSTPIP_PEN2|macro|USBHS_HSTPIP_PEN2
DECL|USBHS_HSTPIP_PEN3_Msk|macro|USBHS_HSTPIP_PEN3_Msk
DECL|USBHS_HSTPIP_PEN3_Pos|macro|USBHS_HSTPIP_PEN3_Pos
DECL|USBHS_HSTPIP_PEN3|macro|USBHS_HSTPIP_PEN3
DECL|USBHS_HSTPIP_PEN4_Msk|macro|USBHS_HSTPIP_PEN4_Msk
DECL|USBHS_HSTPIP_PEN4_Pos|macro|USBHS_HSTPIP_PEN4_Pos
DECL|USBHS_HSTPIP_PEN4|macro|USBHS_HSTPIP_PEN4
DECL|USBHS_HSTPIP_PEN5_Msk|macro|USBHS_HSTPIP_PEN5_Msk
DECL|USBHS_HSTPIP_PEN5_Pos|macro|USBHS_HSTPIP_PEN5_Pos
DECL|USBHS_HSTPIP_PEN5|macro|USBHS_HSTPIP_PEN5
DECL|USBHS_HSTPIP_PEN6_Msk|macro|USBHS_HSTPIP_PEN6_Msk
DECL|USBHS_HSTPIP_PEN6_Pos|macro|USBHS_HSTPIP_PEN6_Pos
DECL|USBHS_HSTPIP_PEN6|macro|USBHS_HSTPIP_PEN6
DECL|USBHS_HSTPIP_PEN7_Msk|macro|USBHS_HSTPIP_PEN7_Msk
DECL|USBHS_HSTPIP_PEN7_Pos|macro|USBHS_HSTPIP_PEN7_Pos
DECL|USBHS_HSTPIP_PEN7|macro|USBHS_HSTPIP_PEN7
DECL|USBHS_HSTPIP_PEN8_Msk|macro|USBHS_HSTPIP_PEN8_Msk
DECL|USBHS_HSTPIP_PEN8_Pos|macro|USBHS_HSTPIP_PEN8_Pos
DECL|USBHS_HSTPIP_PEN8|macro|USBHS_HSTPIP_PEN8
DECL|USBHS_HSTPIP_PEN_Msk|macro|USBHS_HSTPIP_PEN_Msk
DECL|USBHS_HSTPIP_PEN_Pos|macro|USBHS_HSTPIP_PEN_Pos
DECL|USBHS_HSTPIP_PEN|macro|USBHS_HSTPIP_PEN
DECL|USBHS_HSTPIP_PRST0_Msk|macro|USBHS_HSTPIP_PRST0_Msk
DECL|USBHS_HSTPIP_PRST0_Pos|macro|USBHS_HSTPIP_PRST0_Pos
DECL|USBHS_HSTPIP_PRST0|macro|USBHS_HSTPIP_PRST0
DECL|USBHS_HSTPIP_PRST1_Msk|macro|USBHS_HSTPIP_PRST1_Msk
DECL|USBHS_HSTPIP_PRST1_Pos|macro|USBHS_HSTPIP_PRST1_Pos
DECL|USBHS_HSTPIP_PRST1|macro|USBHS_HSTPIP_PRST1
DECL|USBHS_HSTPIP_PRST2_Msk|macro|USBHS_HSTPIP_PRST2_Msk
DECL|USBHS_HSTPIP_PRST2_Pos|macro|USBHS_HSTPIP_PRST2_Pos
DECL|USBHS_HSTPIP_PRST2|macro|USBHS_HSTPIP_PRST2
DECL|USBHS_HSTPIP_PRST3_Msk|macro|USBHS_HSTPIP_PRST3_Msk
DECL|USBHS_HSTPIP_PRST3_Pos|macro|USBHS_HSTPIP_PRST3_Pos
DECL|USBHS_HSTPIP_PRST3|macro|USBHS_HSTPIP_PRST3
DECL|USBHS_HSTPIP_PRST4_Msk|macro|USBHS_HSTPIP_PRST4_Msk
DECL|USBHS_HSTPIP_PRST4_Pos|macro|USBHS_HSTPIP_PRST4_Pos
DECL|USBHS_HSTPIP_PRST4|macro|USBHS_HSTPIP_PRST4
DECL|USBHS_HSTPIP_PRST5_Msk|macro|USBHS_HSTPIP_PRST5_Msk
DECL|USBHS_HSTPIP_PRST5_Pos|macro|USBHS_HSTPIP_PRST5_Pos
DECL|USBHS_HSTPIP_PRST5|macro|USBHS_HSTPIP_PRST5
DECL|USBHS_HSTPIP_PRST6_Msk|macro|USBHS_HSTPIP_PRST6_Msk
DECL|USBHS_HSTPIP_PRST6_Pos|macro|USBHS_HSTPIP_PRST6_Pos
DECL|USBHS_HSTPIP_PRST6|macro|USBHS_HSTPIP_PRST6
DECL|USBHS_HSTPIP_PRST7_Msk|macro|USBHS_HSTPIP_PRST7_Msk
DECL|USBHS_HSTPIP_PRST7_Pos|macro|USBHS_HSTPIP_PRST7_Pos
DECL|USBHS_HSTPIP_PRST7|macro|USBHS_HSTPIP_PRST7
DECL|USBHS_HSTPIP_PRST8_Msk|macro|USBHS_HSTPIP_PRST8_Msk
DECL|USBHS_HSTPIP_PRST8_Pos|macro|USBHS_HSTPIP_PRST8_Pos
DECL|USBHS_HSTPIP_PRST8|macro|USBHS_HSTPIP_PRST8
DECL|USBHS_HSTPIP_PRST_Msk|macro|USBHS_HSTPIP_PRST_Msk
DECL|USBHS_HSTPIP_PRST_Pos|macro|USBHS_HSTPIP_PRST_Pos
DECL|USBHS_HSTPIP_PRST|macro|USBHS_HSTPIP_PRST
DECL|USBHS_HSTPIP_Type|typedef|} USBHS_HSTPIP_Type;
DECL|USBHS_HSTPIP|member|__IO USBHS_HSTPIP_Type USBHS_HSTPIP; /**< Offset: 0x41C (R/W 32) Host Pipe Register */
DECL|USBHS_HSTPIP|member|__IO uint32_t USBHS_HSTPIP; /**< (USBHS Offset: 0x41C) Host Pipe Register */
DECL|USBHS_SCR_MASK|macro|USBHS_SCR_MASK
DECL|USBHS_SCR_Msk|macro|USBHS_SCR_Msk
DECL|USBHS_SCR_OFFSET|macro|USBHS_SCR_OFFSET
DECL|USBHS_SCR_RDERRIC_Msk|macro|USBHS_SCR_RDERRIC_Msk
DECL|USBHS_SCR_RDERRIC_Pos|macro|USBHS_SCR_RDERRIC_Pos
DECL|USBHS_SCR_RDERRIC|macro|USBHS_SCR_RDERRIC
DECL|USBHS_SCR_Type|typedef|} USBHS_SCR_Type;
DECL|USBHS_SCR_VBUSRQC_Msk|macro|USBHS_SCR_VBUSRQC_Msk
DECL|USBHS_SCR_VBUSRQC_Pos|macro|USBHS_SCR_VBUSRQC_Pos
DECL|USBHS_SCR_VBUSRQC|macro|USBHS_SCR_VBUSRQC
DECL|USBHS_SCR|member|__O USBHS_SCR_Type USBHS_SCR; /**< Offset: 0x808 ( /W 32) General Status Clear Register */
DECL|USBHS_SCR|member|__O uint32_t USBHS_SCR; /**< (USBHS Offset: 0x808) General Status Clear Register */
DECL|USBHS_SFR_MASK|macro|USBHS_SFR_MASK
DECL|USBHS_SFR_Msk|macro|USBHS_SFR_Msk
DECL|USBHS_SFR_OFFSET|macro|USBHS_SFR_OFFSET
DECL|USBHS_SFR_RDERRIS_Msk|macro|USBHS_SFR_RDERRIS_Msk
DECL|USBHS_SFR_RDERRIS_Pos|macro|USBHS_SFR_RDERRIS_Pos
DECL|USBHS_SFR_RDERRIS|macro|USBHS_SFR_RDERRIS
DECL|USBHS_SFR_Type|typedef|} USBHS_SFR_Type;
DECL|USBHS_SFR_VBUSRQS_Msk|macro|USBHS_SFR_VBUSRQS_Msk
DECL|USBHS_SFR_VBUSRQS_Pos|macro|USBHS_SFR_VBUSRQS_Pos
DECL|USBHS_SFR_VBUSRQS|macro|USBHS_SFR_VBUSRQS
DECL|USBHS_SFR|member|__O USBHS_SFR_Type USBHS_SFR; /**< Offset: 0x80C ( /W 32) General Status Set Register */
DECL|USBHS_SFR|member|__O uint32_t USBHS_SFR; /**< (USBHS Offset: 0x80C) General Status Set Register */
DECL|USBHS_SR_CLKUSABLE_Msk|macro|USBHS_SR_CLKUSABLE_Msk
DECL|USBHS_SR_CLKUSABLE_Pos|macro|USBHS_SR_CLKUSABLE_Pos
DECL|USBHS_SR_CLKUSABLE|macro|USBHS_SR_CLKUSABLE
DECL|USBHS_SR_MASK|macro|USBHS_SR_MASK
DECL|USBHS_SR_Msk|macro|USBHS_SR_Msk
DECL|USBHS_SR_OFFSET|macro|USBHS_SR_OFFSET
DECL|USBHS_SR_RDERRI_Msk|macro|USBHS_SR_RDERRI_Msk
DECL|USBHS_SR_RDERRI_Pos|macro|USBHS_SR_RDERRI_Pos
DECL|USBHS_SR_RDERRI|macro|USBHS_SR_RDERRI
DECL|USBHS_SR_SPEED_FULL_SPEED_Val|macro|USBHS_SR_SPEED_FULL_SPEED_Val
DECL|USBHS_SR_SPEED_FULL_SPEED|macro|USBHS_SR_SPEED_FULL_SPEED
DECL|USBHS_SR_SPEED_HIGH_SPEED_Val|macro|USBHS_SR_SPEED_HIGH_SPEED_Val
DECL|USBHS_SR_SPEED_HIGH_SPEED|macro|USBHS_SR_SPEED_HIGH_SPEED
DECL|USBHS_SR_SPEED_LOW_SPEED_Val|macro|USBHS_SR_SPEED_LOW_SPEED_Val
DECL|USBHS_SR_SPEED_LOW_SPEED|macro|USBHS_SR_SPEED_LOW_SPEED
DECL|USBHS_SR_SPEED_Msk|macro|USBHS_SR_SPEED_Msk
DECL|USBHS_SR_SPEED_Pos|macro|USBHS_SR_SPEED_Pos
DECL|USBHS_SR_SPEED|macro|USBHS_SR_SPEED
DECL|USBHS_SR_Type|typedef|} USBHS_SR_Type;
DECL|USBHS_SR_VBUSRQ_Msk|macro|USBHS_SR_VBUSRQ_Msk
DECL|USBHS_SR_VBUSRQ_Pos|macro|USBHS_SR_VBUSRQ_Pos
DECL|USBHS_SR_VBUSRQ|macro|USBHS_SR_VBUSRQ
DECL|USBHS_SR|member|__I USBHS_SR_Type USBHS_SR; /**< Offset: 0x804 (R/ 32) General Status Register */
DECL|USBHS_SR|member|__I uint32_t USBHS_SR; /**< (USBHS Offset: 0x804) General Status Register */
DECL|UsbhsDevdma|typedef|} UsbhsDevdma;
DECL|UsbhsDevdma|typedef|} UsbhsDevdma;
DECL|UsbhsHstdma|typedef|} UsbhsHstdma;
DECL|UsbhsHstdma|typedef|} UsbhsHstdma;
DECL|Usbhs|typedef|} Usbhs;
DECL|Usbhs|typedef|} Usbhs;
DECL|VBUSHWC|member|uint32_t VBUSHWC:1; /**< bit: 8 VBUS Hardware Control */
DECL|VBUSRQC|member|uint32_t VBUSRQC:1; /**< bit: 9 VBUS Request Clear */
DECL|VBUSRQS|member|uint32_t VBUSRQS:1; /**< bit: 9 VBUS Request Set */
DECL|VBUSRQ|member|uint32_t VBUSRQ:1; /**< bit: 9 VBUS Request (Host mode only) */
DECL|WAKEUPC|member|uint32_t WAKEUPC:1; /**< bit: 4 Wake-Up Interrupt Clear */
DECL|WAKEUPEC|member|uint32_t WAKEUPEC:1; /**< bit: 4 Wake-Up Interrupt Disable */
DECL|WAKEUPES|member|uint32_t WAKEUPES:1; /**< bit: 4 Wake-Up Interrupt Enable */
DECL|WAKEUPE|member|uint32_t WAKEUPE:1; /**< bit: 4 Wake-Up Interrupt Mask */
DECL|WAKEUPS|member|uint32_t WAKEUPS:1; /**< bit: 4 Wake-Up Interrupt Set */
DECL|WAKEUP|member|uint32_t WAKEUP:1; /**< bit: 4 Wake-Up Interrupt */
DECL|_SAME70_USBHS_COMPONENT_H_|macro|_SAME70_USBHS_COMPONENT_H_
DECL|_SAME70_USBHS_COMPONENT_|macro|_SAME70_USBHS_COMPONENT_
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|uint32_t|member|uint32_t :12; /**< bit: 0..11 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 0..11 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 0..11 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 0..11 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :13; /**< bit: 19..31 Reserved */
DECL|uint32_t|member|uint32_t :13; /**< bit: 19..31 Reserved */
DECL|uint32_t|member|uint32_t :14; /**< bit: 18..31 Reserved */
DECL|uint32_t|member|uint32_t :15; /**< bit: 17..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :17; /**< bit: 15..31 Reserved */
DECL|uint32_t|member|uint32_t :17; /**< bit: 15..31 Reserved */
DECL|uint32_t|member|uint32_t :17; /**< bit: 15..31 Reserved */
DECL|uint32_t|member|uint32_t :18; /**< bit: 14..31 Reserved */
DECL|uint32_t|member|uint32_t :18; /**< bit: 7..24 Reserved */
DECL|uint32_t|member|uint32_t :18; /**< bit: 7..24 Reserved */
DECL|uint32_t|member|uint32_t :19; /**< bit: 13..31 Reserved */
DECL|uint32_t|member|uint32_t :19; /**< bit: 13..31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 0 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 0 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 10 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 11 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 11 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 13 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 13 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 13 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 14 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 15 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 15 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 15 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 15 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 15 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 15 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 15 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 17 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 18 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 19 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 19 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 23 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 23 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 24 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 24 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 24 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 24 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 24 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 24 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 24 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 24 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 3 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :25; /**< bit: 0..24 Reserved */
DECL|uint32_t|member|uint32_t :25; /**< bit: 0..24 Reserved */
DECL|uint32_t|member|uint32_t :25; /**< bit: 7..31 Reserved */
DECL|uint32_t|member|uint32_t :25; /**< bit: 7..31 Reserved */
DECL|uint32_t|member|uint32_t :25; /**< bit: 7..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 10..11 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 10..11 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 10..11 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 2..3 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 2..3 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 13..15 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 5..7 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 0..3 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 0..3 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 0..3 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 0..3 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 20..23 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 5..8 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 5..8 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 5..8 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 8..11 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 8..11 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 8..11 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 8..11 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 8..11 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 8..11 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 8..11 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 8..11 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 20..24 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 20..24 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 20..24 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 20..24 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 20..24 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 20..24 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 20..24 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 20..24 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 7..11 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 7..11 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 7..11 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 7..11 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 9..13 Reserved */
DECL|uint32_t|member|uint32_t :6; /**< bit: 26..31 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 25..31 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 25..31 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 25..31 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 25..31 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 9..15 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 9..15 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 9..15 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 9..15 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 0..7 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 0..7 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 0..7 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 0..7 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 0..7 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 8..15 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 8..15 Reserved */
DECL|uint32_t|member|uint32_t :9; /**< bit: 16..24 Reserved */
DECL|uint32_t|member|uint32_t :9; /**< bit: 7..15 Reserved */
DECL|uint32_t|member|uint32_t :9; /**< bit: 7..15 Reserved */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
