fir_compiler_0.vhd,vhdl,xil_defaultlib,../../../../lab1.srcs/sources_1/ip/fir_compiler_0_1/sim/fir_compiler_0.vhd,incdir="../../../../lab1.srcs/sources_1/ip/fir_compiler_0_1/cmodel"
