.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"

/* Counter_1_CounterHW */
.set Counter_1_CounterHW__CAP0 CYDEV_TMR0_CAP0
.set Counter_1_CounterHW__CAP1 CYDEV_TMR0_CAP1
.set Counter_1_CounterHW__CFG0 CYDEV_TMR0_CFG0
.set Counter_1_CounterHW__CFG1 CYDEV_TMR0_CFG1
.set Counter_1_CounterHW__CNT_CMP0 CYDEV_TMR0_CNT_CMP0
.set Counter_1_CounterHW__CNT_CMP1 CYDEV_TMR0_CNT_CMP1
.set Counter_1_CounterHW__PER0 CYDEV_TMR0_PER0
.set Counter_1_CounterHW__PER1 CYDEV_TMR0_PER1
.set Counter_1_CounterHW__PM_ACT_CFG CYDEV_PM_ACT_CFG3
.set Counter_1_CounterHW__PM_ACT_MSK 0x01
.set Counter_1_CounterHW__PM_STBY_CFG CYDEV_PM_STBY_CFG3
.set Counter_1_CounterHW__PM_STBY_MSK 0x01
.set Counter_1_CounterHW__RT0 CYDEV_TMR0_RT0
.set Counter_1_CounterHW__RT1 CYDEV_TMR0_RT1
.set Counter_1_CounterHW__SR0 CYDEV_TMR0_SR0

/* Volume_ADC_ADC_SAR */
.set Volume_ADC_ADC_SAR__CLK CYDEV_ANAIF_RT_SAR0_CLK
.set Volume_ADC_ADC_SAR__CSR0 CYDEV_ANAIF_CFG_SAR0_CSR0
.set Volume_ADC_ADC_SAR__CSR1 CYDEV_ANAIF_CFG_SAR0_CSR1
.set Volume_ADC_ADC_SAR__CSR2 CYDEV_ANAIF_CFG_SAR0_CSR2
.set Volume_ADC_ADC_SAR__CSR3 CYDEV_ANAIF_CFG_SAR0_CSR3
.set Volume_ADC_ADC_SAR__CSR4 CYDEV_ANAIF_CFG_SAR0_CSR4
.set Volume_ADC_ADC_SAR__CSR5 CYDEV_ANAIF_CFG_SAR0_CSR5
.set Volume_ADC_ADC_SAR__CSR6 CYDEV_ANAIF_CFG_SAR0_CSR6
.set Volume_ADC_ADC_SAR__CSR7 CYDEV_ANAIF_CFG_SAR0_CSR7
.set Volume_ADC_ADC_SAR__PM_ACT_CFG CYDEV_PM_ACT_CFG11
.set Volume_ADC_ADC_SAR__PM_ACT_MSK 0x01
.set Volume_ADC_ADC_SAR__PM_STBY_CFG CYDEV_PM_STBY_CFG11
.set Volume_ADC_ADC_SAR__PM_STBY_MSK 0x01
.set Volume_ADC_ADC_SAR__SW0 CYDEV_ANAIF_RT_SAR0_SW0
.set Volume_ADC_ADC_SAR__SW2 CYDEV_ANAIF_RT_SAR0_SW2
.set Volume_ADC_ADC_SAR__SW3 CYDEV_ANAIF_RT_SAR0_SW3
.set Volume_ADC_ADC_SAR__SW4 CYDEV_ANAIF_RT_SAR0_SW4
.set Volume_ADC_ADC_SAR__SW6 CYDEV_ANAIF_RT_SAR0_SW6
.set Volume_ADC_ADC_SAR__TR0 CYDEV_MFGCFG_ANAIF_SAR0_TR0
.set Volume_ADC_ADC_SAR__WRK0 CYDEV_ANAIF_WRK_SAR0_WRK0
.set Volume_ADC_ADC_SAR__WRK1 CYDEV_ANAIF_WRK_SAR0_WRK1

/* Volume_ADC_theACLK */
.set Volume_ADC_theACLK__CFG0 CYDEV_CLKDIST_DCFG0_CFG0
.set Volume_ADC_theACLK__CFG1 CYDEV_CLKDIST_DCFG0_CFG1
.set Volume_ADC_theACLK__CFG2 CYDEV_CLKDIST_DCFG0_CFG2
.set Volume_ADC_theACLK__PM_ACT_CFG CYDEV_PM_ACT_CFG2
.set Volume_ADC_theACLK__PM_ACT_MSK 0x01
.set Volume_ADC_theACLK__PM_STBY_CFG CYDEV_PM_STBY_CFG2
.set Volume_ADC_theACLK__PM_STBY_MSK 0x01

/* LED_Control_Reg */
.set LED_Control_Reg_ctrl_reg__0__MASK 0x01
.set LED_Control_Reg_ctrl_reg__0__POS 0
.set LED_Control_Reg_ctrl_reg__1__MASK 0x02
.set LED_Control_Reg_ctrl_reg__1__POS 1
.set LED_Control_Reg_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_ACTL
.set LED_Control_Reg_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_CTL
.set LED_Control_Reg_ctrl_reg__16BIT_CONTROL_COUNT_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_CTL
.set LED_Control_Reg_ctrl_reg__16BIT_COUNT_CONTROL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_CTL
.set LED_Control_Reg_ctrl_reg__16BIT_COUNT_COUNT_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_CTL
.set LED_Control_Reg_ctrl_reg__16BIT_MASK_MASK_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_MSK
.set LED_Control_Reg_ctrl_reg__16BIT_MASK_PERIOD_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_MSK
.set LED_Control_Reg_ctrl_reg__16BIT_PERIOD_MASK_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_MSK
.set LED_Control_Reg_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_MSK
.set LED_Control_Reg_ctrl_reg__2__MASK 0x04
.set LED_Control_Reg_ctrl_reg__2__POS 2
.set LED_Control_Reg_ctrl_reg__3__MASK 0x08
.set LED_Control_Reg_ctrl_reg__3__POS 3
.set LED_Control_Reg_ctrl_reg__4__MASK 0x10
.set LED_Control_Reg_ctrl_reg__4__POS 4
.set LED_Control_Reg_ctrl_reg__5__MASK 0x20
.set LED_Control_Reg_ctrl_reg__5__POS 5
.set LED_Control_Reg_ctrl_reg__6__MASK 0x40
.set LED_Control_Reg_ctrl_reg__6__POS 6
.set LED_Control_Reg_ctrl_reg__7__MASK 0x80
.set LED_Control_Reg_ctrl_reg__7__POS 7
.set LED_Control_Reg_ctrl_reg__CONTROL_AUX_CTL_REG CYDEV_UWRK_UWRK8_B0_UDB10_ACTL
.set LED_Control_Reg_ctrl_reg__CONTROL_REG CYDEV_UWRK_UWRK8_B0_UDB10_CTL
.set LED_Control_Reg_ctrl_reg__CONTROL_ST_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_ST_CTL
.set LED_Control_Reg_ctrl_reg__COUNT_REG CYDEV_UWRK_UWRK8_B0_UDB10_CTL
.set LED_Control_Reg_ctrl_reg__COUNT_ST_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_ST_CTL
.set LED_Control_Reg_ctrl_reg__MASK 0xFF
.set LED_Control_Reg_ctrl_reg__MASK_CTL_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_MSK_ACTL
.set LED_Control_Reg_ctrl_reg__PER_CTL_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_MSK_ACTL
.set LED_Control_Reg_ctrl_reg__PERIOD_REG CYDEV_UWRK_UWRK8_B0_UDB10_MSK

/* Volume_ADC_IRQ */
.set Volume_ADC_IRQ__INTC_CLR_EN_REG CYDEV_NVIC_CLRENA0
.set Volume_ADC_IRQ__INTC_CLR_PD_REG CYDEV_NVIC_CLRPEND0
.set Volume_ADC_IRQ__INTC_MASK 0x1000
.set Volume_ADC_IRQ__INTC_NUMBER 12
.set Volume_ADC_IRQ__INTC_PRIOR_NUM 7
.set Volume_ADC_IRQ__INTC_PRIOR_REG CYDEV_NVIC_PRI_12
.set Volume_ADC_IRQ__INTC_SET_EN_REG CYDEV_NVIC_SETENA0
.set Volume_ADC_IRQ__INTC_SET_PD_REG CYDEV_NVIC_SETPEND0

/* UART_IntClock */
.set UART_IntClock__CFG0 CYDEV_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1 CYDEV_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2 CYDEV_CLKDIST_DCFG1_CFG2
.set UART_IntClock__PM_ACT_CFG CYDEV_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK 0x02
.set UART_IntClock__PM_STBY_CFG CYDEV_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK 0x02

/* timer_clock */
.set timer_clock__CFG0 CYDEV_CLKDIST_DCFG2_CFG0
.set timer_clock__CFG1 CYDEV_CLKDIST_DCFG2_CFG1
.set timer_clock__CFG2 CYDEV_CLKDIST_DCFG2_CFG2
.set timer_clock__PM_ACT_CFG CYDEV_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK 0x04
.set timer_clock__PM_STBY_CFG CYDEV_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK 0x04

/* UART_BUART */
.set UART_BUART_sTX_dpTXShifter_u0__16BIT_A0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_A0
.set UART_BUART_sTX_dpTXShifter_u0__16BIT_A1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_A1
.set UART_BUART_sTX_dpTXShifter_u0__16BIT_D0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_D0
.set UART_BUART_sTX_dpTXShifter_u0__16BIT_D1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_D1
.set UART_BUART_sTX_dpTXShifter_u0__16BIT_DP_AUX_CTL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_ACTL
.set UART_BUART_sTX_dpTXShifter_u0__16BIT_F0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_F0
.set UART_BUART_sTX_dpTXShifter_u0__16BIT_F1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_F1
.set UART_BUART_sTX_dpTXShifter_u0__A0_A1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_A0_A1
.set UART_BUART_sTX_dpTXShifter_u0__A0_REG CYDEV_UWRK_UWRK8_B0_UDB10_A0
.set UART_BUART_sTX_dpTXShifter_u0__A1_REG CYDEV_UWRK_UWRK8_B0_UDB10_A1
.set UART_BUART_sTX_dpTXShifter_u0__D0_D1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_D0_D1
.set UART_BUART_sTX_dpTXShifter_u0__D0_REG CYDEV_UWRK_UWRK8_B0_UDB10_D0
.set UART_BUART_sTX_dpTXShifter_u0__D1_REG CYDEV_UWRK_UWRK8_B0_UDB10_D1
.set UART_BUART_sTX_dpTXShifter_u0__DP_AUX_CTL_REG CYDEV_UWRK_UWRK8_B0_UDB10_ACTL
.set UART_BUART_sTX_dpTXShifter_u0__F0_F1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_F0_F1
.set UART_BUART_sTX_dpTXShifter_u0__F0_REG CYDEV_UWRK_UWRK8_B0_UDB10_F0
.set UART_BUART_sTX_dpTXShifter_u0__F1_REG CYDEV_UWRK_UWRK8_B0_UDB10_F1
.set UART_BUART_sTX_dpTXShifter_u0__MSK_DP_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_MSK_ACTL
.set UART_BUART_sTX_dpTXShifter_u0__PER_DP_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_A0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_A0
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_A1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_A1
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_D0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_D0
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_D1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_D1
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_DP_AUX_CTL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_ACTL
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_F0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_F0
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_F1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_F1
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__A0_A1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB09_A0_A1
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__A0_REG CYDEV_UWRK_UWRK8_B0_UDB09_A0
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__A1_REG CYDEV_UWRK_UWRK8_B0_UDB09_A1
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__D0_D1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB09_D0_D1
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__D0_REG CYDEV_UWRK_UWRK8_B0_UDB09_D0
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__D1_REG CYDEV_UWRK_UWRK8_B0_UDB09_D1
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__DP_AUX_CTL_REG CYDEV_UWRK_UWRK8_B0_UDB09_ACTL
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__F0_F1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB09_F0_F1
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__F0_REG CYDEV_UWRK_UWRK8_B0_UDB09_F0
.set UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__F1_REG CYDEV_UWRK_UWRK8_B0_UDB09_F1
.set UART_BUART_sTX_tx_sts__0__MASK 0x01
.set UART_BUART_sTX_tx_sts__0__POS 0
.set UART_BUART_sTX_tx_sts__1__MASK 0x02
.set UART_BUART_sTX_tx_sts__1__POS 1
.set UART_BUART_sTX_tx_sts__16BIT_STATUS_AUX_CTL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_ACTL
.set UART_BUART_sTX_tx_sts__16BIT_STATUS_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_ST
.set UART_BUART_sTX_tx_sts__2__MASK 0x04
.set UART_BUART_sTX_tx_sts__2__POS 2
.set UART_BUART_sTX_tx_sts__3__MASK 0x08
.set UART_BUART_sTX_tx_sts__3__POS 3
.set UART_BUART_sTX_tx_sts__MASK 0x0F
.set UART_BUART_sTX_tx_sts__MASK_REG CYDEV_UWRK_UWRK8_B0_UDB10_MSK
.set UART_BUART_sTX_tx_sts__MASK_ST_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_ST_CTL
.set UART_BUART_sTX_tx_sts__PER_ST_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_ST_CTL
.set UART_BUART_sTX_tx_sts__STATUS_AUX_CTL_REG CYDEV_UWRK_UWRK8_B0_UDB10_ACTL
.set UART_BUART_sTX_tx_sts__STATUS_CNT_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_ST_CTL
.set UART_BUART_sTX_tx_sts__STATUS_CONTROL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_ST_CTL
.set UART_BUART_sTX_tx_sts__STATUS_REG CYDEV_UWRK_UWRK8_B0_UDB10_ST

/* Volum_Line */
.set Volum_Line__0__MASK 0x80
.set Volum_Line__0__PC CYDEV_IO_PC_PRT0_PC7
.set Volum_Line__0__PORT 0
.set Volum_Line__0__SHIFT 7
.set Volum_Line__AG CYDEV_IO_PRT_PRT0_AG
.set Volum_Line__AMUX CYDEV_IO_PRT_PRT0_AMUX
.set Volum_Line__BIE CYDEV_IO_PRT_PRT0_BIE
.set Volum_Line__BIT_MASK CYDEV_IO_PRT_PRT0_BIT_MASK
.set Volum_Line__BYP CYDEV_IO_PRT_PRT0_BYP
.set Volum_Line__CTL CYDEV_IO_PRT_PRT0_CTL
.set Volum_Line__DM0 CYDEV_IO_PRT_PRT0_DM0
.set Volum_Line__DM1 CYDEV_IO_PRT_PRT0_DM1
.set Volum_Line__DM2 CYDEV_IO_PRT_PRT0_DM2
.set Volum_Line__DR CYDEV_IO_PRT_PRT0_DR
.set Volum_Line__INP_DIS CYDEV_IO_PRT_PRT0_INP_DIS
.set Volum_Line__LCD_COM_SEG CYDEV_IO_PRT_PRT0_LCD_COM_SEG
.set Volum_Line__LCD_EN CYDEV_IO_PRT_PRT0_LCD_EN
.set Volum_Line__PORT 0
.set Volum_Line__PRT CYDEV_IO_PRT_PRT0_PRT
.set Volum_Line__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT0_CAPS_SEL
.set Volum_Line__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT0_DBL_SYNC_IN
.set Volum_Line__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT0_OE_SEL0
.set Volum_Line__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT0_OE_SEL1
.set Volum_Line__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT0_OUT_SEL0
.set Volum_Line__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT0_OUT_SEL1
.set Volum_Line__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT0_SYNC_OUT
.set Volum_Line__PS CYDEV_IO_PRT_PRT0_PS
.set Volum_Line__SLW CYDEV_IO_PRT_PRT0_SLW

/* dPins_LSB */
.set dPins_LSB__0__MASK 0x01
.set dPins_LSB__0__PC CYDEV_IO_PC_PRT2_PC0
.set dPins_LSB__0__PORT 2
.set dPins_LSB__0__SHIFT 0
.set dPins_LSB__1__MASK 0x02
.set dPins_LSB__1__PC CYDEV_IO_PC_PRT2_PC1
.set dPins_LSB__1__PORT 2
.set dPins_LSB__1__SHIFT 1
.set dPins_LSB__2__MASK 0x04
.set dPins_LSB__2__PC CYDEV_IO_PC_PRT2_PC2
.set dPins_LSB__2__PORT 2
.set dPins_LSB__2__SHIFT 2
.set dPins_LSB__3__MASK 0x08
.set dPins_LSB__3__PC CYDEV_IO_PC_PRT2_PC3
.set dPins_LSB__3__PORT 2
.set dPins_LSB__3__SHIFT 3
.set dPins_LSB__AG CYDEV_IO_PRT_PRT2_AG
.set dPins_LSB__AMUX CYDEV_IO_PRT_PRT2_AMUX
.set dPins_LSB__BIE CYDEV_IO_PRT_PRT2_BIE
.set dPins_LSB__BIT_MASK CYDEV_IO_PRT_PRT2_BIT_MASK
.set dPins_LSB__BYP CYDEV_IO_PRT_PRT2_BYP
.set dPins_LSB__CTL CYDEV_IO_PRT_PRT2_CTL
.set dPins_LSB__DM0 CYDEV_IO_PRT_PRT2_DM0
.set dPins_LSB__DM1 CYDEV_IO_PRT_PRT2_DM1
.set dPins_LSB__DM2 CYDEV_IO_PRT_PRT2_DM2
.set dPins_LSB__DR CYDEV_IO_PRT_PRT2_DR
.set dPins_LSB__INP_DIS CYDEV_IO_PRT_PRT2_INP_DIS
.set dPins_LSB__LCD_COM_SEG CYDEV_IO_PRT_PRT2_LCD_COM_SEG
.set dPins_LSB__LCD_EN CYDEV_IO_PRT_PRT2_LCD_EN
.set dPins_LSB__MASK 0x0F
.set dPins_LSB__PORT 2
.set dPins_LSB__PRT CYDEV_IO_PRT_PRT2_PRT
.set dPins_LSB__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT2_CAPS_SEL
.set dPins_LSB__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT2_DBL_SYNC_IN
.set dPins_LSB__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT2_OE_SEL0
.set dPins_LSB__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT2_OE_SEL1
.set dPins_LSB__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT2_OUT_SEL0
.set dPins_LSB__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT2_OUT_SEL1
.set dPins_LSB__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT2_SYNC_OUT
.set dPins_LSB__PS CYDEV_IO_PRT_PRT2_PS
.set dPins_LSB__SHIFT 0
.set dPins_LSB__SLW CYDEV_IO_PRT_PRT2_SLW

/* dPins_MSB */
.set dPins_MSB__0__MASK 0x01
.set dPins_MSB__0__PC CYDEV_IO_PC_PRT4_PC0
.set dPins_MSB__0__PORT 4
.set dPins_MSB__0__SHIFT 0
.set dPins_MSB__1__MASK 0x02
.set dPins_MSB__1__PC CYDEV_IO_PC_PRT4_PC1
.set dPins_MSB__1__PORT 4
.set dPins_MSB__1__SHIFT 1
.set dPins_MSB__2__MASK 0x04
.set dPins_MSB__2__PC CYDEV_IO_PC_PRT4_PC2
.set dPins_MSB__2__PORT 4
.set dPins_MSB__2__SHIFT 2
.set dPins_MSB__3__MASK 0x08
.set dPins_MSB__3__PC CYDEV_IO_PC_PRT4_PC3
.set dPins_MSB__3__PORT 4
.set dPins_MSB__3__SHIFT 3
.set dPins_MSB__AG CYDEV_IO_PRT_PRT4_AG
.set dPins_MSB__AMUX CYDEV_IO_PRT_PRT4_AMUX
.set dPins_MSB__BIE CYDEV_IO_PRT_PRT4_BIE
.set dPins_MSB__BIT_MASK CYDEV_IO_PRT_PRT4_BIT_MASK
.set dPins_MSB__BYP CYDEV_IO_PRT_PRT4_BYP
.set dPins_MSB__CTL CYDEV_IO_PRT_PRT4_CTL
.set dPins_MSB__DM0 CYDEV_IO_PRT_PRT4_DM0
.set dPins_MSB__DM1 CYDEV_IO_PRT_PRT4_DM1
.set dPins_MSB__DM2 CYDEV_IO_PRT_PRT4_DM2
.set dPins_MSB__DR CYDEV_IO_PRT_PRT4_DR
.set dPins_MSB__INP_DIS CYDEV_IO_PRT_PRT4_INP_DIS
.set dPins_MSB__LCD_COM_SEG CYDEV_IO_PRT_PRT4_LCD_COM_SEG
.set dPins_MSB__LCD_EN CYDEV_IO_PRT_PRT4_LCD_EN
.set dPins_MSB__MASK 0x0F
.set dPins_MSB__PORT 4
.set dPins_MSB__PRT CYDEV_IO_PRT_PRT4_PRT
.set dPins_MSB__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT4_CAPS_SEL
.set dPins_MSB__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT4_DBL_SYNC_IN
.set dPins_MSB__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT4_OE_SEL0
.set dPins_MSB__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT4_OE_SEL1
.set dPins_MSB__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT4_OUT_SEL0
.set dPins_MSB__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT4_OUT_SEL1
.set dPins_MSB__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT4_SYNC_OUT
.set dPins_MSB__PS CYDEV_IO_PRT_PRT4_PS
.set dPins_MSB__SHIFT 0
.set dPins_MSB__SLW CYDEV_IO_PRT_PRT4_SLW

/* Button */
.set Button__0__MASK 0x20
.set Button__0__PC CYDEV_IO_PC_PRT0_PC5
.set Button__0__PORT 0
.set Button__0__SHIFT 5
.set Button__AG CYDEV_IO_PRT_PRT0_AG
.set Button__AMUX CYDEV_IO_PRT_PRT0_AMUX
.set Button__BIE CYDEV_IO_PRT_PRT0_BIE
.set Button__BIT_MASK CYDEV_IO_PRT_PRT0_BIT_MASK
.set Button__BYP CYDEV_IO_PRT_PRT0_BYP
.set Button__CTL CYDEV_IO_PRT_PRT0_CTL
.set Button__DM0 CYDEV_IO_PRT_PRT0_DM0
.set Button__DM1 CYDEV_IO_PRT_PRT0_DM1
.set Button__DM2 CYDEV_IO_PRT_PRT0_DM2
.set Button__DR CYDEV_IO_PRT_PRT0_DR
.set Button__INP_DIS CYDEV_IO_PRT_PRT0_INP_DIS
.set Button__LCD_COM_SEG CYDEV_IO_PRT_PRT0_LCD_COM_SEG
.set Button__LCD_EN CYDEV_IO_PRT_PRT0_LCD_EN
.set Button__MASK 0x20
.set Button__PORT 0
.set Button__PRT CYDEV_IO_PRT_PRT0_PRT
.set Button__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT0_CAPS_SEL
.set Button__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT0_DBL_SYNC_IN
.set Button__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT0_OE_SEL0
.set Button__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT0_OE_SEL1
.set Button__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT0_OUT_SEL0
.set Button__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT0_OUT_SEL1
.set Button__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT0_SYNC_OUT
.set Button__PS CYDEV_IO_PRT_PRT0_PS
.set Button__SHIFT 5
.set Button__SLW CYDEV_IO_PRT_PRT0_SLW

/* TX */
.set TX__0__MASK 0x02
.set TX__0__PC CYDEV_IO_PC_PRT0_PC1
.set TX__0__PORT 0
.set TX__0__SHIFT 1
.set TX__AG CYDEV_IO_PRT_PRT0_AG
.set TX__AMUX CYDEV_IO_PRT_PRT0_AMUX
.set TX__BIE CYDEV_IO_PRT_PRT0_BIE
.set TX__BIT_MASK CYDEV_IO_PRT_PRT0_BIT_MASK
.set TX__BYP CYDEV_IO_PRT_PRT0_BYP
.set TX__CTL CYDEV_IO_PRT_PRT0_CTL
.set TX__DM0 CYDEV_IO_PRT_PRT0_DM0
.set TX__DM1 CYDEV_IO_PRT_PRT0_DM1
.set TX__DM2 CYDEV_IO_PRT_PRT0_DM2
.set TX__DR CYDEV_IO_PRT_PRT0_DR
.set TX__INP_DIS CYDEV_IO_PRT_PRT0_INP_DIS
.set TX__LCD_COM_SEG CYDEV_IO_PRT_PRT0_LCD_COM_SEG
.set TX__LCD_EN CYDEV_IO_PRT_PRT0_LCD_EN
.set TX__MASK 0x02
.set TX__PORT 0
.set TX__PRT CYDEV_IO_PRT_PRT0_PRT
.set TX__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT0_CAPS_SEL
.set TX__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT0_DBL_SYNC_IN
.set TX__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT0_OE_SEL0
.set TX__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT0_OE_SEL1
.set TX__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT0_OUT_SEL0
.set TX__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT0_OUT_SEL1
.set TX__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT0_SYNC_OUT
.set TX__PS CYDEV_IO_PRT_PRT0_PS
.set TX__SHIFT 1
.set TX__SLW CYDEV_IO_PRT_PRT0_SLW

/* Miscellaneous */
.set CYDEV_CHIP_REV_PANTHER_ES1 1
.set CYDEV_CHIP_DIE_PANTHER 2
.set CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PANTHER
.set BCLK__BUS_CLK__HZ 24000000
.set BCLK__BUS_CLK__KHZ 24000
.set BCLK__BUS_CLK__MHZ 24
.set CYDEV_BOOTLOADER_WAIT_COMMAND 1
.set CYDEV_BOOTLOADER_WAIT_TIME 10
.set CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD 1
.set CYDEV_CHIP_DIE_UNKNOWN 0
.set CYDEV_CHIP_JTAG_ID 0x0E13C069
.set CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PANTHER_ES1
.set CYDEV_CHIP_REV_LEOPARD_ES1 0
.set CYDEV_CHIP_REV_LEOPARD_ES2 1
.set CYDEV_CHIP_REV_PANTHER_ES0 0
.set CYDEV_CONFIGURATION_ECC 0
.set CYDEV_CONFIGURATION_IMOENABLED 0
.set CYDEV_CONFIGURATION_MODE 0
.set CYDEV_DATA_CACHE_ENABLED 1
.set CYDEV_DEBUG_ENABLE_MASK 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER CYDEV_MFGCFG_MLOGIC_DBG_DBE
.set CYDEV_DEBUGGING_DPS 2
.set CYDEV_DEBUGGING_ENABLE 1
.set CYDEV_DEBUGGING_REQXRES 1
.set CYDEV_DEBUGGING_XRES 0
.set CYDEV_ECC_ENABLE 0
.set CYDEV_INSTRUCT_CACHE_ENABLED 1
.set CYDEV_VDDA 5.5
.set CYDEV_VDDA_MV 5500
.set CYDEV_VDDD 5.5
.set CYDEV_VDDD_MV 5500
.set CYDEV_VIO0 5.5
.set CYDEV_VIO0_MV 5500
.set CYDEV_VIO1 5.5
.set CYDEV_VIO1_MV 5500
.set CYDEV_VIO2 5.5
.set CYDEV_VIO2_MV 5500
.set CYDEV_VIO3 5.5
.set CYDEV_VIO3_MV 5500
.set DMA_CHANNELS_USED__MASK0 0x00000000
.set CYDEV_BOOTLOADER_ENABLE 0
.endif
