
---------- Begin Simulation Statistics ----------
final_tick                                   41976500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142046                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686500                       # Number of bytes of host memory used
host_op_rate                                   163937                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.09                       # Real time elapsed on the host
host_tick_rate                              462392502                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       12875                       # Number of instructions simulated
sim_ops                                         14877                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000042                       # Number of seconds simulated
sim_ticks                                    41976500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             26.821192                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     972                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3624                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               518                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2941                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                118                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             243                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              125                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4262                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     356                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           61                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       12875                       # Number of instructions committed
system.cpu.committedOps                         14877                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.520621                       # CPI: cycles per instruction
system.cpu.discardedOps                          1728                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10986                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2773                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1438                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           62336                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.153360                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            83953                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   10315     69.34%     69.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                     45      0.30%     69.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.14%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2406     16.17%     85.95% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2090     14.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    14877                       # Class of committed instruction
system.cpu.tickCycles                           21617                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           502                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          629                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                435                       # Transaction distribution
system.membus.trans_dist::ReadExReq                67                       # Transaction distribution
system.membus.trans_dist::ReadExResp               67                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           435                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        32128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               502                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     502    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 502                       # Request fanout histogram
system.membus.respLayer1.occupancy            2673250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              582000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               475                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           83                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              67                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           371                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          104                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  40000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              542                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038745                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.193166                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    521     96.13%     96.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     21      3.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                542                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             397500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            257498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            556999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       37                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  25                       # number of overall hits
system.l2.overall_hits::.cpu.data                  12                       # number of overall hits
system.l2.overall_hits::total                      37                       # number of overall hits
system.l2.demand_misses::.cpu.inst                346                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                159                       # number of demand (read+write) misses
system.l2.demand_misses::total                    505                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               346                       # number of overall misses
system.l2.overall_misses::.cpu.data               159                       # number of overall misses
system.l2.overall_misses::total                   505                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26531500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     12835500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         39367000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26531500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     12835500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        39367000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              171                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  542                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             171                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 542                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.932615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.929825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.931734                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.932615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.929825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.931734                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76680.635838                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80726.415094                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77954.455446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76680.635838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80726.415094                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77954.455446                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               502                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              502                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22777500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     11130500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     33908000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22777500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     11130500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     33908000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.929919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.918129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.926199                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.929919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.918129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.926199                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66021.739130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70894.904459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67545.816733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66021.739130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70894.904459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67545.816733                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           77                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               77                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           77                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           77                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  67                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      5287500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5287500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78917.910448                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78917.910448                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4617500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4617500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68917.910448                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68917.910448                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26531500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26531500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.932615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.932615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76680.635838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76680.635838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22777500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22777500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.929919                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.929919                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66021.739130                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66021.739130                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7548000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7548000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.884615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82043.478261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82043.478261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6513000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6513000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.865385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.865385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72366.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72366.666667                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   272.241950                       # Cycle average of tags in use
system.l2.tags.total_refs                         620                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       502                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.235060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       179.813268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        92.428682                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.005487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.008308                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          418                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.015320                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5486                       # Number of tag accesses
system.l2.tags.data_accesses                     5486                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              32128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 502                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         526008600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         239372030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             765380630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    526008600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        526008600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        526008600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        239372030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            765380630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000567500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1004                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         502                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3904000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                13316500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7776.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26526.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      387                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   502                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    283.009174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.442298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.496966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           25     22.94%     22.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           39     35.78%     58.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17     15.60%     74.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      9.17%     83.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      5.50%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      3.67%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.92%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            7      6.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          109                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  32128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   32128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       765.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    765.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      41897000                       # Total gap between requests
system.mem_ctrls.avgGap                      83460.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        22080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 526008600.050027966499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 239372029.587983757257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8652750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4663750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25080.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29705.41                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               166980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1727880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         17711040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1204800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           24226620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.147213                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2998500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     37678000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               478380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1856400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         18482250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           555360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           24692265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.240206                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1293500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     39383000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        41976500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4570                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4570                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4570                       # number of overall hits
system.cpu.icache.overall_hits::total            4570                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          371                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            371                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          371                       # number of overall misses
system.cpu.icache.overall_misses::total           371                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27729500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27729500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27729500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27729500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4941                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4941                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4941                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4941                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.075086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.075086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74742.587601                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74742.587601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74742.587601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74742.587601                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           83                       # number of writebacks
system.cpu.icache.writebacks::total                83                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          371                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          371                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          371                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          371                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27358500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27358500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27358500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27358500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.075086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.075086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.075086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.075086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73742.587601                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73742.587601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73742.587601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73742.587601                       # average overall mshr miss latency
system.cpu.icache.replacements                     83                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4570                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4570                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          371                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           371                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27729500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27729500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.075086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74742.587601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74742.587601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27358500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27358500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.075086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.075086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73742.587601                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73742.587601                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           160.404706                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4941                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               371                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.318059                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   160.404706                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.313290                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.313290                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10253                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10253                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4414                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4433                       # number of overall hits
system.cpu.dcache.overall_hits::total            4433                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          228                       # number of overall misses
system.cpu.dcache.overall_misses::total           228                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     16432500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16432500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     16432500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16432500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4625                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4625                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4661                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4661                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045622                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045622                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048917                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048917                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77879.146919                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77879.146919                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72072.368421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72072.368421                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           51                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          171                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13231000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13231000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.034595                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034595                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036687                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036687                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76968.750000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76968.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77374.269006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77374.269006                       # average overall mshr miss latency
system.cpu.dcache.replacements                      4                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7453000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7453000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76051.020408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76051.020408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035977                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035977                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74473.118280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74473.118280                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8979500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8979500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2040                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2040                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.055392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.055392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79464.601770                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79464.601770                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5389000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5389000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032843                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032843                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80432.835821                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80432.835821                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.472222                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.472222                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       916000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       916000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.305556                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.305556                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83272.727273                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83272.727273                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            98.272797                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4640                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               171                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.134503                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    98.272797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.095970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.095970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.163086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              9565                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             9565                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     41976500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
