--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Nexysdemo.twx Nexysdemo.ncd -o Nexysdemo.twr Nexysdemo.pcf
-ucf nexysdemo.ucf

Design file:              Nexysdemo.ncd
Physical constraint file: Nexysdemo.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
swt<0>      |    6.889(R)|   -1.725(R)|mclk_BUFGP        |   0.000|
swt<1>      |    6.947(R)|   -1.771(R)|mclk_BUFGP        |   0.000|
swt<2>      |    6.961(R)|   -1.783(R)|mclk_BUFGP        |   0.000|
swt<3>      |    6.668(R)|   -1.549(R)|mclk_BUFGP        |   0.000|
swt<4>      |    6.389(R)|   -1.326(R)|mclk_BUFGP        |   0.000|
swt<5>      |    6.539(R)|   -1.445(R)|mclk_BUFGP        |   0.000|
swt<6>      |    6.403(R)|   -1.338(R)|mclk_BUFGP        |   0.000|
swt<7>      |    4.220(R)|   -0.627(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock mclk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
an<0>         |   10.136(R)|mclk_BUFGP        |   0.000|
an<1>         |    9.646(R)|mclk_BUFGP        |   0.000|
an<2>         |    9.744(R)|mclk_BUFGP        |   0.000|
an<3>         |   10.247(R)|mclk_BUFGP        |   0.000|
speaker_signal|   10.463(R)|mclk_BUFGP        |   0.000|
ssg<0>        |   12.586(R)|mclk_BUFGP        |   0.000|
ssg<1>        |   13.259(R)|mclk_BUFGP        |   0.000|
ssg<2>        |   13.656(R)|mclk_BUFGP        |   0.000|
ssg<3>        |   12.577(R)|mclk_BUFGP        |   0.000|
ssg<4>        |   13.306(R)|mclk_BUFGP        |   0.000|
ssg<5>        |   13.418(R)|mclk_BUFGP        |   0.000|
ssg<6>        |   14.023(R)|mclk_BUFGP        |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   11.206|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Sep 29 20:49:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 149 MB



