Transfer Net,Driver,Receiver,Simulation,Node,Setup Margin (ns),Hold Margin (ns),Rmin Etch Delay (ns),Rmax Etch Delay (ns),Fmin Etch Delay (ns),Fmax Etch Delay (ns),Min Slew Time (ns),Max Slew Time (ns),Min Voltage (V),Max Voltage (V),UI (ns),VinMeas(H/L) Width (ns),Virtual Eye Width (ns),VinMeas Width (ns),VinMeas Jitter (ns),Inner Height (V),Outer Height (V),Inner Eye Min (V),Inner Eye Max (V),Outer Eye Min (V),Outer Eye Max (V),Rising Jitter (ns),Falling Jitter (ns),Ringback Margin (V),Ringback_High Margin (V),Ringback_Low Margin (V),Corner,Ac Noise,Ac Noise Source,$T1:DELAY,PATTERN
ADR,designator1,designator2,designator1_ssse_2\designator1_ssse_2.csd,designator2_pad,2.897,3.633,0.233,0.949,0.301,1.403,0.713,1.101,-0.331,3.377,10.000,8.898,8.830,9.868,0.132,2.960,3.708,0.115,3.075,-0.331,3.377,0.001,0.002,0.684,1.075,0.684,SSSE,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,designator1_ssse_3\designator1_ssse_3.csd,designator2_pad,2.799,3.804,0.404,1.136,0.533,1.501,0.729,0.966,-0.366,3.488,10.000,8.975,8.903,9.909,0.091,2.887,3.854,0.147,3.035,-0.366,3.488,0.001,0.001,0.653,1.035,0.653,SSSE,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,designator1_ssse_4\designator1_ssse_4.csd,designator2_pad,2.739,3.931,0.531,1.276,0.664,1.561,0.742,0.895,-0.418,3.594,10.000,9.042,8.970,9.867,0.133,2.869,4.000,0.131,3.001,-0.418,3.583,0.001,0.001,0.999,0.999,NoDef,SSSE,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,designator1_ssse_5\designator1_ssse_5.csd,designator2_pad,2.593,4.127,0.727,1.456,0.825,1.707,0.726,0.881,-0.495,3.687,10.000,9.091,9.020,9.919,0.081,2.928,4.173,0.080,3.009,-0.494,3.679,0.000,0.001,NoDef,NoDef,NoDef,SSSE,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,designator1_ssse_6\designator1_ssse_6.csd,designator2_pad,2.410,4.381,0.981,1.675,1.065,1.890,0.693,0.823,-0.552,3.759,10.000,9.162,9.091,9.938,0.062,3.042,4.311,0.027,3.069,-0.552,3.759,0.002,0.006,1.088,NoDef,1.088,SSSE,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,designator1_fffe_2\designator1_fffe_2.csd,designator2_pad,5.786,1.597,0.197,0.514,0.199,0.492,0.290,0.316,-0.995,4.533,10.000,9.633,9.683,9.936,0.064,3.599,5.527,-0.079,3.520,-0.995,4.533,0.001,0.001,0.341,0.959,0.341,FFFE,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,designator1_fffe_3\designator1_fffe_3.csd,designator2_pad,5.640,1.731,0.336,0.660,0.331,0.649,0.316,0.323,-1.087,4.673,10.000,9.615,9.671,9.939,0.061,3.034,5.759,0.221,3.256,-1.087,4.673,0.001,0.001,0.329,0.932,0.329,FFFE,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,designator1_fffe_4\designator1_fffe_4.csd,designator2_pad,5.457,1.931,0.532,0.843,0.531,0.840,0.306,0.311,-1.182,4.760,10.000,9.620,9.688,9.930,0.070,2.628,5.939,0.373,3.002,-1.182,4.758,0.003,0.001,0.345,0.937,0.345,FFFE,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,designator1_fffe_5\designator1_fffe_5.csd,designator2_pad,5.287,2.096,0.696,1.005,0.704,1.013,0.306,0.309,-1.203,4.799,10.000,9.611,9.683,9.915,0.085,2.434,6.002,0.465,2.899,-1.203,4.799,0.001,0.001,0.335,0.899,0.335,FFFE,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,designator1_fffe_6\designator1_fffe_6.csd,designator2_pad,5.155,2.224,0.824,1.145,0.825,1.128,0.300,0.320,-1.226,4.812,10.000,9.627,9.679,9.937,0.063,2.415,6.037,0.471,2.886,-1.226,4.811,0.001,0.001,0.329,0.886,0.329,FFFE,0.00V,tnet,6in,default_clock
