# FPGA Simulation Waveforms
Aligned matrix output with full pipeline operation.

## Case 1: N=1, M=1
![Case 1](imgs/1-1.jpg)


## Case 2: N=1, M=2
![Case 2](imgs/1-2.jpg)
