# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adder_std_logic.srcs/sources_1/new/adder4.vhd" \
"../../../../adder_std_logic.srcs/sim_1/new/adder4_tp.vhd" \

# Do not sort compile order
nosort
