

================================================================
== Vitis HLS Report for 'readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3'
================================================================
* Date:           Thu Jan 27 12:46:03 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3  |        ?|        ?|        73|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      402|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|      415|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      415|      501|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_296_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln43_fu_270_p2         |         +|   0|  0|  44|          37|           1|
    |add_ln44_1_fu_402_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln44_2_fu_463_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln44_fu_348_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln45_1_fu_449_p2       |         +|   0|  0|   9|           2|           1|
    |and_ln43_fu_334_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n      |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n          |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_cur_n      |       and|   0|  0|   2|           1|           0|
    |ap_int_blocking_n          |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n          |       and|   0|  0|   2|           2|           2|
    |empty_236_fu_437_p2        |      icmp|   0|  0|  20|          37|           1|
    |icmp_ln43_fu_265_p2        |      icmp|   0|  0|  20|          37|          37|
    |icmp_ln44_fu_282_p2        |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln45_fu_328_p2        |      icmp|   0|  0|   8|           2|           3|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_354_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln43_1_fu_306_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln43_2_fu_340_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln43_3_fu_374_p3    |    select|   0|  0|  29|           1|          29|
    |select_ln43_fu_288_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln44_1_fu_417_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln44_2_fu_469_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln44_fu_382_p3      |    select|   0|  0|  29|           1|          29|
    |select_ln45_fu_455_p3      |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln43_fu_322_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 402|         250|         253|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_162                 |   9|          2|    2|          4|
    |fftInStrm_blk_n          |   9|          2|    1|          2|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |indvar_flatten30_fu_178  |   9|          2|   37|         74|
    |indvar_flatten_fu_170    |   9|          2|    7|         14|
    |n_fu_174                 |   9|          2|   31|         62|
    |r_fu_166                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|   88|        176|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c_fu_162                           |   2|   0|    2|          0|
    |empty_236_reg_779                  |   1|   0|    1|          0|
    |indvar_flatten30_fu_178            |  37|   0|   37|          0|
    |indvar_flatten_fu_170              |   7|   0|    7|          0|
    |n_fu_174                           |  31|   0|   31|          0|
    |r_fu_166                           |   5|   0|    5|          0|
    |sext_ln48_1_mid2_v_reg_774         |  58|   0|   58|          0|
    |tmp_63_reg_794                     |   8|   0|    8|          0|
    |tmp_64_reg_799                     |   8|   0|    8|          0|
    |tmp_65_reg_804                     |   8|   0|    8|          0|
    |tmp_66_reg_809                     |   8|   0|    8|          0|
    |tmp_67_reg_814                     |   8|   0|    8|          0|
    |tmp_68_reg_819                     |   8|   0|    8|          0|
    |tmp_69_reg_824                     |   8|   0|    8|          0|
    |tmp_70_reg_829                     |   8|   0|    8|          0|
    |tmp_71_reg_834                     |   8|   0|    8|          0|
    |tmp_72_reg_839                     |   8|   0|    8|          0|
    |tmp_73_reg_844                     |   8|   0|    8|          0|
    |tmp_74_reg_849                     |   8|   0|    8|          0|
    |tmp_75_reg_854                     |   8|   0|    8|          0|
    |tmp_76_reg_859                     |   8|   0|    8|          0|
    |tmp_77_reg_864                     |   8|   0|    8|          0|
    |trunc_ln740_reg_789                |   8|   0|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 415|   0|  415|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                                                                                              Source Object                                                                                             |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3|  return value|
|ap_ext_blocking_n    |  out|    1|  ap_ctrl_hs|  readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3|  return value|
|ap_str_blocking_n    |  out|    1|  ap_ctrl_hs|  readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3|  return value|
|ap_int_blocking_n    |  out|    1|  ap_ctrl_hs|  readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                                                                                                                                                                    gmem|       pointer|
|fftInStrm_din        |  out|  512|     ap_fifo|                                                                                                                                                                                               fftInStrm|       pointer|
|fftInStrm_full_n     |   in|    1|     ap_fifo|                                                                                                                                                                                               fftInStrm|       pointer|
|fftInStrm_write      |  out|    1|     ap_fifo|                                                                                                                                                                                               fftInStrm|       pointer|
|bound5               |   in|   37|     ap_none|                                                                                                                                                                                                  bound5|        scalar|
|p_fftInData          |   in|   64|     ap_none|                                                                                                                                                                                             p_fftInData|        scalar|
+---------------------+-----+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 74


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 1
  Pipeline-0 : II = 1, D = 74, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 76 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 77 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 78 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 79 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 80 'alloca' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_14, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_12, void @empty_4, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fftInStrm, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_fftInData_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_fftInData" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:40]   --->   Operation 83 'read' 'p_fftInData_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%bound5_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %bound5" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:40]   --->   Operation 84 'read' 'bound5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln0 = store i37 0, i37 %indvar_flatten30"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %n"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi512ELb0EEERK12ap_range_refIXT_EXT0_EE.exit"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%r_18 = load i5 %r"   --->   Operation 91 'load' 'r_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%n_2 = load i31 %n" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 92 'load' 'n_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i37 %indvar_flatten30"   --->   Operation 93 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i31 %n_2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 94 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%empty = trunc i5 %r_18"   --->   Operation 95 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i4.i1, i24 %trunc_ln43, i4 %empty, i1 0" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 96 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.98ns)   --->   "%icmp_ln43 = icmp_eq  i37 %indvar_flatten30_load, i37 %bound5_read" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 97 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.93ns)   --->   "%add_ln43 = add i37 %indvar_flatten30_load, i37 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 98 'add' 'add_ln43' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split18, void %._crit_edge.loopexit.exitStub" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 99 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%c_load_2 = load i2 %c" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:45]   --->   Operation 100 'load' 'c_load_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten_load_2 = load i7 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 101 'load' 'indvar_flatten_load_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.59ns)   --->   "%icmp_ln44 = icmp_eq  i7 %indvar_flatten_load_2, i7 32" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 102 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.27ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i5 0, i5 %r_18" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 103 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.87ns)   --->   "%add_ln43_1 = add i31 %n_2, i31 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 104 'add' 'add_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i31 %add_ln43_1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 105 'trunc' 'trunc_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%select_ln43_1 = select i1 %icmp_ln44, i24 %trunc_ln43_1, i24 %trunc_ln43" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 106 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_3)   --->   "%tmp_75_mid = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i5, i24 %trunc_ln43_1, i5 0" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 107 'bitconcatenate' 'tmp_75_mid' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln43 = xor i1 %icmp_ln44, i1 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 108 'xor' 'xor_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.34ns)   --->   "%icmp_ln45 = icmp_eq  i2 %c_load_2, i2 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:45]   --->   Operation 109 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln43 = and i1 %icmp_ln45, i1 %xor_ln43" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 110 'and' 'and_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.25ns)   --->   "%select_ln43_2 = select i1 %icmp_ln44, i31 %add_ln43_1, i31 %n_2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 111 'select' 'select_ln43_2' <Predicate = (!icmp_ln43)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln44 = add i5 %select_ln43, i5 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 112 'add' 'add_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.12ns)   --->   "%or_ln44 = or i1 %and_ln43, i1 %icmp_ln44" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 113 'or' 'or_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%empty_234 = trunc i5 %add_ln44" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 114 'trunc' 'empty_234' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%tmp_75_mid1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i4.i1, i24 %select_ln43_1, i4 %empty_234, i1 0" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 115 'bitconcatenate' 'tmp_75_mid1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln43_3 = select i1 %icmp_ln44, i29 %tmp_75_mid, i29 %tmp_s" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 116 'select' 'select_ln43_3' <Predicate = (!icmp_ln43)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%select_ln44 = select i1 %and_ln43, i29 %tmp_75_mid1, i29 %select_ln43_3" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 117 'select' 'select_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%sext_ln48_1_mid2_v_v_v_v_v = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %select_ln44, i6 0" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 118 'bitconcatenate' 'sext_ln48_1_mid2_v_v_v_v_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%zext_ln44 = zext i35 %sext_ln48_1_mid2_v_v_v_v_v" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 119 'zext' 'zext_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln44_1 = add i64 %zext_ln44, i64 %p_fftInData_read" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 120 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln48_1_mid2_v = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln44_1, i32 6, i32 63" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 121 'partselect' 'sext_ln48_1_mid2_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.27ns)   --->   "%select_ln44_1 = select i1 %and_ln43, i5 %add_ln44, i5 %select_ln43" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 122 'select' 'select_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%empty_235 = trunc i37 %indvar_flatten30_load"   --->   Operation 123 'trunc' 'empty_235' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i36.i1, i36 0, i1 %empty_235"   --->   Operation 124 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.98ns)   --->   "%empty_236 = icmp_eq  i37 %tmp_95, i37 0"   --->   Operation 125 'icmp' 'empty_236' <Predicate = (!icmp_ln43)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_236, void %BurstBB, void %ReqBB"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:45]   --->   Operation 127 'load' 'c_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 128 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.43ns)   --->   "%add_ln45_1 = add i2 %c_load, i2 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:45]   --->   Operation 129 'add' 'add_ln45_1' <Predicate = (!icmp_ln43)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.27ns)   --->   "%select_ln45 = select i1 %or_ln44, i2 1, i2 %add_ln45_1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:45]   --->   Operation 130 'select' 'select_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.70ns)   --->   "%add_ln44_2 = add i7 %indvar_flatten_load, i7 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 131 'add' 'add_ln44_2' <Predicate = (!icmp_ln43)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.30ns)   --->   "%select_ln44_2 = select i1 %icmp_ln44, i7 1, i7 %add_ln44_2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 132 'select' 'select_ln44_2' <Predicate = (!icmp_ln43)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln43 = store i37 %add_ln43, i37 %indvar_flatten30" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 133 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_2 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln43 = store i31 %select_ln43_2, i31 %n" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:43]   --->   Operation 134 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_2 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln44 = store i7 %select_ln44_2, i7 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 135 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_2 : Operation 136 [1/1] (0.38ns)   --->   "%store_ln44 = store i5 %select_ln44_1, i5 %r" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 136 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_2 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln45 = store i2 %select_ln45, i2 %c" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:45]   --->   Operation 137 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_str"   --->   Operation 138 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_2_VITIS_LOOP_45_3_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i58 %sext_ln48_1_mid2_v" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:44]   --->   Operation 140 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:45]   --->   Operation 141 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:45]   --->   Operation 142 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln44" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 143 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [70/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 144 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 145 [69/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 145 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 146 [68/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 146 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 147 [67/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 147 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 148 [66/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 148 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 149 [65/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 149 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 150 [64/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 150 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 151 [63/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 151 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 152 [62/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 152 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 153 [61/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 153 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 154 [60/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 154 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 155 [59/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 155 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 156 [58/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 156 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 157 [57/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 157 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 158 [56/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 158 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 159 [55/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 159 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 160 [54/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 160 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 161 [53/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 161 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 162 [52/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 162 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 163 [51/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 163 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 164 [50/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 164 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 165 [49/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 165 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 166 [48/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 166 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.92>
ST_26 : Operation 167 [47/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 167 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.92>
ST_27 : Operation 168 [46/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 168 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.92>
ST_28 : Operation 169 [45/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 169 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.92>
ST_29 : Operation 170 [44/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 170 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.92>
ST_30 : Operation 171 [43/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 171 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.92>
ST_31 : Operation 172 [42/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 172 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.92>
ST_32 : Operation 173 [41/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 173 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.92>
ST_33 : Operation 174 [40/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 174 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.92>
ST_34 : Operation 175 [39/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 175 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.92>
ST_35 : Operation 176 [38/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 176 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.92>
ST_36 : Operation 177 [37/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 177 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.92>
ST_37 : Operation 178 [36/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 178 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.92>
ST_38 : Operation 179 [35/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 179 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.92>
ST_39 : Operation 180 [34/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 180 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.92>
ST_40 : Operation 181 [33/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 181 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.92>
ST_41 : Operation 182 [32/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 182 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.92>
ST_42 : Operation 183 [31/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 183 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.92>
ST_43 : Operation 184 [30/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 184 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.92>
ST_44 : Operation 185 [29/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 185 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.92>
ST_45 : Operation 186 [28/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 186 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.92>
ST_46 : Operation 187 [27/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 187 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.92>
ST_47 : Operation 188 [26/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 188 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.92>
ST_48 : Operation 189 [25/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 189 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.92>
ST_49 : Operation 190 [24/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 190 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.92>
ST_50 : Operation 191 [23/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 191 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.92>
ST_51 : Operation 192 [22/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 192 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.92>
ST_52 : Operation 193 [21/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 193 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.92>
ST_53 : Operation 194 [20/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 194 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.92>
ST_54 : Operation 195 [19/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 195 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.92>
ST_55 : Operation 196 [18/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 196 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.92>
ST_56 : Operation 197 [17/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 197 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.92>
ST_57 : Operation 198 [16/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 198 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.92>
ST_58 : Operation 199 [15/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 199 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.92>
ST_59 : Operation 200 [14/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 200 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.92>
ST_60 : Operation 201 [13/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 201 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.92>
ST_61 : Operation 202 [12/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 202 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.92>
ST_62 : Operation 203 [11/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 203 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.92>
ST_63 : Operation 204 [10/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 204 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.92>
ST_64 : Operation 205 [9/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 205 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.92>
ST_65 : Operation 206 [8/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 206 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.92>
ST_66 : Operation 207 [7/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 207 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.92>
ST_67 : Operation 208 [6/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 208 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.92>
ST_68 : Operation 209 [5/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 209 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.92>
ST_69 : Operation 210 [4/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 210 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.92>
ST_70 : Operation 211 [3/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 211 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.92>
ST_71 : Operation 212 [2/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 212 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.92>
ST_72 : Operation 213 [1/70] (2.92ns)   --->   "%gmem_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 2" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 213 'readreq' 'gmem_addr_2_rd_req' <Predicate = (empty_236)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB"   --->   Operation 214 'br' 'br_ln0' <Predicate = (empty_236)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 2.92>
ST_73 : Operation 215 [1/1] (2.92ns)   --->   "%superSample_V = read i512 @_ssdm_op_Read.m_axi.i512P1A, i64 %gmem_addr" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:48]   --->   Operation 215 'read' 'superSample_V' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln740 = trunc i512 %superSample_V"   --->   Operation 216 'trunc' 'trunc_ln740' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 32, i32 39"   --->   Operation 217 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 64, i32 71"   --->   Operation 218 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 96, i32 103"   --->   Operation 219 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 128, i32 135"   --->   Operation 220 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 160, i32 167"   --->   Operation 221 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 192, i32 199"   --->   Operation 222 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 224, i32 231"   --->   Operation 223 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 256, i32 263"   --->   Operation 224 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 288, i32 295"   --->   Operation 225 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 320, i32 327"   --->   Operation 226 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 352, i32 359"   --->   Operation 227 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 384, i32 391"   --->   Operation 228 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 416, i32 423"   --->   Operation 229 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 448, i32 455"   --->   Operation 230 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %superSample_V, i32 480, i32 487"   --->   Operation 231 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 236 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 236 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 1.23>
ST_74 : Operation 232 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i502 @_ssdm_op_BitConcatenate.i502.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i14, i8 %tmp_77, i24 0, i8 %tmp_76, i24 0, i8 %tmp_75, i24 0, i8 %tmp_74, i24 0, i8 %tmp_73, i24 0, i8 %tmp_72, i24 0, i8 %tmp_71, i24 0, i8 %tmp_70, i24 0, i8 %tmp_69, i24 0, i8 %tmp_68, i24 0, i8 %tmp_67, i24 0, i8 %tmp_66, i24 0, i8 %tmp_65, i24 0, i8 %tmp_64, i24 0, i8 %tmp_63, i24 0, i8 %trunc_ln740, i14 0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 232 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i502 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 233 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 234 [1/1] (1.23ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fftInStrm, i512 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 234 'write' 'write_ln174' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 16> <FIFO>
ST_74 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi512ELb0EEERK12ap_range_refIXT_EXT0_EE.exit"   --->   Operation 235 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_fftInData]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fftInStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                          (alloca        ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000]
r                          (alloca        ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten             (alloca        ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000]
n                          (alloca        ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten30           (alloca        ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_fftInData_read           (read          ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000]
bound5_read                (read          ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                  (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                  (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                  (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                  (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                  (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                     (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
r_18                       (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
n_2                        (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten30_load      (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln43                 (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                      (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                      (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43                  (icmp          ) [ 011111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln43                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43                    (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
c_load_2                   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten_load_2      (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln44                  (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln43                (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln43_1                 (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln43_1               (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln43_1              (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_75_mid                 (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln43                   (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln45                  (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln43                   (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln43_2              (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln44                    (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_234                  (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_75_mid1                (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln43_3              (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln44                (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln48_1_mid2_v_v_v_v_v (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44                  (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_1                 (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln48_1_mid2_v         (partselect    ) [ 010100000000000000000000000000000000000000000000000000000000000000000000000]
select_ln44_1              (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_235                  (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_95                     (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_236                  (icmp          ) [ 010111111111111111111111111111111111111111111111111111111111111111111111100]
br_ln0                     (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
c_load                     (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten_load        (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln45_1                 (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln45                (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_2                 (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln44_2              (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln43                 (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln43                 (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln44                 (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln44                 (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln45                 (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0           (specloopname  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0           (specloopname  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln44                  (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln45          (specpipeline  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln45          (specloopname  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                  (getelementptr ) [ 010011111111111111111111111111111111111111111111111111111111111111111111110]
gmem_addr_2_rd_req         (readreq       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                     (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
superSample_V              (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln740                (trunc         ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_63                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_64                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_65                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_66                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_67                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_68                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_69                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_70                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_71                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_72                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_73                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_74                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_75                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_76                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_77                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001]
tmp                        (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln174                 (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln174                (write         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                     (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                    (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_fftInData">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fftInStrm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i37"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i24.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i24.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i29.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i36.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_44_2_VITIS_LOOP_45_3_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i502.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i24.i8.i14"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="c_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="indvar_flatten_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="n_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten30_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten30/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_fftInData_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_fftInData_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="bound5_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="37" slack="0"/>
<pin id="190" dir="0" index="1" bw="37" slack="0"/>
<pin id="191" dir="1" index="2" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound5_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_readreq_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="512" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_2_rd_req/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="superSample_V_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="512" slack="0"/>
<pin id="203" dir="0" index="1" bw="512" slack="70"/>
<pin id="204" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="superSample_V/73 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln174_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="512" slack="0"/>
<pin id="209" dir="0" index="2" bw="502" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/74 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="37" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="31" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="7" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln0_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="r_18_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_18/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="n_2_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="31" slack="1"/>
<pin id="243" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_2/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvar_flatten30_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="37" slack="1"/>
<pin id="246" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten30_load/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln43_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="31" slack="0"/>
<pin id="249" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="empty_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="29" slack="0"/>
<pin id="257" dir="0" index="1" bw="24" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="0" index="3" bw="1" slack="0"/>
<pin id="260" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln43_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="37" slack="0"/>
<pin id="267" dir="0" index="1" bw="37" slack="1"/>
<pin id="268" dir="1" index="2" bw="1" slack="71"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln43_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="37" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="c_load_2_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="1"/>
<pin id="278" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load_2/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="indvar_flatten_load_2_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="1"/>
<pin id="281" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln44_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="7" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln43_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln43_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="31" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln43_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="0"/>
<pin id="304" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln43_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="24" slack="0"/>
<pin id="309" dir="0" index="2" bw="24" slack="0"/>
<pin id="310" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_75_mid_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="29" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75_mid/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln43_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln43/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln45_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="and_ln43_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln43_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="31" slack="0"/>
<pin id="343" dir="0" index="2" bw="31" slack="0"/>
<pin id="344" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_2/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln44_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_ln44_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="empty_234_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_234/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_75_mid1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="29" slack="0"/>
<pin id="366" dir="0" index="1" bw="24" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="0" index="3" bw="1" slack="0"/>
<pin id="369" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75_mid1/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln43_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="29" slack="0"/>
<pin id="377" dir="0" index="2" bw="29" slack="0"/>
<pin id="378" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_3/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln44_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="29" slack="0"/>
<pin id="385" dir="0" index="2" bw="29" slack="0"/>
<pin id="386" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln48_1_mid2_v_v_v_v_v_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="35" slack="0"/>
<pin id="392" dir="0" index="1" bw="29" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln48_1_mid2_v_v_v_v_v/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln44_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="35" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln44_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="35" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="1"/>
<pin id="405" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln48_1_mid2_v_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="58" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="0" index="2" bw="4" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln48_1_mid2_v/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="select_ln44_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="0" index="2" bw="5" slack="0"/>
<pin id="421" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="empty_235_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="37" slack="0"/>
<pin id="427" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_235/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_95_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="37" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="empty_236_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="37" slack="0"/>
<pin id="439" dir="0" index="1" bw="37" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_236/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="c_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="1"/>
<pin id="445" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="indvar_flatten_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="1"/>
<pin id="448" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln45_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln45_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="2" slack="0"/>
<pin id="458" dir="0" index="2" bw="2" slack="0"/>
<pin id="459" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln44_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln44_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="0"/>
<pin id="472" dir="0" index="2" bw="7" slack="0"/>
<pin id="473" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln43_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="37" slack="0"/>
<pin id="479" dir="0" index="1" bw="37" slack="1"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln43_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="31" slack="0"/>
<pin id="484" dir="0" index="1" bw="31" slack="1"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln44_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="7" slack="0"/>
<pin id="489" dir="0" index="1" bw="7" slack="1"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln44_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="0" index="1" bw="5" slack="1"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln45_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="0" index="1" bw="2" slack="1"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln44_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="58" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="gmem_addr_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="0" index="1" bw="64" slack="0"/>
<pin id="508" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln740_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="512" slack="0"/>
<pin id="514" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln740/73 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_63_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="512" slack="0"/>
<pin id="519" dir="0" index="2" bw="7" slack="0"/>
<pin id="520" dir="0" index="3" bw="7" slack="0"/>
<pin id="521" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/73 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_64_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="512" slack="0"/>
<pin id="529" dir="0" index="2" bw="8" slack="0"/>
<pin id="530" dir="0" index="3" bw="8" slack="0"/>
<pin id="531" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_64/73 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_65_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="512" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="0" index="3" bw="8" slack="0"/>
<pin id="541" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/73 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_66_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="512" slack="0"/>
<pin id="549" dir="0" index="2" bw="9" slack="0"/>
<pin id="550" dir="0" index="3" bw="9" slack="0"/>
<pin id="551" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/73 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_67_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="512" slack="0"/>
<pin id="559" dir="0" index="2" bw="9" slack="0"/>
<pin id="560" dir="0" index="3" bw="9" slack="0"/>
<pin id="561" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/73 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_68_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="512" slack="0"/>
<pin id="569" dir="0" index="2" bw="9" slack="0"/>
<pin id="570" dir="0" index="3" bw="9" slack="0"/>
<pin id="571" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_68/73 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_69_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="512" slack="0"/>
<pin id="579" dir="0" index="2" bw="9" slack="0"/>
<pin id="580" dir="0" index="3" bw="9" slack="0"/>
<pin id="581" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_69/73 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_70_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="512" slack="0"/>
<pin id="589" dir="0" index="2" bw="10" slack="0"/>
<pin id="590" dir="0" index="3" bw="10" slack="0"/>
<pin id="591" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70/73 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_71_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="512" slack="0"/>
<pin id="599" dir="0" index="2" bw="10" slack="0"/>
<pin id="600" dir="0" index="3" bw="10" slack="0"/>
<pin id="601" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71/73 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_72_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="512" slack="0"/>
<pin id="609" dir="0" index="2" bw="10" slack="0"/>
<pin id="610" dir="0" index="3" bw="10" slack="0"/>
<pin id="611" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_72/73 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_73_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="512" slack="0"/>
<pin id="619" dir="0" index="2" bw="10" slack="0"/>
<pin id="620" dir="0" index="3" bw="10" slack="0"/>
<pin id="621" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_73/73 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_74_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="0" index="1" bw="512" slack="0"/>
<pin id="629" dir="0" index="2" bw="10" slack="0"/>
<pin id="630" dir="0" index="3" bw="10" slack="0"/>
<pin id="631" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_74/73 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_75_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="512" slack="0"/>
<pin id="639" dir="0" index="2" bw="10" slack="0"/>
<pin id="640" dir="0" index="3" bw="10" slack="0"/>
<pin id="641" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_75/73 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_76_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="512" slack="0"/>
<pin id="649" dir="0" index="2" bw="10" slack="0"/>
<pin id="650" dir="0" index="3" bw="10" slack="0"/>
<pin id="651" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/73 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_77_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="512" slack="0"/>
<pin id="659" dir="0" index="2" bw="10" slack="0"/>
<pin id="660" dir="0" index="3" bw="10" slack="0"/>
<pin id="661" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_77/73 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="502" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="1"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="0" index="3" bw="8" slack="1"/>
<pin id="671" dir="0" index="4" bw="1" slack="0"/>
<pin id="672" dir="0" index="5" bw="8" slack="1"/>
<pin id="673" dir="0" index="6" bw="1" slack="0"/>
<pin id="674" dir="0" index="7" bw="8" slack="1"/>
<pin id="675" dir="0" index="8" bw="1" slack="0"/>
<pin id="676" dir="0" index="9" bw="8" slack="1"/>
<pin id="677" dir="0" index="10" bw="1" slack="0"/>
<pin id="678" dir="0" index="11" bw="8" slack="1"/>
<pin id="679" dir="0" index="12" bw="1" slack="0"/>
<pin id="680" dir="0" index="13" bw="8" slack="1"/>
<pin id="681" dir="0" index="14" bw="1" slack="0"/>
<pin id="682" dir="0" index="15" bw="8" slack="1"/>
<pin id="683" dir="0" index="16" bw="1" slack="0"/>
<pin id="684" dir="0" index="17" bw="8" slack="1"/>
<pin id="685" dir="0" index="18" bw="1" slack="0"/>
<pin id="686" dir="0" index="19" bw="8" slack="1"/>
<pin id="687" dir="0" index="20" bw="1" slack="0"/>
<pin id="688" dir="0" index="21" bw="8" slack="1"/>
<pin id="689" dir="0" index="22" bw="1" slack="0"/>
<pin id="690" dir="0" index="23" bw="8" slack="1"/>
<pin id="691" dir="0" index="24" bw="1" slack="0"/>
<pin id="692" dir="0" index="25" bw="8" slack="1"/>
<pin id="693" dir="0" index="26" bw="1" slack="0"/>
<pin id="694" dir="0" index="27" bw="8" slack="1"/>
<pin id="695" dir="0" index="28" bw="1" slack="0"/>
<pin id="696" dir="0" index="29" bw="8" slack="1"/>
<pin id="697" dir="0" index="30" bw="1" slack="0"/>
<pin id="698" dir="0" index="31" bw="8" slack="1"/>
<pin id="699" dir="0" index="32" bw="1" slack="0"/>
<pin id="700" dir="1" index="33" bw="502" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/74 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln174_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="502" slack="0"/>
<pin id="720" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/74 "/>
</bind>
</comp>

<comp id="723" class="1005" name="c_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="2" slack="0"/>
<pin id="725" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="731" class="1005" name="r_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="0"/>
<pin id="733" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="738" class="1005" name="indvar_flatten_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="7" slack="0"/>
<pin id="740" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="746" class="1005" name="n_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="31" slack="0"/>
<pin id="748" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="753" class="1005" name="indvar_flatten30_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="37" slack="0"/>
<pin id="755" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten30 "/>
</bind>
</comp>

<comp id="760" class="1005" name="p_fftInData_read_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="64" slack="1"/>
<pin id="762" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_fftInData_read "/>
</bind>
</comp>

<comp id="765" class="1005" name="bound5_read_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="37" slack="1"/>
<pin id="767" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="bound5_read "/>
</bind>
</comp>

<comp id="770" class="1005" name="icmp_ln43_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="71"/>
<pin id="772" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="774" class="1005" name="sext_ln48_1_mid2_v_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="58" slack="1"/>
<pin id="776" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln48_1_mid2_v "/>
</bind>
</comp>

<comp id="779" class="1005" name="empty_236_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_236 "/>
</bind>
</comp>

<comp id="783" class="1005" name="gmem_addr_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="512" slack="1"/>
<pin id="785" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="789" class="1005" name="trunc_ln740_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="1"/>
<pin id="791" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln740 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_63_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="1"/>
<pin id="796" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_64_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="1"/>
<pin id="801" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_65_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="1"/>
<pin id="806" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_66_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="1"/>
<pin id="811" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_67_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="1"/>
<pin id="816" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp_68_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="1"/>
<pin id="821" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_69_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="1"/>
<pin id="826" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="829" class="1005" name="tmp_70_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="1"/>
<pin id="831" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_71_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_72_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="1"/>
<pin id="841" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="844" class="1005" name="tmp_73_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="849" class="1005" name="tmp_74_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="1"/>
<pin id="851" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tmp_75_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="1"/>
<pin id="856" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_76_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="1"/>
<pin id="861" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="864" class="1005" name="tmp_77_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="1"/>
<pin id="866" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="88" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="90" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="92" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="160" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="238" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="247" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="269"><net_src comp="244" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="244" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="238" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="241" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="282" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="247" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="302" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="282" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="276" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="322" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="282" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="296" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="241" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="288" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="334" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="282" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="348" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="42" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="306" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="379"><net_src comp="282" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="314" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="255" pin="4"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="334" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="364" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="374" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="60" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="382" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="62" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="64" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="402" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="68" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="422"><net_src comp="334" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="348" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="288" pin="3"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="244" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="70" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="72" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="425" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="32" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="74" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="354" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="74" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="449" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="446" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="76" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="282" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="76" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="463" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="270" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="340" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="469" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="417" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="455" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="509"><net_src comp="4" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="505" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="515"><net_src comp="201" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="94" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="201" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="96" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="98" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="532"><net_src comp="94" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="201" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="18" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="100" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="542"><net_src comp="94" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="201" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="102" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="104" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="552"><net_src comp="94" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="201" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="106" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="108" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="562"><net_src comp="94" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="201" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="110" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="112" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="572"><net_src comp="94" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="201" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="114" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="116" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="582"><net_src comp="94" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="201" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="118" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="120" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="592"><net_src comp="94" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="201" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="122" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="124" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="602"><net_src comp="94" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="201" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="126" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="128" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="612"><net_src comp="94" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="201" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="130" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="132" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="622"><net_src comp="94" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="201" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="134" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="136" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="632"><net_src comp="94" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="201" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="138" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="140" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="642"><net_src comp="94" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="201" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="142" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="144" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="652"><net_src comp="94" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="201" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="146" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="148" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="662"><net_src comp="94" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="201" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="150" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="152" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="701"><net_src comp="154" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="702"><net_src comp="156" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="703"><net_src comp="156" pin="0"/><net_sink comp="666" pin=4"/></net>

<net id="704"><net_src comp="156" pin="0"/><net_sink comp="666" pin=6"/></net>

<net id="705"><net_src comp="156" pin="0"/><net_sink comp="666" pin=8"/></net>

<net id="706"><net_src comp="156" pin="0"/><net_sink comp="666" pin=10"/></net>

<net id="707"><net_src comp="156" pin="0"/><net_sink comp="666" pin=12"/></net>

<net id="708"><net_src comp="156" pin="0"/><net_sink comp="666" pin=14"/></net>

<net id="709"><net_src comp="156" pin="0"/><net_sink comp="666" pin=16"/></net>

<net id="710"><net_src comp="156" pin="0"/><net_sink comp="666" pin=18"/></net>

<net id="711"><net_src comp="156" pin="0"/><net_sink comp="666" pin=20"/></net>

<net id="712"><net_src comp="156" pin="0"/><net_sink comp="666" pin=22"/></net>

<net id="713"><net_src comp="156" pin="0"/><net_sink comp="666" pin=24"/></net>

<net id="714"><net_src comp="156" pin="0"/><net_sink comp="666" pin=26"/></net>

<net id="715"><net_src comp="156" pin="0"/><net_sink comp="666" pin=28"/></net>

<net id="716"><net_src comp="156" pin="0"/><net_sink comp="666" pin=30"/></net>

<net id="717"><net_src comp="158" pin="0"/><net_sink comp="666" pin=32"/></net>

<net id="721"><net_src comp="666" pin="33"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="726"><net_src comp="162" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="730"><net_src comp="723" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="734"><net_src comp="166" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="741"><net_src comp="170" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="745"><net_src comp="738" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="749"><net_src comp="174" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="756"><net_src comp="178" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="759"><net_src comp="753" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="763"><net_src comp="182" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="768"><net_src comp="188" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="773"><net_src comp="265" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="407" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="782"><net_src comp="437" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="505" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="792"><net_src comp="512" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="666" pin=31"/></net>

<net id="797"><net_src comp="516" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="666" pin=29"/></net>

<net id="802"><net_src comp="526" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="666" pin=27"/></net>

<net id="807"><net_src comp="536" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="666" pin=25"/></net>

<net id="812"><net_src comp="546" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="666" pin=23"/></net>

<net id="817"><net_src comp="556" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="666" pin=21"/></net>

<net id="822"><net_src comp="566" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="666" pin=19"/></net>

<net id="827"><net_src comp="576" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="666" pin=17"/></net>

<net id="832"><net_src comp="586" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="666" pin=15"/></net>

<net id="837"><net_src comp="596" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="666" pin=13"/></net>

<net id="842"><net_src comp="606" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="666" pin=11"/></net>

<net id="847"><net_src comp="616" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="666" pin=9"/></net>

<net id="852"><net_src comp="626" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="666" pin=7"/></net>

<net id="857"><net_src comp="636" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="666" pin=5"/></net>

<net id="862"><net_src comp="646" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="666" pin=3"/></net>

<net id="867"><net_src comp="656" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="666" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: fftInStrm | {74 }
 - Input state : 
	Port: readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 : bound5 | {1 }
	Port: readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 : p_fftInData | {1 }
	Port: readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
	Port: readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 : fftInStrm | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		trunc_ln43 : 1
		empty : 1
		tmp_s : 2
		icmp_ln43 : 1
		add_ln43 : 1
		br_ln43 : 2
		icmp_ln44 : 1
		select_ln43 : 2
		add_ln43_1 : 1
		trunc_ln43_1 : 2
		select_ln43_1 : 3
		tmp_75_mid : 3
		xor_ln43 : 2
		icmp_ln45 : 1
		and_ln43 : 2
		select_ln43_2 : 2
		add_ln44 : 3
		or_ln44 : 2
		empty_234 : 4
		tmp_75_mid1 : 5
		select_ln43_3 : 4
		select_ln44 : 6
		sext_ln48_1_mid2_v_v_v_v_v : 7
		zext_ln44 : 8
		add_ln44_1 : 9
		sext_ln48_1_mid2_v : 10
		select_ln44_1 : 2
		empty_235 : 1
		tmp_95 : 2
		empty_236 : 3
		br_ln0 : 4
		add_ln45_1 : 1
		select_ln45 : 2
		add_ln44_2 : 1
		select_ln44_2 : 2
		store_ln43 : 2
		store_ln43 : 3
		store_ln44 : 3
		store_ln44 : 3
		store_ln45 : 3
	State 3
		gmem_addr : 1
		gmem_addr_2_rd_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		zext_ln174 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |          add_ln43_fu_270          |    0    |    44   |
|          |         add_ln43_1_fu_296         |    0    |    38   |
|    add   |          add_ln44_fu_348          |    0    |    12   |
|          |         add_ln44_1_fu_402         |    0    |    71   |
|          |         add_ln45_1_fu_449         |    0    |    9    |
|          |         add_ln44_2_fu_463         |    0    |    14   |
|----------|-----------------------------------|---------|---------|
|          |         select_ln43_fu_288        |    0    |    5    |
|          |        select_ln43_1_fu_306       |    0    |    24   |
|          |        select_ln43_2_fu_340       |    0    |    31   |
|  select  |        select_ln43_3_fu_374       |    0    |    29   |
|          |         select_ln44_fu_382        |    0    |    29   |
|          |        select_ln44_1_fu_417       |    0    |    5    |
|          |         select_ln45_fu_455        |    0    |    2    |
|          |        select_ln44_2_fu_469       |    0    |    7    |
|----------|-----------------------------------|---------|---------|
|          |          icmp_ln43_fu_265         |    0    |    20   |
|   icmp   |          icmp_ln44_fu_282         |    0    |    10   |
|          |          icmp_ln45_fu_328         |    0    |    8    |
|          |          empty_236_fu_437         |    0    |    20   |
|----------|-----------------------------------|---------|---------|
|    xor   |          xor_ln43_fu_322          |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|    and   |          and_ln43_fu_334          |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|    or    |           or_ln44_fu_354          |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|          |    p_fftInData_read_read_fu_182   |    0    |    0    |
|   read   |      bound5_read_read_fu_188      |    0    |    0    |
|          |     superSample_V_read_fu_201     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  readreq |         grp_readreq_fu_194        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |      write_ln174_write_fu_206     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         trunc_ln43_fu_247         |    0    |    0    |
|          |            empty_fu_251           |    0    |    0    |
|   trunc  |        trunc_ln43_1_fu_302        |    0    |    0    |
|          |          empty_234_fu_360         |    0    |    0    |
|          |          empty_235_fu_425         |    0    |    0    |
|          |         trunc_ln740_fu_512        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |            tmp_s_fu_255           |    0    |    0    |
|          |         tmp_75_mid_fu_314         |    0    |    0    |
|bitconcatenate|         tmp_75_mid1_fu_364        |    0    |    0    |
|          | sext_ln48_1_mid2_v_v_v_v_v_fu_390 |    0    |    0    |
|          |           tmp_95_fu_429           |    0    |    0    |
|          |             tmp_fu_666            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |          zext_ln44_fu_398         |    0    |    0    |
|          |         zext_ln174_fu_718         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |     sext_ln48_1_mid2_v_fu_407     |    0    |    0    |
|          |           tmp_63_fu_516           |    0    |    0    |
|          |           tmp_64_fu_526           |    0    |    0    |
|          |           tmp_65_fu_536           |    0    |    0    |
|          |           tmp_66_fu_546           |    0    |    0    |
|          |           tmp_67_fu_556           |    0    |    0    |
|          |           tmp_68_fu_566           |    0    |    0    |
|partselect|           tmp_69_fu_576           |    0    |    0    |
|          |           tmp_70_fu_586           |    0    |    0    |
|          |           tmp_71_fu_596           |    0    |    0    |
|          |           tmp_72_fu_606           |    0    |    0    |
|          |           tmp_73_fu_616           |    0    |    0    |
|          |           tmp_74_fu_626           |    0    |    0    |
|          |           tmp_75_fu_636           |    0    |    0    |
|          |           tmp_76_fu_646           |    0    |    0    |
|          |           tmp_77_fu_656           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |          sext_ln44_fu_502         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   384   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    bound5_read_reg_765   |   37   |
|         c_reg_723        |    2   |
|     empty_236_reg_779    |    1   |
|     gmem_addr_reg_783    |   512  |
|     icmp_ln43_reg_770    |    1   |
| indvar_flatten30_reg_753 |   37   |
|  indvar_flatten_reg_738  |    7   |
|         n_reg_746        |   31   |
| p_fftInData_read_reg_760 |   64   |
|         r_reg_731        |    5   |
|sext_ln48_1_mid2_v_reg_774|   58   |
|      tmp_63_reg_794      |    8   |
|      tmp_64_reg_799      |    8   |
|      tmp_65_reg_804      |    8   |
|      tmp_66_reg_809      |    8   |
|      tmp_67_reg_814      |    8   |
|      tmp_68_reg_819      |    8   |
|      tmp_69_reg_824      |    8   |
|      tmp_70_reg_829      |    8   |
|      tmp_71_reg_834      |    8   |
|      tmp_72_reg_839      |    8   |
|      tmp_73_reg_844      |    8   |
|      tmp_74_reg_849      |    8   |
|      tmp_75_reg_854      |    8   |
|      tmp_76_reg_859      |    8   |
|      tmp_77_reg_864      |    8   |
|    trunc_ln740_reg_789   |    8   |
+--------------------------+--------+
|           Total          |   883  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_194 |  p1  |   2  |  512 |  1024  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1024  ||  0.387  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   384  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   883  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   883  |   393  |
+-----------+--------+--------+--------+
