library ieee;
use ieee.std_logic_1164.all;

entity bitToBcd is
  port (bit_in: in std_logic_vector(7 downto 0);
        bcd_out: out std_logic_vector(11 downto 0));
end bitToBcd ;

architecture ckt of bitToBcd is
  component ciBitToBcd is
    port (BtB_in: in std_logic_vector(3 downto 0);
          BtB_out: out std_logic_vector(3 downto 0));
  end component;
  
  signal ciBtB_01_out, ciBtB_02_out, ciBtB_03_out, ciBtB_04_out, ciBtB_05_out, ciBtB_06_out, ciBtB_07_out: std_logic_vector(3 downto 0);