// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.175000,HLS_SYN_LAT=6,HLS_SYN_TPT=1,HLS_SYN_MEM=2,HLS_SYN_DSP=190,HLS_SYN_FF=7595,HLS_SYN_LUT=6667,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [319:0] x_V;
output  [19:0] y_0_V;
output   y_0_V_ap_vld;
output  [19:0] y_1_V;
output   y_1_V_ap_vld;
output  [19:0] y_2_V;
output   y_2_V_ap_vld;
output  [19:0] y_3_V;
output   y_3_V_ap_vld;
output  [19:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
reg   [319:0] x_V_preg;
reg   [319:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [19:0] trunc_ln1117_fu_257_p1;
reg  signed [19:0] trunc_ln1117_reg_2095;
reg  signed [19:0] trunc_ln1117_reg_2095_pp0_iter1_reg;
reg  signed [19:0] trunc_ln1117_reg_2095_pp0_iter2_reg;
reg  signed [19:0] trunc_ln1117_reg_2095_pp0_iter3_reg;
reg  signed [19:0] tmp_1_reg_2105;
reg  signed [19:0] tmp_1_reg_2105_pp0_iter1_reg;
reg  signed [19:0] tmp_1_reg_2105_pp0_iter2_reg;
reg  signed [19:0] tmp_1_reg_2105_pp0_iter3_reg;
reg  signed [19:0] tmp_1_reg_2105_pp0_iter4_reg;
reg  signed [19:0] tmp_2_reg_2126;
reg  signed [19:0] tmp_2_reg_2126_pp0_iter1_reg;
reg  signed [19:0] tmp_2_reg_2126_pp0_iter2_reg;
reg  signed [19:0] tmp_2_reg_2126_pp0_iter3_reg;
reg  signed [19:0] tmp_2_reg_2126_pp0_iter4_reg;
reg  signed [19:0] tmp_2_reg_2126_pp0_iter5_reg;
wire  signed [19:0] p_Val2_3_fu_281_p4;
reg  signed [19:0] p_Val2_3_reg_2137;
reg  signed [19:0] p_Val2_3_reg_2137_pp0_iter1_reg;
reg  signed [19:0] p_Val2_3_reg_2137_pp0_iter2_reg;
reg  signed [19:0] p_Val2_3_reg_2137_pp0_iter3_reg;
reg  signed [19:0] p_Val2_3_reg_2137_pp0_iter4_reg;
wire  signed [29:0] r_V_16_fu_1815_p2;
reg  signed [29:0] r_V_16_reg_2152;
reg  signed [19:0] tmp_4_reg_2157;
reg  signed [19:0] tmp_4_reg_2157_pp0_iter1_reg;
reg  signed [19:0] tmp_4_reg_2157_pp0_iter2_reg;
reg  signed [19:0] tmp_4_reg_2157_pp0_iter3_reg;
reg  signed [19:0] tmp_4_reg_2157_pp0_iter4_reg;
reg  signed [19:0] tmp_4_reg_2157_pp0_iter5_reg;
reg  signed [19:0] tmp_5_reg_2165;
reg  signed [19:0] tmp_5_reg_2165_pp0_iter1_reg;
reg  signed [19:0] tmp_5_reg_2165_pp0_iter2_reg;
reg  signed [19:0] tmp_5_reg_2165_pp0_iter3_reg;
reg  signed [19:0] tmp_5_reg_2165_pp0_iter4_reg;
reg  signed [19:0] tmp_5_reg_2165_pp0_iter5_reg;
wire  signed [49:0] sext_ln1118_30_fu_318_p1;
reg  signed [49:0] sext_ln1118_30_reg_2181;
reg  signed [49:0] sext_ln1118_30_reg_2181_pp0_iter2_reg;
wire   [49:0] r_V_17_fu_321_p2;
reg   [49:0] r_V_17_reg_2186;
wire  signed [30:0] sext_ln1118_fu_327_p1;
reg  signed [30:0] sext_ln1118_reg_2191;
wire  signed [28:0] sext_ln1118_2_fu_330_p1;
reg  signed [28:0] sext_ln1118_2_reg_2196;
reg  signed [28:0] sext_ln1118_2_reg_2196_pp0_iter3_reg;
wire  signed [29:0] sext_ln1118_3_fu_333_p1;
reg  signed [29:0] sext_ln1118_3_reg_2201;
wire  signed [29:0] r_V_fu_1821_p2;
reg  signed [29:0] r_V_reg_2206;
wire  signed [28:0] r_V_2_fu_1827_p2;
reg  signed [28:0] r_V_2_reg_2211;
wire  signed [30:0] sext_ln1118_15_fu_339_p1;
reg  signed [30:0] sext_ln1118_15_reg_2216;
reg  signed [30:0] sext_ln1118_15_reg_2216_pp0_iter3_reg;
wire  signed [32:0] sext_ln1118_16_fu_342_p1;
reg  signed [32:0] sext_ln1118_16_reg_2223;
reg  signed [32:0] sext_ln1118_16_reg_2223_pp0_iter3_reg;
reg  signed [32:0] sext_ln1118_16_reg_2223_pp0_iter4_reg;
reg  signed [32:0] sext_ln1118_16_reg_2223_pp0_iter5_reg;
wire  signed [31:0] sext_ln1118_18_fu_345_p1;
reg  signed [31:0] sext_ln1118_18_reg_2230;
reg  signed [31:0] sext_ln1118_18_reg_2230_pp0_iter3_reg;
reg  signed [31:0] sext_ln1118_18_reg_2230_pp0_iter4_reg;
wire  signed [31:0] sext_ln728_fu_348_p1;
reg  signed [31:0] sext_ln728_reg_2238;
reg  signed [31:0] sext_ln728_reg_2238_pp0_iter3_reg;
reg  signed [31:0] sext_ln728_reg_2238_pp0_iter4_reg;
wire  signed [30:0] sext_ln1118_20_fu_351_p1;
reg  signed [30:0] sext_ln1118_20_reg_2245;
wire  signed [29:0] r_V_6_fu_1833_p2;
reg  signed [29:0] r_V_6_reg_2250;
wire  signed [31:0] r_V_8_fu_1839_p2;
reg  signed [31:0] r_V_8_reg_2255;
wire  signed [30:0] r_V_11_fu_1845_p2;
reg  signed [30:0] r_V_11_reg_2260;
wire   [66:0] r_V_18_fu_360_p2;
reg   [66:0] r_V_18_reg_2265;
wire  signed [32:0] r_V_19_fu_1851_p2;
reg  signed [32:0] r_V_19_reg_2270;
wire  signed [31:0] r_V_21_fu_1857_p2;
reg  signed [31:0] r_V_21_reg_2275;
wire  signed [30:0] r_V_24_fu_1863_p2;
reg  signed [30:0] r_V_24_reg_2280;
wire  signed [31:0] r_V_28_fu_1869_p2;
reg  signed [31:0] r_V_28_reg_2285;
wire  signed [47:0] sext_ln1118_37_fu_366_p1;
reg  signed [47:0] sext_ln1118_37_reg_2290;
reg  signed [47:0] sext_ln1118_37_reg_2290_pp0_iter3_reg;
reg  signed [47:0] sext_ln1118_37_reg_2290_pp0_iter4_reg;
wire  signed [30:0] r_V_34_fu_1875_p2;
reg  signed [30:0] r_V_34_reg_2299;
wire  signed [30:0] r_V_37_fu_1881_p2;
reg  signed [30:0] r_V_37_reg_2304;
reg  signed [30:0] r_V_37_reg_2304_pp0_iter3_reg;
wire   [47:0] r_V_47_fu_401_p2;
reg   [47:0] r_V_47_reg_2310;
wire  signed [47:0] sext_ln1118_4_fu_413_p1;
reg  signed [47:0] sext_ln1118_4_reg_2315;
wire   [49:0] r_V_1_fu_425_p2;
reg   [49:0] r_V_1_reg_2323;
wire   [48:0] r_V_3_fu_434_p2;
reg   [48:0] r_V_3_reg_2328;
wire  signed [31:0] r_V_4_fu_1887_p2;
reg  signed [31:0] r_V_4_reg_2333;
wire  signed [30:0] r_V_5_fu_1893_p2;
reg  signed [30:0] r_V_5_reg_2338;
wire   [49:0] r_V_7_fu_449_p2;
reg   [49:0] r_V_7_reg_2343;
wire   [49:0] r_V_9_fu_458_p2;
reg   [49:0] r_V_9_reg_2348;
wire  signed [31:0] r_V_10_fu_1898_p2;
reg  signed [31:0] r_V_10_reg_2353;
wire   [50:0] r_V_12_fu_467_p2;
reg   [50:0] r_V_12_reg_2358;
wire   [27:0] r_V_15_fu_484_p2;
reg   [27:0] r_V_15_reg_2363;
wire  signed [75:0] sext_ln1118_31_fu_493_p1;
wire   [50:0] r_V_20_fu_517_p2;
reg   [50:0] r_V_20_reg_2384;
wire   [49:0] r_V_22_fu_526_p2;
reg   [49:0] r_V_22_reg_2389;
wire  signed [32:0] r_V_23_fu_1903_p2;
reg  signed [32:0] r_V_23_reg_2394;
wire   [50:0] r_V_25_fu_534_p2;
reg   [50:0] r_V_25_reg_2399;
wire  signed [33:0] r_V_26_fu_1908_p2;
reg  signed [33:0] r_V_26_reg_2404;
wire   [49:0] r_V_29_fu_546_p2;
reg   [49:0] r_V_29_reg_2409;
wire  signed [30:0] sext_ln1118_44_fu_552_p1;
reg  signed [30:0] sext_ln1118_44_reg_2414;
wire   [50:0] r_V_35_fu_558_p2;
reg   [50:0] r_V_35_reg_2419;
wire  signed [29:0] r_V_36_fu_1914_p2;
reg  signed [29:0] r_V_36_reg_2424;
wire   [50:0] r_V_38_fu_567_p2;
reg   [50:0] r_V_38_reg_2429;
wire  signed [33:0] r_V_39_fu_1919_p2;
reg  signed [33:0] r_V_39_reg_2434;
wire  signed [31:0] r_V_40_fu_1925_p2;
reg  signed [31:0] r_V_40_reg_2439;
wire   [47:0] r_V_43_fu_605_p2;
reg   [47:0] r_V_43_reg_2444;
wire  signed [30:0] r_V_44_fu_1930_p2;
reg  signed [30:0] r_V_44_reg_2449;
wire   [65:0] r_V_48_fu_617_p2;
reg  signed [65:0] r_V_48_reg_2454;
wire  signed [30:0] r_V_49_fu_1935_p2;
reg  signed [30:0] r_V_49_reg_2459;
wire  signed [30:0] r_V_52_fu_1940_p2;
reg  signed [30:0] r_V_52_reg_2464;
wire   [61:0] mul_ln1193_fu_635_p2;
reg   [61:0] mul_ln1193_reg_2469;
wire   [61:0] mul_ln1193_1_fu_641_p2;
reg   [61:0] mul_ln1193_1_reg_2474;
wire   [47:0] mul_ln1193_2_fu_650_p2;
reg   [47:0] mul_ln1193_2_reg_2479;
wire  signed [47:0] sext_ln1192_2_fu_655_p1;
reg  signed [47:0] sext_ln1192_2_reg_2484;
wire   [47:0] mul_ln1192_fu_661_p2;
reg   [47:0] mul_ln1192_reg_2490;
wire  signed [27:0] mul_ln728_fu_1946_p2;
reg  signed [27:0] mul_ln728_reg_2495;
wire  signed [30:0] mul_ln728_1_fu_1952_p2;
reg  signed [30:0] mul_ln728_1_reg_2500;
wire  signed [33:0] sext_ln728_1_fu_673_p1;
reg  signed [33:0] sext_ln728_1_reg_2505;
wire   [61:0] mul_ln1192_1_fu_679_p2;
reg   [61:0] mul_ln1192_1_reg_2510;
wire   [61:0] mul_ln1192_2_fu_688_p2;
reg   [61:0] mul_ln1192_2_reg_2515;
wire   [47:0] mul_ln1192_3_fu_697_p2;
reg   [47:0] mul_ln1192_3_reg_2520;
wire   [61:0] mul_ln1192_4_fu_705_p2;
reg   [61:0] mul_ln1192_4_reg_2525;
wire  signed [33:0] r_V_13_fu_1957_p2;
reg  signed [33:0] r_V_13_reg_2530;
wire  signed [32:0] r_V_14_fu_1963_p2;
reg  signed [32:0] r_V_14_reg_2535;
wire   [46:0] ret_V_1_fu_740_p2;
reg   [46:0] ret_V_1_reg_2540;
wire   [75:0] grp_fu_499_p2;
reg   [75:0] mul_ln1192_7_reg_2545;
wire   [75:0] grp_fu_508_p2;
reg   [75:0] mul_ln1192_8_reg_2550;
wire   [61:0] mul_ln1192_9_fu_752_p2;
reg   [61:0] mul_ln1192_9_reg_2555;
wire   [61:0] mul_ln1192_10_fu_764_p2;
reg   [61:0] mul_ln1192_10_reg_2560;
wire   [47:0] mul_ln1192_11_fu_773_p2;
reg   [47:0] mul_ln1192_11_reg_2565;
wire   [61:0] mul_ln1192_12_fu_782_p2;
reg   [61:0] mul_ln1192_12_reg_2570;
wire   [61:0] mul_ln1192_13_fu_788_p2;
reg   [61:0] mul_ln1192_13_reg_2575;
wire   [47:0] mul_ln1192_14_fu_797_p2;
reg   [47:0] mul_ln1192_14_reg_2580;
reg   [47:0] mul_ln1192_14_reg_2580_pp0_iter5_reg;
wire  signed [32:0] r_V_27_fu_1975_p2;
reg  signed [32:0] r_V_27_reg_2585;
wire   [61:0] mul_ln1193_3_fu_811_p2;
reg   [61:0] mul_ln1193_3_reg_2590;
wire  signed [31:0] r_V_30_fu_1980_p2;
reg  signed [31:0] r_V_30_reg_2595;
wire  signed [31:0] r_V_31_fu_1985_p2;
reg  signed [31:0] r_V_31_reg_2600;
wire  signed [32:0] sext_ln1118_43_fu_817_p1;
reg  signed [32:0] sext_ln1118_43_reg_2605;
wire  signed [33:0] sext_ln1192_15_fu_820_p1;
reg  signed [33:0] sext_ln1192_15_reg_2610;
reg  signed [33:0] sext_ln1192_15_reg_2610_pp0_iter5_reg;
wire  signed [33:0] r_V_32_fu_1991_p2;
reg  signed [33:0] r_V_32_reg_2615;
wire  signed [30:0] r_V_33_fu_1997_p2;
reg  signed [30:0] r_V_33_reg_2620;
wire   [61:0] mul_ln1192_18_fu_826_p2;
reg   [61:0] mul_ln1192_18_reg_2625;
wire   [47:0] mul_ln728_6_fu_835_p2;
reg   [47:0] mul_ln728_6_reg_2630;
wire   [61:0] mul_ln1192_19_fu_844_p2;
reg   [61:0] mul_ln1192_19_reg_2635;
wire   [47:0] mul_ln1192_20_fu_853_p2;
reg   [47:0] mul_ln1192_20_reg_2640;
wire  signed [47:0] sext_ln1118_48_fu_859_p1;
reg  signed [47:0] sext_ln1118_48_reg_2645;
wire   [47:0] mul_ln1192_21_fu_862_p2;
reg   [47:0] mul_ln1192_21_reg_2650;
wire   [47:0] mul_ln1192_22_fu_870_p2;
reg   [47:0] mul_ln1192_22_reg_2655;
wire  signed [31:0] r_V_41_fu_2002_p2;
reg  signed [31:0] r_V_41_reg_2660;
wire  signed [61:0] sext_ln1118_53_fu_876_p1;
reg  signed [61:0] sext_ln1118_53_reg_2665;
wire   [47:0] mul_ln1193_8_fu_888_p2;
reg   [47:0] mul_ln1193_8_reg_2671;
wire   [61:0] mul_ln1193_7_fu_894_p2;
reg   [61:0] mul_ln1193_7_reg_2676;
wire  signed [30:0] r_V_45_fu_2007_p2;
reg  signed [30:0] r_V_45_reg_2681;
wire   [50:0] r_V_50_fu_915_p2;
reg   [50:0] r_V_50_reg_2696;
wire  signed [27:0] r_V_51_fu_2012_p2;
reg  signed [27:0] r_V_51_reg_2701;
wire   [50:0] r_V_53_fu_924_p2;
reg   [50:0] r_V_53_reg_2706;
wire  signed [32:0] r_V_54_fu_2018_p2;
reg  signed [32:0] r_V_54_reg_2711;
wire   [61:0] sub_ln1192_4_fu_1038_p2;
reg   [61:0] sub_ln1192_4_reg_2716;
wire  signed [33:0] mul_ln728_2_fu_2024_p2;
reg  signed [33:0] mul_ln728_2_reg_2721;
wire   [47:0] mul_ln1192_6_fu_1050_p2;
reg   [47:0] mul_ln1192_6_reg_2726;
wire   [75:0] add_ln1192_10_fu_1135_p2;
reg   [75:0] add_ln1192_10_reg_2731;
wire   [47:0] mul_ln1192_15_fu_1147_p2;
reg   [47:0] mul_ln1192_15_reg_2736;
wire   [47:0] mul_ln1193_5_fu_1206_p2;
reg   [47:0] mul_ln1193_5_reg_2741;
wire   [61:0] add_ln1193_1_fu_1211_p2;
reg   [61:0] add_ln1193_1_reg_2746;
wire   [47:0] mul_ln1193_6_fu_1220_p2;
reg   [47:0] mul_ln1193_6_reg_2751;
wire   [61:0] add_ln1192_19_fu_1317_p2;
reg   [61:0] add_ln1192_19_reg_2756;
wire  signed [31:0] mul_ln728_7_fu_2029_p2;
reg  signed [31:0] mul_ln728_7_reg_2761;
wire  signed [32:0] mul_ln728_8_fu_2034_p2;
reg  signed [32:0] mul_ln728_8_reg_2766;
wire  signed [28:0] mul_ln728_9_fu_2040_p2;
reg  signed [28:0] mul_ln728_9_reg_2771;
wire  signed [32:0] mul_ln728_10_fu_2046_p2;
reg  signed [32:0] mul_ln728_10_reg_2776;
wire   [75:0] grp_fu_906_p2;
reg   [75:0] mul_ln1192_25_reg_2781;
wire   [61:0] add_ln1192_23_fu_1375_p2;
reg   [61:0] add_ln1192_23_reg_2786;
wire   [61:0] mul_ln1192_26_fu_1384_p2;
reg   [61:0] mul_ln1192_26_reg_2791;
wire   [45:0] mul_ln728_13_fu_1395_p2;
reg   [45:0] mul_ln728_13_reg_2796;
wire  signed [31:0] mul_ln728_14_fu_2057_p2;
reg  signed [31:0] mul_ln728_14_reg_2801;
wire   [61:0] mul_ln1192_27_fu_1404_p2;
reg   [61:0] mul_ln1192_27_reg_2806;
wire   [47:0] mul_ln1192_28_fu_1412_p2;
reg   [47:0] mul_ln1192_28_reg_2811;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire  signed [29:0] r_V_17_fu_321_p0;
wire  signed [19:0] r_V_17_fu_321_p1;
wire  signed [49:0] r_V_18_fu_360_p0;
wire  signed [19:0] r_V_18_fu_360_p1;
wire   [26:0] shl_ln1118_3_fu_369_p3;
wire   [20:0] shl_ln1118_4_fu_380_p3;
wire  signed [27:0] sext_ln1118_55_fu_376_p1;
wire  signed [27:0] sext_ln1118_56_fu_387_p1;
wire   [27:0] r_V_46_fu_391_p2;
wire  signed [27:0] r_V_47_fu_401_p0;
wire  signed [19:0] r_V_47_fu_401_p1;
wire  signed [29:0] r_V_1_fu_425_p0;
wire  signed [19:0] r_V_1_fu_425_p1;
wire  signed [49:0] sext_ln1118_7_fu_422_p1;
wire  signed [28:0] r_V_3_fu_434_p0;
wire  signed [19:0] r_V_3_fu_434_p1;
wire  signed [29:0] r_V_7_fu_449_p0;
wire  signed [19:0] r_V_7_fu_449_p1;
wire  signed [31:0] r_V_9_fu_458_p0;
wire  signed [19:0] r_V_9_fu_458_p1;
wire  signed [30:0] r_V_12_fu_467_p0;
wire  signed [19:0] r_V_12_fu_467_p1;
wire   [26:0] shl_ln2_fu_473_p3;
wire  signed [27:0] sext_ln1118_28_fu_480_p1;
wire  signed [66:0] grp_fu_499_p0;
wire  signed [66:0] grp_fu_508_p0;
wire  signed [32:0] r_V_20_fu_517_p0;
wire  signed [19:0] r_V_20_fu_517_p1;
wire  signed [50:0] sext_ln1118_29_fu_490_p1;
wire  signed [31:0] r_V_22_fu_526_p0;
wire  signed [19:0] r_V_22_fu_526_p1;
wire  signed [30:0] r_V_25_fu_534_p0;
wire  signed [19:0] r_V_25_fu_534_p1;
wire  signed [31:0] r_V_29_fu_546_p0;
wire  signed [19:0] r_V_29_fu_546_p1;
wire  signed [30:0] r_V_35_fu_558_p0;
wire  signed [19:0] r_V_35_fu_558_p1;
wire  signed [30:0] r_V_38_fu_567_p0;
wire  signed [19:0] r_V_38_fu_567_p1;
wire   [26:0] shl_ln1118_1_fu_573_p3;
wire   [20:0] shl_ln1118_2_fu_584_p3;
wire  signed [27:0] sext_ln1118_50_fu_580_p1;
wire  signed [27:0] sext_ln1118_51_fu_591_p1;
wire   [27:0] r_V_42_fu_595_p2;
wire  signed [27:0] r_V_43_fu_605_p0;
wire  signed [19:0] r_V_43_fu_605_p1;
wire  signed [47:0] r_V_48_fu_617_p0;
wire  signed [19:0] r_V_48_fu_617_p1;
wire  signed [48:0] mul_ln1193_fu_635_p0;
wire  signed [19:0] mul_ln1193_fu_635_p1;
wire  signed [61:0] sext_ln1192_1_fu_632_p1;
wire  signed [49:0] mul_ln1193_1_fu_641_p0;
wire  signed [19:0] mul_ln1193_1_fu_641_p1;
wire  signed [61:0] sext_ln1192_fu_623_p1;
wire  signed [31:0] mul_ln1193_2_fu_650_p0;
wire  signed [19:0] mul_ln1193_2_fu_650_p1;
wire  signed [30:0] mul_ln1192_fu_661_p0;
wire  signed [19:0] mul_ln1192_fu_661_p1;
wire  signed [49:0] mul_ln1192_1_fu_679_p0;
wire  signed [19:0] mul_ln1192_1_fu_679_p1;
wire  signed [49:0] mul_ln1192_2_fu_688_p0;
wire  signed [19:0] mul_ln1192_2_fu_688_p1;
wire  signed [31:0] mul_ln1192_3_fu_697_p0;
wire  signed [19:0] mul_ln1192_3_fu_697_p1;
wire  signed [50:0] mul_ln1192_4_fu_705_p0;
wire  signed [19:0] mul_ln1192_4_fu_705_p1;
wire  signed [27:0] mul_ln703_fu_723_p0;
wire  signed [19:0] mul_ln703_fu_723_p1;
wire  signed [28:0] mul_ln728_4_fu_1969_p2;
wire   [42:0] rhs_V_4_fu_729_p3;
wire  signed [46:0] sext_ln728_4_fu_736_p1;
wire   [46:0] mul_ln703_fu_723_p2;
wire  signed [50:0] mul_ln1192_9_fu_752_p0;
wire  signed [19:0] mul_ln1192_9_fu_752_p1;
wire  signed [49:0] mul_ln1192_10_fu_764_p0;
wire  signed [19:0] mul_ln1192_10_fu_764_p1;
wire  signed [61:0] sext_ln1192_10_fu_761_p1;
wire  signed [32:0] mul_ln1192_11_fu_773_p0;
wire  signed [19:0] mul_ln1192_11_fu_773_p1;
wire  signed [47:0] sext_ln1192_6_fu_746_p1;
wire  signed [50:0] mul_ln1192_12_fu_782_p0;
wire  signed [61:0] sext_ln1118_35_fu_779_p1;
wire  signed [19:0] mul_ln1192_12_fu_782_p1;
wire  signed [50:0] mul_ln1192_13_fu_788_p0;
wire  signed [19:0] mul_ln1192_13_fu_788_p1;
wire  signed [33:0] mul_ln1192_14_fu_797_p0;
wire  signed [19:0] mul_ln1192_14_fu_797_p1;
wire  signed [49:0] mul_ln1193_3_fu_811_p0;
wire  signed [19:0] mul_ln1193_3_fu_811_p1;
wire  signed [50:0] mul_ln1192_18_fu_826_p0;
wire  signed [19:0] mul_ln1192_18_fu_826_p1;
wire  signed [29:0] mul_ln728_6_fu_835_p0;
wire  signed [19:0] mul_ln728_6_fu_835_p1;
wire  signed [50:0] mul_ln1192_19_fu_844_p0;
wire  signed [19:0] mul_ln1192_19_fu_844_p1;
wire  signed [33:0] mul_ln1192_20_fu_853_p0;
wire  signed [19:0] mul_ln1192_20_fu_853_p1;
wire  signed [30:0] mul_ln1192_21_fu_862_p0;
wire  signed [19:0] mul_ln1192_21_fu_862_p1;
wire  signed [31:0] mul_ln1192_22_fu_870_p0;
wire  signed [19:0] mul_ln1192_22_fu_870_p1;
wire  signed [30:0] mul_ln1193_8_fu_888_p0;
wire  signed [19:0] mul_ln1193_8_fu_888_p1;
wire  signed [47:0] mul_ln1193_7_fu_894_p0;
wire  signed [19:0] mul_ln1193_7_fu_894_p1;
wire  signed [30:0] r_V_50_fu_915_p0;
wire  signed [19:0] r_V_50_fu_915_p1;
wire  signed [50:0] sext_ln1118_38_fu_802_p1;
wire  signed [30:0] r_V_53_fu_924_p0;
wire  signed [19:0] r_V_53_fu_924_p1;
wire   [61:0] sub_ln1193_fu_937_p2;
wire   [61:0] shl_ln_fu_930_p3;
wire   [61:0] shl_ln1_fu_941_p3;
wire   [61:0] sub_ln1192_fu_948_p2;
wire   [55:0] rhs_V_fu_954_p3;
wire   [58:0] rhs_V_1_fu_971_p3;
wire   [61:0] add_ln1193_fu_961_p2;
wire  signed [61:0] sext_ln1193_1_fu_967_p1;
wire  signed [61:0] sext_ln1192_3_fu_978_p1;
wire   [61:0] sub_ln1192_1_fu_982_p2;
wire   [61:0] add_ln1192_fu_988_p2;
wire   [61:0] sub_ln1192_2_fu_994_p2;
wire   [61:0] shl_ln1192_1_fu_1004_p3;
wire   [61:0] add_ln1192_1_fu_999_p2;
wire   [61:0] add_ln1192_2_fu_1011_p2;
wire  signed [33:0] mul_ln1192_5_fu_1025_p0;
wire  signed [19:0] mul_ln1192_5_fu_1025_p1;
wire   [47:0] mul_ln1192_5_fu_1025_p2;
wire   [61:0] sub_ln1192_3_fu_1017_p2;
wire   [61:0] shl_ln1192_2_fu_1030_p3;
wire  signed [32:0] mul_ln1192_6_fu_1050_p0;
wire  signed [19:0] mul_ln1192_6_fu_1050_p1;
wire   [74:0] lhs_V_fu_1055_p3;
wire  signed [75:0] sext_ln1192_7_fu_1062_p1;
wire   [75:0] add_ln1192_7_fu_1066_p2;
wire   [75:0] sub_ln1192_6_fu_1071_p2;
wire   [75:0] shl_ln1192_4_fu_1076_p3;
wire   [75:0] shl_ln1192_5_fu_1089_p3;
wire   [75:0] sub_ln1192_7_fu_1083_p2;
wire   [75:0] shl_ln1192_6_fu_1102_p3;
wire   [75:0] add_ln1192_8_fu_1096_p2;
wire   [75:0] add_ln1192_9_fu_1109_p2;
wire   [75:0] shl_ln1192_7_fu_1115_p3;
wire   [75:0] shl_ln1192_8_fu_1128_p3;
wire   [75:0] sub_ln1192_8_fu_1122_p2;
wire  signed [32:0] mul_ln1192_15_fu_1147_p0;
wire  signed [19:0] mul_ln1192_15_fu_1147_p1;
wire  signed [47:0] sext_ln1192_12_fu_1141_p1;
wire  signed [31:0] mul_ln1193_4_fu_1163_p0;
wire  signed [19:0] mul_ln1193_4_fu_1163_p1;
wire   [47:0] mul_ln1193_4_fu_1163_p2;
wire   [61:0] rhs_V_6_fu_1153_p3;
wire  signed [31:0] mul_ln1192_16_fu_1184_p0;
wire  signed [19:0] mul_ln1192_16_fu_1184_p1;
wire   [47:0] mul_ln1192_16_fu_1184_p2;
wire   [61:0] sub_ln1193_1_fu_1176_p2;
wire   [61:0] shl_ln1193_1_fu_1168_p3;
wire  signed [33:0] mul_ln1193_5_fu_1206_p0;
wire  signed [19:0] mul_ln1193_5_fu_1206_p1;
wire   [61:0] shl_ln1192_10_fu_1189_p3;
wire   [61:0] sub_ln1192_11_fu_1197_p2;
wire  signed [30:0] mul_ln1193_6_fu_1220_p0;
wire  signed [19:0] mul_ln1193_6_fu_1220_p1;
wire   [61:0] rhs_V_7_fu_1226_p3;
wire   [61:0] add_ln1192_15_fu_1233_p2;
wire   [61:0] add_ln1192_16_fu_1238_p2;
wire   [61:0] shl_ln1192_12_fu_1243_p3;
wire   [61:0] shl_ln1192_13_fu_1256_p3;
wire   [61:0] sub_ln1192_13_fu_1250_p2;
wire   [61:0] add_ln1192_17_fu_1263_p2;
wire   [61:0] shl_ln1192_14_fu_1269_p3;
wire  signed [30:0] mul_ln1192_23_fu_1282_p0;
wire  signed [19:0] mul_ln1192_23_fu_1282_p1;
wire   [47:0] mul_ln1192_23_fu_1282_p2;
wire   [61:0] shl_ln1192_15_fu_1286_p3;
wire   [61:0] sub_ln1192_14_fu_1276_p2;
wire  signed [31:0] mul_ln1192_24_fu_1303_p0;
wire  signed [19:0] mul_ln1192_24_fu_1303_p1;
wire   [47:0] mul_ln1192_24_fu_1303_p2;
wire   [61:0] shl_ln1192_16_fu_1309_p3;
wire   [61:0] add_ln1192_18_fu_1294_p2;
wire  signed [30:0] mul_ln1193_9_fu_1339_p0;
wire  signed [19:0] mul_ln1193_9_fu_1339_p1;
wire   [47:0] mul_ln1193_9_fu_1339_p2;
wire   [61:0] shl_ln1193_4_fu_1326_p3;
wire  signed [31:0] mul_ln728_12_fu_2051_p2;
wire   [59:0] rhs_V_13_fu_1358_p3;
wire   [61:0] sub_ln1193_3_fu_1353_p2;
wire   [61:0] shl_ln1193_5_fu_1345_p3;
wire   [61:0] sub_ln1192_18_fu_1369_p2;
wire  signed [61:0] sext_ln1192_25_fu_1365_p1;
wire  signed [50:0] mul_ln1192_26_fu_1384_p0;
wire  signed [19:0] mul_ln1192_26_fu_1384_p1;
wire  signed [27:0] mul_ln728_13_fu_1395_p0;
wire  signed [19:0] mul_ln728_13_fu_1395_p1;
wire  signed [50:0] mul_ln1192_27_fu_1404_p0;
wire  signed [19:0] mul_ln1192_27_fu_1404_p1;
wire  signed [32:0] mul_ln1192_28_fu_1412_p0;
wire  signed [19:0] mul_ln1192_28_fu_1412_p1;
wire   [61:0] rhs_V_2_fu_1417_p3;
wire   [61:0] shl_ln1192_3_fu_1432_p3;
wire   [61:0] add_ln1192_3_fu_1424_p2;
wire  signed [33:0] mul_ln728_3_fu_2062_p2;
wire   [61:0] add_ln1192_4_fu_1439_p2;
wire   [61:0] rhs_V_3_fu_1445_p3;
wire   [61:0] sub_ln1192_5_fu_1452_p2;
wire   [61:0] ret_V_fu_1458_p2;
wire   [75:0] shl_ln1192_9_fu_1475_p3;
wire   [75:0] add_ln1192_11_fu_1482_p2;
wire   [75:0] shl_ln1192_s_fu_1487_p3;
wire  signed [32:0] mul_ln728_5_fu_2069_p2;
wire   [74:0] rhs_V_5_fu_1500_p3;
wire   [75:0] sub_ln1192_9_fu_1494_p2;
wire  signed [75:0] sext_ln1192_13_fu_1507_p1;
wire   [75:0] sub_ln1192_10_fu_1511_p2;
wire   [75:0] ret_V_2_fu_1517_p2;
wire   [61:0] shl_ln1193_2_fu_1537_p3;
wire   [61:0] sub_ln1193_2_fu_1551_p2;
wire   [61:0] shl_ln1193_3_fu_1544_p3;
wire  signed [33:0] mul_ln1192_17_fu_2075_p2;
wire   [61:0] shl_ln1192_11_fu_1562_p3;
wire   [61:0] sub_ln1192_12_fu_1556_p2;
wire   [61:0] add_ln1192_13_fu_1569_p2;
wire   [61:0] ret_V_3_fu_1575_p2;
wire   [59:0] rhs_V_8_fu_1592_p3;
wire  signed [61:0] sext_ln1192_20_fu_1599_p1;
wire   [60:0] rhs_V_9_fu_1608_p3;
wire   [61:0] add_ln1192_20_fu_1603_p2;
wire  signed [61:0] sext_ln1192_21_fu_1615_p1;
wire   [56:0] rhs_V_10_fu_1625_p3;
wire  signed [61:0] sext_ln1192_22_fu_1632_p1;
wire   [61:0] sub_ln1192_15_fu_1619_p2;
wire   [60:0] rhs_V_11_fu_1642_p3;
wire   [61:0] add_ln1192_21_fu_1636_p2;
wire  signed [61:0] sext_ln1192_23_fu_1649_p1;
wire  signed [29:0] mul_ln728_11_fu_2081_p2;
wire   [57:0] rhs_V_12_fu_1662_p3;
wire   [61:0] sub_ln1192_16_fu_1653_p2;
wire  signed [61:0] sext_ln1192_24_fu_1669_p1;
wire   [61:0] sub_ln1192_17_fu_1673_p2;
wire   [61:0] ret_V_4_fu_1679_p2;
wire   [75:0] shl_ln1192_17_fu_1696_p3;
wire   [75:0] shl_ln1192_18_fu_1708_p3;
wire   [75:0] sub_ln1192_19_fu_1703_p2;
wire   [73:0] rhs_V_14_fu_1721_p3;
wire  signed [75:0] sext_ln1192_28_fu_1728_p1;
wire   [75:0] add_ln1192_24_fu_1715_p2;
wire   [73:0] rhs_V_15_fu_1738_p3;
wire   [75:0] add_ln1192_25_fu_1732_p2;
wire  signed [75:0] sext_ln1192_29_fu_1745_p1;
wire   [75:0] shl_ln1192_19_fu_1755_p3;
wire   [75:0] sub_ln1192_20_fu_1749_p2;
wire   [75:0] add_ln1192_26_fu_1762_p2;
wire   [75:0] shl_ln1192_20_fu_1768_p3;
wire  signed [28:0] mul_ln728_15_fu_2088_p2;
wire   [70:0] rhs_V_16_fu_1781_p3;
wire   [75:0] sub_ln1192_21_fu_1775_p2;
wire  signed [75:0] sext_ln1192_30_fu_1788_p1;
wire   [75:0] sub_ln1192_22_fu_1792_p2;
wire   [75:0] ret_V_5_fu_1798_p2;
wire   [9:0] r_V_16_fu_1815_p0;
wire   [9:0] r_V_fu_1821_p0;
wire   [8:0] r_V_2_fu_1827_p0;
wire   [9:0] r_V_6_fu_1833_p0;
wire   [11:0] r_V_8_fu_1839_p0;
wire   [10:0] r_V_11_fu_1845_p0;
wire   [12:0] r_V_19_fu_1851_p0;
wire   [11:0] r_V_21_fu_1857_p0;
wire  signed [19:0] r_V_21_fu_1857_p1;
wire   [10:0] r_V_24_fu_1863_p0;
wire  signed [19:0] r_V_24_fu_1863_p1;
wire   [11:0] r_V_28_fu_1869_p0;
wire  signed [19:0] r_V_28_fu_1869_p1;
wire  signed [10:0] r_V_34_fu_1875_p0;
wire   [10:0] r_V_37_fu_1881_p0;
wire  signed [19:0] r_V_37_fu_1881_p1;
wire   [11:0] r_V_4_fu_1887_p0;
wire   [10:0] r_V_5_fu_1893_p0;
wire  signed [19:0] r_V_5_fu_1893_p1;
wire   [11:0] r_V_10_fu_1898_p0;
wire  signed [19:0] r_V_10_fu_1898_p1;
wire   [12:0] r_V_23_fu_1903_p0;
wire  signed [19:0] r_V_23_fu_1903_p1;
wire   [13:0] r_V_26_fu_1908_p0;
wire  signed [19:0] r_V_26_fu_1908_p1;
wire  signed [33:0] sext_ln1118_14_fu_443_p1;
wire   [9:0] r_V_36_fu_1914_p0;
wire  signed [19:0] r_V_36_fu_1914_p1;
wire   [13:0] r_V_39_fu_1919_p0;
wire  signed [19:0] r_V_39_fu_1919_p1;
wire   [11:0] r_V_40_fu_1925_p0;
wire  signed [19:0] r_V_40_fu_1925_p1;
wire   [10:0] r_V_44_fu_1930_p0;
wire  signed [19:0] r_V_44_fu_1930_p1;
wire   [10:0] r_V_49_fu_1935_p0;
wire  signed [19:0] r_V_49_fu_1935_p1;
wire   [10:0] r_V_52_fu_1940_p0;
wire   [8:0] mul_ln728_fu_1946_p0;
wire   [11:0] mul_ln728_1_fu_1952_p0;
wire  signed [19:0] mul_ln728_1_fu_1952_p1;
wire   [13:0] r_V_13_fu_1957_p0;
wire   [12:0] r_V_14_fu_1963_p0;
wire   [9:0] mul_ln728_4_fu_1969_p0;
wire  signed [19:0] mul_ln728_4_fu_1969_p1;
wire   [12:0] r_V_27_fu_1975_p0;
wire  signed [19:0] r_V_27_fu_1975_p1;
wire   [11:0] r_V_30_fu_1980_p0;
wire  signed [19:0] r_V_30_fu_1980_p1;
wire   [11:0] r_V_31_fu_1985_p0;
wire   [13:0] r_V_32_fu_1991_p0;
wire   [10:0] r_V_33_fu_1997_p0;
wire  signed [19:0] r_V_33_fu_1997_p1;
wire   [11:0] r_V_41_fu_2002_p0;
wire  signed [19:0] r_V_41_fu_2002_p1;
wire   [10:0] r_V_45_fu_2007_p0;
wire  signed [19:0] r_V_45_fu_2007_p1;
wire   [7:0] r_V_51_fu_2012_p0;
wire   [12:0] r_V_54_fu_2018_p0;
wire   [14:0] mul_ln728_2_fu_2024_p0;
wire  signed [19:0] mul_ln728_2_fu_2024_p1;
wire   [12:0] mul_ln728_7_fu_2029_p0;
wire  signed [19:0] mul_ln728_7_fu_2029_p1;
wire   [13:0] mul_ln728_8_fu_2034_p0;
wire   [9:0] mul_ln728_9_fu_2040_p0;
wire   [13:0] mul_ln728_10_fu_2046_p0;
wire  signed [19:0] mul_ln728_10_fu_2046_p1;
wire   [12:0] mul_ln728_12_fu_2051_p0;
wire  signed [19:0] mul_ln728_12_fu_2051_p1;
wire   [12:0] mul_ln728_14_fu_2057_p0;
wire  signed [19:0] mul_ln728_14_fu_2057_p1;
wire   [14:0] mul_ln728_3_fu_2062_p0;
wire   [13:0] mul_ln728_5_fu_2069_p0;
wire  signed [19:0] mul_ln728_5_fu_2069_p1;
wire   [15:0] mul_ln1192_17_fu_2075_p0;
wire  signed [19:0] mul_ln1192_17_fu_2075_p1;
wire   [10:0] mul_ln728_11_fu_2081_p0;
wire   [9:0] mul_ln728_15_fu_2088_p0;
reg    grp_fu_499_ce;
reg    grp_fu_508_ce;
reg    grp_fu_906_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 x_V_preg = 320'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mul_67s_20s_76_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 67 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 76 ))
myproject_mul_67s_20s_76_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_499_p0),
    .din1(tmp_1_reg_2105_pp0_iter2_reg),
    .ce(grp_fu_499_ce),
    .dout(grp_fu_499_p2)
);

myproject_mul_67s_20s_76_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 67 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 76 ))
myproject_mul_67s_20s_76_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_508_p0),
    .din1(tmp_4_reg_2157_pp0_iter2_reg),
    .ce(grp_fu_508_ce),
    .dout(grp_fu_508_p2)
);

myproject_mul_66s_20s_76_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 66 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 76 ))
myproject_mul_66s_20s_76_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_48_reg_2454),
    .din1(tmp_5_reg_2165_pp0_iter3_reg),
    .ce(grp_fu_906_ce),
    .dout(grp_fu_906_p2)
);

myproject_mul_mul_10ns_20s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_10ns_20s_30_1_1_U4(
    .din0(r_V_16_fu_1815_p0),
    .din1(p_Val2_3_fu_281_p4),
    .dout(r_V_16_fu_1815_p2)
);

myproject_mul_mul_10ns_20s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_10ns_20s_30_1_1_U5(
    .din0(r_V_fu_1821_p0),
    .din1(trunc_ln1117_reg_2095_pp0_iter1_reg),
    .dout(r_V_fu_1821_p2)
);

myproject_mul_mul_9ns_20s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_9ns_20s_29_1_1_U6(
    .din0(r_V_2_fu_1827_p0),
    .din1(trunc_ln1117_reg_2095_pp0_iter1_reg),
    .dout(r_V_2_fu_1827_p2)
);

myproject_mul_mul_10ns_20s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_10ns_20s_30_1_1_U7(
    .din0(r_V_6_fu_1833_p0),
    .din1(tmp_1_reg_2105_pp0_iter1_reg),
    .dout(r_V_6_fu_1833_p2)
);

myproject_mul_mul_12ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_12ns_20s_32_1_1_U8(
    .din0(r_V_8_fu_1839_p0),
    .din1(tmp_1_reg_2105_pp0_iter1_reg),
    .dout(r_V_8_fu_1839_p2)
);

myproject_mul_mul_11ns_20s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_11ns_20s_31_1_1_U9(
    .din0(r_V_11_fu_1845_p0),
    .din1(tmp_1_reg_2105_pp0_iter1_reg),
    .dout(r_V_11_fu_1845_p2)
);

myproject_mul_mul_13ns_20s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_13ns_20s_33_1_1_U10(
    .din0(r_V_19_fu_1851_p0),
    .din1(p_Val2_3_reg_2137_pp0_iter1_reg),
    .dout(r_V_19_fu_1851_p2)
);

myproject_mul_mul_12ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_12ns_20s_32_1_1_U11(
    .din0(r_V_21_fu_1857_p0),
    .din1(r_V_21_fu_1857_p1),
    .dout(r_V_21_fu_1857_p2)
);

myproject_mul_mul_11ns_20s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_11ns_20s_31_1_1_U12(
    .din0(r_V_24_fu_1863_p0),
    .din1(r_V_24_fu_1863_p1),
    .dout(r_V_24_fu_1863_p2)
);

myproject_mul_mul_12ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_12ns_20s_32_1_1_U13(
    .din0(r_V_28_fu_1869_p0),
    .din1(r_V_28_fu_1869_p1),
    .dout(r_V_28_fu_1869_p2)
);

myproject_mul_mul_11s_20s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_11s_20s_31_1_1_U14(
    .din0(r_V_34_fu_1875_p0),
    .din1(trunc_ln1117_reg_2095_pp0_iter1_reg),
    .dout(r_V_34_fu_1875_p2)
);

myproject_mul_mul_11ns_20s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_11ns_20s_31_1_1_U15(
    .din0(r_V_37_fu_1881_p0),
    .din1(r_V_37_fu_1881_p1),
    .dout(r_V_37_fu_1881_p2)
);

myproject_mul_mul_12ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_12ns_20s_32_1_1_U16(
    .din0(r_V_4_fu_1887_p0),
    .din1(trunc_ln1117_reg_2095_pp0_iter2_reg),
    .dout(r_V_4_fu_1887_p2)
);

myproject_mul_mul_11ns_20s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_11ns_20s_31_1_1_U17(
    .din0(r_V_5_fu_1893_p0),
    .din1(r_V_5_fu_1893_p1),
    .dout(r_V_5_fu_1893_p2)
);

myproject_mul_mul_12ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_12ns_20s_32_1_1_U18(
    .din0(r_V_10_fu_1898_p0),
    .din1(r_V_10_fu_1898_p1),
    .dout(r_V_10_fu_1898_p2)
);

myproject_mul_mul_13ns_20s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_13ns_20s_33_1_1_U19(
    .din0(r_V_23_fu_1903_p0),
    .din1(r_V_23_fu_1903_p1),
    .dout(r_V_23_fu_1903_p2)
);

myproject_mul_mul_14ns_20s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_14ns_20s_34_1_1_U20(
    .din0(r_V_26_fu_1908_p0),
    .din1(r_V_26_fu_1908_p1),
    .dout(r_V_26_fu_1908_p2)
);

myproject_mul_mul_10ns_20s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_10ns_20s_30_1_1_U21(
    .din0(r_V_36_fu_1914_p0),
    .din1(r_V_36_fu_1914_p1),
    .dout(r_V_36_fu_1914_p2)
);

myproject_mul_mul_14ns_20s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_14ns_20s_34_1_1_U22(
    .din0(r_V_39_fu_1919_p0),
    .din1(r_V_39_fu_1919_p1),
    .dout(r_V_39_fu_1919_p2)
);

myproject_mul_mul_12ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_12ns_20s_32_1_1_U23(
    .din0(r_V_40_fu_1925_p0),
    .din1(r_V_40_fu_1925_p1),
    .dout(r_V_40_fu_1925_p2)
);

myproject_mul_mul_11ns_20s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_11ns_20s_31_1_1_U24(
    .din0(r_V_44_fu_1930_p0),
    .din1(r_V_44_fu_1930_p1),
    .dout(r_V_44_fu_1930_p2)
);

myproject_mul_mul_11ns_20s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_11ns_20s_31_1_1_U25(
    .din0(r_V_49_fu_1935_p0),
    .din1(r_V_49_fu_1935_p1),
    .dout(r_V_49_fu_1935_p2)
);

myproject_mul_mul_11ns_20s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_11ns_20s_31_1_1_U26(
    .din0(r_V_52_fu_1940_p0),
    .din1(tmp_5_reg_2165_pp0_iter2_reg),
    .dout(r_V_52_fu_1940_p2)
);

myproject_mul_mul_9ns_20s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_9ns_20s_28_1_1_U27(
    .din0(mul_ln728_fu_1946_p0),
    .din1(trunc_ln1117_reg_2095_pp0_iter3_reg),
    .dout(mul_ln728_fu_1946_p2)
);

myproject_mul_mul_12ns_20s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_12ns_20s_31_1_1_U28(
    .din0(mul_ln728_1_fu_1952_p0),
    .din1(mul_ln728_1_fu_1952_p1),
    .dout(mul_ln728_1_fu_1952_p2)
);

myproject_mul_mul_14ns_20s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_14ns_20s_34_1_1_U29(
    .din0(r_V_13_fu_1957_p0),
    .din1(tmp_1_reg_2105_pp0_iter3_reg),
    .dout(r_V_13_fu_1957_p2)
);

myproject_mul_mul_13ns_20s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_13ns_20s_33_1_1_U30(
    .din0(r_V_14_fu_1963_p0),
    .din1(tmp_2_reg_2126_pp0_iter3_reg),
    .dout(r_V_14_fu_1963_p2)
);

myproject_mul_mul_10ns_20s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_10ns_20s_29_1_1_U31(
    .din0(mul_ln728_4_fu_1969_p0),
    .din1(mul_ln728_4_fu_1969_p1),
    .dout(mul_ln728_4_fu_1969_p2)
);

myproject_mul_mul_13ns_20s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_13ns_20s_33_1_1_U32(
    .din0(r_V_27_fu_1975_p0),
    .din1(r_V_27_fu_1975_p1),
    .dout(r_V_27_fu_1975_p2)
);

myproject_mul_mul_12ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_12ns_20s_32_1_1_U33(
    .din0(r_V_30_fu_1980_p0),
    .din1(r_V_30_fu_1980_p1),
    .dout(r_V_30_fu_1980_p2)
);

myproject_mul_mul_12ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_12ns_20s_32_1_1_U34(
    .din0(r_V_31_fu_1985_p0),
    .din1(tmp_2_reg_2126_pp0_iter3_reg),
    .dout(r_V_31_fu_1985_p2)
);

myproject_mul_mul_14ns_20s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_14ns_20s_34_1_1_U35(
    .din0(r_V_32_fu_1991_p0),
    .din1(tmp_5_reg_2165_pp0_iter3_reg),
    .dout(r_V_32_fu_1991_p2)
);

myproject_mul_mul_11ns_20s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_11ns_20s_31_1_1_U36(
    .din0(r_V_33_fu_1997_p0),
    .din1(r_V_33_fu_1997_p1),
    .dout(r_V_33_fu_1997_p2)
);

myproject_mul_mul_12ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_12ns_20s_32_1_1_U37(
    .din0(r_V_41_fu_2002_p0),
    .din1(r_V_41_fu_2002_p1),
    .dout(r_V_41_fu_2002_p2)
);

myproject_mul_mul_11ns_20s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_11ns_20s_31_1_1_U38(
    .din0(r_V_45_fu_2007_p0),
    .din1(r_V_45_fu_2007_p1),
    .dout(r_V_45_fu_2007_p2)
);

myproject_mul_mul_8ns_20s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_8ns_20s_28_1_1_U39(
    .din0(r_V_51_fu_2012_p0),
    .din1(tmp_1_reg_2105_pp0_iter3_reg),
    .dout(r_V_51_fu_2012_p2)
);

myproject_mul_mul_13ns_20s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_13ns_20s_33_1_1_U40(
    .din0(r_V_54_fu_2018_p0),
    .din1(tmp_5_reg_2165_pp0_iter3_reg),
    .dout(r_V_54_fu_2018_p2)
);

myproject_mul_mul_15ns_20s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_15ns_20s_34_1_1_U41(
    .din0(mul_ln728_2_fu_2024_p0),
    .din1(mul_ln728_2_fu_2024_p1),
    .dout(mul_ln728_2_fu_2024_p2)
);

myproject_mul_mul_13ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_13ns_20s_32_1_1_U42(
    .din0(mul_ln728_7_fu_2029_p0),
    .din1(mul_ln728_7_fu_2029_p1),
    .dout(mul_ln728_7_fu_2029_p2)
);

myproject_mul_mul_14ns_20s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_14ns_20s_33_1_1_U43(
    .din0(mul_ln728_8_fu_2034_p0),
    .din1(tmp_1_reg_2105_pp0_iter4_reg),
    .dout(mul_ln728_8_fu_2034_p2)
);

myproject_mul_mul_10ns_20s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_10ns_20s_29_1_1_U44(
    .din0(mul_ln728_9_fu_2040_p0),
    .din1(tmp_2_reg_2126_pp0_iter4_reg),
    .dout(mul_ln728_9_fu_2040_p2)
);

myproject_mul_mul_14ns_20s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_14ns_20s_33_1_1_U45(
    .din0(mul_ln728_10_fu_2046_p0),
    .din1(mul_ln728_10_fu_2046_p1),
    .dout(mul_ln728_10_fu_2046_p2)
);

myproject_mul_mul_13ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_13ns_20s_32_1_1_U46(
    .din0(mul_ln728_12_fu_2051_p0),
    .din1(mul_ln728_12_fu_2051_p1),
    .dout(mul_ln728_12_fu_2051_p2)
);

myproject_mul_mul_13ns_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_13ns_20s_32_1_1_U47(
    .din0(mul_ln728_14_fu_2057_p0),
    .din1(mul_ln728_14_fu_2057_p1),
    .dout(mul_ln728_14_fu_2057_p2)
);

myproject_mul_mul_15ns_20s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_15ns_20s_34_1_1_U48(
    .din0(mul_ln728_3_fu_2062_p0),
    .din1(tmp_2_reg_2126_pp0_iter5_reg),
    .dout(mul_ln728_3_fu_2062_p2)
);

myproject_mul_mul_14ns_20s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_14ns_20s_33_1_1_U49(
    .din0(mul_ln728_5_fu_2069_p0),
    .din1(mul_ln728_5_fu_2069_p1),
    .dout(mul_ln728_5_fu_2069_p2)
);

myproject_mul_mul_16ns_20s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_16ns_20s_34_1_1_U50(
    .din0(mul_ln1192_17_fu_2075_p0),
    .din1(mul_ln1192_17_fu_2075_p1),
    .dout(mul_ln1192_17_fu_2075_p2)
);

myproject_mul_mul_11ns_20s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_11ns_20s_30_1_1_U51(
    .din0(mul_ln728_11_fu_2081_p0),
    .din1(tmp_4_reg_2157_pp0_iter5_reg),
    .dout(mul_ln728_11_fu_2081_p2)
);

myproject_mul_mul_10ns_20s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_10ns_20s_29_1_1_U52(
    .din0(mul_ln728_15_fu_2088_p0),
    .din1(tmp_5_reg_2165_pp0_iter5_reg),
    .dout(mul_ln728_15_fu_2088_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 320'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_10_reg_2731 <= add_ln1192_10_fu_1135_p2;
        add_ln1192_19_reg_2756 <= add_ln1192_19_fu_1317_p2;
        add_ln1192_23_reg_2786 <= add_ln1192_23_fu_1375_p2;
        add_ln1193_1_reg_2746 <= add_ln1193_1_fu_1211_p2;
        mul_ln1192_10_reg_2560 <= mul_ln1192_10_fu_764_p2;
        mul_ln1192_11_reg_2565 <= mul_ln1192_11_fu_773_p2;
        mul_ln1192_12_reg_2570 <= mul_ln1192_12_fu_782_p2;
        mul_ln1192_13_reg_2575 <= mul_ln1192_13_fu_788_p2;
        mul_ln1192_14_reg_2580 <= mul_ln1192_14_fu_797_p2;
        mul_ln1192_14_reg_2580_pp0_iter5_reg <= mul_ln1192_14_reg_2580;
        mul_ln1192_15_reg_2736 <= mul_ln1192_15_fu_1147_p2;
        mul_ln1192_18_reg_2625 <= mul_ln1192_18_fu_826_p2;
        mul_ln1192_19_reg_2635 <= mul_ln1192_19_fu_844_p2;
        mul_ln1192_1_reg_2510 <= mul_ln1192_1_fu_679_p2;
        mul_ln1192_20_reg_2640 <= mul_ln1192_20_fu_853_p2;
        mul_ln1192_21_reg_2650 <= mul_ln1192_21_fu_862_p2;
        mul_ln1192_22_reg_2655 <= mul_ln1192_22_fu_870_p2;
        mul_ln1192_25_reg_2781 <= grp_fu_906_p2;
        mul_ln1192_26_reg_2791 <= mul_ln1192_26_fu_1384_p2;
        mul_ln1192_27_reg_2806 <= mul_ln1192_27_fu_1404_p2;
        mul_ln1192_28_reg_2811 <= mul_ln1192_28_fu_1412_p2;
        mul_ln1192_2_reg_2515 <= mul_ln1192_2_fu_688_p2;
        mul_ln1192_3_reg_2520 <= mul_ln1192_3_fu_697_p2;
        mul_ln1192_4_reg_2525 <= mul_ln1192_4_fu_705_p2;
        mul_ln1192_6_reg_2726 <= mul_ln1192_6_fu_1050_p2;
        mul_ln1192_7_reg_2545 <= grp_fu_499_p2;
        mul_ln1192_8_reg_2550 <= grp_fu_508_p2;
        mul_ln1192_9_reg_2555 <= mul_ln1192_9_fu_752_p2;
        mul_ln1192_reg_2490 <= mul_ln1192_fu_661_p2;
        mul_ln1193_1_reg_2474 <= mul_ln1193_1_fu_641_p2;
        mul_ln1193_2_reg_2479 <= mul_ln1193_2_fu_650_p2;
        mul_ln1193_3_reg_2590 <= mul_ln1193_3_fu_811_p2;
        mul_ln1193_5_reg_2741 <= mul_ln1193_5_fu_1206_p2;
        mul_ln1193_6_reg_2751 <= mul_ln1193_6_fu_1220_p2;
        mul_ln1193_7_reg_2676 <= mul_ln1193_7_fu_894_p2;
        mul_ln1193_8_reg_2671 <= mul_ln1193_8_fu_888_p2;
        mul_ln1193_reg_2469 <= mul_ln1193_fu_635_p2;
        mul_ln728_10_reg_2776 <= mul_ln728_10_fu_2046_p2;
        mul_ln728_13_reg_2796 <= mul_ln728_13_fu_1395_p2;
        mul_ln728_14_reg_2801 <= mul_ln728_14_fu_2057_p2;
        mul_ln728_1_reg_2500 <= mul_ln728_1_fu_1952_p2;
        mul_ln728_2_reg_2721 <= mul_ln728_2_fu_2024_p2;
        mul_ln728_6_reg_2630 <= mul_ln728_6_fu_835_p2;
        mul_ln728_7_reg_2761 <= mul_ln728_7_fu_2029_p2;
        mul_ln728_8_reg_2766 <= mul_ln728_8_fu_2034_p2;
        mul_ln728_9_reg_2771 <= mul_ln728_9_fu_2040_p2;
        mul_ln728_reg_2495 <= mul_ln728_fu_1946_p2;
        p_Val2_3_reg_2137_pp0_iter2_reg <= p_Val2_3_reg_2137_pp0_iter1_reg;
        p_Val2_3_reg_2137_pp0_iter3_reg <= p_Val2_3_reg_2137_pp0_iter2_reg;
        p_Val2_3_reg_2137_pp0_iter4_reg <= p_Val2_3_reg_2137_pp0_iter3_reg;
        r_V_10_reg_2353 <= r_V_10_fu_1898_p2;
        r_V_11_reg_2260 <= r_V_11_fu_1845_p2;
        r_V_12_reg_2358 <= r_V_12_fu_467_p2;
        r_V_13_reg_2530 <= r_V_13_fu_1957_p2;
        r_V_14_reg_2535 <= r_V_14_fu_1963_p2;
        r_V_15_reg_2363[27 : 7] <= r_V_15_fu_484_p2[27 : 7];
        r_V_18_reg_2265 <= r_V_18_fu_360_p2;
        r_V_19_reg_2270 <= r_V_19_fu_1851_p2;
        r_V_1_reg_2323 <= r_V_1_fu_425_p2;
        r_V_20_reg_2384 <= r_V_20_fu_517_p2;
        r_V_21_reg_2275 <= r_V_21_fu_1857_p2;
        r_V_22_reg_2389 <= r_V_22_fu_526_p2;
        r_V_23_reg_2394 <= r_V_23_fu_1903_p2;
        r_V_24_reg_2280 <= r_V_24_fu_1863_p2;
        r_V_25_reg_2399 <= r_V_25_fu_534_p2;
        r_V_26_reg_2404 <= r_V_26_fu_1908_p2;
        r_V_27_reg_2585 <= r_V_27_fu_1975_p2;
        r_V_28_reg_2285 <= r_V_28_fu_1869_p2;
        r_V_29_reg_2409 <= r_V_29_fu_546_p2;
        r_V_2_reg_2211 <= r_V_2_fu_1827_p2;
        r_V_30_reg_2595 <= r_V_30_fu_1980_p2;
        r_V_31_reg_2600 <= r_V_31_fu_1985_p2;
        r_V_32_reg_2615 <= r_V_32_fu_1991_p2;
        r_V_33_reg_2620 <= r_V_33_fu_1997_p2;
        r_V_34_reg_2299 <= r_V_34_fu_1875_p2;
        r_V_35_reg_2419 <= r_V_35_fu_558_p2;
        r_V_36_reg_2424 <= r_V_36_fu_1914_p2;
        r_V_37_reg_2304 <= r_V_37_fu_1881_p2;
        r_V_37_reg_2304_pp0_iter3_reg <= r_V_37_reg_2304;
        r_V_38_reg_2429 <= r_V_38_fu_567_p2;
        r_V_39_reg_2434 <= r_V_39_fu_1919_p2;
        r_V_3_reg_2328 <= r_V_3_fu_434_p2;
        r_V_40_reg_2439 <= r_V_40_fu_1925_p2;
        r_V_41_reg_2660 <= r_V_41_fu_2002_p2;
        r_V_43_reg_2444 <= r_V_43_fu_605_p2;
        r_V_44_reg_2449 <= r_V_44_fu_1930_p2;
        r_V_45_reg_2681 <= r_V_45_fu_2007_p2;
        r_V_47_reg_2310 <= r_V_47_fu_401_p2;
        r_V_48_reg_2454 <= r_V_48_fu_617_p2;
        r_V_49_reg_2459 <= r_V_49_fu_1935_p2;
        r_V_4_reg_2333 <= r_V_4_fu_1887_p2;
        r_V_50_reg_2696 <= r_V_50_fu_915_p2;
        r_V_51_reg_2701 <= r_V_51_fu_2012_p2;
        r_V_52_reg_2464 <= r_V_52_fu_1940_p2;
        r_V_53_reg_2706 <= r_V_53_fu_924_p2;
        r_V_54_reg_2711 <= r_V_54_fu_2018_p2;
        r_V_5_reg_2338 <= r_V_5_fu_1893_p2;
        r_V_6_reg_2250 <= r_V_6_fu_1833_p2;
        r_V_7_reg_2343 <= r_V_7_fu_449_p2;
        r_V_8_reg_2255 <= r_V_8_fu_1839_p2;
        r_V_9_reg_2348 <= r_V_9_fu_458_p2;
        r_V_reg_2206 <= r_V_fu_1821_p2;
        ret_V_1_reg_2540 <= ret_V_1_fu_740_p2;
        sext_ln1118_15_reg_2216 <= sext_ln1118_15_fu_339_p1;
        sext_ln1118_15_reg_2216_pp0_iter3_reg <= sext_ln1118_15_reg_2216;
        sext_ln1118_16_reg_2223 <= sext_ln1118_16_fu_342_p1;
        sext_ln1118_16_reg_2223_pp0_iter3_reg <= sext_ln1118_16_reg_2223;
        sext_ln1118_16_reg_2223_pp0_iter4_reg <= sext_ln1118_16_reg_2223_pp0_iter3_reg;
        sext_ln1118_16_reg_2223_pp0_iter5_reg <= sext_ln1118_16_reg_2223_pp0_iter4_reg;
        sext_ln1118_18_reg_2230 <= sext_ln1118_18_fu_345_p1;
        sext_ln1118_18_reg_2230_pp0_iter3_reg <= sext_ln1118_18_reg_2230;
        sext_ln1118_18_reg_2230_pp0_iter4_reg <= sext_ln1118_18_reg_2230_pp0_iter3_reg;
        sext_ln1118_20_reg_2245 <= sext_ln1118_20_fu_351_p1;
        sext_ln1118_2_reg_2196 <= sext_ln1118_2_fu_330_p1;
        sext_ln1118_2_reg_2196_pp0_iter3_reg <= sext_ln1118_2_reg_2196;
        sext_ln1118_30_reg_2181_pp0_iter2_reg <= sext_ln1118_30_reg_2181;
        sext_ln1118_37_reg_2290 <= sext_ln1118_37_fu_366_p1;
        sext_ln1118_37_reg_2290_pp0_iter3_reg <= sext_ln1118_37_reg_2290;
        sext_ln1118_37_reg_2290_pp0_iter4_reg <= sext_ln1118_37_reg_2290_pp0_iter3_reg;
        sext_ln1118_3_reg_2201 <= sext_ln1118_3_fu_333_p1;
        sext_ln1118_43_reg_2605 <= sext_ln1118_43_fu_817_p1;
        sext_ln1118_44_reg_2414 <= sext_ln1118_44_fu_552_p1;
        sext_ln1118_48_reg_2645 <= sext_ln1118_48_fu_859_p1;
        sext_ln1118_4_reg_2315 <= sext_ln1118_4_fu_413_p1;
        sext_ln1118_53_reg_2665 <= sext_ln1118_53_fu_876_p1;
        sext_ln1118_reg_2191 <= sext_ln1118_fu_327_p1;
        sext_ln1192_15_reg_2610 <= sext_ln1192_15_fu_820_p1;
        sext_ln1192_15_reg_2610_pp0_iter5_reg <= sext_ln1192_15_reg_2610;
        sext_ln1192_2_reg_2484 <= sext_ln1192_2_fu_655_p1;
        sext_ln728_1_reg_2505 <= sext_ln728_1_fu_673_p1;
        sext_ln728_reg_2238 <= sext_ln728_fu_348_p1;
        sext_ln728_reg_2238_pp0_iter3_reg <= sext_ln728_reg_2238;
        sext_ln728_reg_2238_pp0_iter4_reg <= sext_ln728_reg_2238_pp0_iter3_reg;
        sub_ln1192_4_reg_2716 <= sub_ln1192_4_fu_1038_p2;
        tmp_1_reg_2105_pp0_iter2_reg <= tmp_1_reg_2105_pp0_iter1_reg;
        tmp_1_reg_2105_pp0_iter3_reg <= tmp_1_reg_2105_pp0_iter2_reg;
        tmp_1_reg_2105_pp0_iter4_reg <= tmp_1_reg_2105_pp0_iter3_reg;
        tmp_2_reg_2126_pp0_iter2_reg <= tmp_2_reg_2126_pp0_iter1_reg;
        tmp_2_reg_2126_pp0_iter3_reg <= tmp_2_reg_2126_pp0_iter2_reg;
        tmp_2_reg_2126_pp0_iter4_reg <= tmp_2_reg_2126_pp0_iter3_reg;
        tmp_2_reg_2126_pp0_iter5_reg <= tmp_2_reg_2126_pp0_iter4_reg;
        tmp_4_reg_2157_pp0_iter2_reg <= tmp_4_reg_2157_pp0_iter1_reg;
        tmp_4_reg_2157_pp0_iter3_reg <= tmp_4_reg_2157_pp0_iter2_reg;
        tmp_4_reg_2157_pp0_iter4_reg <= tmp_4_reg_2157_pp0_iter3_reg;
        tmp_4_reg_2157_pp0_iter5_reg <= tmp_4_reg_2157_pp0_iter4_reg;
        tmp_5_reg_2165_pp0_iter2_reg <= tmp_5_reg_2165_pp0_iter1_reg;
        tmp_5_reg_2165_pp0_iter3_reg <= tmp_5_reg_2165_pp0_iter2_reg;
        tmp_5_reg_2165_pp0_iter4_reg <= tmp_5_reg_2165_pp0_iter3_reg;
        tmp_5_reg_2165_pp0_iter5_reg <= tmp_5_reg_2165_pp0_iter4_reg;
        trunc_ln1117_reg_2095_pp0_iter2_reg <= trunc_ln1117_reg_2095_pp0_iter1_reg;
        trunc_ln1117_reg_2095_pp0_iter3_reg <= trunc_ln1117_reg_2095_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_3_reg_2137 <= {{x_V_in_sig[299:280]}};
        p_Val2_3_reg_2137_pp0_iter1_reg <= p_Val2_3_reg_2137;
        r_V_16_reg_2152 <= r_V_16_fu_1815_p2;
        r_V_17_reg_2186 <= r_V_17_fu_321_p2;
        sext_ln1118_30_reg_2181 <= sext_ln1118_30_fu_318_p1;
        tmp_1_reg_2105 <= {{x_V_in_sig[319:300]}};
        tmp_1_reg_2105_pp0_iter1_reg <= tmp_1_reg_2105;
        tmp_2_reg_2126 <= {{x_V_in_sig[59:40]}};
        tmp_2_reg_2126_pp0_iter1_reg <= tmp_2_reg_2126;
        tmp_4_reg_2157 <= {{x_V_in_sig[99:80]}};
        tmp_4_reg_2157_pp0_iter1_reg <= tmp_4_reg_2157;
        tmp_5_reg_2165 <= {{x_V_in_sig[79:60]}};
        tmp_5_reg_2165_pp0_iter1_reg <= tmp_5_reg_2165;
        trunc_ln1117_reg_2095 <= trunc_ln1117_fu_257_p1;
        trunc_ln1117_reg_2095_pp0_iter1_reg <= trunc_ln1117_reg_2095;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_499_ce = 1'b1;
    end else begin
        grp_fu_499_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_508_ce = 1'b1;
    end else begin
        grp_fu_508_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_906_ce = 1'b1;
    end else begin
        grp_fu_906_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_1135_p2 = (shl_ln1192_8_fu_1128_p3 + sub_ln1192_8_fu_1122_p2);

assign add_ln1192_11_fu_1482_p2 = (shl_ln1192_9_fu_1475_p3 + add_ln1192_10_reg_2731);

assign add_ln1192_13_fu_1569_p2 = (shl_ln1192_11_fu_1562_p3 + sub_ln1192_12_fu_1556_p2);

assign add_ln1192_15_fu_1233_p2 = (rhs_V_7_fu_1226_p3 + mul_ln1192_18_reg_2625);

assign add_ln1192_16_fu_1238_p2 = (add_ln1192_15_fu_1233_p2 + mul_ln1192_19_reg_2635);

assign add_ln1192_17_fu_1263_p2 = (shl_ln1192_13_fu_1256_p3 + sub_ln1192_13_fu_1250_p2);

assign add_ln1192_18_fu_1294_p2 = (shl_ln1192_15_fu_1286_p3 + sub_ln1192_14_fu_1276_p2);

assign add_ln1192_19_fu_1317_p2 = (shl_ln1192_16_fu_1309_p3 + add_ln1192_18_fu_1294_p2);

assign add_ln1192_1_fu_999_p2 = (sub_ln1192_2_fu_994_p2 + mul_ln1192_2_reg_2515);

assign add_ln1192_20_fu_1603_p2 = ($signed(sext_ln1192_20_fu_1599_p1) + $signed(add_ln1192_19_reg_2756));

assign add_ln1192_21_fu_1636_p2 = ($signed(sext_ln1192_22_fu_1632_p1) + $signed(sub_ln1192_15_fu_1619_p2));

assign add_ln1192_23_fu_1375_p2 = ($signed(sub_ln1192_18_fu_1369_p2) + $signed(sext_ln1192_25_fu_1365_p1));

assign add_ln1192_24_fu_1715_p2 = (shl_ln1192_18_fu_1708_p3 + sub_ln1192_19_fu_1703_p2);

assign add_ln1192_25_fu_1732_p2 = ($signed(sext_ln1192_28_fu_1728_p1) + $signed(add_ln1192_24_fu_1715_p2));

assign add_ln1192_26_fu_1762_p2 = (shl_ln1192_19_fu_1755_p3 + sub_ln1192_20_fu_1749_p2);

assign add_ln1192_2_fu_1011_p2 = (shl_ln1192_1_fu_1004_p3 + add_ln1192_1_fu_999_p2);

assign add_ln1192_3_fu_1424_p2 = (rhs_V_2_fu_1417_p3 + sub_ln1192_4_reg_2716);

assign add_ln1192_4_fu_1439_p2 = (shl_ln1192_3_fu_1432_p3 + add_ln1192_3_fu_1424_p2);

assign add_ln1192_7_fu_1066_p2 = ($signed(sext_ln1192_7_fu_1062_p1) + $signed(mul_ln1192_7_reg_2545));

assign add_ln1192_8_fu_1096_p2 = (shl_ln1192_5_fu_1089_p3 + sub_ln1192_7_fu_1083_p2);

assign add_ln1192_9_fu_1109_p2 = (shl_ln1192_6_fu_1102_p3 + add_ln1192_8_fu_1096_p2);

assign add_ln1192_fu_988_p2 = ($signed(sext_ln1192_3_fu_978_p1) + $signed(sub_ln1192_1_fu_982_p2));

assign add_ln1193_1_fu_1211_p2 = (shl_ln1192_10_fu_1189_p3 + sub_ln1192_11_fu_1197_p2);

assign add_ln1193_fu_961_p2 = (shl_ln1_fu_941_p3 + sub_ln1192_fu_948_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_499_p0 = sext_ln1118_31_fu_493_p1;

assign grp_fu_508_p0 = sext_ln1118_31_fu_493_p1;

assign lhs_V_fu_1055_p3 = {{ret_V_1_reg_2540}, {28'd0}};

assign mul_ln1192_10_fu_764_p0 = r_V_22_reg_2389;

assign mul_ln1192_10_fu_764_p1 = sext_ln1192_10_fu_761_p1;

assign mul_ln1192_10_fu_764_p2 = ($signed(mul_ln1192_10_fu_764_p0) * $signed(mul_ln1192_10_fu_764_p1));

assign mul_ln1192_11_fu_773_p0 = r_V_23_reg_2394;

assign mul_ln1192_11_fu_773_p1 = sext_ln1192_6_fu_746_p1;

assign mul_ln1192_11_fu_773_p2 = ($signed(mul_ln1192_11_fu_773_p0) * $signed(mul_ln1192_11_fu_773_p1));

assign mul_ln1192_12_fu_782_p0 = sext_ln1118_35_fu_779_p1;

assign mul_ln1192_12_fu_782_p1 = sext_ln1192_fu_623_p1;

assign mul_ln1192_12_fu_782_p2 = ($signed(mul_ln1192_12_fu_782_p0) * $signed(mul_ln1192_12_fu_782_p1));

assign mul_ln1192_13_fu_788_p0 = sext_ln1118_35_fu_779_p1;

assign mul_ln1192_13_fu_788_p1 = sext_ln1192_10_fu_761_p1;

assign mul_ln1192_13_fu_788_p2 = ($signed(mul_ln1192_13_fu_788_p0) * $signed(mul_ln1192_13_fu_788_p1));

assign mul_ln1192_14_fu_797_p0 = r_V_26_reg_2404;

assign mul_ln1192_14_fu_797_p1 = sext_ln1118_4_reg_2315;

assign mul_ln1192_14_fu_797_p2 = ($signed(mul_ln1192_14_fu_797_p0) * $signed(mul_ln1192_14_fu_797_p1));

assign mul_ln1192_15_fu_1147_p0 = r_V_27_reg_2585;

assign mul_ln1192_15_fu_1147_p1 = sext_ln1192_12_fu_1141_p1;

assign mul_ln1192_15_fu_1147_p2 = ($signed(mul_ln1192_15_fu_1147_p0) * $signed(mul_ln1192_15_fu_1147_p1));

assign mul_ln1192_16_fu_1184_p0 = r_V_31_reg_2600;

assign mul_ln1192_16_fu_1184_p1 = sext_ln1118_37_reg_2290_pp0_iter4_reg;

assign mul_ln1192_16_fu_1184_p2 = ($signed(mul_ln1192_16_fu_1184_p0) * $signed(mul_ln1192_16_fu_1184_p1));

assign mul_ln1192_17_fu_2075_p0 = 34'd30133;

assign mul_ln1192_17_fu_2075_p1 = sext_ln1192_15_reg_2610_pp0_iter5_reg;

assign mul_ln1192_18_fu_826_p0 = r_V_35_reg_2419;

assign mul_ln1192_18_fu_826_p1 = p_Val2_3_reg_2137_pp0_iter3_reg;

assign mul_ln1192_18_fu_826_p2 = ($signed(mul_ln1192_18_fu_826_p0) * $signed(mul_ln1192_18_fu_826_p1));

assign mul_ln1192_19_fu_844_p0 = r_V_38_reg_2429;

assign mul_ln1192_19_fu_844_p1 = sext_ln1192_1_fu_632_p1;

assign mul_ln1192_19_fu_844_p2 = ($signed(mul_ln1192_19_fu_844_p0) * $signed(mul_ln1192_19_fu_844_p1));

assign mul_ln1192_1_fu_679_p0 = r_V_7_reg_2343;

assign mul_ln1192_1_fu_679_p1 = sext_ln1192_fu_623_p1;

assign mul_ln1192_1_fu_679_p2 = ($signed(mul_ln1192_1_fu_679_p0) * $signed(mul_ln1192_1_fu_679_p1));

assign mul_ln1192_20_fu_853_p0 = r_V_39_reg_2434;

assign mul_ln1192_20_fu_853_p1 = sext_ln1192_6_fu_746_p1;

assign mul_ln1192_20_fu_853_p2 = ($signed(mul_ln1192_20_fu_853_p0) * $signed(mul_ln1192_20_fu_853_p1));

assign mul_ln1192_21_fu_862_p0 = r_V_37_reg_2304_pp0_iter3_reg;

assign mul_ln1192_21_fu_862_p1 = sext_ln1118_4_reg_2315;

assign mul_ln1192_21_fu_862_p2 = ($signed(mul_ln1192_21_fu_862_p0) * $signed(mul_ln1192_21_fu_862_p1));

assign mul_ln1192_22_fu_870_p0 = r_V_40_reg_2439;

assign mul_ln1192_22_fu_870_p1 = sext_ln1192_2_fu_655_p1;

assign mul_ln1192_22_fu_870_p2 = ($signed(mul_ln1192_22_fu_870_p0) * $signed(mul_ln1192_22_fu_870_p1));

assign mul_ln1192_23_fu_1282_p0 = sext_ln1118_48_reg_2645;

assign mul_ln1192_23_fu_1282_p1 = sext_ln1118_37_reg_2290_pp0_iter4_reg;

assign mul_ln1192_23_fu_1282_p2 = ($signed(mul_ln1192_23_fu_1282_p0) * $signed(mul_ln1192_23_fu_1282_p1));

assign mul_ln1192_24_fu_1303_p0 = r_V_41_reg_2660;

assign mul_ln1192_24_fu_1303_p1 = sext_ln1192_12_fu_1141_p1;

assign mul_ln1192_24_fu_1303_p2 = ($signed(mul_ln1192_24_fu_1303_p0) * $signed(mul_ln1192_24_fu_1303_p1));

assign mul_ln1192_26_fu_1384_p0 = r_V_50_reg_2696;

assign mul_ln1192_26_fu_1384_p1 = sext_ln1118_53_reg_2665;

assign mul_ln1192_26_fu_1384_p2 = ($signed(mul_ln1192_26_fu_1384_p0) * $signed(mul_ln1192_26_fu_1384_p1));

assign mul_ln1192_27_fu_1404_p0 = r_V_53_reg_2706;

assign mul_ln1192_27_fu_1404_p1 = sext_ln1118_53_reg_2665;

assign mul_ln1192_27_fu_1404_p2 = ($signed(mul_ln1192_27_fu_1404_p0) * $signed(mul_ln1192_27_fu_1404_p1));

assign mul_ln1192_28_fu_1412_p0 = r_V_54_reg_2711;

assign mul_ln1192_28_fu_1412_p1 = sext_ln1118_37_reg_2290_pp0_iter4_reg;

assign mul_ln1192_28_fu_1412_p2 = ($signed(mul_ln1192_28_fu_1412_p0) * $signed(mul_ln1192_28_fu_1412_p1));

assign mul_ln1192_2_fu_688_p0 = r_V_9_reg_2348;

assign mul_ln1192_2_fu_688_p1 = sext_ln1192_1_fu_632_p1;

assign mul_ln1192_2_fu_688_p2 = ($signed(mul_ln1192_2_fu_688_p0) * $signed(mul_ln1192_2_fu_688_p1));

assign mul_ln1192_3_fu_697_p0 = r_V_10_reg_2353;

assign mul_ln1192_3_fu_697_p1 = sext_ln1118_4_reg_2315;

assign mul_ln1192_3_fu_697_p2 = ($signed(mul_ln1192_3_fu_697_p0) * $signed(mul_ln1192_3_fu_697_p1));

assign mul_ln1192_4_fu_705_p0 = r_V_12_reg_2358;

assign mul_ln1192_4_fu_705_p1 = sext_ln1192_1_fu_632_p1;

assign mul_ln1192_4_fu_705_p2 = ($signed(mul_ln1192_4_fu_705_p0) * $signed(mul_ln1192_4_fu_705_p1));

assign mul_ln1192_5_fu_1025_p0 = r_V_13_reg_2530;

assign mul_ln1192_5_fu_1025_p1 = sext_ln1192_2_reg_2484;

assign mul_ln1192_5_fu_1025_p2 = ($signed(mul_ln1192_5_fu_1025_p0) * $signed(mul_ln1192_5_fu_1025_p1));

assign mul_ln1192_6_fu_1050_p0 = r_V_14_reg_2535;

assign mul_ln1192_6_fu_1050_p1 = sext_ln1192_2_reg_2484;

assign mul_ln1192_6_fu_1050_p2 = ($signed(mul_ln1192_6_fu_1050_p0) * $signed(mul_ln1192_6_fu_1050_p1));

assign mul_ln1192_9_fu_752_p0 = r_V_20_reg_2384;

assign mul_ln1192_9_fu_752_p1 = sext_ln1192_fu_623_p1;

assign mul_ln1192_9_fu_752_p2 = ($signed(mul_ln1192_9_fu_752_p0) * $signed(mul_ln1192_9_fu_752_p1));

assign mul_ln1192_fu_661_p0 = r_V_5_reg_2338;

assign mul_ln1192_fu_661_p1 = sext_ln1192_2_fu_655_p1;

assign mul_ln1192_fu_661_p2 = ($signed(mul_ln1192_fu_661_p0) * $signed(mul_ln1192_fu_661_p1));

assign mul_ln1193_1_fu_641_p0 = r_V_1_reg_2323;

assign mul_ln1193_1_fu_641_p1 = sext_ln1192_fu_623_p1;

assign mul_ln1193_1_fu_641_p2 = ($signed(mul_ln1193_1_fu_641_p0) * $signed(mul_ln1193_1_fu_641_p1));

assign mul_ln1193_2_fu_650_p0 = r_V_4_reg_2333;

assign mul_ln1193_2_fu_650_p1 = sext_ln1118_4_reg_2315;

assign mul_ln1193_2_fu_650_p2 = ($signed(mul_ln1193_2_fu_650_p0) * $signed(mul_ln1193_2_fu_650_p1));

assign mul_ln1193_3_fu_811_p0 = r_V_29_reg_2409;

assign mul_ln1193_3_fu_811_p1 = sext_ln1192_10_fu_761_p1;

assign mul_ln1193_3_fu_811_p2 = ($signed(mul_ln1193_3_fu_811_p0) * $signed(mul_ln1193_3_fu_811_p1));

assign mul_ln1193_4_fu_1163_p0 = r_V_30_reg_2595;

assign mul_ln1193_4_fu_1163_p1 = sext_ln1118_37_reg_2290_pp0_iter4_reg;

assign mul_ln1193_4_fu_1163_p2 = ($signed(mul_ln1193_4_fu_1163_p0) * $signed(mul_ln1193_4_fu_1163_p1));

assign mul_ln1193_5_fu_1206_p0 = r_V_32_reg_2615;

assign mul_ln1193_5_fu_1206_p1 = sext_ln1118_37_reg_2290_pp0_iter4_reg;

assign mul_ln1193_5_fu_1206_p2 = ($signed(mul_ln1193_5_fu_1206_p0) * $signed(mul_ln1193_5_fu_1206_p1));

assign mul_ln1193_6_fu_1220_p0 = r_V_33_reg_2620;

assign mul_ln1193_6_fu_1220_p1 = sext_ln1192_12_fu_1141_p1;

assign mul_ln1193_6_fu_1220_p2 = ($signed(mul_ln1193_6_fu_1220_p0) * $signed(mul_ln1193_6_fu_1220_p1));

assign mul_ln1193_7_fu_894_p0 = r_V_43_reg_2444;

assign mul_ln1193_7_fu_894_p1 = tmp_5_reg_2165_pp0_iter3_reg;

assign mul_ln1193_7_fu_894_p2 = ($signed(mul_ln1193_7_fu_894_p0) * $signed(mul_ln1193_7_fu_894_p1));

assign mul_ln1193_8_fu_888_p0 = r_V_44_reg_2449;

assign mul_ln1193_8_fu_888_p1 = tmp_1_reg_2105_pp0_iter3_reg;

assign mul_ln1193_8_fu_888_p2 = ($signed(mul_ln1193_8_fu_888_p0) * $signed(mul_ln1193_8_fu_888_p1));

assign mul_ln1193_9_fu_1339_p0 = r_V_45_reg_2681;

assign mul_ln1193_9_fu_1339_p1 = tmp_5_reg_2165_pp0_iter4_reg;

assign mul_ln1193_9_fu_1339_p2 = ($signed(mul_ln1193_9_fu_1339_p0) * $signed(mul_ln1193_9_fu_1339_p1));

assign mul_ln1193_fu_635_p0 = r_V_3_reg_2328;

assign mul_ln1193_fu_635_p1 = sext_ln1192_1_fu_632_p1;

assign mul_ln1193_fu_635_p2 = ($signed(mul_ln1193_fu_635_p0) * $signed(mul_ln1193_fu_635_p1));

assign mul_ln703_fu_723_p0 = r_V_15_reg_2363;

assign mul_ln703_fu_723_p1 = tmp_1_reg_2105_pp0_iter3_reg;

assign mul_ln703_fu_723_p2 = ($signed(mul_ln703_fu_723_p0) * $signed(mul_ln703_fu_723_p1));

assign mul_ln728_10_fu_2046_p0 = 33'd4229;

assign mul_ln728_10_fu_2046_p1 = sext_ln1118_43_reg_2605;

assign mul_ln728_11_fu_2081_p0 = 30'd955;

assign mul_ln728_12_fu_2051_p0 = 32'd3781;

assign mul_ln728_12_fu_2051_p1 = sext_ln1118_18_reg_2230_pp0_iter4_reg;

assign mul_ln728_13_fu_1395_p0 = r_V_51_reg_2701;

assign mul_ln728_13_fu_1395_p1 = tmp_5_reg_2165_pp0_iter4_reg;

assign mul_ln728_13_fu_1395_p2 = ($signed(mul_ln728_13_fu_1395_p0) * $signed(mul_ln728_13_fu_1395_p1));

assign mul_ln728_14_fu_2057_p0 = 32'd3585;

assign mul_ln728_14_fu_2057_p1 = sext_ln728_reg_2238_pp0_iter4_reg;

assign mul_ln728_15_fu_2088_p0 = 29'd454;

assign mul_ln728_1_fu_1952_p0 = 31'd2001;

assign mul_ln728_1_fu_1952_p1 = sext_ln1118_15_reg_2216_pp0_iter3_reg;

assign mul_ln728_2_fu_2024_p0 = 34'd8318;

assign mul_ln728_2_fu_2024_p1 = sext_ln728_1_reg_2505;

assign mul_ln728_3_fu_2062_p0 = 34'd8774;

assign mul_ln728_4_fu_1969_p0 = 29'd450;

assign mul_ln728_4_fu_1969_p1 = sext_ln1118_2_reg_2196_pp0_iter3_reg;

assign mul_ln728_5_fu_2069_p0 = 33'd6155;

assign mul_ln728_5_fu_2069_p1 = sext_ln1118_16_reg_2223_pp0_iter5_reg;

assign mul_ln728_6_fu_835_p0 = r_V_36_reg_2424;

assign mul_ln728_6_fu_835_p1 = sext_ln1192_6_fu_746_p1;

assign mul_ln728_6_fu_835_p2 = ($signed(mul_ln728_6_fu_835_p0) * $signed(mul_ln728_6_fu_835_p1));

assign mul_ln728_7_fu_2029_p0 = 32'd2872;

assign mul_ln728_7_fu_2029_p1 = sext_ln1118_18_reg_2230_pp0_iter4_reg;

assign mul_ln728_8_fu_2034_p0 = 33'd4229;

assign mul_ln728_9_fu_2040_p0 = 29'd477;

assign mul_ln728_fu_1946_p0 = 28'd152;

assign p_Val2_3_fu_281_p4 = {{x_V_in_sig[299:280]}};

assign r_V_10_fu_1898_p0 = 32'd1204;

assign r_V_10_fu_1898_p1 = sext_ln728_reg_2238;

assign r_V_11_fu_1845_p0 = 31'd597;

assign r_V_12_fu_467_p0 = r_V_11_reg_2260;

assign r_V_12_fu_467_p1 = tmp_2_reg_2126_pp0_iter2_reg;

assign r_V_12_fu_467_p2 = ($signed(r_V_12_fu_467_p0) * $signed(r_V_12_fu_467_p1));

assign r_V_13_fu_1957_p0 = 34'd5436;

assign r_V_14_fu_1963_p0 = 33'd2481;

assign r_V_15_fu_484_p2 = ($signed(28'd0) - $signed(sext_ln1118_28_fu_480_p1));

assign r_V_16_fu_1815_p0 = 30'd429;

assign r_V_17_fu_321_p0 = r_V_16_reg_2152;

assign r_V_17_fu_321_p1 = p_Val2_3_reg_2137;

assign r_V_17_fu_321_p2 = ($signed(r_V_17_fu_321_p0) * $signed(r_V_17_fu_321_p1));

assign r_V_18_fu_360_p0 = r_V_17_reg_2186;

assign r_V_18_fu_360_p1 = tmp_1_reg_2105_pp0_iter1_reg;

assign r_V_18_fu_360_p2 = ($signed(r_V_18_fu_360_p0) * $signed(r_V_18_fu_360_p1));

assign r_V_19_fu_1851_p0 = 33'd2366;

assign r_V_1_fu_425_p0 = r_V_reg_2206;

assign r_V_1_fu_425_p1 = sext_ln1118_7_fu_422_p1;

assign r_V_1_fu_425_p2 = ($signed(r_V_1_fu_425_p0) * $signed(r_V_1_fu_425_p1));

assign r_V_20_fu_517_p0 = r_V_19_reg_2270;

assign r_V_20_fu_517_p1 = sext_ln1118_29_fu_490_p1;

assign r_V_20_fu_517_p2 = ($signed(r_V_20_fu_517_p0) * $signed(r_V_20_fu_517_p1));

assign r_V_21_fu_1857_p0 = 32'd1511;

assign r_V_21_fu_1857_p1 = sext_ln1118_18_fu_345_p1;

assign r_V_22_fu_526_p0 = r_V_21_reg_2275;

assign r_V_22_fu_526_p1 = sext_ln1118_30_reg_2181_pp0_iter2_reg;

assign r_V_22_fu_526_p2 = ($signed(r_V_22_fu_526_p0) * $signed(r_V_22_fu_526_p1));

assign r_V_23_fu_1903_p0 = 33'd3006;

assign r_V_23_fu_1903_p1 = sext_ln1118_16_reg_2223;

assign r_V_24_fu_1863_p0 = 31'd879;

assign r_V_24_fu_1863_p1 = sext_ln1118_15_fu_339_p1;

assign r_V_25_fu_534_p0 = r_V_24_reg_2280;

assign r_V_25_fu_534_p1 = tmp_1_reg_2105_pp0_iter2_reg;

assign r_V_25_fu_534_p2 = ($signed(r_V_25_fu_534_p0) * $signed(r_V_25_fu_534_p1));

assign r_V_26_fu_1908_p0 = 34'd4845;

assign r_V_26_fu_1908_p1 = sext_ln1118_14_fu_443_p1;

assign r_V_27_fu_1975_p0 = 33'd3095;

assign r_V_27_fu_1975_p1 = sext_ln1118_16_reg_2223_pp0_iter3_reg;

assign r_V_28_fu_1869_p0 = 32'd1117;

assign r_V_28_fu_1869_p1 = sext_ln1118_18_fu_345_p1;

assign r_V_29_fu_546_p0 = r_V_28_reg_2285;

assign r_V_29_fu_546_p1 = tmp_5_reg_2165_pp0_iter2_reg;

assign r_V_29_fu_546_p2 = ($signed(r_V_29_fu_546_p0) * $signed(r_V_29_fu_546_p1));

assign r_V_2_fu_1827_p0 = 29'd149;

assign r_V_30_fu_1980_p0 = 32'd1676;

assign r_V_30_fu_1980_p1 = sext_ln728_reg_2238_pp0_iter3_reg;

assign r_V_31_fu_1985_p0 = 32'd1558;

assign r_V_32_fu_1991_p0 = 34'd5956;

assign r_V_33_fu_1997_p0 = 31'd558;

assign r_V_33_fu_1997_p1 = sext_ln1118_44_reg_2414;

assign r_V_34_fu_1875_p0 = 31'd2147482789;

assign r_V_35_fu_558_p0 = r_V_34_reg_2299;

assign r_V_35_fu_558_p1 = sext_ln1118_29_fu_490_p1;

assign r_V_35_fu_558_p2 = ($signed(r_V_35_fu_558_p0) * $signed(r_V_35_fu_558_p1));

assign r_V_36_fu_1914_p0 = 30'd477;

assign r_V_36_fu_1914_p1 = sext_ln1118_3_reg_2201;

assign r_V_37_fu_1881_p0 = 31'd859;

assign r_V_37_fu_1881_p1 = sext_ln1118_15_fu_339_p1;

assign r_V_38_fu_567_p0 = r_V_37_reg_2304;

assign r_V_38_fu_567_p1 = sext_ln1118_29_fu_490_p1;

assign r_V_38_fu_567_p2 = ($signed(r_V_38_fu_567_p0) * $signed(r_V_38_fu_567_p1));

assign r_V_39_fu_1919_p0 = 34'd4363;

assign r_V_39_fu_1919_p1 = sext_ln1118_14_fu_443_p1;

assign r_V_3_fu_434_p0 = r_V_2_reg_2211;

assign r_V_3_fu_434_p1 = tmp_1_reg_2105_pp0_iter2_reg;

assign r_V_3_fu_434_p2 = ($signed(r_V_3_fu_434_p0) * $signed(r_V_3_fu_434_p1));

assign r_V_40_fu_1925_p0 = 32'd1336;

assign r_V_40_fu_1925_p1 = sext_ln1118_18_reg_2230;

assign r_V_41_fu_2002_p0 = 32'd1718;

assign r_V_41_fu_2002_p1 = sext_ln1118_18_reg_2230_pp0_iter3_reg;

assign r_V_42_fu_595_p2 = ($signed(sext_ln1118_50_fu_580_p1) - $signed(sext_ln1118_51_fu_591_p1));

assign r_V_43_fu_605_p0 = r_V_42_fu_595_p2;

assign r_V_43_fu_605_p1 = tmp_1_reg_2105_pp0_iter2_reg;

assign r_V_43_fu_605_p2 = ($signed(r_V_43_fu_605_p0) * $signed(r_V_43_fu_605_p1));

assign r_V_44_fu_1930_p0 = 31'd810;

assign r_V_44_fu_1930_p1 = sext_ln1118_15_reg_2216;

assign r_V_45_fu_2007_p0 = 31'd683;

assign r_V_45_fu_2007_p1 = sext_ln1118_15_reg_2216_pp0_iter3_reg;

assign r_V_46_fu_391_p2 = ($signed(sext_ln1118_55_fu_376_p1) - $signed(sext_ln1118_56_fu_387_p1));

assign r_V_47_fu_401_p0 = r_V_46_fu_391_p2;

assign r_V_47_fu_401_p1 = tmp_5_reg_2165_pp0_iter1_reg;

assign r_V_47_fu_401_p2 = ($signed(r_V_47_fu_401_p0) * $signed(r_V_47_fu_401_p1));

assign r_V_48_fu_617_p0 = r_V_47_reg_2310;

assign r_V_48_fu_617_p1 = tmp_5_reg_2165_pp0_iter2_reg;

assign r_V_48_fu_617_p2 = ($signed(r_V_48_fu_617_p0) * $signed(r_V_48_fu_617_p1));

assign r_V_49_fu_1935_p0 = 31'd810;

assign r_V_49_fu_1935_p1 = sext_ln1118_20_reg_2245;

assign r_V_4_fu_1887_p0 = 32'd1204;

assign r_V_50_fu_915_p0 = r_V_49_reg_2459;

assign r_V_50_fu_915_p1 = sext_ln1118_38_fu_802_p1;

assign r_V_50_fu_915_p2 = ($signed(r_V_50_fu_915_p0) * $signed(r_V_50_fu_915_p1));

assign r_V_51_fu_2012_p0 = 28'd84;

assign r_V_52_fu_1940_p0 = 31'd683;

assign r_V_53_fu_924_p0 = r_V_52_reg_2464;

assign r_V_53_fu_924_p1 = sext_ln1118_38_fu_802_p1;

assign r_V_53_fu_924_p2 = ($signed(r_V_53_fu_924_p0) * $signed(r_V_53_fu_924_p1));

assign r_V_54_fu_2018_p0 = 33'd3781;

assign r_V_5_fu_1893_p0 = 31'd620;

assign r_V_5_fu_1893_p1 = sext_ln1118_reg_2191;

assign r_V_6_fu_1833_p0 = 30'd298;

assign r_V_7_fu_449_p0 = r_V_6_reg_2250;

assign r_V_7_fu_449_p1 = sext_ln1118_7_fu_422_p1;

assign r_V_7_fu_449_p2 = ($signed(r_V_7_fu_449_p0) * $signed(r_V_7_fu_449_p1));

assign r_V_8_fu_1839_p0 = 32'd1343;

assign r_V_9_fu_458_p0 = r_V_8_reg_2255;

assign r_V_9_fu_458_p1 = sext_ln1118_7_fu_422_p1;

assign r_V_9_fu_458_p2 = ($signed(r_V_9_fu_458_p0) * $signed(r_V_9_fu_458_p1));

assign r_V_fu_1821_p0 = 30'd298;

assign ret_V_1_fu_740_p2 = ($signed(sext_ln728_4_fu_736_p1) + $signed(mul_ln703_fu_723_p2));

assign ret_V_2_fu_1517_p2 = ($signed(76'd74628969281171394396160) + $signed(sub_ln1192_10_fu_1511_p2));

assign ret_V_3_fu_1575_p2 = ($signed(62'd4590768909220577280) + $signed(add_ln1192_13_fu_1569_p2));

assign ret_V_4_fu_1679_p2 = ($signed(62'd4579360376570773504) + $signed(sub_ln1192_17_fu_1673_p2));

assign ret_V_5_fu_1798_p2 = ($signed(76'd75086462945718198861824) + $signed(sub_ln1192_22_fu_1792_p2));

assign ret_V_fu_1458_p2 = ($signed(62'd4563769301688909824) + $signed(sub_ln1192_5_fu_1452_p2));

assign rhs_V_10_fu_1625_p3 = {{mul_ln728_9_reg_2771}, {28'd0}};

assign rhs_V_11_fu_1642_p3 = {{mul_ln728_10_reg_2776}, {28'd0}};

assign rhs_V_12_fu_1662_p3 = {{mul_ln728_11_fu_2081_p2}, {28'd0}};

assign rhs_V_13_fu_1358_p3 = {{mul_ln728_12_fu_2051_p2}, {28'd0}};

assign rhs_V_14_fu_1721_p3 = {{mul_ln728_13_reg_2796}, {28'd0}};

assign rhs_V_15_fu_1738_p3 = {{mul_ln728_14_reg_2801}, {42'd0}};

assign rhs_V_16_fu_1781_p3 = {{mul_ln728_15_fu_2088_p2}, {42'd0}};

assign rhs_V_1_fu_971_p3 = {{mul_ln728_1_reg_2500}, {28'd0}};

assign rhs_V_2_fu_1417_p3 = {{mul_ln728_2_reg_2721}, {28'd0}};

assign rhs_V_3_fu_1445_p3 = {{mul_ln728_3_fu_2062_p2}, {28'd0}};

assign rhs_V_4_fu_729_p3 = {{mul_ln728_4_fu_1969_p2}, {14'd0}};

assign rhs_V_5_fu_1500_p3 = {{mul_ln728_5_fu_2069_p2}, {42'd0}};

assign rhs_V_6_fu_1153_p3 = {{p_Val2_3_reg_2137_pp0_iter4_reg}, {42'd0}};

assign rhs_V_7_fu_1226_p3 = {{mul_ln728_6_reg_2630}, {14'd0}};

assign rhs_V_8_fu_1592_p3 = {{mul_ln728_7_reg_2761}, {28'd0}};

assign rhs_V_9_fu_1608_p3 = {{mul_ln728_8_reg_2766}, {28'd0}};

assign rhs_V_fu_954_p3 = {{mul_ln728_reg_2495}, {28'd0}};

assign sext_ln1118_14_fu_443_p1 = p_Val2_3_reg_2137_pp0_iter2_reg;

assign sext_ln1118_15_fu_339_p1 = p_Val2_3_reg_2137_pp0_iter1_reg;

assign sext_ln1118_16_fu_342_p1 = p_Val2_3_reg_2137_pp0_iter1_reg;

assign sext_ln1118_18_fu_345_p1 = p_Val2_3_reg_2137_pp0_iter1_reg;

assign sext_ln1118_20_fu_351_p1 = tmp_1_reg_2105_pp0_iter1_reg;

assign sext_ln1118_28_fu_480_p1 = $signed(shl_ln2_fu_473_p3);

assign sext_ln1118_29_fu_490_p1 = p_Val2_3_reg_2137_pp0_iter2_reg;

assign sext_ln1118_2_fu_330_p1 = trunc_ln1117_reg_2095_pp0_iter1_reg;

assign sext_ln1118_30_fu_318_p1 = p_Val2_3_reg_2137;

assign sext_ln1118_31_fu_493_p1 = $signed(r_V_18_reg_2265);

assign sext_ln1118_35_fu_779_p1 = $signed(r_V_25_reg_2399);

assign sext_ln1118_37_fu_366_p1 = tmp_5_reg_2165_pp0_iter1_reg;

assign sext_ln1118_38_fu_802_p1 = tmp_5_reg_2165_pp0_iter3_reg;

assign sext_ln1118_3_fu_333_p1 = trunc_ln1117_reg_2095_pp0_iter1_reg;

assign sext_ln1118_43_fu_817_p1 = tmp_5_reg_2165_pp0_iter3_reg;

assign sext_ln1118_44_fu_552_p1 = tmp_5_reg_2165_pp0_iter2_reg;

assign sext_ln1118_48_fu_859_p1 = r_V_37_reg_2304_pp0_iter3_reg;

assign sext_ln1118_4_fu_413_p1 = tmp_1_reg_2105_pp0_iter2_reg;

assign sext_ln1118_50_fu_580_p1 = $signed(shl_ln1118_1_fu_573_p3);

assign sext_ln1118_51_fu_591_p1 = $signed(shl_ln1118_2_fu_584_p3);

assign sext_ln1118_53_fu_876_p1 = tmp_5_reg_2165_pp0_iter3_reg;

assign sext_ln1118_55_fu_376_p1 = $signed(shl_ln1118_3_fu_369_p3);

assign sext_ln1118_56_fu_387_p1 = $signed(shl_ln1118_4_fu_380_p3);

assign sext_ln1118_7_fu_422_p1 = tmp_1_reg_2105_pp0_iter2_reg;

assign sext_ln1118_fu_327_p1 = trunc_ln1117_reg_2095_pp0_iter1_reg;

assign sext_ln1192_10_fu_761_p1 = tmp_4_reg_2157_pp0_iter3_reg;

assign sext_ln1192_12_fu_1141_p1 = tmp_4_reg_2157_pp0_iter4_reg;

assign sext_ln1192_13_fu_1507_p1 = $signed(rhs_V_5_fu_1500_p3);

assign sext_ln1192_15_fu_820_p1 = tmp_5_reg_2165_pp0_iter3_reg;

assign sext_ln1192_1_fu_632_p1 = tmp_2_reg_2126_pp0_iter3_reg;

assign sext_ln1192_20_fu_1599_p1 = $signed(rhs_V_8_fu_1592_p3);

assign sext_ln1192_21_fu_1615_p1 = $signed(rhs_V_9_fu_1608_p3);

assign sext_ln1192_22_fu_1632_p1 = $signed(rhs_V_10_fu_1625_p3);

assign sext_ln1192_23_fu_1649_p1 = $signed(rhs_V_11_fu_1642_p3);

assign sext_ln1192_24_fu_1669_p1 = $signed(rhs_V_12_fu_1662_p3);

assign sext_ln1192_25_fu_1365_p1 = $signed(rhs_V_13_fu_1358_p3);

assign sext_ln1192_28_fu_1728_p1 = $signed(rhs_V_14_fu_1721_p3);

assign sext_ln1192_29_fu_1745_p1 = $signed(rhs_V_15_fu_1738_p3);

assign sext_ln1192_2_fu_655_p1 = tmp_2_reg_2126_pp0_iter3_reg;

assign sext_ln1192_30_fu_1788_p1 = $signed(rhs_V_16_fu_1781_p3);

assign sext_ln1192_3_fu_978_p1 = $signed(rhs_V_1_fu_971_p3);

assign sext_ln1192_6_fu_746_p1 = p_Val2_3_reg_2137_pp0_iter3_reg;

assign sext_ln1192_7_fu_1062_p1 = $signed(lhs_V_fu_1055_p3);

assign sext_ln1192_fu_623_p1 = tmp_1_reg_2105_pp0_iter3_reg;

assign sext_ln1193_1_fu_967_p1 = $signed(rhs_V_fu_954_p3);

assign sext_ln728_1_fu_673_p1 = tmp_1_reg_2105_pp0_iter3_reg;

assign sext_ln728_4_fu_736_p1 = $signed(rhs_V_4_fu_729_p3);

assign sext_ln728_fu_348_p1 = tmp_1_reg_2105_pp0_iter1_reg;

assign shl_ln1118_1_fu_573_p3 = {{p_Val2_3_reg_2137_pp0_iter2_reg}, {7'd0}};

assign shl_ln1118_2_fu_584_p3 = {{p_Val2_3_reg_2137_pp0_iter2_reg}, {1'd0}};

assign shl_ln1118_3_fu_369_p3 = {{tmp_1_reg_2105_pp0_iter1_reg}, {7'd0}};

assign shl_ln1118_4_fu_380_p3 = {{tmp_1_reg_2105_pp0_iter1_reg}, {1'd0}};

assign shl_ln1192_10_fu_1189_p3 = {{mul_ln1192_16_fu_1184_p2}, {14'd0}};

assign shl_ln1192_11_fu_1562_p3 = {{mul_ln1192_17_fu_2075_p2}, {28'd0}};

assign shl_ln1192_12_fu_1243_p3 = {{mul_ln1192_20_reg_2640}, {14'd0}};

assign shl_ln1192_13_fu_1256_p3 = {{mul_ln1192_21_reg_2650}, {14'd0}};

assign shl_ln1192_14_fu_1269_p3 = {{mul_ln1192_22_reg_2655}, {14'd0}};

assign shl_ln1192_15_fu_1286_p3 = {{mul_ln1192_23_fu_1282_p2}, {14'd0}};

assign shl_ln1192_16_fu_1309_p3 = {{mul_ln1192_24_fu_1303_p2}, {14'd0}};

assign shl_ln1192_17_fu_1696_p3 = {{add_ln1192_23_reg_2786}, {14'd0}};

assign shl_ln1192_18_fu_1708_p3 = {{mul_ln1192_26_reg_2791}, {14'd0}};

assign shl_ln1192_19_fu_1755_p3 = {{mul_ln1192_27_reg_2806}, {14'd0}};

assign shl_ln1192_1_fu_1004_p3 = {{mul_ln1192_3_reg_2520}, {14'd0}};

assign shl_ln1192_20_fu_1768_p3 = {{mul_ln1192_28_reg_2811}, {28'd0}};

assign shl_ln1192_2_fu_1030_p3 = {{mul_ln1192_5_fu_1025_p2}, {14'd0}};

assign shl_ln1192_3_fu_1432_p3 = {{mul_ln1192_6_reg_2726}, {14'd0}};

assign shl_ln1192_4_fu_1076_p3 = {{mul_ln1192_9_reg_2555}, {14'd0}};

assign shl_ln1192_5_fu_1089_p3 = {{mul_ln1192_10_reg_2560}, {14'd0}};

assign shl_ln1192_6_fu_1102_p3 = {{mul_ln1192_11_reg_2565}, {28'd0}};

assign shl_ln1192_7_fu_1115_p3 = {{mul_ln1192_12_reg_2570}, {14'd0}};

assign shl_ln1192_8_fu_1128_p3 = {{mul_ln1192_13_reg_2575}, {14'd0}};

assign shl_ln1192_9_fu_1475_p3 = {{mul_ln1192_14_reg_2580_pp0_iter5_reg}, {28'd0}};

assign shl_ln1192_s_fu_1487_p3 = {{mul_ln1192_15_reg_2736}, {28'd0}};

assign shl_ln1193_1_fu_1168_p3 = {{mul_ln1193_4_fu_1163_p2}, {14'd0}};

assign shl_ln1193_2_fu_1537_p3 = {{mul_ln1193_5_reg_2741}, {14'd0}};

assign shl_ln1193_3_fu_1544_p3 = {{mul_ln1193_6_reg_2751}, {14'd0}};

assign shl_ln1193_4_fu_1326_p3 = {{mul_ln1193_8_reg_2671}, {14'd0}};

assign shl_ln1193_5_fu_1345_p3 = {{mul_ln1193_9_fu_1339_p2}, {14'd0}};

assign shl_ln1_fu_941_p3 = {{mul_ln1192_reg_2490}, {14'd0}};

assign shl_ln2_fu_473_p3 = {{trunc_ln1117_reg_2095_pp0_iter2_reg}, {7'd0}};

assign shl_ln_fu_930_p3 = {{mul_ln1193_2_reg_2479}, {14'd0}};

assign sub_ln1192_10_fu_1511_p2 = ($signed(sub_ln1192_9_fu_1494_p2) - $signed(sext_ln1192_13_fu_1507_p1));

assign sub_ln1192_11_fu_1197_p2 = (sub_ln1193_1_fu_1176_p2 - shl_ln1193_1_fu_1168_p3);

assign sub_ln1192_12_fu_1556_p2 = (sub_ln1193_2_fu_1551_p2 - shl_ln1193_3_fu_1544_p3);

assign sub_ln1192_13_fu_1250_p2 = (add_ln1192_16_fu_1238_p2 - shl_ln1192_12_fu_1243_p3);

assign sub_ln1192_14_fu_1276_p2 = (add_ln1192_17_fu_1263_p2 - shl_ln1192_14_fu_1269_p3);

assign sub_ln1192_15_fu_1619_p2 = ($signed(add_ln1192_20_fu_1603_p2) - $signed(sext_ln1192_21_fu_1615_p1));

assign sub_ln1192_16_fu_1653_p2 = ($signed(add_ln1192_21_fu_1636_p2) - $signed(sext_ln1192_23_fu_1649_p1));

assign sub_ln1192_17_fu_1673_p2 = ($signed(sub_ln1192_16_fu_1653_p2) - $signed(sext_ln1192_24_fu_1669_p1));

assign sub_ln1192_18_fu_1369_p2 = (sub_ln1193_3_fu_1353_p2 - shl_ln1193_5_fu_1345_p3);

assign sub_ln1192_19_fu_1703_p2 = (shl_ln1192_17_fu_1696_p3 - mul_ln1192_25_reg_2781);

assign sub_ln1192_1_fu_982_p2 = ($signed(add_ln1193_fu_961_p2) - $signed(sext_ln1193_1_fu_967_p1));

assign sub_ln1192_20_fu_1749_p2 = ($signed(add_ln1192_25_fu_1732_p2) - $signed(sext_ln1192_29_fu_1745_p1));

assign sub_ln1192_21_fu_1775_p2 = (add_ln1192_26_fu_1762_p2 - shl_ln1192_20_fu_1768_p3);

assign sub_ln1192_22_fu_1792_p2 = ($signed(sub_ln1192_21_fu_1775_p2) - $signed(sext_ln1192_30_fu_1788_p1));

assign sub_ln1192_2_fu_994_p2 = (add_ln1192_fu_988_p2 - mul_ln1192_1_reg_2510);

assign sub_ln1192_3_fu_1017_p2 = (add_ln1192_2_fu_1011_p2 - mul_ln1192_4_reg_2525);

assign sub_ln1192_4_fu_1038_p2 = (sub_ln1192_3_fu_1017_p2 - shl_ln1192_2_fu_1030_p3);

assign sub_ln1192_5_fu_1452_p2 = (add_ln1192_4_fu_1439_p2 - rhs_V_3_fu_1445_p3);

assign sub_ln1192_6_fu_1071_p2 = (add_ln1192_7_fu_1066_p2 - mul_ln1192_8_reg_2550);

assign sub_ln1192_7_fu_1083_p2 = (sub_ln1192_6_fu_1071_p2 - shl_ln1192_4_fu_1076_p3);

assign sub_ln1192_8_fu_1122_p2 = (add_ln1192_9_fu_1109_p2 - shl_ln1192_7_fu_1115_p3);

assign sub_ln1192_9_fu_1494_p2 = (add_ln1192_11_fu_1482_p2 - shl_ln1192_s_fu_1487_p3);

assign sub_ln1192_fu_948_p2 = (sub_ln1193_fu_937_p2 - shl_ln_fu_930_p3);

assign sub_ln1193_1_fu_1176_p2 = (mul_ln1193_3_reg_2590 - rhs_V_6_fu_1153_p3);

assign sub_ln1193_2_fu_1551_p2 = (add_ln1193_1_reg_2746 - shl_ln1193_2_fu_1537_p3);

assign sub_ln1193_3_fu_1353_p2 = (mul_ln1193_7_reg_2676 - shl_ln1193_4_fu_1326_p3);

assign sub_ln1193_fu_937_p2 = (mul_ln1193_1_reg_2474 - mul_ln1193_reg_2469);

assign trunc_ln1117_fu_257_p1 = x_V_in_sig[19:0];

assign y_0_V = {{ret_V_fu_1458_p2[61:42]}};

assign y_1_V = {{ret_V_2_fu_1517_p2[75:56]}};

assign y_2_V = {{ret_V_3_fu_1575_p2[61:42]}};

assign y_3_V = {{ret_V_4_fu_1679_p2[61:42]}};

assign y_4_V = {{ret_V_5_fu_1798_p2[75:56]}};

always @ (posedge ap_clk) begin
    r_V_15_reg_2363[6:0] <= 7'b0000000;
end

endmodule //myproject
