
KompressorKlock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004458  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000314  08004514  08004514  00005514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004828  08004828  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004828  08004828  00006060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004828  08004828  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004828  08004828  00005828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800482c  0800482c  0000582c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004830  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  20000060  08004890  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c8  08004890  000062c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f8ff  00000000  00000000  00006088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002653  00000000  00000000  00015987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d8  00000000  00000000  00017fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d15  00000000  00000000  000190b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019420  00000000  00000000  00019dcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001280f  00000000  00000000  000331ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a09e4  00000000  00000000  000459fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e63e0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004248  00000000  00000000  000e6424  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000ea66c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000060 	.word	0x20000060
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080044fc 	.word	0x080044fc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000064 	.word	0x20000064
 8000100:	080044fc 	.word	0x080044fc

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000406:	b089      	sub	sp, #36	@ 0x24
 8000408:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800040a:	f000 fe3b 	bl	8001084 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800040e:	f000 f855 	bl	80004bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000412:	f000 f937 	bl	8000684 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000416:	f000 f8d9 	bl	80005cc <MX_TIM3_Init>
  MX_I2C1_Init();
 800041a:	f000 f897 	bl	800054c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  Matrix_Init();
 800041e:	f000 f9ed 	bl	80007fc <Matrix_Init>
  HAL_TIM_Base_Start_IT(&htim3);
 8000422:	4b22      	ldr	r3, [pc, #136]	@ (80004ac <main+0xa8>)
 8000424:	0018      	movs	r0, r3
 8000426:	f002 ffc3 	bl	80033b0 <HAL_TIM_Base_Start_IT>

  if (RV3032_Init(&hi2c1)) {
 800042a:	4b21      	ldr	r3, [pc, #132]	@ (80004b0 <main+0xac>)
 800042c:	0018      	movs	r0, r3
 800042e:	f000 fc65 	bl	8000cfc <RV3032_Init>
 8000432:	1e03      	subs	r3, r0, #0
 8000434:	d00b      	beq.n	800044e <main+0x4a>
      // Set initial time
      RV3032_SetTime(30, 01, 3, 3, 11, 2, 2026);  // sec, min, hr, weekday, date, month, year
 8000436:	4b1f      	ldr	r3, [pc, #124]	@ (80004b4 <main+0xb0>)
 8000438:	9302      	str	r3, [sp, #8]
 800043a:	2302      	movs	r3, #2
 800043c:	9301      	str	r3, [sp, #4]
 800043e:	230b      	movs	r3, #11
 8000440:	9300      	str	r3, [sp, #0]
 8000442:	2303      	movs	r3, #3
 8000444:	2203      	movs	r2, #3
 8000446:	2101      	movs	r1, #1
 8000448:	201e      	movs	r0, #30
 800044a:	f000 fc83 	bl	8000d54 <RV3032_SetTime>
//  // Optional: clamp to avoid going off-screen left/right
//  if (start_col < 0) start_col = 0;
//
//  // Draw the message on row 0 (top row). Change the 0 to 1,2,... if you want it lower
//  Matrix_DrawText(0, start_col, my_message);
  Matrix_Clear();  // Start with a blank screen
 800044e:	f000 f9dd 	bl	800080c <Matrix_Clear>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    if (RV3032_UpdateTime()) {
 8000452:	f000 fcff 	bl	8000e54 <RV3032_UpdateTime>
 8000456:	1e03      	subs	r3, r0, #0
 8000458:	d024      	beq.n	80004a4 <main+0xa0>
	        uint8_t hours = RV3032_GetHours();
 800045a:	250f      	movs	r5, #15
 800045c:	197c      	adds	r4, r7, r5
 800045e:	f000 fd51 	bl	8000f04 <RV3032_GetHours>
 8000462:	0003      	movs	r3, r0
 8000464:	7023      	strb	r3, [r4, #0]
	        uint8_t minutes = RV3032_GetMinutes();
 8000466:	260e      	movs	r6, #14
 8000468:	19bc      	adds	r4, r7, r6
 800046a:	f000 fd3d 	bl	8000ee8 <RV3032_GetMinutes>
 800046e:	0003      	movs	r3, r0
 8000470:	7023      	strb	r3, [r4, #0]
	        uint8_t seconds = RV3032_GetSeconds();
 8000472:	230d      	movs	r3, #13
 8000474:	18fc      	adds	r4, r7, r3
 8000476:	f000 fd29 	bl	8000ecc <RV3032_GetSeconds>
 800047a:	0003      	movs	r3, r0
 800047c:	7023      	strb	r3, [r4, #0]

	        char timeStr[9];
	        sprintf(timeStr, "%02d:%02d:%02d", hours, minutes, seconds);
 800047e:	197b      	adds	r3, r7, r5
 8000480:	781a      	ldrb	r2, [r3, #0]
 8000482:	19bb      	adds	r3, r7, r6
 8000484:	781c      	ldrb	r4, [r3, #0]
 8000486:	230d      	movs	r3, #13
 8000488:	18fb      	adds	r3, r7, r3
 800048a:	781b      	ldrb	r3, [r3, #0]
 800048c:	490a      	ldr	r1, [pc, #40]	@ (80004b8 <main+0xb4>)
 800048e:	1d38      	adds	r0, r7, #4
 8000490:	9300      	str	r3, [sp, #0]
 8000492:	0023      	movs	r3, r4
 8000494:	f003 fb96 	bl	8003bc4 <siprintf>
	        Matrix_DrawText(0, 0, timeStr);
 8000498:	1d3b      	adds	r3, r7, #4
 800049a:	001a      	movs	r2, r3
 800049c:	2100      	movs	r1, #0
 800049e:	2000      	movs	r0, #0
 80004a0:	f000 fa76 	bl	8000990 <Matrix_DrawText>
	    }

	    HAL_Delay(100);
 80004a4:	2064      	movs	r0, #100	@ 0x64
 80004a6:	f000 fe73 	bl	8001190 <HAL_Delay>
	    if (RV3032_UpdateTime()) {
 80004aa:	e7d2      	b.n	8000452 <main+0x4e>
 80004ac:	200000d0 	.word	0x200000d0
 80004b0:	2000007c 	.word	0x2000007c
 80004b4:	000007ea 	.word	0x000007ea
 80004b8:	08004514 	.word	0x08004514

080004bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004bc:	b590      	push	{r4, r7, lr}
 80004be:	b093      	sub	sp, #76	@ 0x4c
 80004c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004c2:	2410      	movs	r4, #16
 80004c4:	193b      	adds	r3, r7, r4
 80004c6:	0018      	movs	r0, r3
 80004c8:	2338      	movs	r3, #56	@ 0x38
 80004ca:	001a      	movs	r2, r3
 80004cc:	2100      	movs	r1, #0
 80004ce:	f003 fb9b 	bl	8003c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004d2:	003b      	movs	r3, r7
 80004d4:	0018      	movs	r0, r3
 80004d6:	2310      	movs	r3, #16
 80004d8:	001a      	movs	r2, r3
 80004da:	2100      	movs	r1, #0
 80004dc:	f003 fb94 	bl	8003c08 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004e0:	2380      	movs	r3, #128	@ 0x80
 80004e2:	009b      	lsls	r3, r3, #2
 80004e4:	0018      	movs	r0, r3
 80004e6:	f002 f86f 	bl	80025c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004ea:	193b      	adds	r3, r7, r4
 80004ec:	2202      	movs	r2, #2
 80004ee:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004f0:	193b      	adds	r3, r7, r4
 80004f2:	2280      	movs	r2, #128	@ 0x80
 80004f4:	0052      	lsls	r2, r2, #1
 80004f6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004f8:	193b      	adds	r3, r7, r4
 80004fa:	2200      	movs	r2, #0
 80004fc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004fe:	193b      	adds	r3, r7, r4
 8000500:	2240      	movs	r2, #64	@ 0x40
 8000502:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000504:	193b      	adds	r3, r7, r4
 8000506:	2200      	movs	r2, #0
 8000508:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800050a:	193b      	adds	r3, r7, r4
 800050c:	0018      	movs	r0, r3
 800050e:	f002 f89b 	bl	8002648 <HAL_RCC_OscConfig>
 8000512:	1e03      	subs	r3, r0, #0
 8000514:	d001      	beq.n	800051a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000516:	f000 f911 	bl	800073c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800051a:	003b      	movs	r3, r7
 800051c:	2207      	movs	r2, #7
 800051e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000520:	003b      	movs	r3, r7
 8000522:	2200      	movs	r2, #0
 8000524:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000526:	003b      	movs	r3, r7
 8000528:	2200      	movs	r2, #0
 800052a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800052c:	003b      	movs	r3, r7
 800052e:	2200      	movs	r2, #0
 8000530:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000532:	003b      	movs	r3, r7
 8000534:	2100      	movs	r1, #0
 8000536:	0018      	movs	r0, r3
 8000538:	f002 fba0 	bl	8002c7c <HAL_RCC_ClockConfig>
 800053c:	1e03      	subs	r3, r0, #0
 800053e:	d001      	beq.n	8000544 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000540:	f000 f8fc 	bl	800073c <Error_Handler>
  }
}
 8000544:	46c0      	nop			@ (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	b013      	add	sp, #76	@ 0x4c
 800054a:	bd90      	pop	{r4, r7, pc}

0800054c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000550:	4b1b      	ldr	r3, [pc, #108]	@ (80005c0 <MX_I2C1_Init+0x74>)
 8000552:	4a1c      	ldr	r2, [pc, #112]	@ (80005c4 <MX_I2C1_Init+0x78>)
 8000554:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8000556:	4b1a      	ldr	r3, [pc, #104]	@ (80005c0 <MX_I2C1_Init+0x74>)
 8000558:	4a1b      	ldr	r2, [pc, #108]	@ (80005c8 <MX_I2C1_Init+0x7c>)
 800055a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800055c:	4b18      	ldr	r3, [pc, #96]	@ (80005c0 <MX_I2C1_Init+0x74>)
 800055e:	2200      	movs	r2, #0
 8000560:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000562:	4b17      	ldr	r3, [pc, #92]	@ (80005c0 <MX_I2C1_Init+0x74>)
 8000564:	2201      	movs	r2, #1
 8000566:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000568:	4b15      	ldr	r3, [pc, #84]	@ (80005c0 <MX_I2C1_Init+0x74>)
 800056a:	2200      	movs	r2, #0
 800056c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800056e:	4b14      	ldr	r3, [pc, #80]	@ (80005c0 <MX_I2C1_Init+0x74>)
 8000570:	2200      	movs	r2, #0
 8000572:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000574:	4b12      	ldr	r3, [pc, #72]	@ (80005c0 <MX_I2C1_Init+0x74>)
 8000576:	2200      	movs	r2, #0
 8000578:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800057a:	4b11      	ldr	r3, [pc, #68]	@ (80005c0 <MX_I2C1_Init+0x74>)
 800057c:	2200      	movs	r2, #0
 800057e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000580:	4b0f      	ldr	r3, [pc, #60]	@ (80005c0 <MX_I2C1_Init+0x74>)
 8000582:	2200      	movs	r2, #0
 8000584:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000586:	4b0e      	ldr	r3, [pc, #56]	@ (80005c0 <MX_I2C1_Init+0x74>)
 8000588:	0018      	movs	r0, r3
 800058a:	f001 f885 	bl	8001698 <HAL_I2C_Init>
 800058e:	1e03      	subs	r3, r0, #0
 8000590:	d001      	beq.n	8000596 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000592:	f000 f8d3 	bl	800073c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000596:	4b0a      	ldr	r3, [pc, #40]	@ (80005c0 <MX_I2C1_Init+0x74>)
 8000598:	2100      	movs	r1, #0
 800059a:	0018      	movs	r0, r3
 800059c:	f001 ff7c 	bl	8002498 <HAL_I2CEx_ConfigAnalogFilter>
 80005a0:	1e03      	subs	r3, r0, #0
 80005a2:	d001      	beq.n	80005a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80005a4:	f000 f8ca 	bl	800073c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80005a8:	4b05      	ldr	r3, [pc, #20]	@ (80005c0 <MX_I2C1_Init+0x74>)
 80005aa:	2100      	movs	r1, #0
 80005ac:	0018      	movs	r0, r3
 80005ae:	f001 ffbf 	bl	8002530 <HAL_I2CEx_ConfigDigitalFilter>
 80005b2:	1e03      	subs	r3, r0, #0
 80005b4:	d001      	beq.n	80005ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80005b6:	f000 f8c1 	bl	800073c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005ba:	46c0      	nop			@ (mov r8, r8)
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	2000007c 	.word	0x2000007c
 80005c4:	40005400 	.word	0x40005400
 80005c8:	00503d58 	.word	0x00503d58

080005cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b088      	sub	sp, #32
 80005d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005d2:	2310      	movs	r3, #16
 80005d4:	18fb      	adds	r3, r7, r3
 80005d6:	0018      	movs	r0, r3
 80005d8:	2310      	movs	r3, #16
 80005da:	001a      	movs	r2, r3
 80005dc:	2100      	movs	r1, #0
 80005de:	f003 fb13 	bl	8003c08 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005e2:	1d3b      	adds	r3, r7, #4
 80005e4:	0018      	movs	r0, r3
 80005e6:	230c      	movs	r3, #12
 80005e8:	001a      	movs	r2, r3
 80005ea:	2100      	movs	r1, #0
 80005ec:	f003 fb0c 	bl	8003c08 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80005f0:	4b22      	ldr	r3, [pc, #136]	@ (800067c <MX_TIM3_Init+0xb0>)
 80005f2:	4a23      	ldr	r2, [pc, #140]	@ (8000680 <MX_TIM3_Init+0xb4>)
 80005f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 159;
 80005f6:	4b21      	ldr	r3, [pc, #132]	@ (800067c <MX_TIM3_Init+0xb0>)
 80005f8:	229f      	movs	r2, #159	@ 0x9f
 80005fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005fc:	4b1f      	ldr	r3, [pc, #124]	@ (800067c <MX_TIM3_Init+0xb0>)
 80005fe:	2200      	movs	r2, #0
 8000600:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 259;
 8000602:	4b1e      	ldr	r3, [pc, #120]	@ (800067c <MX_TIM3_Init+0xb0>)
 8000604:	2204      	movs	r2, #4
 8000606:	32ff      	adds	r2, #255	@ 0xff
 8000608:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800060a:	4b1c      	ldr	r3, [pc, #112]	@ (800067c <MX_TIM3_Init+0xb0>)
 800060c:	2200      	movs	r2, #0
 800060e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000610:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <MX_TIM3_Init+0xb0>)
 8000612:	2280      	movs	r2, #128	@ 0x80
 8000614:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000616:	4b19      	ldr	r3, [pc, #100]	@ (800067c <MX_TIM3_Init+0xb0>)
 8000618:	0018      	movs	r0, r3
 800061a:	f002 fe71 	bl	8003300 <HAL_TIM_Base_Init>
 800061e:	1e03      	subs	r3, r0, #0
 8000620:	d001      	beq.n	8000626 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000622:	f000 f88b 	bl	800073c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000626:	2110      	movs	r1, #16
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2280      	movs	r2, #128	@ 0x80
 800062c:	0152      	lsls	r2, r2, #5
 800062e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000630:	187a      	adds	r2, r7, r1
 8000632:	4b12      	ldr	r3, [pc, #72]	@ (800067c <MX_TIM3_Init+0xb0>)
 8000634:	0011      	movs	r1, r2
 8000636:	0018      	movs	r0, r3
 8000638:	f003 f81e 	bl	8003678 <HAL_TIM_ConfigClockSource>
 800063c:	1e03      	subs	r3, r0, #0
 800063e:	d001      	beq.n	8000644 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000640:	f000 f87c 	bl	800073c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	2220      	movs	r2, #32
 8000648:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800064a:	1d3b      	adds	r3, r7, #4
 800064c:	2200      	movs	r2, #0
 800064e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000650:	1d3a      	adds	r2, r7, #4
 8000652:	4b0a      	ldr	r3, [pc, #40]	@ (800067c <MX_TIM3_Init+0xb0>)
 8000654:	0011      	movs	r1, r2
 8000656:	0018      	movs	r0, r3
 8000658:	f003 fa2e 	bl	8003ab8 <HAL_TIMEx_MasterConfigSynchronization>
 800065c:	1e03      	subs	r3, r0, #0
 800065e:	d001      	beq.n	8000664 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000660:	f000 f86c 	bl	800073c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_NVIC_SetPriority(TIM3_IRQn,0,0);
 8000664:	2200      	movs	r2, #0
 8000666:	2100      	movs	r1, #0
 8000668:	2010      	movs	r0, #16
 800066a:	f000 fe61 	bl	8001330 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800066e:	2010      	movs	r0, #16
 8000670:	f000 fe73 	bl	800135a <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM3_Init 2 */

}
 8000674:	46c0      	nop			@ (mov r8, r8)
 8000676:	46bd      	mov	sp, r7
 8000678:	b008      	add	sp, #32
 800067a:	bd80      	pop	{r7, pc}
 800067c:	200000d0 	.word	0x200000d0
 8000680:	40000400 	.word	0x40000400

08000684 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000684:	b590      	push	{r4, r7, lr}
 8000686:	b089      	sub	sp, #36	@ 0x24
 8000688:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068a:	240c      	movs	r4, #12
 800068c:	193b      	adds	r3, r7, r4
 800068e:	0018      	movs	r0, r3
 8000690:	2314      	movs	r3, #20
 8000692:	001a      	movs	r2, r3
 8000694:	2100      	movs	r1, #0
 8000696:	f003 fab7 	bl	8003c08 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069a:	4b25      	ldr	r3, [pc, #148]	@ (8000730 <MX_GPIO_Init+0xac>)
 800069c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800069e:	4b24      	ldr	r3, [pc, #144]	@ (8000730 <MX_GPIO_Init+0xac>)
 80006a0:	2101      	movs	r1, #1
 80006a2:	430a      	orrs	r2, r1
 80006a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80006a6:	4b22      	ldr	r3, [pc, #136]	@ (8000730 <MX_GPIO_Init+0xac>)
 80006a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006aa:	2201      	movs	r2, #1
 80006ac:	4013      	ands	r3, r2
 80006ae:	60bb      	str	r3, [r7, #8]
 80006b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000730 <MX_GPIO_Init+0xac>)
 80006b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006b6:	4b1e      	ldr	r3, [pc, #120]	@ (8000730 <MX_GPIO_Init+0xac>)
 80006b8:	2102      	movs	r1, #2
 80006ba:	430a      	orrs	r2, r1
 80006bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80006be:	4b1c      	ldr	r3, [pc, #112]	@ (8000730 <MX_GPIO_Init+0xac>)
 80006c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006c2:	2202      	movs	r2, #2
 80006c4:	4013      	ands	r3, r2
 80006c6:	607b      	str	r3, [r7, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RCLK_Pin|SRCLK_Pin|DATA_Pin|A1_Pin
 80006ca:	491a      	ldr	r1, [pc, #104]	@ (8000734 <MX_GPIO_Init+0xb0>)
 80006cc:	23a0      	movs	r3, #160	@ 0xa0
 80006ce:	05db      	lsls	r3, r3, #23
 80006d0:	2201      	movs	r2, #1
 80006d2:	0018      	movs	r0, r3
 80006d4:	f000 ffc2 	bl	800165c <HAL_GPIO_WritePin>
                          |A2_Pin|A3_Pin|A4_Pin|A5_Pin
                          |A6_Pin|A7_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : RCLK_Pin SRCLK_Pin DATA_Pin */
  GPIO_InitStruct.Pin = RCLK_Pin|SRCLK_Pin|DATA_Pin;
 80006d8:	193b      	adds	r3, r7, r4
 80006da:	2207      	movs	r2, #7
 80006dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006de:	193b      	adds	r3, r7, r4
 80006e0:	2201      	movs	r2, #1
 80006e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80006e4:	193b      	adds	r3, r7, r4
 80006e6:	2202      	movs	r2, #2
 80006e8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006ea:	193b      	adds	r3, r7, r4
 80006ec:	2202      	movs	r2, #2
 80006ee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f0:	193a      	adds	r2, r7, r4
 80006f2:	23a0      	movs	r3, #160	@ 0xa0
 80006f4:	05db      	lsls	r3, r3, #23
 80006f6:	0011      	movs	r1, r2
 80006f8:	0018      	movs	r0, r3
 80006fa:	f000 fe4b 	bl	8001394 <HAL_GPIO_Init>

  /*Configure GPIO pins : A1_Pin A2_Pin A3_Pin A4_Pin
                           A5_Pin A6_Pin A7_Pin */
  GPIO_InitStruct.Pin = A1_Pin|A2_Pin|A3_Pin|A4_Pin
 80006fe:	0021      	movs	r1, r4
 8000700:	187b      	adds	r3, r7, r1
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <MX_GPIO_Init+0xb4>)
 8000704:	601a      	str	r2, [r3, #0]
                          |A5_Pin|A6_Pin|A7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2201      	movs	r2, #1
 800070a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2201      	movs	r2, #1
 8000710:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2202      	movs	r2, #2
 8000716:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000718:	187a      	adds	r2, r7, r1
 800071a:	23a0      	movs	r3, #160	@ 0xa0
 800071c:	05db      	lsls	r3, r3, #23
 800071e:	0011      	movs	r1, r2
 8000720:	0018      	movs	r0, r3
 8000722:	f000 fe37 	bl	8001394 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000726:	46c0      	nop			@ (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	b009      	add	sp, #36	@ 0x24
 800072c:	bd90      	pop	{r4, r7, pc}
 800072e:	46c0      	nop			@ (mov r8, r8)
 8000730:	40021000 	.word	0x40021000
 8000734:	000009ff 	.word	0x000009ff
 8000738:	000009f8 	.word	0x000009f8

0800073c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000740:	b672      	cpsid	i
}
 8000742:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000744:	46c0      	nop			@ (mov r8, r8)
 8000746:	e7fd      	b.n	8000744 <Error_Handler+0x8>

08000748 <ShiftOutRow>:
/* NOTE:
   First bit shifted goes to C84
   So we must output columns in REVERSE order
*/
static void ShiftOutRow(uint8_t *row_data)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
    for(int col = 0; col < 84; col++)
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
 8000754:	e03a      	b.n	80007cc <ShiftOutRow+0x84>
    {
        int byte = col / 8;
 8000756:	697b      	ldr	r3, [r7, #20]
 8000758:	2b00      	cmp	r3, #0
 800075a:	da00      	bge.n	800075e <ShiftOutRow+0x16>
 800075c:	3307      	adds	r3, #7
 800075e:	10db      	asrs	r3, r3, #3
 8000760:	613b      	str	r3, [r7, #16]
        int bit  = col % 8;
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	4a24      	ldr	r2, [pc, #144]	@ (80007f8 <ShiftOutRow+0xb0>)
 8000766:	4013      	ands	r3, r2
 8000768:	d504      	bpl.n	8000774 <ShiftOutRow+0x2c>
 800076a:	3b01      	subs	r3, #1
 800076c:	2208      	movs	r2, #8
 800076e:	4252      	negs	r2, r2
 8000770:	4313      	orrs	r3, r2
 8000772:	3301      	adds	r3, #1
 8000774:	60fb      	str	r3, [r7, #12]

        uint8_t val = (row_data[byte] >> bit) & 1;
 8000776:	693b      	ldr	r3, [r7, #16]
 8000778:	687a      	ldr	r2, [r7, #4]
 800077a:	18d3      	adds	r3, r2, r3
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	001a      	movs	r2, r3
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	411a      	asrs	r2, r3
 8000784:	0013      	movs	r3, r2
 8000786:	b2da      	uxtb	r2, r3
 8000788:	200b      	movs	r0, #11
 800078a:	183b      	adds	r3, r7, r0
 800078c:	2101      	movs	r1, #1
 800078e:	400a      	ands	r2, r1
 8000790:	701a      	strb	r2, [r3, #0]

        HAL_GPIO_WritePin(GPIOA,
 8000792:	183b      	adds	r3, r7, r0
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	425a      	negs	r2, r3
 8000798:	4153      	adcs	r3, r2
 800079a:	b2db      	uxtb	r3, r3
 800079c:	001a      	movs	r2, r3
 800079e:	23a0      	movs	r3, #160	@ 0xa0
 80007a0:	05db      	lsls	r3, r3, #23
 80007a2:	2104      	movs	r1, #4
 80007a4:	0018      	movs	r0, r3
 80007a6:	f000 ff59 	bl	800165c <HAL_GPIO_WritePin>
            DATA_Pin,
            val ? GPIO_PIN_RESET : GPIO_PIN_SET);

        HAL_GPIO_WritePin(GPIOA, SRCLK_Pin, GPIO_PIN_SET);
 80007aa:	23a0      	movs	r3, #160	@ 0xa0
 80007ac:	05db      	lsls	r3, r3, #23
 80007ae:	2201      	movs	r2, #1
 80007b0:	2102      	movs	r1, #2
 80007b2:	0018      	movs	r0, r3
 80007b4:	f000 ff52 	bl	800165c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, SRCLK_Pin, GPIO_PIN_RESET);
 80007b8:	23a0      	movs	r3, #160	@ 0xa0
 80007ba:	05db      	lsls	r3, r3, #23
 80007bc:	2200      	movs	r2, #0
 80007be:	2102      	movs	r1, #2
 80007c0:	0018      	movs	r0, r3
 80007c2:	f000 ff4b 	bl	800165c <HAL_GPIO_WritePin>
    for(int col = 0; col < 84; col++)
 80007c6:	697b      	ldr	r3, [r7, #20]
 80007c8:	3301      	adds	r3, #1
 80007ca:	617b      	str	r3, [r7, #20]
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	2b53      	cmp	r3, #83	@ 0x53
 80007d0:	ddc1      	ble.n	8000756 <ShiftOutRow+0xe>
    }

    HAL_GPIO_WritePin(GPIOA, RCLK_Pin, GPIO_PIN_SET);
 80007d2:	23a0      	movs	r3, #160	@ 0xa0
 80007d4:	05db      	lsls	r3, r3, #23
 80007d6:	2201      	movs	r2, #1
 80007d8:	2101      	movs	r1, #1
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 ff3e 	bl	800165c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, RCLK_Pin, GPIO_PIN_RESET);
 80007e0:	23a0      	movs	r3, #160	@ 0xa0
 80007e2:	05db      	lsls	r3, r3, #23
 80007e4:	2200      	movs	r2, #0
 80007e6:	2101      	movs	r1, #1
 80007e8:	0018      	movs	r0, r3
 80007ea:	f000 ff37 	bl	800165c <HAL_GPIO_WritePin>
}
 80007ee:	46c0      	nop			@ (mov r8, r8)
 80007f0:	46bd      	mov	sp, r7
 80007f2:	b006      	add	sp, #24
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	46c0      	nop			@ (mov r8, r8)
 80007f8:	80000007 	.word	0x80000007

080007fc <Matrix_Init>:
}


/* ================= DRAW ================= */
void Matrix_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
    Matrix_Clear();
 8000800:	f000 f804 	bl	800080c <Matrix_Clear>
}
 8000804:	46c0      	nop			@ (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
	...

0800080c <Matrix_Clear>:

void Matrix_Clear(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
    memset(display_buffer,0,sizeof(display_buffer));
 8000810:	4b04      	ldr	r3, [pc, #16]	@ (8000824 <Matrix_Clear+0x18>)
 8000812:	224d      	movs	r2, #77	@ 0x4d
 8000814:	2100      	movs	r1, #0
 8000816:	0018      	movs	r0, r3
 8000818:	f003 f9f6 	bl	8003c08 <memset>
}
 800081c:	46c0      	nop			@ (mov r8, r8)
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	46c0      	nop			@ (mov r8, r8)
 8000824:	2000011c 	.word	0x2000011c

08000828 <Matrix_SetPixel>:

void Matrix_SetPixel(int r,int c,uint8_t state)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b086      	sub	sp, #24
 800082c:	af00      	add	r7, sp, #0
 800082e:	60f8      	str	r0, [r7, #12]
 8000830:	60b9      	str	r1, [r7, #8]
 8000832:	1dfb      	adds	r3, r7, #7
 8000834:	701a      	strb	r2, [r3, #0]
    if(r<0||r>=NUM_ROWS||c<0||c>=NUM_COLS) return;
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	2b00      	cmp	r3, #0
 800083a:	db60      	blt.n	80008fe <Matrix_SetPixel+0xd6>
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	2b06      	cmp	r3, #6
 8000840:	dc5d      	bgt.n	80008fe <Matrix_SetPixel+0xd6>
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	2b00      	cmp	r3, #0
 8000846:	db5a      	blt.n	80008fe <Matrix_SetPixel+0xd6>
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	2b53      	cmp	r3, #83	@ 0x53
 800084c:	dc57      	bgt.n	80008fe <Matrix_SetPixel+0xd6>

    int byte=c/8;
 800084e:	68bb      	ldr	r3, [r7, #8]
 8000850:	2b00      	cmp	r3, #0
 8000852:	da00      	bge.n	8000856 <Matrix_SetPixel+0x2e>
 8000854:	3307      	adds	r3, #7
 8000856:	10db      	asrs	r3, r3, #3
 8000858:	617b      	str	r3, [r7, #20]
    int bit=c%8;
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	4a2a      	ldr	r2, [pc, #168]	@ (8000908 <Matrix_SetPixel+0xe0>)
 800085e:	4013      	ands	r3, r2
 8000860:	d504      	bpl.n	800086c <Matrix_SetPixel+0x44>
 8000862:	3b01      	subs	r3, #1
 8000864:	2208      	movs	r2, #8
 8000866:	4252      	negs	r2, r2
 8000868:	4313      	orrs	r3, r2
 800086a:	3301      	adds	r3, #1
 800086c:	613b      	str	r3, [r7, #16]

    if(state)
 800086e:	1dfb      	adds	r3, r7, #7
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d020      	beq.n	80008b8 <Matrix_SetPixel+0x90>
        display_buffer[r][byte]|=(1<<bit);
 8000876:	4925      	ldr	r1, [pc, #148]	@ (800090c <Matrix_SetPixel+0xe4>)
 8000878:	68fa      	ldr	r2, [r7, #12]
 800087a:	0013      	movs	r3, r2
 800087c:	009b      	lsls	r3, r3, #2
 800087e:	189b      	adds	r3, r3, r2
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	189b      	adds	r3, r3, r2
 8000884:	18ca      	adds	r2, r1, r3
 8000886:	697b      	ldr	r3, [r7, #20]
 8000888:	18d3      	adds	r3, r2, r3
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	b25a      	sxtb	r2, r3
 800088e:	2101      	movs	r1, #1
 8000890:	693b      	ldr	r3, [r7, #16]
 8000892:	4099      	lsls	r1, r3
 8000894:	000b      	movs	r3, r1
 8000896:	b25b      	sxtb	r3, r3
 8000898:	4313      	orrs	r3, r2
 800089a:	b25b      	sxtb	r3, r3
 800089c:	b2d8      	uxtb	r0, r3
 800089e:	491b      	ldr	r1, [pc, #108]	@ (800090c <Matrix_SetPixel+0xe4>)
 80008a0:	68fa      	ldr	r2, [r7, #12]
 80008a2:	0013      	movs	r3, r2
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	189b      	adds	r3, r3, r2
 80008a8:	005b      	lsls	r3, r3, #1
 80008aa:	189b      	adds	r3, r3, r2
 80008ac:	18ca      	adds	r2, r1, r3
 80008ae:	697b      	ldr	r3, [r7, #20]
 80008b0:	18d3      	adds	r3, r2, r3
 80008b2:	1c02      	adds	r2, r0, #0
 80008b4:	701a      	strb	r2, [r3, #0]
 80008b6:	e023      	b.n	8000900 <Matrix_SetPixel+0xd8>
    else
        display_buffer[r][byte]&=~(1<<bit);
 80008b8:	4914      	ldr	r1, [pc, #80]	@ (800090c <Matrix_SetPixel+0xe4>)
 80008ba:	68fa      	ldr	r2, [r7, #12]
 80008bc:	0013      	movs	r3, r2
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	189b      	adds	r3, r3, r2
 80008c2:	005b      	lsls	r3, r3, #1
 80008c4:	189b      	adds	r3, r3, r2
 80008c6:	18ca      	adds	r2, r1, r3
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	18d3      	adds	r3, r2, r3
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	b25b      	sxtb	r3, r3
 80008d0:	2101      	movs	r1, #1
 80008d2:	693a      	ldr	r2, [r7, #16]
 80008d4:	4091      	lsls	r1, r2
 80008d6:	000a      	movs	r2, r1
 80008d8:	b252      	sxtb	r2, r2
 80008da:	43d2      	mvns	r2, r2
 80008dc:	b252      	sxtb	r2, r2
 80008de:	4013      	ands	r3, r2
 80008e0:	b25b      	sxtb	r3, r3
 80008e2:	b2d8      	uxtb	r0, r3
 80008e4:	4909      	ldr	r1, [pc, #36]	@ (800090c <Matrix_SetPixel+0xe4>)
 80008e6:	68fa      	ldr	r2, [r7, #12]
 80008e8:	0013      	movs	r3, r2
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	189b      	adds	r3, r3, r2
 80008ee:	005b      	lsls	r3, r3, #1
 80008f0:	189b      	adds	r3, r3, r2
 80008f2:	18ca      	adds	r2, r1, r3
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	18d3      	adds	r3, r2, r3
 80008f8:	1c02      	adds	r2, r0, #0
 80008fa:	701a      	strb	r2, [r3, #0]
 80008fc:	e000      	b.n	8000900 <Matrix_SetPixel+0xd8>
    if(r<0||r>=NUM_ROWS||c<0||c>=NUM_COLS) return;
 80008fe:	46c0      	nop			@ (mov r8, r8)
}
 8000900:	46bd      	mov	sp, r7
 8000902:	b006      	add	sp, #24
 8000904:	bd80      	pop	{r7, pc}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	80000007 	.word	0x80000007
 800090c:	2000011c 	.word	0x2000011c

08000910 <Matrix_DrawChar>:

void Matrix_DrawChar(int row,int col,char c)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b088      	sub	sp, #32
 8000914:	af00      	add	r7, sp, #0
 8000916:	60f8      	str	r0, [r7, #12]
 8000918:	60b9      	str	r1, [r7, #8]
 800091a:	1dfb      	adds	r3, r7, #7
 800091c:	701a      	strb	r2, [r3, #0]
    for(int x=0;x<5;x++)
 800091e:	2300      	movs	r3, #0
 8000920:	61fb      	str	r3, [r7, #28]
 8000922:	e02b      	b.n	800097c <Matrix_DrawChar+0x6c>
    {
        uint8_t column=font5x7[(int)c][x];
 8000924:	1dfb      	adds	r3, r7, #7
 8000926:	781a      	ldrb	r2, [r3, #0]
 8000928:	2317      	movs	r3, #23
 800092a:	18f9      	adds	r1, r7, r3
 800092c:	4817      	ldr	r0, [pc, #92]	@ (800098c <Matrix_DrawChar+0x7c>)
 800092e:	0013      	movs	r3, r2
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	189b      	adds	r3, r3, r2
 8000934:	18c2      	adds	r2, r0, r3
 8000936:	69fb      	ldr	r3, [r7, #28]
 8000938:	18d3      	adds	r3, r2, r3
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	700b      	strb	r3, [r1, #0]

        for(int y=0;y<7;y++)
 800093e:	2300      	movs	r3, #0
 8000940:	61bb      	str	r3, [r7, #24]
 8000942:	e015      	b.n	8000970 <Matrix_DrawChar+0x60>
        {
            Matrix_SetPixel(row+y,col+x,
 8000944:	68fa      	ldr	r2, [r7, #12]
 8000946:	69bb      	ldr	r3, [r7, #24]
 8000948:	18d0      	adds	r0, r2, r3
 800094a:	68ba      	ldr	r2, [r7, #8]
 800094c:	69fb      	ldr	r3, [r7, #28]
 800094e:	18d1      	adds	r1, r2, r3
                (column>>y)&1);
 8000950:	2317      	movs	r3, #23
 8000952:	18fb      	adds	r3, r7, r3
 8000954:	781a      	ldrb	r2, [r3, #0]
 8000956:	69bb      	ldr	r3, [r7, #24]
 8000958:	411a      	asrs	r2, r3
 800095a:	0013      	movs	r3, r2
 800095c:	b2db      	uxtb	r3, r3
            Matrix_SetPixel(row+y,col+x,
 800095e:	2201      	movs	r2, #1
 8000960:	4013      	ands	r3, r2
 8000962:	b2db      	uxtb	r3, r3
 8000964:	001a      	movs	r2, r3
 8000966:	f7ff ff5f 	bl	8000828 <Matrix_SetPixel>
        for(int y=0;y<7;y++)
 800096a:	69bb      	ldr	r3, [r7, #24]
 800096c:	3301      	adds	r3, #1
 800096e:	61bb      	str	r3, [r7, #24]
 8000970:	69bb      	ldr	r3, [r7, #24]
 8000972:	2b06      	cmp	r3, #6
 8000974:	dde6      	ble.n	8000944 <Matrix_DrawChar+0x34>
    for(int x=0;x<5;x++)
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	3301      	adds	r3, #1
 800097a:	61fb      	str	r3, [r7, #28]
 800097c:	69fb      	ldr	r3, [r7, #28]
 800097e:	2b04      	cmp	r3, #4
 8000980:	ddd0      	ble.n	8000924 <Matrix_DrawChar+0x14>
        }
    }
}
 8000982:	46c0      	nop			@ (mov r8, r8)
 8000984:	46c0      	nop			@ (mov r8, r8)
 8000986:	46bd      	mov	sp, r7
 8000988:	b008      	add	sp, #32
 800098a:	bd80      	pop	{r7, pc}
 800098c:	08004534 	.word	0x08004534

08000990 <Matrix_DrawText>:

void Matrix_DrawText(int row,int col,const char *text)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	60f8      	str	r0, [r7, #12]
 8000998:	60b9      	str	r1, [r7, #8]
 800099a:	607a      	str	r2, [r7, #4]
    while(*text)
 800099c:	e00c      	b.n	80009b8 <Matrix_DrawText+0x28>
    {
        Matrix_DrawChar(row,col,*text);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	781a      	ldrb	r2, [r3, #0]
 80009a2:	68b9      	ldr	r1, [r7, #8]
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	0018      	movs	r0, r3
 80009a8:	f7ff ffb2 	bl	8000910 <Matrix_DrawChar>
        col+=6;
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	3306      	adds	r3, #6
 80009b0:	60bb      	str	r3, [r7, #8]
        text++;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	3301      	adds	r3, #1
 80009b6:	607b      	str	r3, [r7, #4]
    while(*text)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d1ee      	bne.n	800099e <Matrix_DrawText+0xe>
    }
}
 80009c0:	46c0      	nop			@ (mov r8, r8)
 80009c2:	46c0      	nop			@ (mov r8, r8)
 80009c4:	46bd      	mov	sp, r7
 80009c6:	b004      	add	sp, #16
 80009c8:	bd80      	pop	{r7, pc}
	...

080009cc <HAL_TIM_PeriodElapsedCallback>:
        text++;
    }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b086      	sub	sp, #24
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a28      	ldr	r2, [pc, #160]	@ (8000a7c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d14a      	bne.n	8000a74 <HAL_TIM_PeriodElapsedCallback+0xa8>
    {
        // Turn OFF all rows
        for (int r = 0; r < NUM_ROWS; r++)
 80009de:	2300      	movs	r3, #0
 80009e0:	617b      	str	r3, [r7, #20]
 80009e2:	e00c      	b.n	80009fe <HAL_TIM_PeriodElapsedCallback+0x32>
        {
            HAL_GPIO_WritePin(GPIOA, ROW_PINS[r], GPIO_PIN_SET);
 80009e4:	4b26      	ldr	r3, [pc, #152]	@ (8000a80 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80009e6:	697a      	ldr	r2, [r7, #20]
 80009e8:	0052      	lsls	r2, r2, #1
 80009ea:	5ad1      	ldrh	r1, [r2, r3]
 80009ec:	23a0      	movs	r3, #160	@ 0xa0
 80009ee:	05db      	lsls	r3, r3, #23
 80009f0:	2201      	movs	r2, #1
 80009f2:	0018      	movs	r0, r3
 80009f4:	f000 fe32 	bl	800165c <HAL_GPIO_WritePin>
        for (int r = 0; r < NUM_ROWS; r++)
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	3301      	adds	r3, #1
 80009fc:	617b      	str	r3, [r7, #20]
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	2b06      	cmp	r3, #6
 8000a02:	ddef      	ble.n	80009e4 <HAL_TIM_PeriodElapsedCallback+0x18>
        }

        // Short dead time (prevents ghosting)
        for (volatile int i = 0; i < 20; i++) { __NOP(); }   // ~12 s depending on clock
 8000a04:	2300      	movs	r3, #0
 8000a06:	613b      	str	r3, [r7, #16]
 8000a08:	e003      	b.n	8000a12 <HAL_TIM_PeriodElapsedCallback+0x46>
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	693b      	ldr	r3, [r7, #16]
 8000a0e:	3301      	adds	r3, #1
 8000a10:	613b      	str	r3, [r7, #16]
 8000a12:	693b      	ldr	r3, [r7, #16]
 8000a14:	2b13      	cmp	r3, #19
 8000a16:	ddf8      	ble.n	8000a0a <HAL_TIM_PeriodElapsedCallback+0x3e>

        // Shift out next row data
        ShiftOutRow(display_buffer[current_row]);
 8000a18:	4b1a      	ldr	r3, [pc, #104]	@ (8000a84 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	001a      	movs	r2, r3
 8000a1e:	0013      	movs	r3, r2
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	189b      	adds	r3, r3, r2
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	189b      	adds	r3, r3, r2
 8000a28:	4a17      	ldr	r2, [pc, #92]	@ (8000a88 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000a2a:	189b      	adds	r3, r3, r2
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	f7ff fe8b 	bl	8000748 <ShiftOutRow>

        // Another tiny delay after shift (stabilize latches)
        for (volatile int i = 0; i < 10; i++) { __NOP(); }
 8000a32:	2300      	movs	r3, #0
 8000a34:	60fb      	str	r3, [r7, #12]
 8000a36:	e003      	b.n	8000a40 <HAL_TIM_PeriodElapsedCallback+0x74>
 8000a38:	46c0      	nop			@ (mov r8, r8)
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	2b09      	cmp	r3, #9
 8000a44:	ddf8      	ble.n	8000a38 <HAL_TIM_PeriodElapsedCallback+0x6c>

        // Turn ON current row
        HAL_GPIO_WritePin(GPIOA, ROW_PINS[current_row], GPIO_PIN_RESET);
 8000a46:	4b0f      	ldr	r3, [pc, #60]	@ (8000a84 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	001a      	movs	r2, r3
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a80 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000a4e:	0052      	lsls	r2, r2, #1
 8000a50:	5ad1      	ldrh	r1, [r2, r3]
 8000a52:	23a0      	movs	r3, #160	@ 0xa0
 8000a54:	05db      	lsls	r3, r3, #23
 8000a56:	2200      	movs	r2, #0
 8000a58:	0018      	movs	r0, r3
 8000a5a:	f000 fdff 	bl	800165c <HAL_GPIO_WritePin>

        current_row = (current_row + 1) % NUM_ROWS;
 8000a5e:	4b09      	ldr	r3, [pc, #36]	@ (8000a84 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	3301      	adds	r3, #1
 8000a64:	2107      	movs	r1, #7
 8000a66:	0018      	movs	r0, r3
 8000a68:	f7ff fcc6 	bl	80003f8 <__aeabi_idivmod>
 8000a6c:	000b      	movs	r3, r1
 8000a6e:	b2da      	uxtb	r2, r3
 8000a70:	4b04      	ldr	r3, [pc, #16]	@ (8000a84 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000a72:	701a      	strb	r2, [r3, #0]
    }
}
 8000a74:	46c0      	nop			@ (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	b006      	add	sp, #24
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40000400 	.word	0x40000400
 8000a80:	08004524 	.word	0x08004524
 8000a84:	20000169 	.word	0x20000169
 8000a88:	2000011c 	.word	0x2000011c

08000a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a92:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad0 <HAL_MspInit+0x44>)
 8000a94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a96:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad0 <HAL_MspInit+0x44>)
 8000a98:	2101      	movs	r1, #1
 8000a9a:	430a      	orrs	r2, r1
 8000a9c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad0 <HAL_MspInit+0x44>)
 8000aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aaa:	4b09      	ldr	r3, [pc, #36]	@ (8000ad0 <HAL_MspInit+0x44>)
 8000aac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000aae:	4b08      	ldr	r3, [pc, #32]	@ (8000ad0 <HAL_MspInit+0x44>)
 8000ab0:	2180      	movs	r1, #128	@ 0x80
 8000ab2:	0549      	lsls	r1, r1, #21
 8000ab4:	430a      	orrs	r2, r1
 8000ab6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000ab8:	4b05      	ldr	r3, [pc, #20]	@ (8000ad0 <HAL_MspInit+0x44>)
 8000aba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000abc:	2380      	movs	r3, #128	@ 0x80
 8000abe:	055b      	lsls	r3, r3, #21
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	603b      	str	r3, [r7, #0]
 8000ac4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ac6:	46c0      	nop			@ (mov r8, r8)
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	b002      	add	sp, #8
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	46c0      	nop			@ (mov r8, r8)
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ad4:	b590      	push	{r4, r7, lr}
 8000ad6:	b097      	sub	sp, #92	@ 0x5c
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	2344      	movs	r3, #68	@ 0x44
 8000ade:	18fb      	adds	r3, r7, r3
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	2314      	movs	r3, #20
 8000ae4:	001a      	movs	r2, r3
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	f003 f88e 	bl	8003c08 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aec:	2410      	movs	r4, #16
 8000aee:	193b      	adds	r3, r7, r4
 8000af0:	0018      	movs	r0, r3
 8000af2:	2334      	movs	r3, #52	@ 0x34
 8000af4:	001a      	movs	r2, r3
 8000af6:	2100      	movs	r1, #0
 8000af8:	f003 f886 	bl	8003c08 <memset>
  if(hi2c->Instance==I2C1)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a22      	ldr	r2, [pc, #136]	@ (8000b8c <HAL_I2C_MspInit+0xb8>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d13d      	bne.n	8000b82 <HAL_I2C_MspInit+0xae>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b06:	193b      	adds	r3, r7, r4
 8000b08:	2220      	movs	r2, #32
 8000b0a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000b0c:	193b      	adds	r3, r7, r4
 8000b0e:	2200      	movs	r2, #0
 8000b10:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b12:	193b      	adds	r3, r7, r4
 8000b14:	0018      	movs	r0, r3
 8000b16:	f002 fa3b 	bl	8002f90 <HAL_RCCEx_PeriphCLKConfig>
 8000b1a:	1e03      	subs	r3, r0, #0
 8000b1c:	d001      	beq.n	8000b22 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000b1e:	f7ff fe0d 	bl	800073c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b22:	4b1b      	ldr	r3, [pc, #108]	@ (8000b90 <HAL_I2C_MspInit+0xbc>)
 8000b24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b26:	4b1a      	ldr	r3, [pc, #104]	@ (8000b90 <HAL_I2C_MspInit+0xbc>)
 8000b28:	2102      	movs	r1, #2
 8000b2a:	430a      	orrs	r2, r1
 8000b2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b2e:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <HAL_I2C_MspInit+0xbc>)
 8000b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b32:	2202      	movs	r2, #2
 8000b34:	4013      	ands	r3, r2
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b3a:	2144      	movs	r1, #68	@ 0x44
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	22c0      	movs	r2, #192	@ 0xc0
 8000b40:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b42:	187b      	adds	r3, r7, r1
 8000b44:	2212      	movs	r2, #18
 8000b46:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	187b      	adds	r3, r7, r1
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4e:	187b      	adds	r3, r7, r1
 8000b50:	2200      	movs	r2, #0
 8000b52:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000b54:	187b      	adds	r3, r7, r1
 8000b56:	2206      	movs	r2, #6
 8000b58:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b5a:	187b      	adds	r3, r7, r1
 8000b5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b94 <HAL_I2C_MspInit+0xc0>)
 8000b5e:	0019      	movs	r1, r3
 8000b60:	0010      	movs	r0, r2
 8000b62:	f000 fc17 	bl	8001394 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b66:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <HAL_I2C_MspInit+0xbc>)
 8000b68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b6a:	4b09      	ldr	r3, [pc, #36]	@ (8000b90 <HAL_I2C_MspInit+0xbc>)
 8000b6c:	2180      	movs	r1, #128	@ 0x80
 8000b6e:	0389      	lsls	r1, r1, #14
 8000b70:	430a      	orrs	r2, r1
 8000b72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b74:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <HAL_I2C_MspInit+0xbc>)
 8000b76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b78:	2380      	movs	r3, #128	@ 0x80
 8000b7a:	039b      	lsls	r3, r3, #14
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	60bb      	str	r3, [r7, #8]
 8000b80:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000b82:	46c0      	nop			@ (mov r8, r8)
 8000b84:	46bd      	mov	sp, r7
 8000b86:	b017      	add	sp, #92	@ 0x5c
 8000b88:	bd90      	pop	{r4, r7, pc}
 8000b8a:	46c0      	nop			@ (mov r8, r8)
 8000b8c:	40005400 	.word	0x40005400
 8000b90:	40021000 	.word	0x40021000
 8000b94:	50000400 	.word	0x50000400

08000b98 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bdc <HAL_TIM_Base_MspInit+0x44>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d113      	bne.n	8000bd2 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000baa:	4b0d      	ldr	r3, [pc, #52]	@ (8000be0 <HAL_TIM_Base_MspInit+0x48>)
 8000bac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <HAL_TIM_Base_MspInit+0x48>)
 8000bb0:	2102      	movs	r1, #2
 8000bb2:	430a      	orrs	r2, r1
 8000bb4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000be0 <HAL_TIM_Base_MspInit+0x48>)
 8000bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000bba:	2202      	movs	r2, #2
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	2010      	movs	r0, #16
 8000bc8:	f000 fbb2 	bl	8001330 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000bcc:	2010      	movs	r0, #16
 8000bce:	f000 fbc4 	bl	800135a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000bd2:	46c0      	nop			@ (mov r8, r8)
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	b004      	add	sp, #16
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	46c0      	nop			@ (mov r8, r8)
 8000bdc:	40000400 	.word	0x40000400
 8000be0:	40021000 	.word	0x40021000

08000be4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000be8:	46c0      	nop			@ (mov r8, r8)
 8000bea:	e7fd      	b.n	8000be8 <NMI_Handler+0x4>

08000bec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf0:	46c0      	nop			@ (mov r8, r8)
 8000bf2:	e7fd      	b.n	8000bf0 <HardFault_Handler+0x4>

08000bf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000bf8:	46c0      	nop			@ (mov r8, r8)
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c02:	46c0      	nop			@ (mov r8, r8)
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}

08000c08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c0c:	f000 faa4 	bl	8001158 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c10:	46c0      	nop			@ (mov r8, r8)
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
	...

08000c18 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000c1c:	4b03      	ldr	r3, [pc, #12]	@ (8000c2c <TIM3_IRQHandler+0x14>)
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f002 fc22 	bl	8003468 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000c24:	46c0      	nop			@ (mov r8, r8)
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	46c0      	nop			@ (mov r8, r8)
 8000c2c:	200000d0 	.word	0x200000d0

08000c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c38:	4a14      	ldr	r2, [pc, #80]	@ (8000c8c <_sbrk+0x5c>)
 8000c3a:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <_sbrk+0x60>)
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c44:	4b13      	ldr	r3, [pc, #76]	@ (8000c94 <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d102      	bne.n	8000c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <_sbrk+0x64>)
 8000c4e:	4a12      	ldr	r2, [pc, #72]	@ (8000c98 <_sbrk+0x68>)
 8000c50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c52:	4b10      	ldr	r3, [pc, #64]	@ (8000c94 <_sbrk+0x64>)
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	18d3      	adds	r3, r2, r3
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d207      	bcs.n	8000c70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c60:	f002 ffda 	bl	8003c18 <__errno>
 8000c64:	0003      	movs	r3, r0
 8000c66:	220c      	movs	r2, #12
 8000c68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	425b      	negs	r3, r3
 8000c6e:	e009      	b.n	8000c84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c70:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <_sbrk+0x64>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c76:	4b07      	ldr	r3, [pc, #28]	@ (8000c94 <_sbrk+0x64>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	18d2      	adds	r2, r2, r3
 8000c7e:	4b05      	ldr	r3, [pc, #20]	@ (8000c94 <_sbrk+0x64>)
 8000c80:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000c82:	68fb      	ldr	r3, [r7, #12]
}
 8000c84:	0018      	movs	r0, r3
 8000c86:	46bd      	mov	sp, r7
 8000c88:	b006      	add	sp, #24
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20009000 	.word	0x20009000
 8000c90:	00000400 	.word	0x00000400
 8000c94:	2000016c 	.word	0x2000016c
 8000c98:	200002c8 	.word	0x200002c8

08000c9c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ca0:	46c0      	nop			@ (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
	...

08000ca8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ca8:	480d      	ldr	r0, [pc, #52]	@ (8000ce0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000caa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cac:	f7ff fff6 	bl	8000c9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cb0:	480c      	ldr	r0, [pc, #48]	@ (8000ce4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cb2:	490d      	ldr	r1, [pc, #52]	@ (8000ce8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000cec <LoopForever+0xe>)
  movs r3, #0
 8000cb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cb8:	e002      	b.n	8000cc0 <LoopCopyDataInit>

08000cba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cbe:	3304      	adds	r3, #4

08000cc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cc4:	d3f9      	bcc.n	8000cba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cc8:	4c0a      	ldr	r4, [pc, #40]	@ (8000cf4 <LoopForever+0x16>)
  movs r3, #0
 8000cca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ccc:	e001      	b.n	8000cd2 <LoopFillZerobss>

08000cce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cd0:	3204      	adds	r2, #4

08000cd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cd4:	d3fb      	bcc.n	8000cce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000cd6:	f002 ffa5 	bl	8003c24 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000cda:	f7ff fb93 	bl	8000404 <main>

08000cde <LoopForever>:

LoopForever:
  b LoopForever
 8000cde:	e7fe      	b.n	8000cde <LoopForever>
  ldr   r0, =_estack
 8000ce0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000ce4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ce8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000cec:	08004830 	.word	0x08004830
  ldr r2, =_sbss
 8000cf0:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000cf4:	200002c8 	.word	0x200002c8

08000cf8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cf8:	e7fe      	b.n	8000cf8 <ADC1_COMP_IRQHandler>
	...

08000cfc <RV3032_Init>:
static bool RV3032_SetTimeArray(uint8_t *timeArray, uint8_t len);

/* ==================== INITIALIZATION ==================== */

bool RV3032_Init(I2C_HandleTypeDef *hi2c)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
    _hi2c = hi2c;
 8000d04:	4b0c      	ldr	r3, [pc, #48]	@ (8000d38 <RV3032_Init+0x3c>)
 8000d06:	687a      	ldr	r2, [r7, #4]
 8000d08:	601a      	str	r2, [r3, #0]

    /* Check if device is connected */
    if (HAL_I2C_IsDeviceReady(_hi2c, RV3032_ADDR_WRITE, 3, RV3032_I2C_TIMEOUT) != HAL_OK)
 8000d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d38 <RV3032_Init+0x3c>)
 8000d0c:	6818      	ldr	r0, [r3, #0]
 8000d0e:	2364      	movs	r3, #100	@ 0x64
 8000d10:	2203      	movs	r2, #3
 8000d12:	21a2      	movs	r1, #162	@ 0xa2
 8000d14:	f000 ffc8 	bl	8001ca8 <HAL_I2C_IsDeviceReady>
 8000d18:	1e03      	subs	r3, r0, #0
 8000d1a:	d001      	beq.n	8000d20 <RV3032_Init+0x24>
    {
        return false;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	e006      	b.n	8000d2e <RV3032_Init+0x32>
    }

    /* Clear time array */
    memset(_time, 0, sizeof(_time));
 8000d20:	4b06      	ldr	r3, [pc, #24]	@ (8000d3c <RV3032_Init+0x40>)
 8000d22:	2208      	movs	r2, #8
 8000d24:	2100      	movs	r1, #0
 8000d26:	0018      	movs	r0, r3
 8000d28:	f002 ff6e 	bl	8003c08 <memset>

    return true;
 8000d2c:	2301      	movs	r3, #1
}
 8000d2e:	0018      	movs	r0, r3
 8000d30:	46bd      	mov	sp, r7
 8000d32:	b002      	add	sp, #8
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	20000170 	.word	0x20000170
 8000d3c:	20000174 	.word	0x20000174

08000d40 <RV3032_Is12Hour>:
{
    _isTwelveHour = TWENTYFOUR_HOUR_MODE;
}

bool RV3032_Is12Hour(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
    return _isTwelveHour;
 8000d44:	4b02      	ldr	r3, [pc, #8]	@ (8000d50 <RV3032_Is12Hour+0x10>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
}
 8000d48:	0018      	movs	r0, r3
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	46c0      	nop			@ (mov r8, r8)
 8000d50:	20000004 	.word	0x20000004

08000d54 <RV3032_SetTime>:

/* ==================== SET TIME FUNCTIONS ==================== */

bool RV3032_SetTime(uint8_t sec, uint8_t min, uint8_t hour,
                    uint8_t weekday, uint8_t date, uint8_t month, uint16_t year)
{
 8000d54:	b5b0      	push	{r4, r5, r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	0005      	movs	r5, r0
 8000d5c:	000c      	movs	r4, r1
 8000d5e:	0010      	movs	r0, r2
 8000d60:	0019      	movs	r1, r3
 8000d62:	1dfb      	adds	r3, r7, #7
 8000d64:	1c2a      	adds	r2, r5, #0
 8000d66:	701a      	strb	r2, [r3, #0]
 8000d68:	1dbb      	adds	r3, r7, #6
 8000d6a:	1c22      	adds	r2, r4, #0
 8000d6c:	701a      	strb	r2, [r3, #0]
 8000d6e:	1d7b      	adds	r3, r7, #5
 8000d70:	1c02      	adds	r2, r0, #0
 8000d72:	701a      	strb	r2, [r3, #0]
 8000d74:	1d3b      	adds	r3, r7, #4
 8000d76:	1c0a      	adds	r2, r1, #0
 8000d78:	701a      	strb	r2, [r3, #0]
    _time[TIME_SECONDS] = RV3032_DECtoBCD(sec);
 8000d7a:	1dfb      	adds	r3, r7, #7
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	0018      	movs	r0, r3
 8000d80:	f000 f962 	bl	8001048 <RV3032_DECtoBCD>
 8000d84:	0003      	movs	r3, r0
 8000d86:	001a      	movs	r2, r3
 8000d88:	4b23      	ldr	r3, [pc, #140]	@ (8000e18 <RV3032_SetTime+0xc4>)
 8000d8a:	705a      	strb	r2, [r3, #1]
    _time[TIME_MINUTES] = RV3032_DECtoBCD(min);
 8000d8c:	1dbb      	adds	r3, r7, #6
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	0018      	movs	r0, r3
 8000d92:	f000 f959 	bl	8001048 <RV3032_DECtoBCD>
 8000d96:	0003      	movs	r3, r0
 8000d98:	001a      	movs	r2, r3
 8000d9a:	4b1f      	ldr	r3, [pc, #124]	@ (8000e18 <RV3032_SetTime+0xc4>)
 8000d9c:	709a      	strb	r2, [r3, #2]
    _time[TIME_HOURS] = RV3032_DECtoBCD(hour);
 8000d9e:	1d7b      	adds	r3, r7, #5
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	0018      	movs	r0, r3
 8000da4:	f000 f950 	bl	8001048 <RV3032_DECtoBCD>
 8000da8:	0003      	movs	r3, r0
 8000daa:	001a      	movs	r2, r3
 8000dac:	4b1a      	ldr	r3, [pc, #104]	@ (8000e18 <RV3032_SetTime+0xc4>)
 8000dae:	70da      	strb	r2, [r3, #3]
    _time[TIME_DATE] = RV3032_DECtoBCD(date);
 8000db0:	2318      	movs	r3, #24
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	0018      	movs	r0, r3
 8000db8:	f000 f946 	bl	8001048 <RV3032_DECtoBCD>
 8000dbc:	0003      	movs	r3, r0
 8000dbe:	001a      	movs	r2, r3
 8000dc0:	4b15      	ldr	r3, [pc, #84]	@ (8000e18 <RV3032_SetTime+0xc4>)
 8000dc2:	715a      	strb	r2, [r3, #5]
    _time[TIME_WEEKDAY] = 1 << weekday;  /* Weekday is bit-encoded */
 8000dc4:	1d3b      	adds	r3, r7, #4
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2201      	movs	r2, #1
 8000dca:	409a      	lsls	r2, r3
 8000dcc:	0013      	movs	r3, r2
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	4b11      	ldr	r3, [pc, #68]	@ (8000e18 <RV3032_SetTime+0xc4>)
 8000dd2:	711a      	strb	r2, [r3, #4]
    _time[TIME_MONTH] = RV3032_DECtoBCD(month);
 8000dd4:	231c      	movs	r3, #28
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	0018      	movs	r0, r3
 8000ddc:	f000 f934 	bl	8001048 <RV3032_DECtoBCD>
 8000de0:	0003      	movs	r3, r0
 8000de2:	001a      	movs	r2, r3
 8000de4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e18 <RV3032_SetTime+0xc4>)
 8000de6:	719a      	strb	r2, [r3, #6]
    _time[TIME_YEAR] = RV3032_DECtoBCD(year - 2000);
 8000de8:	2320      	movs	r3, #32
 8000dea:	18fb      	adds	r3, r7, r3
 8000dec:	881b      	ldrh	r3, [r3, #0]
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	3330      	adds	r3, #48	@ 0x30
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	0018      	movs	r0, r3
 8000df6:	f000 f927 	bl	8001048 <RV3032_DECtoBCD>
 8000dfa:	0003      	movs	r3, r0
 8000dfc:	001a      	movs	r2, r3
 8000dfe:	4b06      	ldr	r3, [pc, #24]	@ (8000e18 <RV3032_SetTime+0xc4>)
 8000e00:	71da      	strb	r2, [r3, #7]

    return RV3032_SetTimeArray(_time, TIME_ARRAY_LENGTH);
 8000e02:	4b05      	ldr	r3, [pc, #20]	@ (8000e18 <RV3032_SetTime+0xc4>)
 8000e04:	2108      	movs	r1, #8
 8000e06:	0018      	movs	r0, r3
 8000e08:	f000 f808 	bl	8000e1c <RV3032_SetTimeArray>
 8000e0c:	0003      	movs	r3, r0
}
 8000e0e:	0018      	movs	r0, r3
 8000e10:	46bd      	mov	sp, r7
 8000e12:	b002      	add	sp, #8
 8000e14:	bdb0      	pop	{r4, r5, r7, pc}
 8000e16:	46c0      	nop			@ (mov r8, r8)
 8000e18:	20000174 	.word	0x20000174

08000e1c <RV3032_SetTimeArray>:
    return RV3032_SetTime(time->seconds, time->minutes, time->hours,
                          time->weekday, time->date, time->month, time->year);
}

static bool RV3032_SetTimeArray(uint8_t *timeArray, uint8_t len)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	000a      	movs	r2, r1
 8000e26:	1cfb      	adds	r3, r7, #3
 8000e28:	701a      	strb	r2, [r3, #0]
    if (len != TIME_ARRAY_LENGTH)
 8000e2a:	1cfb      	adds	r3, r7, #3
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	2b08      	cmp	r3, #8
 8000e30:	d001      	beq.n	8000e36 <RV3032_SetTimeArray+0x1a>
        return false;
 8000e32:	2300      	movs	r3, #0
 8000e34:	e00a      	b.n	8000e4c <RV3032_SetTimeArray+0x30>

    /* Write all registers except hundredths (read-only) */
    /* Start from SECONDS register (0x01) and write 7 bytes */
    return RV3032_WriteMultipleRegisters(RV3032_SECONDS, timeArray + 1, len - 1);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	1c59      	adds	r1, r3, #1
 8000e3a:	1cfb      	adds	r3, r7, #3
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	3b01      	subs	r3, #1
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	001a      	movs	r2, r3
 8000e44:	2001      	movs	r0, #1
 8000e46:	f000 f8b5 	bl	8000fb4 <RV3032_WriteMultipleRegisters>
 8000e4a:	0003      	movs	r3, r0
}
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b002      	add	sp, #8
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <RV3032_UpdateTime>:
}

/* ==================== GET TIME FUNCTIONS ==================== */

bool RV3032_UpdateTime(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
    if (!RV3032_ReadMultipleRegisters(RV3032_HUNDREDTHS, _time, TIME_ARRAY_LENGTH))
 8000e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec8 <RV3032_UpdateTime+0x74>)
 8000e5c:	2208      	movs	r2, #8
 8000e5e:	0019      	movs	r1, r3
 8000e60:	2000      	movs	r0, #0
 8000e62:	f000 f877 	bl	8000f54 <RV3032_ReadMultipleRegisters>
 8000e66:	0003      	movs	r3, r0
 8000e68:	001a      	movs	r2, r3
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	4053      	eors	r3, r2
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <RV3032_UpdateTime+0x24>
    {
        return false;
 8000e74:	2300      	movs	r3, #0
 8000e76:	e022      	b.n	8000ebe <RV3032_UpdateTime+0x6a>
    }

    /* If seconds are at 59, read again to avoid missing a minute rollover */
    if (RV3032_BCDtoDEC(_time[TIME_SECONDS]) == 59)
 8000e78:	4b13      	ldr	r3, [pc, #76]	@ (8000ec8 <RV3032_UpdateTime+0x74>)
 8000e7a:	785b      	ldrb	r3, [r3, #1]
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	f000 f8c9 	bl	8001014 <RV3032_BCDtoDEC>
 8000e82:	0003      	movs	r3, r0
 8000e84:	2b3b      	cmp	r3, #59	@ 0x3b
 8000e86:	d119      	bne.n	8000ebc <RV3032_UpdateTime+0x68>
    {
        uint8_t tempTime[TIME_ARRAY_LENGTH];
        if (!RV3032_ReadMultipleRegisters(RV3032_HUNDREDTHS, tempTime, TIME_ARRAY_LENGTH))
 8000e88:	003b      	movs	r3, r7
 8000e8a:	2208      	movs	r2, #8
 8000e8c:	0019      	movs	r1, r3
 8000e8e:	2000      	movs	r0, #0
 8000e90:	f000 f860 	bl	8000f54 <RV3032_ReadMultipleRegisters>
 8000e94:	0003      	movs	r3, r0
 8000e96:	001a      	movs	r2, r3
 8000e98:	2301      	movs	r3, #1
 8000e9a:	4053      	eors	r3, r2
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <RV3032_UpdateTime+0x52>
        {
            return false;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	e00b      	b.n	8000ebe <RV3032_UpdateTime+0x6a>
        }

        /* If seconds changed to 0, use the new reading */
        if (RV3032_BCDtoDEC(tempTime[TIME_SECONDS]) == 0)
 8000ea6:	003b      	movs	r3, r7
 8000ea8:	785b      	ldrb	r3, [r3, #1]
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f000 f8b2 	bl	8001014 <RV3032_BCDtoDEC>
 8000eb0:	1e03      	subs	r3, r0, #0
 8000eb2:	d103      	bne.n	8000ebc <RV3032_UpdateTime+0x68>
        {
            memcpy(_time, tempTime, TIME_ARRAY_LENGTH);
 8000eb4:	4b04      	ldr	r3, [pc, #16]	@ (8000ec8 <RV3032_UpdateTime+0x74>)
 8000eb6:	003a      	movs	r2, r7
 8000eb8:	ca03      	ldmia	r2!, {r0, r1}
 8000eba:	c303      	stmia	r3!, {r0, r1}
        }
    }

    return true;
 8000ebc:	2301      	movs	r3, #1
}
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b002      	add	sp, #8
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	46c0      	nop			@ (mov r8, r8)
 8000ec8:	20000174 	.word	0x20000174

08000ecc <RV3032_GetSeconds>:
{
    return RV3032_BCDtoDEC(_time[TIME_HUNDREDTHS]);
}

uint8_t RV3032_GetSeconds(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
    return RV3032_BCDtoDEC(_time[TIME_SECONDS]);
 8000ed0:	4b04      	ldr	r3, [pc, #16]	@ (8000ee4 <RV3032_GetSeconds+0x18>)
 8000ed2:	785b      	ldrb	r3, [r3, #1]
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	f000 f89d 	bl	8001014 <RV3032_BCDtoDEC>
 8000eda:	0003      	movs	r3, r0
}
 8000edc:	0018      	movs	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	46c0      	nop			@ (mov r8, r8)
 8000ee4:	20000174 	.word	0x20000174

08000ee8 <RV3032_GetMinutes>:

uint8_t RV3032_GetMinutes(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
    return RV3032_BCDtoDEC(_time[TIME_MINUTES]);
 8000eec:	4b04      	ldr	r3, [pc, #16]	@ (8000f00 <RV3032_GetMinutes+0x18>)
 8000eee:	789b      	ldrb	r3, [r3, #2]
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	f000 f88f 	bl	8001014 <RV3032_BCDtoDEC>
 8000ef6:	0003      	movs	r3, r0
}
 8000ef8:	0018      	movs	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	46c0      	nop			@ (mov r8, r8)
 8000f00:	20000174 	.word	0x20000174

08000f04 <RV3032_GetHours>:

uint8_t RV3032_GetHours(void)
{
 8000f04:	b590      	push	{r4, r7, lr}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
    uint8_t tempHours = RV3032_BCDtoDEC(_time[TIME_HOURS]);
 8000f0a:	4b11      	ldr	r3, [pc, #68]	@ (8000f50 <RV3032_GetHours+0x4c>)
 8000f0c:	78db      	ldrb	r3, [r3, #3]
 8000f0e:	1dfc      	adds	r4, r7, #7
 8000f10:	0018      	movs	r0, r3
 8000f12:	f000 f87f 	bl	8001014 <RV3032_BCDtoDEC>
 8000f16:	0003      	movs	r3, r0
 8000f18:	7023      	strb	r3, [r4, #0]

    if (RV3032_Is12Hour())
 8000f1a:	f7ff ff11 	bl	8000d40 <RV3032_Is12Hour>
 8000f1e:	1e03      	subs	r3, r0, #0
 8000f20:	d010      	beq.n	8000f44 <RV3032_GetHours+0x40>
    {
        if (tempHours > 12)
 8000f22:	1dfb      	adds	r3, r7, #7
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	2b0c      	cmp	r3, #12
 8000f28:	d905      	bls.n	8000f36 <RV3032_GetHours+0x32>
        {
            tempHours -= 12;
 8000f2a:	1dfb      	adds	r3, r7, #7
 8000f2c:	1dfa      	adds	r2, r7, #7
 8000f2e:	7812      	ldrb	r2, [r2, #0]
 8000f30:	3a0c      	subs	r2, #12
 8000f32:	701a      	strb	r2, [r3, #0]
 8000f34:	e006      	b.n	8000f44 <RV3032_GetHours+0x40>
        }
        else if (tempHours == 0)
 8000f36:	1dfb      	adds	r3, r7, #7
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d102      	bne.n	8000f44 <RV3032_GetHours+0x40>
        {
            tempHours = 12;
 8000f3e:	1dfb      	adds	r3, r7, #7
 8000f40:	220c      	movs	r2, #12
 8000f42:	701a      	strb	r2, [r3, #0]
        }
    }

    return tempHours;
 8000f44:	1dfb      	adds	r3, r7, #7
 8000f46:	781b      	ldrb	r3, [r3, #0]
}
 8000f48:	0018      	movs	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	b003      	add	sp, #12
 8000f4e:	bd90      	pop	{r4, r7, pc}
 8000f50:	20000174 	.word	0x20000174

08000f54 <RV3032_ReadMultipleRegisters>:
    return (HAL_I2C_Mem_Write(_hi2c, RV3032_ADDR_WRITE, addr, I2C_MEMADD_SIZE_8BIT,
                              &val, 1, RV3032_I2C_TIMEOUT) == HAL_OK);
}

bool RV3032_ReadMultipleRegisters(uint8_t addr, uint8_t *dest, uint8_t len)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af04      	add	r7, sp, #16
 8000f5a:	6039      	str	r1, [r7, #0]
 8000f5c:	0011      	movs	r1, r2
 8000f5e:	1dfb      	adds	r3, r7, #7
 8000f60:	1c02      	adds	r2, r0, #0
 8000f62:	701a      	strb	r2, [r3, #0]
 8000f64:	1dbb      	adds	r3, r7, #6
 8000f66:	1c0a      	adds	r2, r1, #0
 8000f68:	701a      	strb	r2, [r3, #0]
    if (_hi2c == NULL || dest == NULL) return false;
 8000f6a:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <RV3032_ReadMultipleRegisters+0x5c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d002      	beq.n	8000f78 <RV3032_ReadMultipleRegisters+0x24>
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d101      	bne.n	8000f7c <RV3032_ReadMultipleRegisters+0x28>
 8000f78:	2300      	movs	r3, #0
 8000f7a:	e014      	b.n	8000fa6 <RV3032_ReadMultipleRegisters+0x52>

    return (HAL_I2C_Mem_Read(_hi2c, RV3032_ADDR_WRITE, addr, I2C_MEMADD_SIZE_8BIT,
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <RV3032_ReadMultipleRegisters+0x5c>)
 8000f7e:	6818      	ldr	r0, [r3, #0]
 8000f80:	1dfb      	adds	r3, r7, #7
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	1dbb      	adds	r3, r7, #6
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	2164      	movs	r1, #100	@ 0x64
 8000f8e:	9102      	str	r1, [sp, #8]
 8000f90:	9301      	str	r3, [sp, #4]
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	2301      	movs	r3, #1
 8000f98:	21a2      	movs	r1, #162	@ 0xa2
 8000f9a:	f000 fd51 	bl	8001a40 <HAL_I2C_Mem_Read>
 8000f9e:	0003      	movs	r3, r0
                             dest, len, RV3032_I2C_TIMEOUT) == HAL_OK);
 8000fa0:	425a      	negs	r2, r3
 8000fa2:	4153      	adcs	r3, r2
 8000fa4:	b2db      	uxtb	r3, r3
}
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	b002      	add	sp, #8
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	46c0      	nop			@ (mov r8, r8)
 8000fb0:	20000170 	.word	0x20000170

08000fb4 <RV3032_WriteMultipleRegisters>:

bool RV3032_WriteMultipleRegisters(uint8_t addr, uint8_t *values, uint8_t len)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af04      	add	r7, sp, #16
 8000fba:	6039      	str	r1, [r7, #0]
 8000fbc:	0011      	movs	r1, r2
 8000fbe:	1dfb      	adds	r3, r7, #7
 8000fc0:	1c02      	adds	r2, r0, #0
 8000fc2:	701a      	strb	r2, [r3, #0]
 8000fc4:	1dbb      	adds	r3, r7, #6
 8000fc6:	1c0a      	adds	r2, r1, #0
 8000fc8:	701a      	strb	r2, [r3, #0]
    if (_hi2c == NULL || values == NULL) return false;
 8000fca:	4b11      	ldr	r3, [pc, #68]	@ (8001010 <RV3032_WriteMultipleRegisters+0x5c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d002      	beq.n	8000fd8 <RV3032_WriteMultipleRegisters+0x24>
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d101      	bne.n	8000fdc <RV3032_WriteMultipleRegisters+0x28>
 8000fd8:	2300      	movs	r3, #0
 8000fda:	e014      	b.n	8001006 <RV3032_WriteMultipleRegisters+0x52>

    return (HAL_I2C_Mem_Write(_hi2c, RV3032_ADDR_WRITE, addr, I2C_MEMADD_SIZE_8BIT,
 8000fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001010 <RV3032_WriteMultipleRegisters+0x5c>)
 8000fde:	6818      	ldr	r0, [r3, #0]
 8000fe0:	1dfb      	adds	r3, r7, #7
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	1dbb      	adds	r3, r7, #6
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	2164      	movs	r1, #100	@ 0x64
 8000fee:	9102      	str	r1, [sp, #8]
 8000ff0:	9301      	str	r3, [sp, #4]
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	9300      	str	r3, [sp, #0]
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	21a2      	movs	r1, #162	@ 0xa2
 8000ffa:	f000 fbf3 	bl	80017e4 <HAL_I2C_Mem_Write>
 8000ffe:	0003      	movs	r3, r0
                              values, len, RV3032_I2C_TIMEOUT) == HAL_OK);
 8001000:	425a      	negs	r2, r3
 8001002:	4153      	adcs	r3, r2
 8001004:	b2db      	uxtb	r3, r3
}
 8001006:	0018      	movs	r0, r3
 8001008:	46bd      	mov	sp, r7
 800100a:	b002      	add	sp, #8
 800100c:	bd80      	pop	{r7, pc}
 800100e:	46c0      	nop			@ (mov r8, r8)
 8001010:	20000170 	.word	0x20000170

08001014 <RV3032_BCDtoDEC>:

/* ==================== UTILITY FUNCTIONS ==================== */

uint8_t RV3032_BCDtoDEC(uint8_t val)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	0002      	movs	r2, r0
 800101c:	1dfb      	adds	r3, r7, #7
 800101e:	701a      	strb	r2, [r3, #0]
    return ((val / 0x10) * 10) + (val % 0x10);
 8001020:	1dfb      	adds	r3, r7, #7
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	091b      	lsrs	r3, r3, #4
 8001026:	b2db      	uxtb	r3, r3
 8001028:	1c1a      	adds	r2, r3, #0
 800102a:	0092      	lsls	r2, r2, #2
 800102c:	18d3      	adds	r3, r2, r3
 800102e:	18db      	adds	r3, r3, r3
 8001030:	b2da      	uxtb	r2, r3
 8001032:	1dfb      	adds	r3, r7, #7
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	210f      	movs	r1, #15
 8001038:	400b      	ands	r3, r1
 800103a:	b2db      	uxtb	r3, r3
 800103c:	18d3      	adds	r3, r2, r3
 800103e:	b2db      	uxtb	r3, r3
}
 8001040:	0018      	movs	r0, r3
 8001042:	46bd      	mov	sp, r7
 8001044:	b002      	add	sp, #8
 8001046:	bd80      	pop	{r7, pc}

08001048 <RV3032_DECtoBCD>:

uint8_t RV3032_DECtoBCD(uint8_t val)
{
 8001048:	b590      	push	{r4, r7, lr}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	0002      	movs	r2, r0
 8001050:	1dfb      	adds	r3, r7, #7
 8001052:	701a      	strb	r2, [r3, #0]
    return ((val / 10) * 0x10) + (val % 10);
 8001054:	1dfb      	adds	r3, r7, #7
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	210a      	movs	r1, #10
 800105a:	0018      	movs	r0, r3
 800105c:	f7ff f85c 	bl	8000118 <__udivsi3>
 8001060:	0003      	movs	r3, r0
 8001062:	b2db      	uxtb	r3, r3
 8001064:	011b      	lsls	r3, r3, #4
 8001066:	b2dc      	uxtb	r4, r3
 8001068:	1dfb      	adds	r3, r7, #7
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	210a      	movs	r1, #10
 800106e:	0018      	movs	r0, r3
 8001070:	f7ff f8d8 	bl	8000224 <__aeabi_uidivmod>
 8001074:	000b      	movs	r3, r1
 8001076:	b2db      	uxtb	r3, r3
 8001078:	18e3      	adds	r3, r4, r3
 800107a:	b2db      	uxtb	r3, r3
}
 800107c:	0018      	movs	r0, r3
 800107e:	46bd      	mov	sp, r7
 8001080:	b003      	add	sp, #12
 8001082:	bd90      	pop	{r4, r7, pc}

08001084 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800108a:	1dfb      	adds	r3, r7, #7
 800108c:	2200      	movs	r2, #0
 800108e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001090:	4b0b      	ldr	r3, [pc, #44]	@ (80010c0 <HAL_Init+0x3c>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	4b0a      	ldr	r3, [pc, #40]	@ (80010c0 <HAL_Init+0x3c>)
 8001096:	2180      	movs	r1, #128	@ 0x80
 8001098:	0049      	lsls	r1, r1, #1
 800109a:	430a      	orrs	r2, r1
 800109c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800109e:	2003      	movs	r0, #3
 80010a0:	f000 f810 	bl	80010c4 <HAL_InitTick>
 80010a4:	1e03      	subs	r3, r0, #0
 80010a6:	d003      	beq.n	80010b0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80010a8:	1dfb      	adds	r3, r7, #7
 80010aa:	2201      	movs	r2, #1
 80010ac:	701a      	strb	r2, [r3, #0]
 80010ae:	e001      	b.n	80010b4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80010b0:	f7ff fcec 	bl	8000a8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010b4:	1dfb      	adds	r3, r7, #7
 80010b6:	781b      	ldrb	r3, [r3, #0]
}
 80010b8:	0018      	movs	r0, r3
 80010ba:	46bd      	mov	sp, r7
 80010bc:	b002      	add	sp, #8
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40022000 	.word	0x40022000

080010c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010c4:	b590      	push	{r4, r7, lr}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010cc:	230f      	movs	r3, #15
 80010ce:	18fb      	adds	r3, r7, r3
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80010d4:	4b1d      	ldr	r3, [pc, #116]	@ (800114c <HAL_InitTick+0x88>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d02b      	beq.n	8001134 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80010dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001150 <HAL_InitTick+0x8c>)
 80010de:	681c      	ldr	r4, [r3, #0]
 80010e0:	4b1a      	ldr	r3, [pc, #104]	@ (800114c <HAL_InitTick+0x88>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	0019      	movs	r1, r3
 80010e6:	23fa      	movs	r3, #250	@ 0xfa
 80010e8:	0098      	lsls	r0, r3, #2
 80010ea:	f7ff f815 	bl	8000118 <__udivsi3>
 80010ee:	0003      	movs	r3, r0
 80010f0:	0019      	movs	r1, r3
 80010f2:	0020      	movs	r0, r4
 80010f4:	f7ff f810 	bl	8000118 <__udivsi3>
 80010f8:	0003      	movs	r3, r0
 80010fa:	0018      	movs	r0, r3
 80010fc:	f000 f93d 	bl	800137a <HAL_SYSTICK_Config>
 8001100:	1e03      	subs	r3, r0, #0
 8001102:	d112      	bne.n	800112a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2b03      	cmp	r3, #3
 8001108:	d80a      	bhi.n	8001120 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800110a:	6879      	ldr	r1, [r7, #4]
 800110c:	2301      	movs	r3, #1
 800110e:	425b      	negs	r3, r3
 8001110:	2200      	movs	r2, #0
 8001112:	0018      	movs	r0, r3
 8001114:	f000 f90c 	bl	8001330 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001118:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <HAL_InitTick+0x90>)
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	e00d      	b.n	800113c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001120:	230f      	movs	r3, #15
 8001122:	18fb      	adds	r3, r7, r3
 8001124:	2201      	movs	r2, #1
 8001126:	701a      	strb	r2, [r3, #0]
 8001128:	e008      	b.n	800113c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800112a:	230f      	movs	r3, #15
 800112c:	18fb      	adds	r3, r7, r3
 800112e:	2201      	movs	r2, #1
 8001130:	701a      	strb	r2, [r3, #0]
 8001132:	e003      	b.n	800113c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001134:	230f      	movs	r3, #15
 8001136:	18fb      	adds	r3, r7, r3
 8001138:	2201      	movs	r2, #1
 800113a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800113c:	230f      	movs	r3, #15
 800113e:	18fb      	adds	r3, r7, r3
 8001140:	781b      	ldrb	r3, [r3, #0]
}
 8001142:	0018      	movs	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	b005      	add	sp, #20
 8001148:	bd90      	pop	{r4, r7, pc}
 800114a:	46c0      	nop			@ (mov r8, r8)
 800114c:	2000000c 	.word	0x2000000c
 8001150:	20000000 	.word	0x20000000
 8001154:	20000008 	.word	0x20000008

08001158 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800115c:	4b05      	ldr	r3, [pc, #20]	@ (8001174 <HAL_IncTick+0x1c>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	001a      	movs	r2, r3
 8001162:	4b05      	ldr	r3, [pc, #20]	@ (8001178 <HAL_IncTick+0x20>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	18d2      	adds	r2, r2, r3
 8001168:	4b03      	ldr	r3, [pc, #12]	@ (8001178 <HAL_IncTick+0x20>)
 800116a:	601a      	str	r2, [r3, #0]
}
 800116c:	46c0      	nop			@ (mov r8, r8)
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	46c0      	nop			@ (mov r8, r8)
 8001174:	2000000c 	.word	0x2000000c
 8001178:	2000017c 	.word	0x2000017c

0800117c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  return uwTick;
 8001180:	4b02      	ldr	r3, [pc, #8]	@ (800118c <HAL_GetTick+0x10>)
 8001182:	681b      	ldr	r3, [r3, #0]
}
 8001184:	0018      	movs	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	46c0      	nop			@ (mov r8, r8)
 800118c:	2000017c 	.word	0x2000017c

08001190 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001198:	f7ff fff0 	bl	800117c <HAL_GetTick>
 800119c:	0003      	movs	r3, r0
 800119e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	3301      	adds	r3, #1
 80011a8:	d005      	beq.n	80011b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011aa:	4b0a      	ldr	r3, [pc, #40]	@ (80011d4 <HAL_Delay+0x44>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	001a      	movs	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	189b      	adds	r3, r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011b6:	46c0      	nop			@ (mov r8, r8)
 80011b8:	f7ff ffe0 	bl	800117c <HAL_GetTick>
 80011bc:	0002      	movs	r2, r0
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	68fa      	ldr	r2, [r7, #12]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d8f7      	bhi.n	80011b8 <HAL_Delay+0x28>
  {
  }
}
 80011c8:	46c0      	nop			@ (mov r8, r8)
 80011ca:	46c0      	nop			@ (mov r8, r8)
 80011cc:	46bd      	mov	sp, r7
 80011ce:	b004      	add	sp, #16
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	46c0      	nop			@ (mov r8, r8)
 80011d4:	2000000c 	.word	0x2000000c

080011d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	0002      	movs	r2, r0
 80011e0:	1dfb      	adds	r3, r7, #7
 80011e2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80011e4:	1dfb      	adds	r3, r7, #7
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b7f      	cmp	r3, #127	@ 0x7f
 80011ea:	d809      	bhi.n	8001200 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ec:	1dfb      	adds	r3, r7, #7
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	001a      	movs	r2, r3
 80011f2:	231f      	movs	r3, #31
 80011f4:	401a      	ands	r2, r3
 80011f6:	4b04      	ldr	r3, [pc, #16]	@ (8001208 <__NVIC_EnableIRQ+0x30>)
 80011f8:	2101      	movs	r1, #1
 80011fa:	4091      	lsls	r1, r2
 80011fc:	000a      	movs	r2, r1
 80011fe:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001200:	46c0      	nop			@ (mov r8, r8)
 8001202:	46bd      	mov	sp, r7
 8001204:	b002      	add	sp, #8
 8001206:	bd80      	pop	{r7, pc}
 8001208:	e000e100 	.word	0xe000e100

0800120c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	0002      	movs	r2, r0
 8001214:	6039      	str	r1, [r7, #0]
 8001216:	1dfb      	adds	r3, r7, #7
 8001218:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800121a:	1dfb      	adds	r3, r7, #7
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001220:	d828      	bhi.n	8001274 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001222:	4a2f      	ldr	r2, [pc, #188]	@ (80012e0 <__NVIC_SetPriority+0xd4>)
 8001224:	1dfb      	adds	r3, r7, #7
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	b25b      	sxtb	r3, r3
 800122a:	089b      	lsrs	r3, r3, #2
 800122c:	33c0      	adds	r3, #192	@ 0xc0
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	589b      	ldr	r3, [r3, r2]
 8001232:	1dfa      	adds	r2, r7, #7
 8001234:	7812      	ldrb	r2, [r2, #0]
 8001236:	0011      	movs	r1, r2
 8001238:	2203      	movs	r2, #3
 800123a:	400a      	ands	r2, r1
 800123c:	00d2      	lsls	r2, r2, #3
 800123e:	21ff      	movs	r1, #255	@ 0xff
 8001240:	4091      	lsls	r1, r2
 8001242:	000a      	movs	r2, r1
 8001244:	43d2      	mvns	r2, r2
 8001246:	401a      	ands	r2, r3
 8001248:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	019b      	lsls	r3, r3, #6
 800124e:	22ff      	movs	r2, #255	@ 0xff
 8001250:	401a      	ands	r2, r3
 8001252:	1dfb      	adds	r3, r7, #7
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	0018      	movs	r0, r3
 8001258:	2303      	movs	r3, #3
 800125a:	4003      	ands	r3, r0
 800125c:	00db      	lsls	r3, r3, #3
 800125e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001260:	481f      	ldr	r0, [pc, #124]	@ (80012e0 <__NVIC_SetPriority+0xd4>)
 8001262:	1dfb      	adds	r3, r7, #7
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	b25b      	sxtb	r3, r3
 8001268:	089b      	lsrs	r3, r3, #2
 800126a:	430a      	orrs	r2, r1
 800126c:	33c0      	adds	r3, #192	@ 0xc0
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001272:	e031      	b.n	80012d8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001274:	4a1b      	ldr	r2, [pc, #108]	@ (80012e4 <__NVIC_SetPriority+0xd8>)
 8001276:	1dfb      	adds	r3, r7, #7
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	0019      	movs	r1, r3
 800127c:	230f      	movs	r3, #15
 800127e:	400b      	ands	r3, r1
 8001280:	3b08      	subs	r3, #8
 8001282:	089b      	lsrs	r3, r3, #2
 8001284:	3306      	adds	r3, #6
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	18d3      	adds	r3, r2, r3
 800128a:	3304      	adds	r3, #4
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	1dfa      	adds	r2, r7, #7
 8001290:	7812      	ldrb	r2, [r2, #0]
 8001292:	0011      	movs	r1, r2
 8001294:	2203      	movs	r2, #3
 8001296:	400a      	ands	r2, r1
 8001298:	00d2      	lsls	r2, r2, #3
 800129a:	21ff      	movs	r1, #255	@ 0xff
 800129c:	4091      	lsls	r1, r2
 800129e:	000a      	movs	r2, r1
 80012a0:	43d2      	mvns	r2, r2
 80012a2:	401a      	ands	r2, r3
 80012a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	019b      	lsls	r3, r3, #6
 80012aa:	22ff      	movs	r2, #255	@ 0xff
 80012ac:	401a      	ands	r2, r3
 80012ae:	1dfb      	adds	r3, r7, #7
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	0018      	movs	r0, r3
 80012b4:	2303      	movs	r3, #3
 80012b6:	4003      	ands	r3, r0
 80012b8:	00db      	lsls	r3, r3, #3
 80012ba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012bc:	4809      	ldr	r0, [pc, #36]	@ (80012e4 <__NVIC_SetPriority+0xd8>)
 80012be:	1dfb      	adds	r3, r7, #7
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	001c      	movs	r4, r3
 80012c4:	230f      	movs	r3, #15
 80012c6:	4023      	ands	r3, r4
 80012c8:	3b08      	subs	r3, #8
 80012ca:	089b      	lsrs	r3, r3, #2
 80012cc:	430a      	orrs	r2, r1
 80012ce:	3306      	adds	r3, #6
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	18c3      	adds	r3, r0, r3
 80012d4:	3304      	adds	r3, #4
 80012d6:	601a      	str	r2, [r3, #0]
}
 80012d8:	46c0      	nop			@ (mov r8, r8)
 80012da:	46bd      	mov	sp, r7
 80012dc:	b003      	add	sp, #12
 80012de:	bd90      	pop	{r4, r7, pc}
 80012e0:	e000e100 	.word	0xe000e100
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	1e5a      	subs	r2, r3, #1
 80012f4:	2380      	movs	r3, #128	@ 0x80
 80012f6:	045b      	lsls	r3, r3, #17
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d301      	bcc.n	8001300 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012fc:	2301      	movs	r3, #1
 80012fe:	e010      	b.n	8001322 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001300:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <SysTick_Config+0x44>)
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	3a01      	subs	r2, #1
 8001306:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001308:	2301      	movs	r3, #1
 800130a:	425b      	negs	r3, r3
 800130c:	2103      	movs	r1, #3
 800130e:	0018      	movs	r0, r3
 8001310:	f7ff ff7c 	bl	800120c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001314:	4b05      	ldr	r3, [pc, #20]	@ (800132c <SysTick_Config+0x44>)
 8001316:	2200      	movs	r2, #0
 8001318:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800131a:	4b04      	ldr	r3, [pc, #16]	@ (800132c <SysTick_Config+0x44>)
 800131c:	2207      	movs	r2, #7
 800131e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001320:	2300      	movs	r3, #0
}
 8001322:	0018      	movs	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	b002      	add	sp, #8
 8001328:	bd80      	pop	{r7, pc}
 800132a:	46c0      	nop			@ (mov r8, r8)
 800132c:	e000e010 	.word	0xe000e010

08001330 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	60b9      	str	r1, [r7, #8]
 8001338:	607a      	str	r2, [r7, #4]
 800133a:	210f      	movs	r1, #15
 800133c:	187b      	adds	r3, r7, r1
 800133e:	1c02      	adds	r2, r0, #0
 8001340:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001342:	68ba      	ldr	r2, [r7, #8]
 8001344:	187b      	adds	r3, r7, r1
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	b25b      	sxtb	r3, r3
 800134a:	0011      	movs	r1, r2
 800134c:	0018      	movs	r0, r3
 800134e:	f7ff ff5d 	bl	800120c <__NVIC_SetPriority>
}
 8001352:	46c0      	nop			@ (mov r8, r8)
 8001354:	46bd      	mov	sp, r7
 8001356:	b004      	add	sp, #16
 8001358:	bd80      	pop	{r7, pc}

0800135a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
 8001360:	0002      	movs	r2, r0
 8001362:	1dfb      	adds	r3, r7, #7
 8001364:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001366:	1dfb      	adds	r3, r7, #7
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	b25b      	sxtb	r3, r3
 800136c:	0018      	movs	r0, r3
 800136e:	f7ff ff33 	bl	80011d8 <__NVIC_EnableIRQ>
}
 8001372:	46c0      	nop			@ (mov r8, r8)
 8001374:	46bd      	mov	sp, r7
 8001376:	b002      	add	sp, #8
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	0018      	movs	r0, r3
 8001386:	f7ff ffaf 	bl	80012e8 <SysTick_Config>
 800138a:	0003      	movs	r3, r0
}
 800138c:	0018      	movs	r0, r3
 800138e:	46bd      	mov	sp, r7
 8001390:	b002      	add	sp, #8
 8001392:	bd80      	pop	{r7, pc}

08001394 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800139e:	2300      	movs	r3, #0
 80013a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013a2:	e147      	b.n	8001634 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2101      	movs	r1, #1
 80013aa:	697a      	ldr	r2, [r7, #20]
 80013ac:	4091      	lsls	r1, r2
 80013ae:	000a      	movs	r2, r1
 80013b0:	4013      	ands	r3, r2
 80013b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d100      	bne.n	80013bc <HAL_GPIO_Init+0x28>
 80013ba:	e138      	b.n	800162e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	2203      	movs	r2, #3
 80013c2:	4013      	ands	r3, r2
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d005      	beq.n	80013d4 <HAL_GPIO_Init+0x40>
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	2203      	movs	r2, #3
 80013ce:	4013      	ands	r3, r2
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d130      	bne.n	8001436 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	2203      	movs	r2, #3
 80013e0:	409a      	lsls	r2, r3
 80013e2:	0013      	movs	r3, r2
 80013e4:	43da      	mvns	r2, r3
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	4013      	ands	r3, r2
 80013ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	68da      	ldr	r2, [r3, #12]
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	409a      	lsls	r2, r3
 80013f6:	0013      	movs	r3, r2
 80013f8:	693a      	ldr	r2, [r7, #16]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	693a      	ldr	r2, [r7, #16]
 8001402:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800140a:	2201      	movs	r2, #1
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	409a      	lsls	r2, r3
 8001410:	0013      	movs	r3, r2
 8001412:	43da      	mvns	r2, r3
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	4013      	ands	r3, r2
 8001418:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	091b      	lsrs	r3, r3, #4
 8001420:	2201      	movs	r2, #1
 8001422:	401a      	ands	r2, r3
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	409a      	lsls	r2, r3
 8001428:	0013      	movs	r3, r2
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	4313      	orrs	r3, r2
 800142e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	2203      	movs	r2, #3
 800143c:	4013      	ands	r3, r2
 800143e:	2b03      	cmp	r3, #3
 8001440:	d017      	beq.n	8001472 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	2203      	movs	r2, #3
 800144e:	409a      	lsls	r2, r3
 8001450:	0013      	movs	r3, r2
 8001452:	43da      	mvns	r2, r3
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	4013      	ands	r3, r2
 8001458:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	689a      	ldr	r2, [r3, #8]
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	409a      	lsls	r2, r3
 8001464:	0013      	movs	r3, r2
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	4313      	orrs	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	2203      	movs	r2, #3
 8001478:	4013      	ands	r3, r2
 800147a:	2b02      	cmp	r3, #2
 800147c:	d123      	bne.n	80014c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	08da      	lsrs	r2, r3, #3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	3208      	adds	r2, #8
 8001486:	0092      	lsls	r2, r2, #2
 8001488:	58d3      	ldr	r3, [r2, r3]
 800148a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	2207      	movs	r2, #7
 8001490:	4013      	ands	r3, r2
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	220f      	movs	r2, #15
 8001496:	409a      	lsls	r2, r3
 8001498:	0013      	movs	r3, r2
 800149a:	43da      	mvns	r2, r3
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	4013      	ands	r3, r2
 80014a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	691a      	ldr	r2, [r3, #16]
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	2107      	movs	r1, #7
 80014aa:	400b      	ands	r3, r1
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	409a      	lsls	r2, r3
 80014b0:	0013      	movs	r3, r2
 80014b2:	693a      	ldr	r2, [r7, #16]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	08da      	lsrs	r2, r3, #3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3208      	adds	r2, #8
 80014c0:	0092      	lsls	r2, r2, #2
 80014c2:	6939      	ldr	r1, [r7, #16]
 80014c4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	2203      	movs	r2, #3
 80014d2:	409a      	lsls	r2, r3
 80014d4:	0013      	movs	r3, r2
 80014d6:	43da      	mvns	r2, r3
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	4013      	ands	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	2203      	movs	r2, #3
 80014e4:	401a      	ands	r2, r3
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	409a      	lsls	r2, r3
 80014ec:	0013      	movs	r3, r2
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	685a      	ldr	r2, [r3, #4]
 80014fe:	23c0      	movs	r3, #192	@ 0xc0
 8001500:	029b      	lsls	r3, r3, #10
 8001502:	4013      	ands	r3, r2
 8001504:	d100      	bne.n	8001508 <HAL_GPIO_Init+0x174>
 8001506:	e092      	b.n	800162e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001508:	4a50      	ldr	r2, [pc, #320]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	089b      	lsrs	r3, r3, #2
 800150e:	3318      	adds	r3, #24
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	589b      	ldr	r3, [r3, r2]
 8001514:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	2203      	movs	r2, #3
 800151a:	4013      	ands	r3, r2
 800151c:	00db      	lsls	r3, r3, #3
 800151e:	220f      	movs	r2, #15
 8001520:	409a      	lsls	r2, r3
 8001522:	0013      	movs	r3, r2
 8001524:	43da      	mvns	r2, r3
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	4013      	ands	r3, r2
 800152a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	23a0      	movs	r3, #160	@ 0xa0
 8001530:	05db      	lsls	r3, r3, #23
 8001532:	429a      	cmp	r2, r3
 8001534:	d013      	beq.n	800155e <HAL_GPIO_Init+0x1ca>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a45      	ldr	r2, [pc, #276]	@ (8001650 <HAL_GPIO_Init+0x2bc>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d00d      	beq.n	800155a <HAL_GPIO_Init+0x1c6>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4a44      	ldr	r2, [pc, #272]	@ (8001654 <HAL_GPIO_Init+0x2c0>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d007      	beq.n	8001556 <HAL_GPIO_Init+0x1c2>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a43      	ldr	r2, [pc, #268]	@ (8001658 <HAL_GPIO_Init+0x2c4>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d101      	bne.n	8001552 <HAL_GPIO_Init+0x1be>
 800154e:	2303      	movs	r3, #3
 8001550:	e006      	b.n	8001560 <HAL_GPIO_Init+0x1cc>
 8001552:	2305      	movs	r3, #5
 8001554:	e004      	b.n	8001560 <HAL_GPIO_Init+0x1cc>
 8001556:	2302      	movs	r3, #2
 8001558:	e002      	b.n	8001560 <HAL_GPIO_Init+0x1cc>
 800155a:	2301      	movs	r3, #1
 800155c:	e000      	b.n	8001560 <HAL_GPIO_Init+0x1cc>
 800155e:	2300      	movs	r3, #0
 8001560:	697a      	ldr	r2, [r7, #20]
 8001562:	2103      	movs	r1, #3
 8001564:	400a      	ands	r2, r1
 8001566:	00d2      	lsls	r2, r2, #3
 8001568:	4093      	lsls	r3, r2
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	4313      	orrs	r3, r2
 800156e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001570:	4936      	ldr	r1, [pc, #216]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	089b      	lsrs	r3, r3, #2
 8001576:	3318      	adds	r3, #24
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800157e:	4b33      	ldr	r3, [pc, #204]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	43da      	mvns	r2, r3
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	4013      	ands	r3, r2
 800158c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	685a      	ldr	r2, [r3, #4]
 8001592:	2380      	movs	r3, #128	@ 0x80
 8001594:	035b      	lsls	r3, r3, #13
 8001596:	4013      	ands	r3, r2
 8001598:	d003      	beq.n	80015a2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	4313      	orrs	r3, r2
 80015a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80015a2:	4b2a      	ldr	r3, [pc, #168]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 80015a4:	693a      	ldr	r2, [r7, #16]
 80015a6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80015a8:	4b28      	ldr	r3, [pc, #160]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	43da      	mvns	r2, r3
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	4013      	ands	r3, r2
 80015b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685a      	ldr	r2, [r3, #4]
 80015bc:	2380      	movs	r3, #128	@ 0x80
 80015be:	039b      	lsls	r3, r3, #14
 80015c0:	4013      	ands	r3, r2
 80015c2:	d003      	beq.n	80015cc <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80015cc:	4b1f      	ldr	r3, [pc, #124]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80015d2:	4a1e      	ldr	r2, [pc, #120]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 80015d4:	2384      	movs	r3, #132	@ 0x84
 80015d6:	58d3      	ldr	r3, [r2, r3]
 80015d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	43da      	mvns	r2, r3
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	4013      	ands	r3, r2
 80015e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685a      	ldr	r2, [r3, #4]
 80015e8:	2380      	movs	r3, #128	@ 0x80
 80015ea:	029b      	lsls	r3, r3, #10
 80015ec:	4013      	ands	r3, r2
 80015ee:	d003      	beq.n	80015f8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80015f0:	693a      	ldr	r2, [r7, #16]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015f8:	4914      	ldr	r1, [pc, #80]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 80015fa:	2284      	movs	r2, #132	@ 0x84
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001600:	4a12      	ldr	r2, [pc, #72]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 8001602:	2380      	movs	r3, #128	@ 0x80
 8001604:	58d3      	ldr	r3, [r2, r3]
 8001606:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	43da      	mvns	r2, r3
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	4013      	ands	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	685a      	ldr	r2, [r3, #4]
 8001616:	2380      	movs	r3, #128	@ 0x80
 8001618:	025b      	lsls	r3, r3, #9
 800161a:	4013      	ands	r3, r2
 800161c:	d003      	beq.n	8001626 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4313      	orrs	r3, r2
 8001624:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001626:	4909      	ldr	r1, [pc, #36]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 8001628:	2280      	movs	r2, #128	@ 0x80
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	3301      	adds	r3, #1
 8001632:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	40da      	lsrs	r2, r3
 800163c:	1e13      	subs	r3, r2, #0
 800163e:	d000      	beq.n	8001642 <HAL_GPIO_Init+0x2ae>
 8001640:	e6b0      	b.n	80013a4 <HAL_GPIO_Init+0x10>
  }
}
 8001642:	46c0      	nop			@ (mov r8, r8)
 8001644:	46c0      	nop			@ (mov r8, r8)
 8001646:	46bd      	mov	sp, r7
 8001648:	b006      	add	sp, #24
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40021800 	.word	0x40021800
 8001650:	50000400 	.word	0x50000400
 8001654:	50000800 	.word	0x50000800
 8001658:	50000c00 	.word	0x50000c00

0800165c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	0008      	movs	r0, r1
 8001666:	0011      	movs	r1, r2
 8001668:	1cbb      	adds	r3, r7, #2
 800166a:	1c02      	adds	r2, r0, #0
 800166c:	801a      	strh	r2, [r3, #0]
 800166e:	1c7b      	adds	r3, r7, #1
 8001670:	1c0a      	adds	r2, r1, #0
 8001672:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001674:	1c7b      	adds	r3, r7, #1
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d004      	beq.n	8001686 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800167c:	1cbb      	adds	r3, r7, #2
 800167e:	881a      	ldrh	r2, [r3, #0]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001684:	e003      	b.n	800168e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001686:	1cbb      	adds	r3, r7, #2
 8001688:	881a      	ldrh	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800168e:	46c0      	nop			@ (mov r8, r8)
 8001690:	46bd      	mov	sp, r7
 8001692:	b002      	add	sp, #8
 8001694:	bd80      	pop	{r7, pc}
	...

08001698 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d101      	bne.n	80016aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e08f      	b.n	80017ca <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2241      	movs	r2, #65	@ 0x41
 80016ae:	5c9b      	ldrb	r3, [r3, r2]
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d107      	bne.n	80016c6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2240      	movs	r2, #64	@ 0x40
 80016ba:	2100      	movs	r1, #0
 80016bc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	0018      	movs	r0, r3
 80016c2:	f7ff fa07 	bl	8000ad4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2241      	movs	r2, #65	@ 0x41
 80016ca:	2124      	movs	r1, #36	@ 0x24
 80016cc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2101      	movs	r1, #1
 80016da:	438a      	bics	r2, r1
 80016dc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685a      	ldr	r2, [r3, #4]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	493b      	ldr	r1, [pc, #236]	@ (80017d4 <HAL_I2C_Init+0x13c>)
 80016e8:	400a      	ands	r2, r1
 80016ea:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	689a      	ldr	r2, [r3, #8]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4938      	ldr	r1, [pc, #224]	@ (80017d8 <HAL_I2C_Init+0x140>)
 80016f8:	400a      	ands	r2, r1
 80016fa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d108      	bne.n	8001716 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689a      	ldr	r2, [r3, #8]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2180      	movs	r1, #128	@ 0x80
 800170e:	0209      	lsls	r1, r1, #8
 8001710:	430a      	orrs	r2, r1
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	e007      	b.n	8001726 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689a      	ldr	r2, [r3, #8]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2184      	movs	r1, #132	@ 0x84
 8001720:	0209      	lsls	r1, r1, #8
 8001722:	430a      	orrs	r2, r1
 8001724:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	68db      	ldr	r3, [r3, #12]
 800172a:	2b02      	cmp	r3, #2
 800172c:	d109      	bne.n	8001742 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	685a      	ldr	r2, [r3, #4]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2180      	movs	r1, #128	@ 0x80
 800173a:	0109      	lsls	r1, r1, #4
 800173c:	430a      	orrs	r2, r1
 800173e:	605a      	str	r2, [r3, #4]
 8001740:	e007      	b.n	8001752 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	685a      	ldr	r2, [r3, #4]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4923      	ldr	r1, [pc, #140]	@ (80017dc <HAL_I2C_Init+0x144>)
 800174e:	400a      	ands	r2, r1
 8001750:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	685a      	ldr	r2, [r3, #4]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4920      	ldr	r1, [pc, #128]	@ (80017e0 <HAL_I2C_Init+0x148>)
 800175e:	430a      	orrs	r2, r1
 8001760:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	68da      	ldr	r2, [r3, #12]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	491a      	ldr	r1, [pc, #104]	@ (80017d8 <HAL_I2C_Init+0x140>)
 800176e:	400a      	ands	r2, r1
 8001770:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	691a      	ldr	r2, [r3, #16]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	695b      	ldr	r3, [r3, #20]
 800177a:	431a      	orrs	r2, r3
 800177c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	430a      	orrs	r2, r1
 800178a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	69d9      	ldr	r1, [r3, #28]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6a1a      	ldr	r2, [r3, #32]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	430a      	orrs	r2, r1
 800179a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2101      	movs	r1, #1
 80017a8:	430a      	orrs	r2, r1
 80017aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2200      	movs	r2, #0
 80017b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2241      	movs	r2, #65	@ 0x41
 80017b6:	2120      	movs	r1, #32
 80017b8:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2200      	movs	r2, #0
 80017be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2242      	movs	r2, #66	@ 0x42
 80017c4:	2100      	movs	r1, #0
 80017c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	0018      	movs	r0, r3
 80017cc:	46bd      	mov	sp, r7
 80017ce:	b002      	add	sp, #8
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	46c0      	nop			@ (mov r8, r8)
 80017d4:	f0ffffff 	.word	0xf0ffffff
 80017d8:	ffff7fff 	.word	0xffff7fff
 80017dc:	fffff7ff 	.word	0xfffff7ff
 80017e0:	02008000 	.word	0x02008000

080017e4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017e4:	b590      	push	{r4, r7, lr}
 80017e6:	b089      	sub	sp, #36	@ 0x24
 80017e8:	af02      	add	r7, sp, #8
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	000c      	movs	r4, r1
 80017ee:	0010      	movs	r0, r2
 80017f0:	0019      	movs	r1, r3
 80017f2:	230a      	movs	r3, #10
 80017f4:	18fb      	adds	r3, r7, r3
 80017f6:	1c22      	adds	r2, r4, #0
 80017f8:	801a      	strh	r2, [r3, #0]
 80017fa:	2308      	movs	r3, #8
 80017fc:	18fb      	adds	r3, r7, r3
 80017fe:	1c02      	adds	r2, r0, #0
 8001800:	801a      	strh	r2, [r3, #0]
 8001802:	1dbb      	adds	r3, r7, #6
 8001804:	1c0a      	adds	r2, r1, #0
 8001806:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	2241      	movs	r2, #65	@ 0x41
 800180c:	5c9b      	ldrb	r3, [r3, r2]
 800180e:	b2db      	uxtb	r3, r3
 8001810:	2b20      	cmp	r3, #32
 8001812:	d000      	beq.n	8001816 <HAL_I2C_Mem_Write+0x32>
 8001814:	e10c      	b.n	8001a30 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001818:	2b00      	cmp	r3, #0
 800181a:	d004      	beq.n	8001826 <HAL_I2C_Mem_Write+0x42>
 800181c:	232c      	movs	r3, #44	@ 0x2c
 800181e:	18fb      	adds	r3, r7, r3
 8001820:	881b      	ldrh	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d105      	bne.n	8001832 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2280      	movs	r2, #128	@ 0x80
 800182a:	0092      	lsls	r2, r2, #2
 800182c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e0ff      	b.n	8001a32 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2240      	movs	r2, #64	@ 0x40
 8001836:	5c9b      	ldrb	r3, [r3, r2]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d101      	bne.n	8001840 <HAL_I2C_Mem_Write+0x5c>
 800183c:	2302      	movs	r3, #2
 800183e:	e0f8      	b.n	8001a32 <HAL_I2C_Mem_Write+0x24e>
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2240      	movs	r2, #64	@ 0x40
 8001844:	2101      	movs	r1, #1
 8001846:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001848:	f7ff fc98 	bl	800117c <HAL_GetTick>
 800184c:	0003      	movs	r3, r0
 800184e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001850:	2380      	movs	r3, #128	@ 0x80
 8001852:	0219      	lsls	r1, r3, #8
 8001854:	68f8      	ldr	r0, [r7, #12]
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	2319      	movs	r3, #25
 800185c:	2201      	movs	r2, #1
 800185e:	f000 fc07 	bl	8002070 <I2C_WaitOnFlagUntilTimeout>
 8001862:	1e03      	subs	r3, r0, #0
 8001864:	d001      	beq.n	800186a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e0e3      	b.n	8001a32 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	2241      	movs	r2, #65	@ 0x41
 800186e:	2121      	movs	r1, #33	@ 0x21
 8001870:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	2242      	movs	r2, #66	@ 0x42
 8001876:	2140      	movs	r1, #64	@ 0x40
 8001878:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	2200      	movs	r2, #0
 800187e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001884:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	222c      	movs	r2, #44	@ 0x2c
 800188a:	18ba      	adds	r2, r7, r2
 800188c:	8812      	ldrh	r2, [r2, #0]
 800188e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2200      	movs	r2, #0
 8001894:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001896:	1dbb      	adds	r3, r7, #6
 8001898:	881c      	ldrh	r4, [r3, #0]
 800189a:	2308      	movs	r3, #8
 800189c:	18fb      	adds	r3, r7, r3
 800189e:	881a      	ldrh	r2, [r3, #0]
 80018a0:	230a      	movs	r3, #10
 80018a2:	18fb      	adds	r3, r7, r3
 80018a4:	8819      	ldrh	r1, [r3, #0]
 80018a6:	68f8      	ldr	r0, [r7, #12]
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	9301      	str	r3, [sp, #4]
 80018ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	0023      	movs	r3, r4
 80018b2:	f000 faf5 	bl	8001ea0 <I2C_RequestMemoryWrite>
 80018b6:	1e03      	subs	r3, r0, #0
 80018b8:	d005      	beq.n	80018c6 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2240      	movs	r2, #64	@ 0x40
 80018be:	2100      	movs	r1, #0
 80018c0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e0b5      	b.n	8001a32 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	2bff      	cmp	r3, #255	@ 0xff
 80018ce:	d911      	bls.n	80018f4 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	22ff      	movs	r2, #255	@ 0xff
 80018d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018da:	b2da      	uxtb	r2, r3
 80018dc:	2380      	movs	r3, #128	@ 0x80
 80018de:	045c      	lsls	r4, r3, #17
 80018e0:	230a      	movs	r3, #10
 80018e2:	18fb      	adds	r3, r7, r3
 80018e4:	8819      	ldrh	r1, [r3, #0]
 80018e6:	68f8      	ldr	r0, [r7, #12]
 80018e8:	2300      	movs	r3, #0
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	0023      	movs	r3, r4
 80018ee:	f000 fd99 	bl	8002424 <I2C_TransferConfig>
 80018f2:	e012      	b.n	800191a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001902:	b2da      	uxtb	r2, r3
 8001904:	2380      	movs	r3, #128	@ 0x80
 8001906:	049c      	lsls	r4, r3, #18
 8001908:	230a      	movs	r3, #10
 800190a:	18fb      	adds	r3, r7, r3
 800190c:	8819      	ldrh	r1, [r3, #0]
 800190e:	68f8      	ldr	r0, [r7, #12]
 8001910:	2300      	movs	r3, #0
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	0023      	movs	r3, r4
 8001916:	f000 fd85 	bl	8002424 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800191a:	697a      	ldr	r2, [r7, #20]
 800191c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	0018      	movs	r0, r3
 8001922:	f000 fbfd 	bl	8002120 <I2C_WaitOnTXISFlagUntilTimeout>
 8001926:	1e03      	subs	r3, r0, #0
 8001928:	d001      	beq.n	800192e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e081      	b.n	8001a32 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001932:	781a      	ldrb	r2, [r3, #0]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800193e:	1c5a      	adds	r2, r3, #1
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001948:	b29b      	uxth	r3, r3
 800194a:	3b01      	subs	r3, #1
 800194c:	b29a      	uxth	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001956:	3b01      	subs	r3, #1
 8001958:	b29a      	uxth	r2, r3
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001962:	b29b      	uxth	r3, r3
 8001964:	2b00      	cmp	r3, #0
 8001966:	d03a      	beq.n	80019de <HAL_I2C_Mem_Write+0x1fa>
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800196c:	2b00      	cmp	r3, #0
 800196e:	d136      	bne.n	80019de <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001970:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	0013      	movs	r3, r2
 800197a:	2200      	movs	r2, #0
 800197c:	2180      	movs	r1, #128	@ 0x80
 800197e:	f000 fb77 	bl	8002070 <I2C_WaitOnFlagUntilTimeout>
 8001982:	1e03      	subs	r3, r0, #0
 8001984:	d001      	beq.n	800198a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e053      	b.n	8001a32 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800198e:	b29b      	uxth	r3, r3
 8001990:	2bff      	cmp	r3, #255	@ 0xff
 8001992:	d911      	bls.n	80019b8 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	22ff      	movs	r2, #255	@ 0xff
 8001998:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	2380      	movs	r3, #128	@ 0x80
 80019a2:	045c      	lsls	r4, r3, #17
 80019a4:	230a      	movs	r3, #10
 80019a6:	18fb      	adds	r3, r7, r3
 80019a8:	8819      	ldrh	r1, [r3, #0]
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	2300      	movs	r3, #0
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	0023      	movs	r3, r4
 80019b2:	f000 fd37 	bl	8002424 <I2C_TransferConfig>
 80019b6:	e012      	b.n	80019de <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019bc:	b29a      	uxth	r2, r3
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019c6:	b2da      	uxtb	r2, r3
 80019c8:	2380      	movs	r3, #128	@ 0x80
 80019ca:	049c      	lsls	r4, r3, #18
 80019cc:	230a      	movs	r3, #10
 80019ce:	18fb      	adds	r3, r7, r3
 80019d0:	8819      	ldrh	r1, [r3, #0]
 80019d2:	68f8      	ldr	r0, [r7, #12]
 80019d4:	2300      	movs	r3, #0
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	0023      	movs	r3, r4
 80019da:	f000 fd23 	bl	8002424 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d198      	bne.n	800191a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019e8:	697a      	ldr	r2, [r7, #20]
 80019ea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	0018      	movs	r0, r3
 80019f0:	f000 fbdc 	bl	80021ac <I2C_WaitOnSTOPFlagUntilTimeout>
 80019f4:	1e03      	subs	r3, r0, #0
 80019f6:	d001      	beq.n	80019fc <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e01a      	b.n	8001a32 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2220      	movs	r2, #32
 8001a02:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	685a      	ldr	r2, [r3, #4]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	490b      	ldr	r1, [pc, #44]	@ (8001a3c <HAL_I2C_Mem_Write+0x258>)
 8001a10:	400a      	ands	r2, r1
 8001a12:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2241      	movs	r2, #65	@ 0x41
 8001a18:	2120      	movs	r1, #32
 8001a1a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2242      	movs	r2, #66	@ 0x42
 8001a20:	2100      	movs	r1, #0
 8001a22:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2240      	movs	r2, #64	@ 0x40
 8001a28:	2100      	movs	r1, #0
 8001a2a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	e000      	b.n	8001a32 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001a30:	2302      	movs	r3, #2
  }
}
 8001a32:	0018      	movs	r0, r3
 8001a34:	46bd      	mov	sp, r7
 8001a36:	b007      	add	sp, #28
 8001a38:	bd90      	pop	{r4, r7, pc}
 8001a3a:	46c0      	nop			@ (mov r8, r8)
 8001a3c:	fe00e800 	.word	0xfe00e800

08001a40 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a40:	b590      	push	{r4, r7, lr}
 8001a42:	b089      	sub	sp, #36	@ 0x24
 8001a44:	af02      	add	r7, sp, #8
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	000c      	movs	r4, r1
 8001a4a:	0010      	movs	r0, r2
 8001a4c:	0019      	movs	r1, r3
 8001a4e:	230a      	movs	r3, #10
 8001a50:	18fb      	adds	r3, r7, r3
 8001a52:	1c22      	adds	r2, r4, #0
 8001a54:	801a      	strh	r2, [r3, #0]
 8001a56:	2308      	movs	r3, #8
 8001a58:	18fb      	adds	r3, r7, r3
 8001a5a:	1c02      	adds	r2, r0, #0
 8001a5c:	801a      	strh	r2, [r3, #0]
 8001a5e:	1dbb      	adds	r3, r7, #6
 8001a60:	1c0a      	adds	r2, r1, #0
 8001a62:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2241      	movs	r2, #65	@ 0x41
 8001a68:	5c9b      	ldrb	r3, [r3, r2]
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b20      	cmp	r3, #32
 8001a6e:	d000      	beq.n	8001a72 <HAL_I2C_Mem_Read+0x32>
 8001a70:	e110      	b.n	8001c94 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d004      	beq.n	8001a82 <HAL_I2C_Mem_Read+0x42>
 8001a78:	232c      	movs	r3, #44	@ 0x2c
 8001a7a:	18fb      	adds	r3, r7, r3
 8001a7c:	881b      	ldrh	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d105      	bne.n	8001a8e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	2280      	movs	r2, #128	@ 0x80
 8001a86:	0092      	lsls	r2, r2, #2
 8001a88:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e103      	b.n	8001c96 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	2240      	movs	r2, #64	@ 0x40
 8001a92:	5c9b      	ldrb	r3, [r3, r2]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d101      	bne.n	8001a9c <HAL_I2C_Mem_Read+0x5c>
 8001a98:	2302      	movs	r3, #2
 8001a9a:	e0fc      	b.n	8001c96 <HAL_I2C_Mem_Read+0x256>
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2240      	movs	r2, #64	@ 0x40
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001aa4:	f7ff fb6a 	bl	800117c <HAL_GetTick>
 8001aa8:	0003      	movs	r3, r0
 8001aaa:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001aac:	2380      	movs	r3, #128	@ 0x80
 8001aae:	0219      	lsls	r1, r3, #8
 8001ab0:	68f8      	ldr	r0, [r7, #12]
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	9300      	str	r3, [sp, #0]
 8001ab6:	2319      	movs	r3, #25
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f000 fad9 	bl	8002070 <I2C_WaitOnFlagUntilTimeout>
 8001abe:	1e03      	subs	r3, r0, #0
 8001ac0:	d001      	beq.n	8001ac6 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e0e7      	b.n	8001c96 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	2241      	movs	r2, #65	@ 0x41
 8001aca:	2122      	movs	r1, #34	@ 0x22
 8001acc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2242      	movs	r2, #66	@ 0x42
 8001ad2:	2140      	movs	r1, #64	@ 0x40
 8001ad4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ae0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	222c      	movs	r2, #44	@ 0x2c
 8001ae6:	18ba      	adds	r2, r7, r2
 8001ae8:	8812      	ldrh	r2, [r2, #0]
 8001aea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2200      	movs	r2, #0
 8001af0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001af2:	1dbb      	adds	r3, r7, #6
 8001af4:	881c      	ldrh	r4, [r3, #0]
 8001af6:	2308      	movs	r3, #8
 8001af8:	18fb      	adds	r3, r7, r3
 8001afa:	881a      	ldrh	r2, [r3, #0]
 8001afc:	230a      	movs	r3, #10
 8001afe:	18fb      	adds	r3, r7, r3
 8001b00:	8819      	ldrh	r1, [r3, #0]
 8001b02:	68f8      	ldr	r0, [r7, #12]
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	9301      	str	r3, [sp, #4]
 8001b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	0023      	movs	r3, r4
 8001b0e:	f000 fa2b 	bl	8001f68 <I2C_RequestMemoryRead>
 8001b12:	1e03      	subs	r3, r0, #0
 8001b14:	d005      	beq.n	8001b22 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2240      	movs	r2, #64	@ 0x40
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e0b9      	b.n	8001c96 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	2bff      	cmp	r3, #255	@ 0xff
 8001b2a:	d911      	bls.n	8001b50 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	22ff      	movs	r2, #255	@ 0xff
 8001b30:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b36:	b2da      	uxtb	r2, r3
 8001b38:	2380      	movs	r3, #128	@ 0x80
 8001b3a:	045c      	lsls	r4, r3, #17
 8001b3c:	230a      	movs	r3, #10
 8001b3e:	18fb      	adds	r3, r7, r3
 8001b40:	8819      	ldrh	r1, [r3, #0]
 8001b42:	68f8      	ldr	r0, [r7, #12]
 8001b44:	4b56      	ldr	r3, [pc, #344]	@ (8001ca0 <HAL_I2C_Mem_Read+0x260>)
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	0023      	movs	r3, r4
 8001b4a:	f000 fc6b 	bl	8002424 <I2C_TransferConfig>
 8001b4e:	e012      	b.n	8001b76 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b5e:	b2da      	uxtb	r2, r3
 8001b60:	2380      	movs	r3, #128	@ 0x80
 8001b62:	049c      	lsls	r4, r3, #18
 8001b64:	230a      	movs	r3, #10
 8001b66:	18fb      	adds	r3, r7, r3
 8001b68:	8819      	ldrh	r1, [r3, #0]
 8001b6a:	68f8      	ldr	r0, [r7, #12]
 8001b6c:	4b4c      	ldr	r3, [pc, #304]	@ (8001ca0 <HAL_I2C_Mem_Read+0x260>)
 8001b6e:	9300      	str	r3, [sp, #0]
 8001b70:	0023      	movs	r3, r4
 8001b72:	f000 fc57 	bl	8002424 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001b76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b78:	68f8      	ldr	r0, [r7, #12]
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	9300      	str	r3, [sp, #0]
 8001b7e:	0013      	movs	r3, r2
 8001b80:	2200      	movs	r2, #0
 8001b82:	2104      	movs	r1, #4
 8001b84:	f000 fa74 	bl	8002070 <I2C_WaitOnFlagUntilTimeout>
 8001b88:	1e03      	subs	r3, r0, #0
 8001b8a:	d001      	beq.n	8001b90 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e082      	b.n	8001c96 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ba2:	1c5a      	adds	r2, r3, #1
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bac:	3b01      	subs	r3, #1
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bb8:	b29b      	uxth	r3, r3
 8001bba:	3b01      	subs	r3, #1
 8001bbc:	b29a      	uxth	r2, r3
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d03a      	beq.n	8001c42 <HAL_I2C_Mem_Read+0x202>
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d136      	bne.n	8001c42 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001bd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001bd6:	68f8      	ldr	r0, [r7, #12]
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	0013      	movs	r3, r2
 8001bde:	2200      	movs	r2, #0
 8001be0:	2180      	movs	r1, #128	@ 0x80
 8001be2:	f000 fa45 	bl	8002070 <I2C_WaitOnFlagUntilTimeout>
 8001be6:	1e03      	subs	r3, r0, #0
 8001be8:	d001      	beq.n	8001bee <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e053      	b.n	8001c96 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	2bff      	cmp	r3, #255	@ 0xff
 8001bf6:	d911      	bls.n	8001c1c <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	22ff      	movs	r2, #255	@ 0xff
 8001bfc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c02:	b2da      	uxtb	r2, r3
 8001c04:	2380      	movs	r3, #128	@ 0x80
 8001c06:	045c      	lsls	r4, r3, #17
 8001c08:	230a      	movs	r3, #10
 8001c0a:	18fb      	adds	r3, r7, r3
 8001c0c:	8819      	ldrh	r1, [r3, #0]
 8001c0e:	68f8      	ldr	r0, [r7, #12]
 8001c10:	2300      	movs	r3, #0
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	0023      	movs	r3, r4
 8001c16:	f000 fc05 	bl	8002424 <I2C_TransferConfig>
 8001c1a:	e012      	b.n	8001c42 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c20:	b29a      	uxth	r2, r3
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c2a:	b2da      	uxtb	r2, r3
 8001c2c:	2380      	movs	r3, #128	@ 0x80
 8001c2e:	049c      	lsls	r4, r3, #18
 8001c30:	230a      	movs	r3, #10
 8001c32:	18fb      	adds	r3, r7, r3
 8001c34:	8819      	ldrh	r1, [r3, #0]
 8001c36:	68f8      	ldr	r0, [r7, #12]
 8001c38:	2300      	movs	r3, #0
 8001c3a:	9300      	str	r3, [sp, #0]
 8001c3c:	0023      	movs	r3, r4
 8001c3e:	f000 fbf1 	bl	8002424 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d194      	bne.n	8001b76 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c4c:	697a      	ldr	r2, [r7, #20]
 8001c4e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	0018      	movs	r0, r3
 8001c54:	f000 faaa 	bl	80021ac <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c58:	1e03      	subs	r3, r0, #0
 8001c5a:	d001      	beq.n	8001c60 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e01a      	b.n	8001c96 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2220      	movs	r2, #32
 8001c66:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	685a      	ldr	r2, [r3, #4]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	490c      	ldr	r1, [pc, #48]	@ (8001ca4 <HAL_I2C_Mem_Read+0x264>)
 8001c74:	400a      	ands	r2, r1
 8001c76:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2241      	movs	r2, #65	@ 0x41
 8001c7c:	2120      	movs	r1, #32
 8001c7e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2242      	movs	r2, #66	@ 0x42
 8001c84:	2100      	movs	r1, #0
 8001c86:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2240      	movs	r2, #64	@ 0x40
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001c90:	2300      	movs	r3, #0
 8001c92:	e000      	b.n	8001c96 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001c94:	2302      	movs	r3, #2
  }
}
 8001c96:	0018      	movs	r0, r3
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	b007      	add	sp, #28
 8001c9c:	bd90      	pop	{r4, r7, pc}
 8001c9e:	46c0      	nop			@ (mov r8, r8)
 8001ca0:	80002400 	.word	0x80002400
 8001ca4:	fe00e800 	.word	0xfe00e800

08001ca8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08a      	sub	sp, #40	@ 0x28
 8001cac:	af02      	add	r7, sp, #8
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	607a      	str	r2, [r7, #4]
 8001cb2:	603b      	str	r3, [r7, #0]
 8001cb4:	230a      	movs	r3, #10
 8001cb6:	18fb      	adds	r3, r7, r3
 8001cb8:	1c0a      	adds	r2, r1, #0
 8001cba:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2241      	movs	r2, #65	@ 0x41
 8001cc4:	5c9b      	ldrb	r3, [r3, r2]
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	2b20      	cmp	r3, #32
 8001cca:	d000      	beq.n	8001cce <HAL_I2C_IsDeviceReady+0x26>
 8001ccc:	e0df      	b.n	8001e8e <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	699a      	ldr	r2, [r3, #24]
 8001cd4:	2380      	movs	r3, #128	@ 0x80
 8001cd6:	021b      	lsls	r3, r3, #8
 8001cd8:	401a      	ands	r2, r3
 8001cda:	2380      	movs	r3, #128	@ 0x80
 8001cdc:	021b      	lsls	r3, r3, #8
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d101      	bne.n	8001ce6 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	e0d4      	b.n	8001e90 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2240      	movs	r2, #64	@ 0x40
 8001cea:	5c9b      	ldrb	r3, [r3, r2]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d101      	bne.n	8001cf4 <HAL_I2C_IsDeviceReady+0x4c>
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	e0cd      	b.n	8001e90 <HAL_I2C_IsDeviceReady+0x1e8>
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2240      	movs	r2, #64	@ 0x40
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2241      	movs	r2, #65	@ 0x41
 8001d00:	2124      	movs	r1, #36	@ 0x24
 8001d02:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2200      	movs	r2, #0
 8001d08:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d107      	bne.n	8001d22 <HAL_I2C_IsDeviceReady+0x7a>
 8001d12:	230a      	movs	r3, #10
 8001d14:	18fb      	adds	r3, r7, r3
 8001d16:	881b      	ldrh	r3, [r3, #0]
 8001d18:	059b      	lsls	r3, r3, #22
 8001d1a:	0d9b      	lsrs	r3, r3, #22
 8001d1c:	4a5e      	ldr	r2, [pc, #376]	@ (8001e98 <HAL_I2C_IsDeviceReady+0x1f0>)
 8001d1e:	431a      	orrs	r2, r3
 8001d20:	e006      	b.n	8001d30 <HAL_I2C_IsDeviceReady+0x88>
 8001d22:	230a      	movs	r3, #10
 8001d24:	18fb      	adds	r3, r7, r3
 8001d26:	881b      	ldrh	r3, [r3, #0]
 8001d28:	059b      	lsls	r3, r3, #22
 8001d2a:	0d9b      	lsrs	r3, r3, #22
 8001d2c:	4a5b      	ldr	r2, [pc, #364]	@ (8001e9c <HAL_I2C_IsDeviceReady+0x1f4>)
 8001d2e:	431a      	orrs	r2, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001d36:	f7ff fa21 	bl	800117c <HAL_GetTick>
 8001d3a:	0003      	movs	r3, r0
 8001d3c:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	2220      	movs	r2, #32
 8001d46:	4013      	ands	r3, r2
 8001d48:	3b20      	subs	r3, #32
 8001d4a:	425a      	negs	r2, r3
 8001d4c:	4153      	adcs	r3, r2
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	231f      	movs	r3, #31
 8001d52:	18fb      	adds	r3, r7, r3
 8001d54:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	2210      	movs	r2, #16
 8001d5e:	4013      	ands	r3, r2
 8001d60:	3b10      	subs	r3, #16
 8001d62:	425a      	negs	r2, r3
 8001d64:	4153      	adcs	r3, r2
 8001d66:	b2da      	uxtb	r2, r3
 8001d68:	231e      	movs	r3, #30
 8001d6a:	18fb      	adds	r3, r7, r3
 8001d6c:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001d6e:	e035      	b.n	8001ddc <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	3301      	adds	r3, #1
 8001d74:	d01a      	beq.n	8001dac <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d76:	f7ff fa01 	bl	800117c <HAL_GetTick>
 8001d7a:	0002      	movs	r2, r0
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d302      	bcc.n	8001d8c <HAL_I2C_IsDeviceReady+0xe4>
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d10f      	bne.n	8001dac <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2241      	movs	r2, #65	@ 0x41
 8001d90:	2120      	movs	r1, #32
 8001d92:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d98:	2220      	movs	r2, #32
 8001d9a:	431a      	orrs	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2240      	movs	r2, #64	@ 0x40
 8001da4:	2100      	movs	r1, #0
 8001da6:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e071      	b.n	8001e90 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	699b      	ldr	r3, [r3, #24]
 8001db2:	2220      	movs	r2, #32
 8001db4:	4013      	ands	r3, r2
 8001db6:	3b20      	subs	r3, #32
 8001db8:	425a      	negs	r2, r3
 8001dba:	4153      	adcs	r3, r2
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	231f      	movs	r3, #31
 8001dc0:	18fb      	adds	r3, r7, r3
 8001dc2:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	2210      	movs	r2, #16
 8001dcc:	4013      	ands	r3, r2
 8001dce:	3b10      	subs	r3, #16
 8001dd0:	425a      	negs	r2, r3
 8001dd2:	4153      	adcs	r3, r2
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	231e      	movs	r3, #30
 8001dd8:	18fb      	adds	r3, r7, r3
 8001dda:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001ddc:	231f      	movs	r3, #31
 8001dde:	18fb      	adds	r3, r7, r3
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d104      	bne.n	8001df0 <HAL_I2C_IsDeviceReady+0x148>
 8001de6:	231e      	movs	r3, #30
 8001de8:	18fb      	adds	r3, r7, r3
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d0bf      	beq.n	8001d70 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	2210      	movs	r2, #16
 8001df8:	4013      	ands	r3, r2
 8001dfa:	2b10      	cmp	r3, #16
 8001dfc:	d01a      	beq.n	8001e34 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	68f8      	ldr	r0, [r7, #12]
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	9300      	str	r3, [sp, #0]
 8001e06:	0013      	movs	r3, r2
 8001e08:	2200      	movs	r2, #0
 8001e0a:	2120      	movs	r1, #32
 8001e0c:	f000 f930 	bl	8002070 <I2C_WaitOnFlagUntilTimeout>
 8001e10:	1e03      	subs	r3, r0, #0
 8001e12:	d001      	beq.n	8001e18 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e03b      	b.n	8001e90 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2220      	movs	r2, #32
 8001e1e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2241      	movs	r2, #65	@ 0x41
 8001e24:	2120      	movs	r1, #32
 8001e26:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2240      	movs	r2, #64	@ 0x40
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	e02d      	b.n	8001e90 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001e34:	683a      	ldr	r2, [r7, #0]
 8001e36:	68f8      	ldr	r0, [r7, #12]
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	0013      	movs	r3, r2
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2120      	movs	r1, #32
 8001e42:	f000 f915 	bl	8002070 <I2C_WaitOnFlagUntilTimeout>
 8001e46:	1e03      	subs	r3, r0, #0
 8001e48:	d001      	beq.n	8001e4e <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e020      	b.n	8001e90 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2210      	movs	r2, #16
 8001e54:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2220      	movs	r2, #32
 8001e5c:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	3301      	adds	r3, #1
 8001e62:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d900      	bls.n	8001e6e <HAL_I2C_IsDeviceReady+0x1c6>
 8001e6c:	e74d      	b.n	8001d0a <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2241      	movs	r2, #65	@ 0x41
 8001e72:	2120      	movs	r1, #32
 8001e74:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e7a:	2220      	movs	r2, #32
 8001e7c:	431a      	orrs	r2, r3
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2240      	movs	r2, #64	@ 0x40
 8001e86:	2100      	movs	r1, #0
 8001e88:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e000      	b.n	8001e90 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 8001e8e:	2302      	movs	r3, #2
  }
}
 8001e90:	0018      	movs	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	b008      	add	sp, #32
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	02002000 	.word	0x02002000
 8001e9c:	02002800 	.word	0x02002800

08001ea0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001ea0:	b5b0      	push	{r4, r5, r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af02      	add	r7, sp, #8
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	000c      	movs	r4, r1
 8001eaa:	0010      	movs	r0, r2
 8001eac:	0019      	movs	r1, r3
 8001eae:	250a      	movs	r5, #10
 8001eb0:	197b      	adds	r3, r7, r5
 8001eb2:	1c22      	adds	r2, r4, #0
 8001eb4:	801a      	strh	r2, [r3, #0]
 8001eb6:	2308      	movs	r3, #8
 8001eb8:	18fb      	adds	r3, r7, r3
 8001eba:	1c02      	adds	r2, r0, #0
 8001ebc:	801a      	strh	r2, [r3, #0]
 8001ebe:	1dbb      	adds	r3, r7, #6
 8001ec0:	1c0a      	adds	r2, r1, #0
 8001ec2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001ec4:	1dbb      	adds	r3, r7, #6
 8001ec6:	881b      	ldrh	r3, [r3, #0]
 8001ec8:	b2da      	uxtb	r2, r3
 8001eca:	2380      	movs	r3, #128	@ 0x80
 8001ecc:	045c      	lsls	r4, r3, #17
 8001ece:	197b      	adds	r3, r7, r5
 8001ed0:	8819      	ldrh	r1, [r3, #0]
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	4b23      	ldr	r3, [pc, #140]	@ (8001f64 <I2C_RequestMemoryWrite+0xc4>)
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	0023      	movs	r3, r4
 8001eda:	f000 faa3 	bl	8002424 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ee0:	6a39      	ldr	r1, [r7, #32]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	f000 f91b 	bl	8002120 <I2C_WaitOnTXISFlagUntilTimeout>
 8001eea:	1e03      	subs	r3, r0, #0
 8001eec:	d001      	beq.n	8001ef2 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e033      	b.n	8001f5a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001ef2:	1dbb      	adds	r3, r7, #6
 8001ef4:	881b      	ldrh	r3, [r3, #0]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d107      	bne.n	8001f0a <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001efa:	2308      	movs	r3, #8
 8001efc:	18fb      	adds	r3, r7, r3
 8001efe:	881b      	ldrh	r3, [r3, #0]
 8001f00:	b2da      	uxtb	r2, r3
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	629a      	str	r2, [r3, #40]	@ 0x28
 8001f08:	e019      	b.n	8001f3e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001f0a:	2308      	movs	r3, #8
 8001f0c:	18fb      	adds	r3, r7, r3
 8001f0e:	881b      	ldrh	r3, [r3, #0]
 8001f10:	0a1b      	lsrs	r3, r3, #8
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	b2da      	uxtb	r2, r3
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f1e:	6a39      	ldr	r1, [r7, #32]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	0018      	movs	r0, r3
 8001f24:	f000 f8fc 	bl	8002120 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f28:	1e03      	subs	r3, r0, #0
 8001f2a:	d001      	beq.n	8001f30 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e014      	b.n	8001f5a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f30:	2308      	movs	r3, #8
 8001f32:	18fb      	adds	r3, r7, r3
 8001f34:	881b      	ldrh	r3, [r3, #0]
 8001f36:	b2da      	uxtb	r2, r3
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001f3e:	6a3a      	ldr	r2, [r7, #32]
 8001f40:	68f8      	ldr	r0, [r7, #12]
 8001f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	0013      	movs	r3, r2
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2180      	movs	r1, #128	@ 0x80
 8001f4c:	f000 f890 	bl	8002070 <I2C_WaitOnFlagUntilTimeout>
 8001f50:	1e03      	subs	r3, r0, #0
 8001f52:	d001      	beq.n	8001f58 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e000      	b.n	8001f5a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	b004      	add	sp, #16
 8001f60:	bdb0      	pop	{r4, r5, r7, pc}
 8001f62:	46c0      	nop			@ (mov r8, r8)
 8001f64:	80002000 	.word	0x80002000

08001f68 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001f68:	b5b0      	push	{r4, r5, r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af02      	add	r7, sp, #8
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	000c      	movs	r4, r1
 8001f72:	0010      	movs	r0, r2
 8001f74:	0019      	movs	r1, r3
 8001f76:	250a      	movs	r5, #10
 8001f78:	197b      	adds	r3, r7, r5
 8001f7a:	1c22      	adds	r2, r4, #0
 8001f7c:	801a      	strh	r2, [r3, #0]
 8001f7e:	2308      	movs	r3, #8
 8001f80:	18fb      	adds	r3, r7, r3
 8001f82:	1c02      	adds	r2, r0, #0
 8001f84:	801a      	strh	r2, [r3, #0]
 8001f86:	1dbb      	adds	r3, r7, #6
 8001f88:	1c0a      	adds	r2, r1, #0
 8001f8a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001f8c:	1dbb      	adds	r3, r7, #6
 8001f8e:	881b      	ldrh	r3, [r3, #0]
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	197b      	adds	r3, r7, r5
 8001f94:	8819      	ldrh	r1, [r3, #0]
 8001f96:	68f8      	ldr	r0, [r7, #12]
 8001f98:	4b23      	ldr	r3, [pc, #140]	@ (8002028 <I2C_RequestMemoryRead+0xc0>)
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	f000 fa41 	bl	8002424 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fa4:	6a39      	ldr	r1, [r7, #32]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	0018      	movs	r0, r3
 8001faa:	f000 f8b9 	bl	8002120 <I2C_WaitOnTXISFlagUntilTimeout>
 8001fae:	1e03      	subs	r3, r0, #0
 8001fb0:	d001      	beq.n	8001fb6 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e033      	b.n	800201e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001fb6:	1dbb      	adds	r3, r7, #6
 8001fb8:	881b      	ldrh	r3, [r3, #0]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d107      	bne.n	8001fce <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001fbe:	2308      	movs	r3, #8
 8001fc0:	18fb      	adds	r3, r7, r3
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	629a      	str	r2, [r3, #40]	@ 0x28
 8001fcc:	e019      	b.n	8002002 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001fce:	2308      	movs	r3, #8
 8001fd0:	18fb      	adds	r3, r7, r3
 8001fd2:	881b      	ldrh	r3, [r3, #0]
 8001fd4:	0a1b      	lsrs	r3, r3, #8
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	b2da      	uxtb	r2, r3
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fe0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fe2:	6a39      	ldr	r1, [r7, #32]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	f000 f89a 	bl	8002120 <I2C_WaitOnTXISFlagUntilTimeout>
 8001fec:	1e03      	subs	r3, r0, #0
 8001fee:	d001      	beq.n	8001ff4 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e014      	b.n	800201e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ff4:	2308      	movs	r3, #8
 8001ff6:	18fb      	adds	r3, r7, r3
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002002:	6a3a      	ldr	r2, [r7, #32]
 8002004:	68f8      	ldr	r0, [r7, #12]
 8002006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	0013      	movs	r3, r2
 800200c:	2200      	movs	r2, #0
 800200e:	2140      	movs	r1, #64	@ 0x40
 8002010:	f000 f82e 	bl	8002070 <I2C_WaitOnFlagUntilTimeout>
 8002014:	1e03      	subs	r3, r0, #0
 8002016:	d001      	beq.n	800201c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e000      	b.n	800201e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800201c:	2300      	movs	r3, #0
}
 800201e:	0018      	movs	r0, r3
 8002020:	46bd      	mov	sp, r7
 8002022:	b004      	add	sp, #16
 8002024:	bdb0      	pop	{r4, r5, r7, pc}
 8002026:	46c0      	nop			@ (mov r8, r8)
 8002028:	80002000 	.word	0x80002000

0800202c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	699b      	ldr	r3, [r3, #24]
 800203a:	2202      	movs	r2, #2
 800203c:	4013      	ands	r3, r2
 800203e:	2b02      	cmp	r3, #2
 8002040:	d103      	bne.n	800204a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2200      	movs	r2, #0
 8002048:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	2201      	movs	r2, #1
 8002052:	4013      	ands	r3, r2
 8002054:	2b01      	cmp	r3, #1
 8002056:	d007      	beq.n	8002068 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	699a      	ldr	r2, [r3, #24]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2101      	movs	r1, #1
 8002064:	430a      	orrs	r2, r1
 8002066:	619a      	str	r2, [r3, #24]
  }
}
 8002068:	46c0      	nop			@ (mov r8, r8)
 800206a:	46bd      	mov	sp, r7
 800206c:	b002      	add	sp, #8
 800206e:	bd80      	pop	{r7, pc}

08002070 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	603b      	str	r3, [r7, #0]
 800207c:	1dfb      	adds	r3, r7, #7
 800207e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002080:	e03a      	b.n	80020f8 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	6839      	ldr	r1, [r7, #0]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	0018      	movs	r0, r3
 800208a:	f000 f8d3 	bl	8002234 <I2C_IsErrorOccurred>
 800208e:	1e03      	subs	r3, r0, #0
 8002090:	d001      	beq.n	8002096 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e040      	b.n	8002118 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	3301      	adds	r3, #1
 800209a:	d02d      	beq.n	80020f8 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800209c:	f7ff f86e 	bl	800117c <HAL_GetTick>
 80020a0:	0002      	movs	r2, r0
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d302      	bcc.n	80020b2 <I2C_WaitOnFlagUntilTimeout+0x42>
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d122      	bne.n	80020f8 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	68ba      	ldr	r2, [r7, #8]
 80020ba:	4013      	ands	r3, r2
 80020bc:	68ba      	ldr	r2, [r7, #8]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	425a      	negs	r2, r3
 80020c2:	4153      	adcs	r3, r2
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	001a      	movs	r2, r3
 80020c8:	1dfb      	adds	r3, r7, #7
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d113      	bne.n	80020f8 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d4:	2220      	movs	r2, #32
 80020d6:	431a      	orrs	r2, r3
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2241      	movs	r2, #65	@ 0x41
 80020e0:	2120      	movs	r1, #32
 80020e2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2242      	movs	r2, #66	@ 0x42
 80020e8:	2100      	movs	r1, #0
 80020ea:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2240      	movs	r2, #64	@ 0x40
 80020f0:	2100      	movs	r1, #0
 80020f2:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e00f      	b.n	8002118 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	68ba      	ldr	r2, [r7, #8]
 8002100:	4013      	ands	r3, r2
 8002102:	68ba      	ldr	r2, [r7, #8]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	425a      	negs	r2, r3
 8002108:	4153      	adcs	r3, r2
 800210a:	b2db      	uxtb	r3, r3
 800210c:	001a      	movs	r2, r3
 800210e:	1dfb      	adds	r3, r7, #7
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	429a      	cmp	r2, r3
 8002114:	d0b5      	beq.n	8002082 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	0018      	movs	r0, r3
 800211a:	46bd      	mov	sp, r7
 800211c:	b004      	add	sp, #16
 800211e:	bd80      	pop	{r7, pc}

08002120 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800212c:	e032      	b.n	8002194 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	68b9      	ldr	r1, [r7, #8]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	0018      	movs	r0, r3
 8002136:	f000 f87d 	bl	8002234 <I2C_IsErrorOccurred>
 800213a:	1e03      	subs	r3, r0, #0
 800213c:	d001      	beq.n	8002142 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e030      	b.n	80021a4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	3301      	adds	r3, #1
 8002146:	d025      	beq.n	8002194 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002148:	f7ff f818 	bl	800117c <HAL_GetTick>
 800214c:	0002      	movs	r2, r0
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	68ba      	ldr	r2, [r7, #8]
 8002154:	429a      	cmp	r2, r3
 8002156:	d302      	bcc.n	800215e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d11a      	bne.n	8002194 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	2202      	movs	r2, #2
 8002166:	4013      	ands	r3, r2
 8002168:	2b02      	cmp	r3, #2
 800216a:	d013      	beq.n	8002194 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002170:	2220      	movs	r2, #32
 8002172:	431a      	orrs	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2241      	movs	r2, #65	@ 0x41
 800217c:	2120      	movs	r1, #32
 800217e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2242      	movs	r2, #66	@ 0x42
 8002184:	2100      	movs	r1, #0
 8002186:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2240      	movs	r2, #64	@ 0x40
 800218c:	2100      	movs	r1, #0
 800218e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e007      	b.n	80021a4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	2202      	movs	r2, #2
 800219c:	4013      	ands	r3, r2
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d1c5      	bne.n	800212e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	0018      	movs	r0, r3
 80021a6:	46bd      	mov	sp, r7
 80021a8:	b004      	add	sp, #16
 80021aa:	bd80      	pop	{r7, pc}

080021ac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021b8:	e02f      	b.n	800221a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	68b9      	ldr	r1, [r7, #8]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	0018      	movs	r0, r3
 80021c2:	f000 f837 	bl	8002234 <I2C_IsErrorOccurred>
 80021c6:	1e03      	subs	r3, r0, #0
 80021c8:	d001      	beq.n	80021ce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e02d      	b.n	800222a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021ce:	f7fe ffd5 	bl	800117c <HAL_GetTick>
 80021d2:	0002      	movs	r2, r0
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	68ba      	ldr	r2, [r7, #8]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d302      	bcc.n	80021e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d11a      	bne.n	800221a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	2220      	movs	r2, #32
 80021ec:	4013      	ands	r3, r2
 80021ee:	2b20      	cmp	r3, #32
 80021f0:	d013      	beq.n	800221a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f6:	2220      	movs	r2, #32
 80021f8:	431a      	orrs	r2, r3
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2241      	movs	r2, #65	@ 0x41
 8002202:	2120      	movs	r1, #32
 8002204:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2242      	movs	r2, #66	@ 0x42
 800220a:	2100      	movs	r1, #0
 800220c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2240      	movs	r2, #64	@ 0x40
 8002212:	2100      	movs	r1, #0
 8002214:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e007      	b.n	800222a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	2220      	movs	r2, #32
 8002222:	4013      	ands	r3, r2
 8002224:	2b20      	cmp	r3, #32
 8002226:	d1c8      	bne.n	80021ba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002228:	2300      	movs	r3, #0
}
 800222a:	0018      	movs	r0, r3
 800222c:	46bd      	mov	sp, r7
 800222e:	b004      	add	sp, #16
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08a      	sub	sp, #40	@ 0x28
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002240:	2327      	movs	r3, #39	@ 0x27
 8002242:	18fb      	adds	r3, r7, r3
 8002244:	2200      	movs	r2, #0
 8002246:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002250:	2300      	movs	r3, #0
 8002252:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	2210      	movs	r2, #16
 800225c:	4013      	ands	r3, r2
 800225e:	d100      	bne.n	8002262 <I2C_IsErrorOccurred+0x2e>
 8002260:	e079      	b.n	8002356 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2210      	movs	r2, #16
 8002268:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800226a:	e057      	b.n	800231c <I2C_IsErrorOccurred+0xe8>
 800226c:	2227      	movs	r2, #39	@ 0x27
 800226e:	18bb      	adds	r3, r7, r2
 8002270:	18ba      	adds	r2, r7, r2
 8002272:	7812      	ldrb	r2, [r2, #0]
 8002274:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	3301      	adds	r3, #1
 800227a:	d04f      	beq.n	800231c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800227c:	f7fe ff7e 	bl	800117c <HAL_GetTick>
 8002280:	0002      	movs	r2, r0
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	68ba      	ldr	r2, [r7, #8]
 8002288:	429a      	cmp	r2, r3
 800228a:	d302      	bcc.n	8002292 <I2C_IsErrorOccurred+0x5e>
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d144      	bne.n	800231c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	2380      	movs	r3, #128	@ 0x80
 800229a:	01db      	lsls	r3, r3, #7
 800229c:	4013      	ands	r3, r2
 800229e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80022a0:	2013      	movs	r0, #19
 80022a2:	183b      	adds	r3, r7, r0
 80022a4:	68fa      	ldr	r2, [r7, #12]
 80022a6:	2142      	movs	r1, #66	@ 0x42
 80022a8:	5c52      	ldrb	r2, [r2, r1]
 80022aa:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	699a      	ldr	r2, [r3, #24]
 80022b2:	2380      	movs	r3, #128	@ 0x80
 80022b4:	021b      	lsls	r3, r3, #8
 80022b6:	401a      	ands	r2, r3
 80022b8:	2380      	movs	r3, #128	@ 0x80
 80022ba:	021b      	lsls	r3, r3, #8
 80022bc:	429a      	cmp	r2, r3
 80022be:	d126      	bne.n	800230e <I2C_IsErrorOccurred+0xda>
 80022c0:	697a      	ldr	r2, [r7, #20]
 80022c2:	2380      	movs	r3, #128	@ 0x80
 80022c4:	01db      	lsls	r3, r3, #7
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d021      	beq.n	800230e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80022ca:	183b      	adds	r3, r7, r0
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2b20      	cmp	r3, #32
 80022d0:	d01d      	beq.n	800230e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2180      	movs	r1, #128	@ 0x80
 80022de:	01c9      	lsls	r1, r1, #7
 80022e0:	430a      	orrs	r2, r1
 80022e2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80022e4:	f7fe ff4a 	bl	800117c <HAL_GetTick>
 80022e8:	0003      	movs	r3, r0
 80022ea:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022ec:	e00f      	b.n	800230e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80022ee:	f7fe ff45 	bl	800117c <HAL_GetTick>
 80022f2:	0002      	movs	r2, r0
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b19      	cmp	r3, #25
 80022fa:	d908      	bls.n	800230e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80022fc:	6a3b      	ldr	r3, [r7, #32]
 80022fe:	2220      	movs	r2, #32
 8002300:	4313      	orrs	r3, r2
 8002302:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002304:	2327      	movs	r3, #39	@ 0x27
 8002306:	18fb      	adds	r3, r7, r3
 8002308:	2201      	movs	r2, #1
 800230a:	701a      	strb	r2, [r3, #0]

              break;
 800230c:	e006      	b.n	800231c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	2220      	movs	r2, #32
 8002316:	4013      	ands	r3, r2
 8002318:	2b20      	cmp	r3, #32
 800231a:	d1e8      	bne.n	80022ee <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	2220      	movs	r2, #32
 8002324:	4013      	ands	r3, r2
 8002326:	2b20      	cmp	r3, #32
 8002328:	d004      	beq.n	8002334 <I2C_IsErrorOccurred+0x100>
 800232a:	2327      	movs	r3, #39	@ 0x27
 800232c:	18fb      	adds	r3, r7, r3
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d09b      	beq.n	800226c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002334:	2327      	movs	r3, #39	@ 0x27
 8002336:	18fb      	adds	r3, r7, r3
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d103      	bne.n	8002346 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2220      	movs	r2, #32
 8002344:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002346:	6a3b      	ldr	r3, [r7, #32]
 8002348:	2204      	movs	r2, #4
 800234a:	4313      	orrs	r3, r2
 800234c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800234e:	2327      	movs	r3, #39	@ 0x27
 8002350:	18fb      	adds	r3, r7, r3
 8002352:	2201      	movs	r2, #1
 8002354:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	2380      	movs	r3, #128	@ 0x80
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	4013      	ands	r3, r2
 8002366:	d00c      	beq.n	8002382 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002368:	6a3b      	ldr	r3, [r7, #32]
 800236a:	2201      	movs	r2, #1
 800236c:	4313      	orrs	r3, r2
 800236e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2280      	movs	r2, #128	@ 0x80
 8002376:	0052      	lsls	r2, r2, #1
 8002378:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800237a:	2327      	movs	r3, #39	@ 0x27
 800237c:	18fb      	adds	r3, r7, r3
 800237e:	2201      	movs	r2, #1
 8002380:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	2380      	movs	r3, #128	@ 0x80
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	4013      	ands	r3, r2
 800238a:	d00c      	beq.n	80023a6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800238c:	6a3b      	ldr	r3, [r7, #32]
 800238e:	2208      	movs	r2, #8
 8002390:	4313      	orrs	r3, r2
 8002392:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2280      	movs	r2, #128	@ 0x80
 800239a:	00d2      	lsls	r2, r2, #3
 800239c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800239e:	2327      	movs	r3, #39	@ 0x27
 80023a0:	18fb      	adds	r3, r7, r3
 80023a2:	2201      	movs	r2, #1
 80023a4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	2380      	movs	r3, #128	@ 0x80
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4013      	ands	r3, r2
 80023ae:	d00c      	beq.n	80023ca <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80023b0:	6a3b      	ldr	r3, [r7, #32]
 80023b2:	2202      	movs	r2, #2
 80023b4:	4313      	orrs	r3, r2
 80023b6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2280      	movs	r2, #128	@ 0x80
 80023be:	0092      	lsls	r2, r2, #2
 80023c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80023c2:	2327      	movs	r3, #39	@ 0x27
 80023c4:	18fb      	adds	r3, r7, r3
 80023c6:	2201      	movs	r2, #1
 80023c8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80023ca:	2327      	movs	r3, #39	@ 0x27
 80023cc:	18fb      	adds	r3, r7, r3
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d01d      	beq.n	8002410 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	0018      	movs	r0, r3
 80023d8:	f7ff fe28 	bl	800202c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	685a      	ldr	r2, [r3, #4]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	490e      	ldr	r1, [pc, #56]	@ (8002420 <I2C_IsErrorOccurred+0x1ec>)
 80023e8:	400a      	ands	r2, r1
 80023ea:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023f0:	6a3b      	ldr	r3, [r7, #32]
 80023f2:	431a      	orrs	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2241      	movs	r2, #65	@ 0x41
 80023fc:	2120      	movs	r1, #32
 80023fe:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2242      	movs	r2, #66	@ 0x42
 8002404:	2100      	movs	r1, #0
 8002406:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2240      	movs	r2, #64	@ 0x40
 800240c:	2100      	movs	r1, #0
 800240e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002410:	2327      	movs	r3, #39	@ 0x27
 8002412:	18fb      	adds	r3, r7, r3
 8002414:	781b      	ldrb	r3, [r3, #0]
}
 8002416:	0018      	movs	r0, r3
 8002418:	46bd      	mov	sp, r7
 800241a:	b00a      	add	sp, #40	@ 0x28
 800241c:	bd80      	pop	{r7, pc}
 800241e:	46c0      	nop			@ (mov r8, r8)
 8002420:	fe00e800 	.word	0xfe00e800

08002424 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002424:	b590      	push	{r4, r7, lr}
 8002426:	b087      	sub	sp, #28
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	0008      	movs	r0, r1
 800242e:	0011      	movs	r1, r2
 8002430:	607b      	str	r3, [r7, #4]
 8002432:	240a      	movs	r4, #10
 8002434:	193b      	adds	r3, r7, r4
 8002436:	1c02      	adds	r2, r0, #0
 8002438:	801a      	strh	r2, [r3, #0]
 800243a:	2009      	movs	r0, #9
 800243c:	183b      	adds	r3, r7, r0
 800243e:	1c0a      	adds	r2, r1, #0
 8002440:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002442:	193b      	adds	r3, r7, r4
 8002444:	881b      	ldrh	r3, [r3, #0]
 8002446:	059b      	lsls	r3, r3, #22
 8002448:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800244a:	183b      	adds	r3, r7, r0
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	0419      	lsls	r1, r3, #16
 8002450:	23ff      	movs	r3, #255	@ 0xff
 8002452:	041b      	lsls	r3, r3, #16
 8002454:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002456:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800245c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800245e:	4313      	orrs	r3, r2
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	085b      	lsrs	r3, r3, #1
 8002464:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800246e:	0d51      	lsrs	r1, r2, #21
 8002470:	2280      	movs	r2, #128	@ 0x80
 8002472:	00d2      	lsls	r2, r2, #3
 8002474:	400a      	ands	r2, r1
 8002476:	4907      	ldr	r1, [pc, #28]	@ (8002494 <I2C_TransferConfig+0x70>)
 8002478:	430a      	orrs	r2, r1
 800247a:	43d2      	mvns	r2, r2
 800247c:	401a      	ands	r2, r3
 800247e:	0011      	movs	r1, r2
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	697a      	ldr	r2, [r7, #20]
 8002486:	430a      	orrs	r2, r1
 8002488:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800248a:	46c0      	nop			@ (mov r8, r8)
 800248c:	46bd      	mov	sp, r7
 800248e:	b007      	add	sp, #28
 8002490:	bd90      	pop	{r4, r7, pc}
 8002492:	46c0      	nop			@ (mov r8, r8)
 8002494:	03ff63ff 	.word	0x03ff63ff

08002498 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2241      	movs	r2, #65	@ 0x41
 80024a6:	5c9b      	ldrb	r3, [r3, r2]
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b20      	cmp	r3, #32
 80024ac:	d138      	bne.n	8002520 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2240      	movs	r2, #64	@ 0x40
 80024b2:	5c9b      	ldrb	r3, [r3, r2]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d101      	bne.n	80024bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80024b8:	2302      	movs	r3, #2
 80024ba:	e032      	b.n	8002522 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2240      	movs	r2, #64	@ 0x40
 80024c0:	2101      	movs	r1, #1
 80024c2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2241      	movs	r2, #65	@ 0x41
 80024c8:	2124      	movs	r1, #36	@ 0x24
 80024ca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2101      	movs	r1, #1
 80024d8:	438a      	bics	r2, r1
 80024da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4911      	ldr	r1, [pc, #68]	@ (800252c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80024e8:	400a      	ands	r2, r1
 80024ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6819      	ldr	r1, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	430a      	orrs	r2, r1
 80024fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2101      	movs	r1, #1
 8002508:	430a      	orrs	r2, r1
 800250a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2241      	movs	r2, #65	@ 0x41
 8002510:	2120      	movs	r1, #32
 8002512:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2240      	movs	r2, #64	@ 0x40
 8002518:	2100      	movs	r1, #0
 800251a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800251c:	2300      	movs	r3, #0
 800251e:	e000      	b.n	8002522 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002520:	2302      	movs	r3, #2
  }
}
 8002522:	0018      	movs	r0, r3
 8002524:	46bd      	mov	sp, r7
 8002526:	b002      	add	sp, #8
 8002528:	bd80      	pop	{r7, pc}
 800252a:	46c0      	nop			@ (mov r8, r8)
 800252c:	ffffefff 	.word	0xffffefff

08002530 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2241      	movs	r2, #65	@ 0x41
 800253e:	5c9b      	ldrb	r3, [r3, r2]
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b20      	cmp	r3, #32
 8002544:	d139      	bne.n	80025ba <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2240      	movs	r2, #64	@ 0x40
 800254a:	5c9b      	ldrb	r3, [r3, r2]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d101      	bne.n	8002554 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002550:	2302      	movs	r3, #2
 8002552:	e033      	b.n	80025bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2240      	movs	r2, #64	@ 0x40
 8002558:	2101      	movs	r1, #1
 800255a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2241      	movs	r2, #65	@ 0x41
 8002560:	2124      	movs	r1, #36	@ 0x24
 8002562:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2101      	movs	r1, #1
 8002570:	438a      	bics	r2, r1
 8002572:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	4a11      	ldr	r2, [pc, #68]	@ (80025c4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002580:	4013      	ands	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	021b      	lsls	r3, r3, #8
 8002588:	68fa      	ldr	r2, [r7, #12]
 800258a:	4313      	orrs	r3, r2
 800258c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2101      	movs	r1, #1
 80025a2:	430a      	orrs	r2, r1
 80025a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2241      	movs	r2, #65	@ 0x41
 80025aa:	2120      	movs	r1, #32
 80025ac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2240      	movs	r2, #64	@ 0x40
 80025b2:	2100      	movs	r1, #0
 80025b4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80025b6:	2300      	movs	r3, #0
 80025b8:	e000      	b.n	80025bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80025ba:	2302      	movs	r3, #2
  }
}
 80025bc:	0018      	movs	r0, r3
 80025be:	46bd      	mov	sp, r7
 80025c0:	b004      	add	sp, #16
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	fffff0ff 	.word	0xfffff0ff

080025c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80025d0:	4b19      	ldr	r3, [pc, #100]	@ (8002638 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a19      	ldr	r2, [pc, #100]	@ (800263c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80025d6:	4013      	ands	r3, r2
 80025d8:	0019      	movs	r1, r3
 80025da:	4b17      	ldr	r3, [pc, #92]	@ (8002638 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	430a      	orrs	r2, r1
 80025e0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	2380      	movs	r3, #128	@ 0x80
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d11f      	bne.n	800262c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80025ec:	4b14      	ldr	r3, [pc, #80]	@ (8002640 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	0013      	movs	r3, r2
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	189b      	adds	r3, r3, r2
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	4912      	ldr	r1, [pc, #72]	@ (8002644 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80025fa:	0018      	movs	r0, r3
 80025fc:	f7fd fd8c 	bl	8000118 <__udivsi3>
 8002600:	0003      	movs	r3, r0
 8002602:	3301      	adds	r3, #1
 8002604:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002606:	e008      	b.n	800261a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d003      	beq.n	8002616 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	3b01      	subs	r3, #1
 8002612:	60fb      	str	r3, [r7, #12]
 8002614:	e001      	b.n	800261a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e009      	b.n	800262e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800261a:	4b07      	ldr	r3, [pc, #28]	@ (8002638 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800261c:	695a      	ldr	r2, [r3, #20]
 800261e:	2380      	movs	r3, #128	@ 0x80
 8002620:	00db      	lsls	r3, r3, #3
 8002622:	401a      	ands	r2, r3
 8002624:	2380      	movs	r3, #128	@ 0x80
 8002626:	00db      	lsls	r3, r3, #3
 8002628:	429a      	cmp	r2, r3
 800262a:	d0ed      	beq.n	8002608 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	0018      	movs	r0, r3
 8002630:	46bd      	mov	sp, r7
 8002632:	b004      	add	sp, #16
 8002634:	bd80      	pop	{r7, pc}
 8002636:	46c0      	nop			@ (mov r8, r8)
 8002638:	40007000 	.word	0x40007000
 800263c:	fffff9ff 	.word	0xfffff9ff
 8002640:	20000000 	.word	0x20000000
 8002644:	000f4240 	.word	0x000f4240

08002648 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b088      	sub	sp, #32
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e2fe      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2201      	movs	r2, #1
 8002660:	4013      	ands	r3, r2
 8002662:	d100      	bne.n	8002666 <HAL_RCC_OscConfig+0x1e>
 8002664:	e07c      	b.n	8002760 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002666:	4bc3      	ldr	r3, [pc, #780]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	2238      	movs	r2, #56	@ 0x38
 800266c:	4013      	ands	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002670:	4bc0      	ldr	r3, [pc, #768]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	2203      	movs	r2, #3
 8002676:	4013      	ands	r3, r2
 8002678:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	2b10      	cmp	r3, #16
 800267e:	d102      	bne.n	8002686 <HAL_RCC_OscConfig+0x3e>
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	2b03      	cmp	r3, #3
 8002684:	d002      	beq.n	800268c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	2b08      	cmp	r3, #8
 800268a:	d10b      	bne.n	80026a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800268c:	4bb9      	ldr	r3, [pc, #740]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	2380      	movs	r3, #128	@ 0x80
 8002692:	029b      	lsls	r3, r3, #10
 8002694:	4013      	ands	r3, r2
 8002696:	d062      	beq.n	800275e <HAL_RCC_OscConfig+0x116>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d15e      	bne.n	800275e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e2d9      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	2380      	movs	r3, #128	@ 0x80
 80026aa:	025b      	lsls	r3, r3, #9
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d107      	bne.n	80026c0 <HAL_RCC_OscConfig+0x78>
 80026b0:	4bb0      	ldr	r3, [pc, #704]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	4baf      	ldr	r3, [pc, #700]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80026b6:	2180      	movs	r1, #128	@ 0x80
 80026b8:	0249      	lsls	r1, r1, #9
 80026ba:	430a      	orrs	r2, r1
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	e020      	b.n	8002702 <HAL_RCC_OscConfig+0xba>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	23a0      	movs	r3, #160	@ 0xa0
 80026c6:	02db      	lsls	r3, r3, #11
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d10e      	bne.n	80026ea <HAL_RCC_OscConfig+0xa2>
 80026cc:	4ba9      	ldr	r3, [pc, #676]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	4ba8      	ldr	r3, [pc, #672]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80026d2:	2180      	movs	r1, #128	@ 0x80
 80026d4:	02c9      	lsls	r1, r1, #11
 80026d6:	430a      	orrs	r2, r1
 80026d8:	601a      	str	r2, [r3, #0]
 80026da:	4ba6      	ldr	r3, [pc, #664]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	4ba5      	ldr	r3, [pc, #660]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80026e0:	2180      	movs	r1, #128	@ 0x80
 80026e2:	0249      	lsls	r1, r1, #9
 80026e4:	430a      	orrs	r2, r1
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	e00b      	b.n	8002702 <HAL_RCC_OscConfig+0xba>
 80026ea:	4ba2      	ldr	r3, [pc, #648]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	4ba1      	ldr	r3, [pc, #644]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80026f0:	49a1      	ldr	r1, [pc, #644]	@ (8002978 <HAL_RCC_OscConfig+0x330>)
 80026f2:	400a      	ands	r2, r1
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	4b9f      	ldr	r3, [pc, #636]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	4b9e      	ldr	r3, [pc, #632]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80026fc:	499f      	ldr	r1, [pc, #636]	@ (800297c <HAL_RCC_OscConfig+0x334>)
 80026fe:	400a      	ands	r2, r1
 8002700:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d014      	beq.n	8002734 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800270a:	f7fe fd37 	bl	800117c <HAL_GetTick>
 800270e:	0003      	movs	r3, r0
 8002710:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002714:	f7fe fd32 	bl	800117c <HAL_GetTick>
 8002718:	0002      	movs	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b64      	cmp	r3, #100	@ 0x64
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e298      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002726:	4b93      	ldr	r3, [pc, #588]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	2380      	movs	r3, #128	@ 0x80
 800272c:	029b      	lsls	r3, r3, #10
 800272e:	4013      	ands	r3, r2
 8002730:	d0f0      	beq.n	8002714 <HAL_RCC_OscConfig+0xcc>
 8002732:	e015      	b.n	8002760 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002734:	f7fe fd22 	bl	800117c <HAL_GetTick>
 8002738:	0003      	movs	r3, r0
 800273a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800273c:	e008      	b.n	8002750 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800273e:	f7fe fd1d 	bl	800117c <HAL_GetTick>
 8002742:	0002      	movs	r2, r0
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	2b64      	cmp	r3, #100	@ 0x64
 800274a:	d901      	bls.n	8002750 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e283      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002750:	4b88      	ldr	r3, [pc, #544]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	2380      	movs	r3, #128	@ 0x80
 8002756:	029b      	lsls	r3, r3, #10
 8002758:	4013      	ands	r3, r2
 800275a:	d1f0      	bne.n	800273e <HAL_RCC_OscConfig+0xf6>
 800275c:	e000      	b.n	8002760 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800275e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2202      	movs	r2, #2
 8002766:	4013      	ands	r3, r2
 8002768:	d100      	bne.n	800276c <HAL_RCC_OscConfig+0x124>
 800276a:	e099      	b.n	80028a0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800276c:	4b81      	ldr	r3, [pc, #516]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	2238      	movs	r2, #56	@ 0x38
 8002772:	4013      	ands	r3, r2
 8002774:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002776:	4b7f      	ldr	r3, [pc, #508]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	2203      	movs	r2, #3
 800277c:	4013      	ands	r3, r2
 800277e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	2b10      	cmp	r3, #16
 8002784:	d102      	bne.n	800278c <HAL_RCC_OscConfig+0x144>
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	2b02      	cmp	r3, #2
 800278a:	d002      	beq.n	8002792 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d135      	bne.n	80027fe <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002792:	4b78      	ldr	r3, [pc, #480]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	2380      	movs	r3, #128	@ 0x80
 8002798:	00db      	lsls	r3, r3, #3
 800279a:	4013      	ands	r3, r2
 800279c:	d005      	beq.n	80027aa <HAL_RCC_OscConfig+0x162>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e256      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027aa:	4b72      	ldr	r3, [pc, #456]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	4a74      	ldr	r2, [pc, #464]	@ (8002980 <HAL_RCC_OscConfig+0x338>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	0019      	movs	r1, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	695b      	ldr	r3, [r3, #20]
 80027b8:	021a      	lsls	r2, r3, #8
 80027ba:	4b6e      	ldr	r3, [pc, #440]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80027bc:	430a      	orrs	r2, r1
 80027be:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d112      	bne.n	80027ec <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80027c6:	4b6b      	ldr	r3, [pc, #428]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a6e      	ldr	r2, [pc, #440]	@ (8002984 <HAL_RCC_OscConfig+0x33c>)
 80027cc:	4013      	ands	r3, r2
 80027ce:	0019      	movs	r1, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	691a      	ldr	r2, [r3, #16]
 80027d4:	4b67      	ldr	r3, [pc, #412]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80027d6:	430a      	orrs	r2, r1
 80027d8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80027da:	4b66      	ldr	r3, [pc, #408]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	0adb      	lsrs	r3, r3, #11
 80027e0:	2207      	movs	r2, #7
 80027e2:	4013      	ands	r3, r2
 80027e4:	4a68      	ldr	r2, [pc, #416]	@ (8002988 <HAL_RCC_OscConfig+0x340>)
 80027e6:	40da      	lsrs	r2, r3
 80027e8:	4b68      	ldr	r3, [pc, #416]	@ (800298c <HAL_RCC_OscConfig+0x344>)
 80027ea:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80027ec:	4b68      	ldr	r3, [pc, #416]	@ (8002990 <HAL_RCC_OscConfig+0x348>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	0018      	movs	r0, r3
 80027f2:	f7fe fc67 	bl	80010c4 <HAL_InitTick>
 80027f6:	1e03      	subs	r3, r0, #0
 80027f8:	d051      	beq.n	800289e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e22c      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d030      	beq.n	8002868 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002806:	4b5b      	ldr	r3, [pc, #364]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a5e      	ldr	r2, [pc, #376]	@ (8002984 <HAL_RCC_OscConfig+0x33c>)
 800280c:	4013      	ands	r3, r2
 800280e:	0019      	movs	r1, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	691a      	ldr	r2, [r3, #16]
 8002814:	4b57      	ldr	r3, [pc, #348]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002816:	430a      	orrs	r2, r1
 8002818:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800281a:	4b56      	ldr	r3, [pc, #344]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	4b55      	ldr	r3, [pc, #340]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002820:	2180      	movs	r1, #128	@ 0x80
 8002822:	0049      	lsls	r1, r1, #1
 8002824:	430a      	orrs	r2, r1
 8002826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002828:	f7fe fca8 	bl	800117c <HAL_GetTick>
 800282c:	0003      	movs	r3, r0
 800282e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002830:	e008      	b.n	8002844 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002832:	f7fe fca3 	bl	800117c <HAL_GetTick>
 8002836:	0002      	movs	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e209      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002844:	4b4b      	ldr	r3, [pc, #300]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	2380      	movs	r3, #128	@ 0x80
 800284a:	00db      	lsls	r3, r3, #3
 800284c:	4013      	ands	r3, r2
 800284e:	d0f0      	beq.n	8002832 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002850:	4b48      	ldr	r3, [pc, #288]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	4a4a      	ldr	r2, [pc, #296]	@ (8002980 <HAL_RCC_OscConfig+0x338>)
 8002856:	4013      	ands	r3, r2
 8002858:	0019      	movs	r1, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	021a      	lsls	r2, r3, #8
 8002860:	4b44      	ldr	r3, [pc, #272]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002862:	430a      	orrs	r2, r1
 8002864:	605a      	str	r2, [r3, #4]
 8002866:	e01b      	b.n	80028a0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002868:	4b42      	ldr	r3, [pc, #264]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	4b41      	ldr	r3, [pc, #260]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 800286e:	4949      	ldr	r1, [pc, #292]	@ (8002994 <HAL_RCC_OscConfig+0x34c>)
 8002870:	400a      	ands	r2, r1
 8002872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002874:	f7fe fc82 	bl	800117c <HAL_GetTick>
 8002878:	0003      	movs	r3, r0
 800287a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800287c:	e008      	b.n	8002890 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800287e:	f7fe fc7d 	bl	800117c <HAL_GetTick>
 8002882:	0002      	movs	r2, r0
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e1e3      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002890:	4b38      	ldr	r3, [pc, #224]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	2380      	movs	r3, #128	@ 0x80
 8002896:	00db      	lsls	r3, r3, #3
 8002898:	4013      	ands	r3, r2
 800289a:	d1f0      	bne.n	800287e <HAL_RCC_OscConfig+0x236>
 800289c:	e000      	b.n	80028a0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800289e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2208      	movs	r2, #8
 80028a6:	4013      	ands	r3, r2
 80028a8:	d047      	beq.n	800293a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80028aa:	4b32      	ldr	r3, [pc, #200]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	2238      	movs	r2, #56	@ 0x38
 80028b0:	4013      	ands	r3, r2
 80028b2:	2b18      	cmp	r3, #24
 80028b4:	d10a      	bne.n	80028cc <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80028b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80028b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ba:	2202      	movs	r2, #2
 80028bc:	4013      	ands	r3, r2
 80028be:	d03c      	beq.n	800293a <HAL_RCC_OscConfig+0x2f2>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d138      	bne.n	800293a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e1c5      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d019      	beq.n	8002908 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80028d4:	4b27      	ldr	r3, [pc, #156]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80028d6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028d8:	4b26      	ldr	r3, [pc, #152]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80028da:	2101      	movs	r1, #1
 80028dc:	430a      	orrs	r2, r1
 80028de:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e0:	f7fe fc4c 	bl	800117c <HAL_GetTick>
 80028e4:	0003      	movs	r3, r0
 80028e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028e8:	e008      	b.n	80028fc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028ea:	f7fe fc47 	bl	800117c <HAL_GetTick>
 80028ee:	0002      	movs	r2, r0
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d901      	bls.n	80028fc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e1ad      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 80028fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002900:	2202      	movs	r2, #2
 8002902:	4013      	ands	r3, r2
 8002904:	d0f1      	beq.n	80028ea <HAL_RCC_OscConfig+0x2a2>
 8002906:	e018      	b.n	800293a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002908:	4b1a      	ldr	r3, [pc, #104]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 800290a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800290c:	4b19      	ldr	r3, [pc, #100]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 800290e:	2101      	movs	r1, #1
 8002910:	438a      	bics	r2, r1
 8002912:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002914:	f7fe fc32 	bl	800117c <HAL_GetTick>
 8002918:	0003      	movs	r3, r0
 800291a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800291e:	f7fe fc2d 	bl	800117c <HAL_GetTick>
 8002922:	0002      	movs	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e193      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002930:	4b10      	ldr	r3, [pc, #64]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002932:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002934:	2202      	movs	r2, #2
 8002936:	4013      	ands	r3, r2
 8002938:	d1f1      	bne.n	800291e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2204      	movs	r2, #4
 8002940:	4013      	ands	r3, r2
 8002942:	d100      	bne.n	8002946 <HAL_RCC_OscConfig+0x2fe>
 8002944:	e0c6      	b.n	8002ad4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002946:	231f      	movs	r3, #31
 8002948:	18fb      	adds	r3, r7, r3
 800294a:	2200      	movs	r2, #0
 800294c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800294e:	4b09      	ldr	r3, [pc, #36]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	2238      	movs	r2, #56	@ 0x38
 8002954:	4013      	ands	r3, r2
 8002956:	2b20      	cmp	r3, #32
 8002958:	d11e      	bne.n	8002998 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800295a:	4b06      	ldr	r3, [pc, #24]	@ (8002974 <HAL_RCC_OscConfig+0x32c>)
 800295c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800295e:	2202      	movs	r2, #2
 8002960:	4013      	ands	r3, r2
 8002962:	d100      	bne.n	8002966 <HAL_RCC_OscConfig+0x31e>
 8002964:	e0b6      	b.n	8002ad4 <HAL_RCC_OscConfig+0x48c>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d000      	beq.n	8002970 <HAL_RCC_OscConfig+0x328>
 800296e:	e0b1      	b.n	8002ad4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e171      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
 8002974:	40021000 	.word	0x40021000
 8002978:	fffeffff 	.word	0xfffeffff
 800297c:	fffbffff 	.word	0xfffbffff
 8002980:	ffff80ff 	.word	0xffff80ff
 8002984:	ffffc7ff 	.word	0xffffc7ff
 8002988:	00f42400 	.word	0x00f42400
 800298c:	20000000 	.word	0x20000000
 8002990:	20000008 	.word	0x20000008
 8002994:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002998:	4bb1      	ldr	r3, [pc, #708]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 800299a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800299c:	2380      	movs	r3, #128	@ 0x80
 800299e:	055b      	lsls	r3, r3, #21
 80029a0:	4013      	ands	r3, r2
 80029a2:	d101      	bne.n	80029a8 <HAL_RCC_OscConfig+0x360>
 80029a4:	2301      	movs	r3, #1
 80029a6:	e000      	b.n	80029aa <HAL_RCC_OscConfig+0x362>
 80029a8:	2300      	movs	r3, #0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d011      	beq.n	80029d2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80029ae:	4bac      	ldr	r3, [pc, #688]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 80029b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80029b2:	4bab      	ldr	r3, [pc, #684]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 80029b4:	2180      	movs	r1, #128	@ 0x80
 80029b6:	0549      	lsls	r1, r1, #21
 80029b8:	430a      	orrs	r2, r1
 80029ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80029bc:	4ba8      	ldr	r3, [pc, #672]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 80029be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80029c0:	2380      	movs	r3, #128	@ 0x80
 80029c2:	055b      	lsls	r3, r3, #21
 80029c4:	4013      	ands	r3, r2
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80029ca:	231f      	movs	r3, #31
 80029cc:	18fb      	adds	r3, r7, r3
 80029ce:	2201      	movs	r2, #1
 80029d0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029d2:	4ba4      	ldr	r3, [pc, #656]	@ (8002c64 <HAL_RCC_OscConfig+0x61c>)
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	2380      	movs	r3, #128	@ 0x80
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	4013      	ands	r3, r2
 80029dc:	d11a      	bne.n	8002a14 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029de:	4ba1      	ldr	r3, [pc, #644]	@ (8002c64 <HAL_RCC_OscConfig+0x61c>)
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	4ba0      	ldr	r3, [pc, #640]	@ (8002c64 <HAL_RCC_OscConfig+0x61c>)
 80029e4:	2180      	movs	r1, #128	@ 0x80
 80029e6:	0049      	lsls	r1, r1, #1
 80029e8:	430a      	orrs	r2, r1
 80029ea:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80029ec:	f7fe fbc6 	bl	800117c <HAL_GetTick>
 80029f0:	0003      	movs	r3, r0
 80029f2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029f4:	e008      	b.n	8002a08 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029f6:	f7fe fbc1 	bl	800117c <HAL_GetTick>
 80029fa:	0002      	movs	r2, r0
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d901      	bls.n	8002a08 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002a04:	2303      	movs	r3, #3
 8002a06:	e127      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a08:	4b96      	ldr	r3, [pc, #600]	@ (8002c64 <HAL_RCC_OscConfig+0x61c>)
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	2380      	movs	r3, #128	@ 0x80
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	4013      	ands	r3, r2
 8002a12:	d0f0      	beq.n	80029f6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d106      	bne.n	8002a2a <HAL_RCC_OscConfig+0x3e2>
 8002a1c:	4b90      	ldr	r3, [pc, #576]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002a1e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a20:	4b8f      	ldr	r3, [pc, #572]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002a22:	2101      	movs	r1, #1
 8002a24:	430a      	orrs	r2, r1
 8002a26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a28:	e01c      	b.n	8002a64 <HAL_RCC_OscConfig+0x41c>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	2b05      	cmp	r3, #5
 8002a30:	d10c      	bne.n	8002a4c <HAL_RCC_OscConfig+0x404>
 8002a32:	4b8b      	ldr	r3, [pc, #556]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002a34:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a36:	4b8a      	ldr	r3, [pc, #552]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002a38:	2104      	movs	r1, #4
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a3e:	4b88      	ldr	r3, [pc, #544]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002a40:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a42:	4b87      	ldr	r3, [pc, #540]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002a44:	2101      	movs	r1, #1
 8002a46:	430a      	orrs	r2, r1
 8002a48:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a4a:	e00b      	b.n	8002a64 <HAL_RCC_OscConfig+0x41c>
 8002a4c:	4b84      	ldr	r3, [pc, #528]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002a4e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a50:	4b83      	ldr	r3, [pc, #524]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002a52:	2101      	movs	r1, #1
 8002a54:	438a      	bics	r2, r1
 8002a56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a58:	4b81      	ldr	r3, [pc, #516]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002a5a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a5c:	4b80      	ldr	r3, [pc, #512]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002a5e:	2104      	movs	r1, #4
 8002a60:	438a      	bics	r2, r1
 8002a62:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d014      	beq.n	8002a96 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a6c:	f7fe fb86 	bl	800117c <HAL_GetTick>
 8002a70:	0003      	movs	r3, r0
 8002a72:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a74:	e009      	b.n	8002a8a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a76:	f7fe fb81 	bl	800117c <HAL_GetTick>
 8002a7a:	0002      	movs	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	4a79      	ldr	r2, [pc, #484]	@ (8002c68 <HAL_RCC_OscConfig+0x620>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e0e6      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a8a:	4b75      	ldr	r3, [pc, #468]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a8e:	2202      	movs	r2, #2
 8002a90:	4013      	ands	r3, r2
 8002a92:	d0f0      	beq.n	8002a76 <HAL_RCC_OscConfig+0x42e>
 8002a94:	e013      	b.n	8002abe <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a96:	f7fe fb71 	bl	800117c <HAL_GetTick>
 8002a9a:	0003      	movs	r3, r0
 8002a9c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a9e:	e009      	b.n	8002ab4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aa0:	f7fe fb6c 	bl	800117c <HAL_GetTick>
 8002aa4:	0002      	movs	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	4a6f      	ldr	r2, [pc, #444]	@ (8002c68 <HAL_RCC_OscConfig+0x620>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e0d1      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ab4:	4b6a      	ldr	r3, [pc, #424]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab8:	2202      	movs	r2, #2
 8002aba:	4013      	ands	r3, r2
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002abe:	231f      	movs	r3, #31
 8002ac0:	18fb      	adds	r3, r7, r3
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d105      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002ac8:	4b65      	ldr	r3, [pc, #404]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002aca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002acc:	4b64      	ldr	r3, [pc, #400]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002ace:	4967      	ldr	r1, [pc, #412]	@ (8002c6c <HAL_RCC_OscConfig+0x624>)
 8002ad0:	400a      	ands	r2, r1
 8002ad2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	69db      	ldr	r3, [r3, #28]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d100      	bne.n	8002ade <HAL_RCC_OscConfig+0x496>
 8002adc:	e0bb      	b.n	8002c56 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ade:	4b60      	ldr	r3, [pc, #384]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	2238      	movs	r2, #56	@ 0x38
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	2b10      	cmp	r3, #16
 8002ae8:	d100      	bne.n	8002aec <HAL_RCC_OscConfig+0x4a4>
 8002aea:	e07b      	b.n	8002be4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d156      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002af4:	4b5a      	ldr	r3, [pc, #360]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	4b59      	ldr	r3, [pc, #356]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002afa:	495d      	ldr	r1, [pc, #372]	@ (8002c70 <HAL_RCC_OscConfig+0x628>)
 8002afc:	400a      	ands	r2, r1
 8002afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b00:	f7fe fb3c 	bl	800117c <HAL_GetTick>
 8002b04:	0003      	movs	r3, r0
 8002b06:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b08:	e008      	b.n	8002b1c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b0a:	f7fe fb37 	bl	800117c <HAL_GetTick>
 8002b0e:	0002      	movs	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e09d      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b1c:	4b50      	ldr	r3, [pc, #320]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	2380      	movs	r3, #128	@ 0x80
 8002b22:	049b      	lsls	r3, r3, #18
 8002b24:	4013      	ands	r3, r2
 8002b26:	d1f0      	bne.n	8002b0a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b28:	4b4d      	ldr	r3, [pc, #308]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	4a51      	ldr	r2, [pc, #324]	@ (8002c74 <HAL_RCC_OscConfig+0x62c>)
 8002b2e:	4013      	ands	r3, r2
 8002b30:	0019      	movs	r1, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a1a      	ldr	r2, [r3, #32]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b40:	021b      	lsls	r3, r3, #8
 8002b42:	431a      	orrs	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b48:	431a      	orrs	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b54:	431a      	orrs	r2, r3
 8002b56:	4b42      	ldr	r3, [pc, #264]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b5c:	4b40      	ldr	r3, [pc, #256]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	4b3f      	ldr	r3, [pc, #252]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002b62:	2180      	movs	r1, #128	@ 0x80
 8002b64:	0449      	lsls	r1, r1, #17
 8002b66:	430a      	orrs	r2, r1
 8002b68:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002b6a:	4b3d      	ldr	r3, [pc, #244]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002b6c:	68da      	ldr	r2, [r3, #12]
 8002b6e:	4b3c      	ldr	r3, [pc, #240]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002b70:	2180      	movs	r1, #128	@ 0x80
 8002b72:	0549      	lsls	r1, r1, #21
 8002b74:	430a      	orrs	r2, r1
 8002b76:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b78:	f7fe fb00 	bl	800117c <HAL_GetTick>
 8002b7c:	0003      	movs	r3, r0
 8002b7e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b80:	e008      	b.n	8002b94 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b82:	f7fe fafb 	bl	800117c <HAL_GetTick>
 8002b86:	0002      	movs	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e061      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b94:	4b32      	ldr	r3, [pc, #200]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	2380      	movs	r3, #128	@ 0x80
 8002b9a:	049b      	lsls	r3, r3, #18
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	d0f0      	beq.n	8002b82 <HAL_RCC_OscConfig+0x53a>
 8002ba0:	e059      	b.n	8002c56 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ba2:	4b2f      	ldr	r3, [pc, #188]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	4b2e      	ldr	r3, [pc, #184]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002ba8:	4931      	ldr	r1, [pc, #196]	@ (8002c70 <HAL_RCC_OscConfig+0x628>)
 8002baa:	400a      	ands	r2, r1
 8002bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bae:	f7fe fae5 	bl	800117c <HAL_GetTick>
 8002bb2:	0003      	movs	r3, r0
 8002bb4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bb8:	f7fe fae0 	bl	800117c <HAL_GetTick>
 8002bbc:	0002      	movs	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e046      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bca:	4b25      	ldr	r3, [pc, #148]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	2380      	movs	r3, #128	@ 0x80
 8002bd0:	049b      	lsls	r3, r3, #18
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d1f0      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002bd6:	4b22      	ldr	r3, [pc, #136]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002bd8:	68da      	ldr	r2, [r3, #12]
 8002bda:	4b21      	ldr	r3, [pc, #132]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002bdc:	4926      	ldr	r1, [pc, #152]	@ (8002c78 <HAL_RCC_OscConfig+0x630>)
 8002bde:	400a      	ands	r2, r1
 8002be0:	60da      	str	r2, [r3, #12]
 8002be2:	e038      	b.n	8002c56 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d101      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e033      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c60 <HAL_RCC_OscConfig+0x618>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	2203      	movs	r2, #3
 8002bfa:	401a      	ands	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d126      	bne.n	8002c52 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	2270      	movs	r2, #112	@ 0x70
 8002c08:	401a      	ands	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d11f      	bne.n	8002c52 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	23fe      	movs	r3, #254	@ 0xfe
 8002c16:	01db      	lsls	r3, r3, #7
 8002c18:	401a      	ands	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c1e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d116      	bne.n	8002c52 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002c24:	697a      	ldr	r2, [r7, #20]
 8002c26:	23f8      	movs	r3, #248	@ 0xf8
 8002c28:	039b      	lsls	r3, r3, #14
 8002c2a:	401a      	ands	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d10e      	bne.n	8002c52 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	23e0      	movs	r3, #224	@ 0xe0
 8002c38:	051b      	lsls	r3, r3, #20
 8002c3a:	401a      	ands	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d106      	bne.n	8002c52 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	0f5b      	lsrs	r3, r3, #29
 8002c48:	075a      	lsls	r2, r3, #29
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d001      	beq.n	8002c56 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e000      	b.n	8002c58 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	0018      	movs	r0, r3
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	b008      	add	sp, #32
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40021000 	.word	0x40021000
 8002c64:	40007000 	.word	0x40007000
 8002c68:	00001388 	.word	0x00001388
 8002c6c:	efffffff 	.word	0xefffffff
 8002c70:	feffffff 	.word	0xfeffffff
 8002c74:	11c1808c 	.word	0x11c1808c
 8002c78:	eefefffc 	.word	0xeefefffc

08002c7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d101      	bne.n	8002c90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e0e9      	b.n	8002e64 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c90:	4b76      	ldr	r3, [pc, #472]	@ (8002e6c <HAL_RCC_ClockConfig+0x1f0>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2207      	movs	r2, #7
 8002c96:	4013      	ands	r3, r2
 8002c98:	683a      	ldr	r2, [r7, #0]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d91e      	bls.n	8002cdc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c9e:	4b73      	ldr	r3, [pc, #460]	@ (8002e6c <HAL_RCC_ClockConfig+0x1f0>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2207      	movs	r2, #7
 8002ca4:	4393      	bics	r3, r2
 8002ca6:	0019      	movs	r1, r3
 8002ca8:	4b70      	ldr	r3, [pc, #448]	@ (8002e6c <HAL_RCC_ClockConfig+0x1f0>)
 8002caa:	683a      	ldr	r2, [r7, #0]
 8002cac:	430a      	orrs	r2, r1
 8002cae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002cb0:	f7fe fa64 	bl	800117c <HAL_GetTick>
 8002cb4:	0003      	movs	r3, r0
 8002cb6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002cb8:	e009      	b.n	8002cce <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cba:	f7fe fa5f 	bl	800117c <HAL_GetTick>
 8002cbe:	0002      	movs	r2, r0
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	4a6a      	ldr	r2, [pc, #424]	@ (8002e70 <HAL_RCC_ClockConfig+0x1f4>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e0ca      	b.n	8002e64 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002cce:	4b67      	ldr	r3, [pc, #412]	@ (8002e6c <HAL_RCC_ClockConfig+0x1f0>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2207      	movs	r2, #7
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	683a      	ldr	r2, [r7, #0]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d1ee      	bne.n	8002cba <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2202      	movs	r2, #2
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	d015      	beq.n	8002d12 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2204      	movs	r2, #4
 8002cec:	4013      	ands	r3, r2
 8002cee:	d006      	beq.n	8002cfe <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002cf0:	4b60      	ldr	r3, [pc, #384]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	4b5f      	ldr	r3, [pc, #380]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002cf6:	21e0      	movs	r1, #224	@ 0xe0
 8002cf8:	01c9      	lsls	r1, r1, #7
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cfe:	4b5d      	ldr	r3, [pc, #372]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	4a5d      	ldr	r2, [pc, #372]	@ (8002e78 <HAL_RCC_ClockConfig+0x1fc>)
 8002d04:	4013      	ands	r3, r2
 8002d06:	0019      	movs	r1, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	4b59      	ldr	r3, [pc, #356]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2201      	movs	r2, #1
 8002d18:	4013      	ands	r3, r2
 8002d1a:	d057      	beq.n	8002dcc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d107      	bne.n	8002d34 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d24:	4b53      	ldr	r3, [pc, #332]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	2380      	movs	r3, #128	@ 0x80
 8002d2a:	029b      	lsls	r3, r3, #10
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	d12b      	bne.n	8002d88 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e097      	b.n	8002e64 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d107      	bne.n	8002d4c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d3c:	4b4d      	ldr	r3, [pc, #308]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	2380      	movs	r3, #128	@ 0x80
 8002d42:	049b      	lsls	r3, r3, #18
 8002d44:	4013      	ands	r3, r2
 8002d46:	d11f      	bne.n	8002d88 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e08b      	b.n	8002e64 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d107      	bne.n	8002d64 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d54:	4b47      	ldr	r3, [pc, #284]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	2380      	movs	r3, #128	@ 0x80
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	d113      	bne.n	8002d88 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e07f      	b.n	8002e64 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	2b03      	cmp	r3, #3
 8002d6a:	d106      	bne.n	8002d7a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d6c:	4b41      	ldr	r3, [pc, #260]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d70:	2202      	movs	r2, #2
 8002d72:	4013      	ands	r3, r2
 8002d74:	d108      	bne.n	8002d88 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e074      	b.n	8002e64 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d7a:	4b3e      	ldr	r3, [pc, #248]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002d7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d7e:	2202      	movs	r2, #2
 8002d80:	4013      	ands	r3, r2
 8002d82:	d101      	bne.n	8002d88 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e06d      	b.n	8002e64 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d88:	4b3a      	ldr	r3, [pc, #232]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	2207      	movs	r2, #7
 8002d8e:	4393      	bics	r3, r2
 8002d90:	0019      	movs	r1, r3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	4b37      	ldr	r3, [pc, #220]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002d98:	430a      	orrs	r2, r1
 8002d9a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d9c:	f7fe f9ee 	bl	800117c <HAL_GetTick>
 8002da0:	0003      	movs	r3, r0
 8002da2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002da4:	e009      	b.n	8002dba <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002da6:	f7fe f9e9 	bl	800117c <HAL_GetTick>
 8002daa:	0002      	movs	r2, r0
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	4a2f      	ldr	r2, [pc, #188]	@ (8002e70 <HAL_RCC_ClockConfig+0x1f4>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e054      	b.n	8002e64 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dba:	4b2e      	ldr	r3, [pc, #184]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	2238      	movs	r2, #56	@ 0x38
 8002dc0:	401a      	ands	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d1ec      	bne.n	8002da6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dcc:	4b27      	ldr	r3, [pc, #156]	@ (8002e6c <HAL_RCC_ClockConfig+0x1f0>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2207      	movs	r2, #7
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d21e      	bcs.n	8002e18 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dda:	4b24      	ldr	r3, [pc, #144]	@ (8002e6c <HAL_RCC_ClockConfig+0x1f0>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2207      	movs	r2, #7
 8002de0:	4393      	bics	r3, r2
 8002de2:	0019      	movs	r1, r3
 8002de4:	4b21      	ldr	r3, [pc, #132]	@ (8002e6c <HAL_RCC_ClockConfig+0x1f0>)
 8002de6:	683a      	ldr	r2, [r7, #0]
 8002de8:	430a      	orrs	r2, r1
 8002dea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002dec:	f7fe f9c6 	bl	800117c <HAL_GetTick>
 8002df0:	0003      	movs	r3, r0
 8002df2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002df4:	e009      	b.n	8002e0a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002df6:	f7fe f9c1 	bl	800117c <HAL_GetTick>
 8002dfa:	0002      	movs	r2, r0
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	4a1b      	ldr	r2, [pc, #108]	@ (8002e70 <HAL_RCC_ClockConfig+0x1f4>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e02c      	b.n	8002e64 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e0a:	4b18      	ldr	r3, [pc, #96]	@ (8002e6c <HAL_RCC_ClockConfig+0x1f0>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2207      	movs	r2, #7
 8002e10:	4013      	ands	r3, r2
 8002e12:	683a      	ldr	r2, [r7, #0]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d1ee      	bne.n	8002df6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2204      	movs	r2, #4
 8002e1e:	4013      	ands	r3, r2
 8002e20:	d009      	beq.n	8002e36 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002e22:	4b14      	ldr	r3, [pc, #80]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	4a15      	ldr	r2, [pc, #84]	@ (8002e7c <HAL_RCC_ClockConfig+0x200>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	0019      	movs	r1, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	68da      	ldr	r2, [r3, #12]
 8002e30:	4b10      	ldr	r3, [pc, #64]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002e32:	430a      	orrs	r2, r1
 8002e34:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002e36:	f000 f829 	bl	8002e8c <HAL_RCC_GetSysClockFreq>
 8002e3a:	0001      	movs	r1, r0
 8002e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e74 <HAL_RCC_ClockConfig+0x1f8>)
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	0a1b      	lsrs	r3, r3, #8
 8002e42:	220f      	movs	r2, #15
 8002e44:	401a      	ands	r2, r3
 8002e46:	4b0e      	ldr	r3, [pc, #56]	@ (8002e80 <HAL_RCC_ClockConfig+0x204>)
 8002e48:	0092      	lsls	r2, r2, #2
 8002e4a:	58d3      	ldr	r3, [r2, r3]
 8002e4c:	221f      	movs	r2, #31
 8002e4e:	4013      	ands	r3, r2
 8002e50:	000a      	movs	r2, r1
 8002e52:	40da      	lsrs	r2, r3
 8002e54:	4b0b      	ldr	r3, [pc, #44]	@ (8002e84 <HAL_RCC_ClockConfig+0x208>)
 8002e56:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002e58:	4b0b      	ldr	r3, [pc, #44]	@ (8002e88 <HAL_RCC_ClockConfig+0x20c>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	0018      	movs	r0, r3
 8002e5e:	f7fe f931 	bl	80010c4 <HAL_InitTick>
 8002e62:	0003      	movs	r3, r0
}
 8002e64:	0018      	movs	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	b004      	add	sp, #16
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40022000 	.word	0x40022000
 8002e70:	00001388 	.word	0x00001388
 8002e74:	40021000 	.word	0x40021000
 8002e78:	fffff0ff 	.word	0xfffff0ff
 8002e7c:	ffff8fff 	.word	0xffff8fff
 8002e80:	080047b4 	.word	0x080047b4
 8002e84:	20000000 	.word	0x20000000
 8002e88:	20000008 	.word	0x20000008

08002e8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e92:	4b3c      	ldr	r3, [pc, #240]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	2238      	movs	r2, #56	@ 0x38
 8002e98:	4013      	ands	r3, r2
 8002e9a:	d10f      	bne.n	8002ebc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002e9c:	4b39      	ldr	r3, [pc, #228]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	0adb      	lsrs	r3, r3, #11
 8002ea2:	2207      	movs	r2, #7
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	409a      	lsls	r2, r3
 8002eaa:	0013      	movs	r3, r2
 8002eac:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002eae:	6839      	ldr	r1, [r7, #0]
 8002eb0:	4835      	ldr	r0, [pc, #212]	@ (8002f88 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002eb2:	f7fd f931 	bl	8000118 <__udivsi3>
 8002eb6:	0003      	movs	r3, r0
 8002eb8:	613b      	str	r3, [r7, #16]
 8002eba:	e05d      	b.n	8002f78 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ebc:	4b31      	ldr	r3, [pc, #196]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	2238      	movs	r2, #56	@ 0x38
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	2b08      	cmp	r3, #8
 8002ec6:	d102      	bne.n	8002ece <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ec8:	4b30      	ldr	r3, [pc, #192]	@ (8002f8c <HAL_RCC_GetSysClockFreq+0x100>)
 8002eca:	613b      	str	r3, [r7, #16]
 8002ecc:	e054      	b.n	8002f78 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ece:	4b2d      	ldr	r3, [pc, #180]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	2238      	movs	r2, #56	@ 0x38
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	2b10      	cmp	r3, #16
 8002ed8:	d138      	bne.n	8002f4c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002eda:	4b2a      	ldr	r3, [pc, #168]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	2203      	movs	r2, #3
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ee4:	4b27      	ldr	r3, [pc, #156]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	091b      	lsrs	r3, r3, #4
 8002eea:	2207      	movs	r2, #7
 8002eec:	4013      	ands	r3, r2
 8002eee:	3301      	adds	r3, #1
 8002ef0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2b03      	cmp	r3, #3
 8002ef6:	d10d      	bne.n	8002f14 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ef8:	68b9      	ldr	r1, [r7, #8]
 8002efa:	4824      	ldr	r0, [pc, #144]	@ (8002f8c <HAL_RCC_GetSysClockFreq+0x100>)
 8002efc:	f7fd f90c 	bl	8000118 <__udivsi3>
 8002f00:	0003      	movs	r3, r0
 8002f02:	0019      	movs	r1, r3
 8002f04:	4b1f      	ldr	r3, [pc, #124]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	0a1b      	lsrs	r3, r3, #8
 8002f0a:	227f      	movs	r2, #127	@ 0x7f
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	434b      	muls	r3, r1
 8002f10:	617b      	str	r3, [r7, #20]
        break;
 8002f12:	e00d      	b.n	8002f30 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002f14:	68b9      	ldr	r1, [r7, #8]
 8002f16:	481c      	ldr	r0, [pc, #112]	@ (8002f88 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002f18:	f7fd f8fe 	bl	8000118 <__udivsi3>
 8002f1c:	0003      	movs	r3, r0
 8002f1e:	0019      	movs	r1, r3
 8002f20:	4b18      	ldr	r3, [pc, #96]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	0a1b      	lsrs	r3, r3, #8
 8002f26:	227f      	movs	r2, #127	@ 0x7f
 8002f28:	4013      	ands	r3, r2
 8002f2a:	434b      	muls	r3, r1
 8002f2c:	617b      	str	r3, [r7, #20]
        break;
 8002f2e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002f30:	4b14      	ldr	r3, [pc, #80]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	0f5b      	lsrs	r3, r3, #29
 8002f36:	2207      	movs	r2, #7
 8002f38:	4013      	ands	r3, r2
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002f3e:	6879      	ldr	r1, [r7, #4]
 8002f40:	6978      	ldr	r0, [r7, #20]
 8002f42:	f7fd f8e9 	bl	8000118 <__udivsi3>
 8002f46:	0003      	movs	r3, r0
 8002f48:	613b      	str	r3, [r7, #16]
 8002f4a:	e015      	b.n	8002f78 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	2238      	movs	r2, #56	@ 0x38
 8002f52:	4013      	ands	r3, r2
 8002f54:	2b20      	cmp	r3, #32
 8002f56:	d103      	bne.n	8002f60 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002f58:	2380      	movs	r3, #128	@ 0x80
 8002f5a:	021b      	lsls	r3, r3, #8
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	e00b      	b.n	8002f78 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002f60:	4b08      	ldr	r3, [pc, #32]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	2238      	movs	r2, #56	@ 0x38
 8002f66:	4013      	ands	r3, r2
 8002f68:	2b18      	cmp	r3, #24
 8002f6a:	d103      	bne.n	8002f74 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002f6c:	23fa      	movs	r3, #250	@ 0xfa
 8002f6e:	01db      	lsls	r3, r3, #7
 8002f70:	613b      	str	r3, [r7, #16]
 8002f72:	e001      	b.n	8002f78 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002f74:	2300      	movs	r3, #0
 8002f76:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002f78:	693b      	ldr	r3, [r7, #16]
}
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	b006      	add	sp, #24
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	46c0      	nop			@ (mov r8, r8)
 8002f84:	40021000 	.word	0x40021000
 8002f88:	00f42400 	.word	0x00f42400
 8002f8c:	007a1200 	.word	0x007a1200

08002f90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b086      	sub	sp, #24
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002f98:	2313      	movs	r3, #19
 8002f9a:	18fb      	adds	r3, r7, r3
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fa0:	2312      	movs	r3, #18
 8002fa2:	18fb      	adds	r3, r7, r3
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	2380      	movs	r3, #128	@ 0x80
 8002fae:	029b      	lsls	r3, r3, #10
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	d100      	bne.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002fb4:	e0a3      	b.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fb6:	2011      	movs	r0, #17
 8002fb8:	183b      	adds	r3, r7, r0
 8002fba:	2200      	movs	r2, #0
 8002fbc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fbe:	4bc3      	ldr	r3, [pc, #780]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002fc0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002fc2:	2380      	movs	r3, #128	@ 0x80
 8002fc4:	055b      	lsls	r3, r3, #21
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	d110      	bne.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fca:	4bc0      	ldr	r3, [pc, #768]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002fcc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002fce:	4bbf      	ldr	r3, [pc, #764]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002fd0:	2180      	movs	r1, #128	@ 0x80
 8002fd2:	0549      	lsls	r1, r1, #21
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002fd8:	4bbc      	ldr	r3, [pc, #752]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002fda:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002fdc:	2380      	movs	r3, #128	@ 0x80
 8002fde:	055b      	lsls	r3, r3, #21
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	60bb      	str	r3, [r7, #8]
 8002fe4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fe6:	183b      	adds	r3, r7, r0
 8002fe8:	2201      	movs	r2, #1
 8002fea:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fec:	4bb8      	ldr	r3, [pc, #736]	@ (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	4bb7      	ldr	r3, [pc, #732]	@ (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002ff2:	2180      	movs	r1, #128	@ 0x80
 8002ff4:	0049      	lsls	r1, r1, #1
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ffa:	f7fe f8bf 	bl	800117c <HAL_GetTick>
 8002ffe:	0003      	movs	r3, r0
 8003000:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003002:	e00b      	b.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003004:	f7fe f8ba 	bl	800117c <HAL_GetTick>
 8003008:	0002      	movs	r2, r0
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d904      	bls.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003012:	2313      	movs	r3, #19
 8003014:	18fb      	adds	r3, r7, r3
 8003016:	2203      	movs	r2, #3
 8003018:	701a      	strb	r2, [r3, #0]
        break;
 800301a:	e005      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800301c:	4bac      	ldr	r3, [pc, #688]	@ (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	2380      	movs	r3, #128	@ 0x80
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	4013      	ands	r3, r2
 8003026:	d0ed      	beq.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003028:	2313      	movs	r3, #19
 800302a:	18fb      	adds	r3, r7, r3
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d154      	bne.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003032:	4ba6      	ldr	r3, [pc, #664]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003034:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003036:	23c0      	movs	r3, #192	@ 0xc0
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4013      	ands	r3, r2
 800303c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d019      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003048:	697a      	ldr	r2, [r7, #20]
 800304a:	429a      	cmp	r2, r3
 800304c:	d014      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800304e:	4b9f      	ldr	r3, [pc, #636]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003052:	4aa0      	ldr	r2, [pc, #640]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003054:	4013      	ands	r3, r2
 8003056:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003058:	4b9c      	ldr	r3, [pc, #624]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800305a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800305c:	4b9b      	ldr	r3, [pc, #620]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800305e:	2180      	movs	r1, #128	@ 0x80
 8003060:	0249      	lsls	r1, r1, #9
 8003062:	430a      	orrs	r2, r1
 8003064:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003066:	4b99      	ldr	r3, [pc, #612]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003068:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800306a:	4b98      	ldr	r3, [pc, #608]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800306c:	499a      	ldr	r1, [pc, #616]	@ (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800306e:	400a      	ands	r2, r1
 8003070:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003072:	4b96      	ldr	r3, [pc, #600]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003074:	697a      	ldr	r2, [r7, #20]
 8003076:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	2201      	movs	r2, #1
 800307c:	4013      	ands	r3, r2
 800307e:	d016      	beq.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003080:	f7fe f87c 	bl	800117c <HAL_GetTick>
 8003084:	0003      	movs	r3, r0
 8003086:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003088:	e00c      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308a:	f7fe f877 	bl	800117c <HAL_GetTick>
 800308e:	0002      	movs	r2, r0
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	4a91      	ldr	r2, [pc, #580]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d904      	bls.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800309a:	2313      	movs	r3, #19
 800309c:	18fb      	adds	r3, r7, r3
 800309e:	2203      	movs	r2, #3
 80030a0:	701a      	strb	r2, [r3, #0]
            break;
 80030a2:	e004      	b.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030a4:	4b89      	ldr	r3, [pc, #548]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80030a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a8:	2202      	movs	r2, #2
 80030aa:	4013      	ands	r3, r2
 80030ac:	d0ed      	beq.n	800308a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80030ae:	2313      	movs	r3, #19
 80030b0:	18fb      	adds	r3, r7, r3
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d10a      	bne.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030b8:	4b84      	ldr	r3, [pc, #528]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80030ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030bc:	4a85      	ldr	r2, [pc, #532]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80030be:	4013      	ands	r3, r2
 80030c0:	0019      	movs	r1, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030c6:	4b81      	ldr	r3, [pc, #516]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80030c8:	430a      	orrs	r2, r1
 80030ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030cc:	e00c      	b.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030ce:	2312      	movs	r3, #18
 80030d0:	18fb      	adds	r3, r7, r3
 80030d2:	2213      	movs	r2, #19
 80030d4:	18ba      	adds	r2, r7, r2
 80030d6:	7812      	ldrb	r2, [r2, #0]
 80030d8:	701a      	strb	r2, [r3, #0]
 80030da:	e005      	b.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030dc:	2312      	movs	r3, #18
 80030de:	18fb      	adds	r3, r7, r3
 80030e0:	2213      	movs	r2, #19
 80030e2:	18ba      	adds	r2, r7, r2
 80030e4:	7812      	ldrb	r2, [r2, #0]
 80030e6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80030e8:	2311      	movs	r3, #17
 80030ea:	18fb      	adds	r3, r7, r3
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d105      	bne.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030f2:	4b76      	ldr	r3, [pc, #472]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80030f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030f6:	4b75      	ldr	r3, [pc, #468]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80030f8:	4979      	ldr	r1, [pc, #484]	@ (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80030fa:	400a      	ands	r2, r1
 80030fc:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2201      	movs	r2, #1
 8003104:	4013      	ands	r3, r2
 8003106:	d009      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003108:	4b70      	ldr	r3, [pc, #448]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800310a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800310c:	2203      	movs	r2, #3
 800310e:	4393      	bics	r3, r2
 8003110:	0019      	movs	r1, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	4b6d      	ldr	r3, [pc, #436]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003118:	430a      	orrs	r2, r1
 800311a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2202      	movs	r2, #2
 8003122:	4013      	ands	r3, r2
 8003124:	d009      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003126:	4b69      	ldr	r3, [pc, #420]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800312a:	220c      	movs	r2, #12
 800312c:	4393      	bics	r3, r2
 800312e:	0019      	movs	r1, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	4b65      	ldr	r3, [pc, #404]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003136:	430a      	orrs	r2, r1
 8003138:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	2210      	movs	r2, #16
 8003140:	4013      	ands	r3, r2
 8003142:	d009      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003144:	4b61      	ldr	r3, [pc, #388]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003146:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003148:	4a66      	ldr	r2, [pc, #408]	@ (80032e4 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800314a:	4013      	ands	r3, r2
 800314c:	0019      	movs	r1, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	68da      	ldr	r2, [r3, #12]
 8003152:	4b5e      	ldr	r3, [pc, #376]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003154:	430a      	orrs	r2, r1
 8003156:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	2380      	movs	r3, #128	@ 0x80
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	4013      	ands	r3, r2
 8003162:	d009      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003164:	4b59      	ldr	r3, [pc, #356]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003168:	4a5f      	ldr	r2, [pc, #380]	@ (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800316a:	4013      	ands	r3, r2
 800316c:	0019      	movs	r1, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	699a      	ldr	r2, [r3, #24]
 8003172:	4b56      	ldr	r3, [pc, #344]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003174:	430a      	orrs	r2, r1
 8003176:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	2380      	movs	r3, #128	@ 0x80
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	4013      	ands	r3, r2
 8003182:	d009      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003184:	4b51      	ldr	r3, [pc, #324]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003186:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003188:	4a58      	ldr	r2, [pc, #352]	@ (80032ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800318a:	4013      	ands	r3, r2
 800318c:	0019      	movs	r1, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	69da      	ldr	r2, [r3, #28]
 8003192:	4b4e      	ldr	r3, [pc, #312]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003194:	430a      	orrs	r2, r1
 8003196:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2220      	movs	r2, #32
 800319e:	4013      	ands	r3, r2
 80031a0:	d009      	beq.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031a2:	4b4a      	ldr	r3, [pc, #296]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80031a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a6:	4a52      	ldr	r2, [pc, #328]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80031a8:	4013      	ands	r3, r2
 80031aa:	0019      	movs	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	691a      	ldr	r2, [r3, #16]
 80031b0:	4b46      	ldr	r3, [pc, #280]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80031b2:	430a      	orrs	r2, r1
 80031b4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	2380      	movs	r3, #128	@ 0x80
 80031bc:	01db      	lsls	r3, r3, #7
 80031be:	4013      	ands	r3, r2
 80031c0:	d015      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031c2:	4b42      	ldr	r3, [pc, #264]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80031c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	0899      	lsrs	r1, r3, #2
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a1a      	ldr	r2, [r3, #32]
 80031ce:	4b3f      	ldr	r3, [pc, #252]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80031d0:	430a      	orrs	r2, r1
 80031d2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a1a      	ldr	r2, [r3, #32]
 80031d8:	2380      	movs	r3, #128	@ 0x80
 80031da:	05db      	lsls	r3, r3, #23
 80031dc:	429a      	cmp	r2, r3
 80031de:	d106      	bne.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80031e0:	4b3a      	ldr	r3, [pc, #232]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80031e2:	68da      	ldr	r2, [r3, #12]
 80031e4:	4b39      	ldr	r3, [pc, #228]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80031e6:	2180      	movs	r1, #128	@ 0x80
 80031e8:	0249      	lsls	r1, r1, #9
 80031ea:	430a      	orrs	r2, r1
 80031ec:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	2380      	movs	r3, #128	@ 0x80
 80031f4:	031b      	lsls	r3, r3, #12
 80031f6:	4013      	ands	r3, r2
 80031f8:	d009      	beq.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80031fa:	4b34      	ldr	r3, [pc, #208]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80031fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031fe:	2240      	movs	r2, #64	@ 0x40
 8003200:	4393      	bics	r3, r2
 8003202:	0019      	movs	r1, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003208:	4b30      	ldr	r3, [pc, #192]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800320a:	430a      	orrs	r2, r1
 800320c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	2380      	movs	r3, #128	@ 0x80
 8003214:	039b      	lsls	r3, r3, #14
 8003216:	4013      	ands	r3, r2
 8003218:	d016      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800321a:	4b2c      	ldr	r3, [pc, #176]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800321c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800321e:	4a35      	ldr	r2, [pc, #212]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003220:	4013      	ands	r3, r2
 8003222:	0019      	movs	r1, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003228:	4b28      	ldr	r3, [pc, #160]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800322a:	430a      	orrs	r2, r1
 800322c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003232:	2380      	movs	r3, #128	@ 0x80
 8003234:	03db      	lsls	r3, r3, #15
 8003236:	429a      	cmp	r2, r3
 8003238:	d106      	bne.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800323a:	4b24      	ldr	r3, [pc, #144]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800323c:	68da      	ldr	r2, [r3, #12]
 800323e:	4b23      	ldr	r3, [pc, #140]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003240:	2180      	movs	r1, #128	@ 0x80
 8003242:	0449      	lsls	r1, r1, #17
 8003244:	430a      	orrs	r2, r1
 8003246:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	2380      	movs	r3, #128	@ 0x80
 800324e:	03db      	lsls	r3, r3, #15
 8003250:	4013      	ands	r3, r2
 8003252:	d016      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003254:	4b1d      	ldr	r3, [pc, #116]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003258:	4a27      	ldr	r2, [pc, #156]	@ (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800325a:	4013      	ands	r3, r2
 800325c:	0019      	movs	r1, r3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003262:	4b1a      	ldr	r3, [pc, #104]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003264:	430a      	orrs	r2, r1
 8003266:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800326c:	2380      	movs	r3, #128	@ 0x80
 800326e:	045b      	lsls	r3, r3, #17
 8003270:	429a      	cmp	r2, r3
 8003272:	d106      	bne.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003274:	4b15      	ldr	r3, [pc, #84]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003276:	68da      	ldr	r2, [r3, #12]
 8003278:	4b14      	ldr	r3, [pc, #80]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800327a:	2180      	movs	r1, #128	@ 0x80
 800327c:	0449      	lsls	r1, r1, #17
 800327e:	430a      	orrs	r2, r1
 8003280:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	2380      	movs	r3, #128	@ 0x80
 8003288:	011b      	lsls	r3, r3, #4
 800328a:	4013      	ands	r3, r2
 800328c:	d016      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800328e:	4b0f      	ldr	r3, [pc, #60]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003292:	4a1a      	ldr	r2, [pc, #104]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8003294:	4013      	ands	r3, r2
 8003296:	0019      	movs	r1, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	695a      	ldr	r2, [r3, #20]
 800329c:	4b0b      	ldr	r3, [pc, #44]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800329e:	430a      	orrs	r2, r1
 80032a0:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	695a      	ldr	r2, [r3, #20]
 80032a6:	2380      	movs	r3, #128	@ 0x80
 80032a8:	01db      	lsls	r3, r3, #7
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d106      	bne.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80032ae:	4b07      	ldr	r3, [pc, #28]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80032b0:	68da      	ldr	r2, [r3, #12]
 80032b2:	4b06      	ldr	r3, [pc, #24]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80032b4:	2180      	movs	r1, #128	@ 0x80
 80032b6:	0249      	lsls	r1, r1, #9
 80032b8:	430a      	orrs	r2, r1
 80032ba:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80032bc:	2312      	movs	r3, #18
 80032be:	18fb      	adds	r3, r7, r3
 80032c0:	781b      	ldrb	r3, [r3, #0]
}
 80032c2:	0018      	movs	r0, r3
 80032c4:	46bd      	mov	sp, r7
 80032c6:	b006      	add	sp, #24
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	46c0      	nop			@ (mov r8, r8)
 80032cc:	40021000 	.word	0x40021000
 80032d0:	40007000 	.word	0x40007000
 80032d4:	fffffcff 	.word	0xfffffcff
 80032d8:	fffeffff 	.word	0xfffeffff
 80032dc:	00001388 	.word	0x00001388
 80032e0:	efffffff 	.word	0xefffffff
 80032e4:	fffff3ff 	.word	0xfffff3ff
 80032e8:	fff3ffff 	.word	0xfff3ffff
 80032ec:	ffcfffff 	.word	0xffcfffff
 80032f0:	ffffcfff 	.word	0xffffcfff
 80032f4:	ffbfffff 	.word	0xffbfffff
 80032f8:	feffffff 	.word	0xfeffffff
 80032fc:	ffff3fff 	.word	0xffff3fff

08003300 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d101      	bne.n	8003312 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e04a      	b.n	80033a8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	223d      	movs	r2, #61	@ 0x3d
 8003316:	5c9b      	ldrb	r3, [r3, r2]
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b00      	cmp	r3, #0
 800331c:	d107      	bne.n	800332e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	223c      	movs	r2, #60	@ 0x3c
 8003322:	2100      	movs	r1, #0
 8003324:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	0018      	movs	r0, r3
 800332a:	f7fd fc35 	bl	8000b98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	223d      	movs	r2, #61	@ 0x3d
 8003332:	2102      	movs	r1, #2
 8003334:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	3304      	adds	r3, #4
 800333e:	0019      	movs	r1, r3
 8003340:	0010      	movs	r0, r2
 8003342:	f000 fa8f 	bl	8003864 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2248      	movs	r2, #72	@ 0x48
 800334a:	2101      	movs	r1, #1
 800334c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	223e      	movs	r2, #62	@ 0x3e
 8003352:	2101      	movs	r1, #1
 8003354:	5499      	strb	r1, [r3, r2]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	223f      	movs	r2, #63	@ 0x3f
 800335a:	2101      	movs	r1, #1
 800335c:	5499      	strb	r1, [r3, r2]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2240      	movs	r2, #64	@ 0x40
 8003362:	2101      	movs	r1, #1
 8003364:	5499      	strb	r1, [r3, r2]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2241      	movs	r2, #65	@ 0x41
 800336a:	2101      	movs	r1, #1
 800336c:	5499      	strb	r1, [r3, r2]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2242      	movs	r2, #66	@ 0x42
 8003372:	2101      	movs	r1, #1
 8003374:	5499      	strb	r1, [r3, r2]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2243      	movs	r2, #67	@ 0x43
 800337a:	2101      	movs	r1, #1
 800337c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2244      	movs	r2, #68	@ 0x44
 8003382:	2101      	movs	r1, #1
 8003384:	5499      	strb	r1, [r3, r2]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2245      	movs	r2, #69	@ 0x45
 800338a:	2101      	movs	r1, #1
 800338c:	5499      	strb	r1, [r3, r2]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2246      	movs	r2, #70	@ 0x46
 8003392:	2101      	movs	r1, #1
 8003394:	5499      	strb	r1, [r3, r2]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2247      	movs	r2, #71	@ 0x47
 800339a:	2101      	movs	r1, #1
 800339c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	223d      	movs	r2, #61	@ 0x3d
 80033a2:	2101      	movs	r1, #1
 80033a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	0018      	movs	r0, r3
 80033aa:	46bd      	mov	sp, r7
 80033ac:	b002      	add	sp, #8
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	223d      	movs	r2, #61	@ 0x3d
 80033bc:	5c9b      	ldrb	r3, [r3, r2]
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d001      	beq.n	80033c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e042      	b.n	800344e <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	223d      	movs	r2, #61	@ 0x3d
 80033cc:	2102      	movs	r1, #2
 80033ce:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	68da      	ldr	r2, [r3, #12]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2101      	movs	r1, #1
 80033dc:	430a      	orrs	r2, r1
 80033de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a1c      	ldr	r2, [pc, #112]	@ (8003458 <HAL_TIM_Base_Start_IT+0xa8>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d00f      	beq.n	800340a <HAL_TIM_Base_Start_IT+0x5a>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	2380      	movs	r3, #128	@ 0x80
 80033f0:	05db      	lsls	r3, r3, #23
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d009      	beq.n	800340a <HAL_TIM_Base_Start_IT+0x5a>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a18      	ldr	r2, [pc, #96]	@ (800345c <HAL_TIM_Base_Start_IT+0xac>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d004      	beq.n	800340a <HAL_TIM_Base_Start_IT+0x5a>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a16      	ldr	r2, [pc, #88]	@ (8003460 <HAL_TIM_Base_Start_IT+0xb0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d116      	bne.n	8003438 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	4a14      	ldr	r2, [pc, #80]	@ (8003464 <HAL_TIM_Base_Start_IT+0xb4>)
 8003412:	4013      	ands	r3, r2
 8003414:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2b06      	cmp	r3, #6
 800341a:	d016      	beq.n	800344a <HAL_TIM_Base_Start_IT+0x9a>
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	2380      	movs	r3, #128	@ 0x80
 8003420:	025b      	lsls	r3, r3, #9
 8003422:	429a      	cmp	r2, r3
 8003424:	d011      	beq.n	800344a <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2101      	movs	r1, #1
 8003432:	430a      	orrs	r2, r1
 8003434:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003436:	e008      	b.n	800344a <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2101      	movs	r1, #1
 8003444:	430a      	orrs	r2, r1
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	e000      	b.n	800344c <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800344a:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	0018      	movs	r0, r3
 8003450:	46bd      	mov	sp, r7
 8003452:	b004      	add	sp, #16
 8003454:	bd80      	pop	{r7, pc}
 8003456:	46c0      	nop			@ (mov r8, r8)
 8003458:	40012c00 	.word	0x40012c00
 800345c:	40000400 	.word	0x40000400
 8003460:	40014000 	.word	0x40014000
 8003464:	00010007 	.word	0x00010007

08003468 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	2202      	movs	r2, #2
 8003484:	4013      	ands	r3, r2
 8003486:	d021      	beq.n	80034cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2202      	movs	r2, #2
 800348c:	4013      	ands	r3, r2
 800348e:	d01d      	beq.n	80034cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2203      	movs	r2, #3
 8003496:	4252      	negs	r2, r2
 8003498:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2201      	movs	r2, #1
 800349e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	2203      	movs	r2, #3
 80034a8:	4013      	ands	r3, r2
 80034aa:	d004      	beq.n	80034b6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	0018      	movs	r0, r3
 80034b0:	f000 f9c0 	bl	8003834 <HAL_TIM_IC_CaptureCallback>
 80034b4:	e007      	b.n	80034c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	0018      	movs	r0, r3
 80034ba:	f000 f9b3 	bl	8003824 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	0018      	movs	r0, r3
 80034c2:	f000 f9bf 	bl	8003844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	2204      	movs	r2, #4
 80034d0:	4013      	ands	r3, r2
 80034d2:	d022      	beq.n	800351a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2204      	movs	r2, #4
 80034d8:	4013      	ands	r3, r2
 80034da:	d01e      	beq.n	800351a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2205      	movs	r2, #5
 80034e2:	4252      	negs	r2, r2
 80034e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2202      	movs	r2, #2
 80034ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699a      	ldr	r2, [r3, #24]
 80034f2:	23c0      	movs	r3, #192	@ 0xc0
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	4013      	ands	r3, r2
 80034f8:	d004      	beq.n	8003504 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	0018      	movs	r0, r3
 80034fe:	f000 f999 	bl	8003834 <HAL_TIM_IC_CaptureCallback>
 8003502:	e007      	b.n	8003514 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	0018      	movs	r0, r3
 8003508:	f000 f98c 	bl	8003824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	0018      	movs	r0, r3
 8003510:	f000 f998 	bl	8003844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	2208      	movs	r2, #8
 800351e:	4013      	ands	r3, r2
 8003520:	d021      	beq.n	8003566 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2208      	movs	r2, #8
 8003526:	4013      	ands	r3, r2
 8003528:	d01d      	beq.n	8003566 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2209      	movs	r2, #9
 8003530:	4252      	negs	r2, r2
 8003532:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2204      	movs	r2, #4
 8003538:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	69db      	ldr	r3, [r3, #28]
 8003540:	2203      	movs	r2, #3
 8003542:	4013      	ands	r3, r2
 8003544:	d004      	beq.n	8003550 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	0018      	movs	r0, r3
 800354a:	f000 f973 	bl	8003834 <HAL_TIM_IC_CaptureCallback>
 800354e:	e007      	b.n	8003560 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	0018      	movs	r0, r3
 8003554:	f000 f966 	bl	8003824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	0018      	movs	r0, r3
 800355c:	f000 f972 	bl	8003844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	2210      	movs	r2, #16
 800356a:	4013      	ands	r3, r2
 800356c:	d022      	beq.n	80035b4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2210      	movs	r2, #16
 8003572:	4013      	ands	r3, r2
 8003574:	d01e      	beq.n	80035b4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2211      	movs	r2, #17
 800357c:	4252      	negs	r2, r2
 800357e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2208      	movs	r2, #8
 8003584:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	69da      	ldr	r2, [r3, #28]
 800358c:	23c0      	movs	r3, #192	@ 0xc0
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	4013      	ands	r3, r2
 8003592:	d004      	beq.n	800359e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	0018      	movs	r0, r3
 8003598:	f000 f94c 	bl	8003834 <HAL_TIM_IC_CaptureCallback>
 800359c:	e007      	b.n	80035ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	0018      	movs	r0, r3
 80035a2:	f000 f93f 	bl	8003824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	0018      	movs	r0, r3
 80035aa:	f000 f94b 	bl	8003844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	2201      	movs	r2, #1
 80035b8:	4013      	ands	r3, r2
 80035ba:	d00c      	beq.n	80035d6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2201      	movs	r2, #1
 80035c0:	4013      	ands	r3, r2
 80035c2:	d008      	beq.n	80035d6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2202      	movs	r2, #2
 80035ca:	4252      	negs	r2, r2
 80035cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	0018      	movs	r0, r3
 80035d2:	f7fd f9fb 	bl	80009cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	2280      	movs	r2, #128	@ 0x80
 80035da:	4013      	ands	r3, r2
 80035dc:	d104      	bne.n	80035e8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80035de:	68ba      	ldr	r2, [r7, #8]
 80035e0:	2380      	movs	r3, #128	@ 0x80
 80035e2:	019b      	lsls	r3, r3, #6
 80035e4:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80035e6:	d00b      	beq.n	8003600 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2280      	movs	r2, #128	@ 0x80
 80035ec:	4013      	ands	r3, r2
 80035ee:	d007      	beq.n	8003600 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a1e      	ldr	r2, [pc, #120]	@ (8003670 <HAL_TIM_IRQHandler+0x208>)
 80035f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	0018      	movs	r0, r3
 80035fc:	f000 fad2 	bl	8003ba4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003600:	68ba      	ldr	r2, [r7, #8]
 8003602:	2380      	movs	r3, #128	@ 0x80
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	4013      	ands	r3, r2
 8003608:	d00b      	beq.n	8003622 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2280      	movs	r2, #128	@ 0x80
 800360e:	4013      	ands	r3, r2
 8003610:	d007      	beq.n	8003622 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a17      	ldr	r2, [pc, #92]	@ (8003674 <HAL_TIM_IRQHandler+0x20c>)
 8003618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	0018      	movs	r0, r3
 800361e:	f000 fac9 	bl	8003bb4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	2240      	movs	r2, #64	@ 0x40
 8003626:	4013      	ands	r3, r2
 8003628:	d00c      	beq.n	8003644 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2240      	movs	r2, #64	@ 0x40
 800362e:	4013      	ands	r3, r2
 8003630:	d008      	beq.n	8003644 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2241      	movs	r2, #65	@ 0x41
 8003638:	4252      	negs	r2, r2
 800363a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	0018      	movs	r0, r3
 8003640:	f000 f908 	bl	8003854 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	2220      	movs	r2, #32
 8003648:	4013      	ands	r3, r2
 800364a:	d00c      	beq.n	8003666 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2220      	movs	r2, #32
 8003650:	4013      	ands	r3, r2
 8003652:	d008      	beq.n	8003666 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2221      	movs	r2, #33	@ 0x21
 800365a:	4252      	negs	r2, r2
 800365c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	0018      	movs	r0, r3
 8003662:	f000 fa97 	bl	8003b94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003666:	46c0      	nop			@ (mov r8, r8)
 8003668:	46bd      	mov	sp, r7
 800366a:	b004      	add	sp, #16
 800366c:	bd80      	pop	{r7, pc}
 800366e:	46c0      	nop			@ (mov r8, r8)
 8003670:	ffffdf7f 	.word	0xffffdf7f
 8003674:	fffffeff 	.word	0xfffffeff

08003678 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003682:	230f      	movs	r3, #15
 8003684:	18fb      	adds	r3, r7, r3
 8003686:	2200      	movs	r2, #0
 8003688:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	223c      	movs	r2, #60	@ 0x3c
 800368e:	5c9b      	ldrb	r3, [r3, r2]
 8003690:	2b01      	cmp	r3, #1
 8003692:	d101      	bne.n	8003698 <HAL_TIM_ConfigClockSource+0x20>
 8003694:	2302      	movs	r3, #2
 8003696:	e0bc      	b.n	8003812 <HAL_TIM_ConfigClockSource+0x19a>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	223c      	movs	r2, #60	@ 0x3c
 800369c:	2101      	movs	r1, #1
 800369e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	223d      	movs	r2, #61	@ 0x3d
 80036a4:	2102      	movs	r1, #2
 80036a6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	4a5a      	ldr	r2, [pc, #360]	@ (800381c <HAL_TIM_ConfigClockSource+0x1a4>)
 80036b4:	4013      	ands	r3, r2
 80036b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	4a59      	ldr	r2, [pc, #356]	@ (8003820 <HAL_TIM_ConfigClockSource+0x1a8>)
 80036bc:	4013      	ands	r3, r2
 80036be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68ba      	ldr	r2, [r7, #8]
 80036c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2280      	movs	r2, #128	@ 0x80
 80036ce:	0192      	lsls	r2, r2, #6
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d040      	beq.n	8003756 <HAL_TIM_ConfigClockSource+0xde>
 80036d4:	2280      	movs	r2, #128	@ 0x80
 80036d6:	0192      	lsls	r2, r2, #6
 80036d8:	4293      	cmp	r3, r2
 80036da:	d900      	bls.n	80036de <HAL_TIM_ConfigClockSource+0x66>
 80036dc:	e088      	b.n	80037f0 <HAL_TIM_ConfigClockSource+0x178>
 80036de:	2280      	movs	r2, #128	@ 0x80
 80036e0:	0152      	lsls	r2, r2, #5
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d100      	bne.n	80036e8 <HAL_TIM_ConfigClockSource+0x70>
 80036e6:	e088      	b.n	80037fa <HAL_TIM_ConfigClockSource+0x182>
 80036e8:	2280      	movs	r2, #128	@ 0x80
 80036ea:	0152      	lsls	r2, r2, #5
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d900      	bls.n	80036f2 <HAL_TIM_ConfigClockSource+0x7a>
 80036f0:	e07e      	b.n	80037f0 <HAL_TIM_ConfigClockSource+0x178>
 80036f2:	2b70      	cmp	r3, #112	@ 0x70
 80036f4:	d018      	beq.n	8003728 <HAL_TIM_ConfigClockSource+0xb0>
 80036f6:	d900      	bls.n	80036fa <HAL_TIM_ConfigClockSource+0x82>
 80036f8:	e07a      	b.n	80037f0 <HAL_TIM_ConfigClockSource+0x178>
 80036fa:	2b60      	cmp	r3, #96	@ 0x60
 80036fc:	d04f      	beq.n	800379e <HAL_TIM_ConfigClockSource+0x126>
 80036fe:	d900      	bls.n	8003702 <HAL_TIM_ConfigClockSource+0x8a>
 8003700:	e076      	b.n	80037f0 <HAL_TIM_ConfigClockSource+0x178>
 8003702:	2b50      	cmp	r3, #80	@ 0x50
 8003704:	d03b      	beq.n	800377e <HAL_TIM_ConfigClockSource+0x106>
 8003706:	d900      	bls.n	800370a <HAL_TIM_ConfigClockSource+0x92>
 8003708:	e072      	b.n	80037f0 <HAL_TIM_ConfigClockSource+0x178>
 800370a:	2b40      	cmp	r3, #64	@ 0x40
 800370c:	d057      	beq.n	80037be <HAL_TIM_ConfigClockSource+0x146>
 800370e:	d900      	bls.n	8003712 <HAL_TIM_ConfigClockSource+0x9a>
 8003710:	e06e      	b.n	80037f0 <HAL_TIM_ConfigClockSource+0x178>
 8003712:	2b30      	cmp	r3, #48	@ 0x30
 8003714:	d063      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x166>
 8003716:	d86b      	bhi.n	80037f0 <HAL_TIM_ConfigClockSource+0x178>
 8003718:	2b20      	cmp	r3, #32
 800371a:	d060      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x166>
 800371c:	d868      	bhi.n	80037f0 <HAL_TIM_ConfigClockSource+0x178>
 800371e:	2b00      	cmp	r3, #0
 8003720:	d05d      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x166>
 8003722:	2b10      	cmp	r3, #16
 8003724:	d05b      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x166>
 8003726:	e063      	b.n	80037f0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003738:	f000 f99e 	bl	8003a78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	2277      	movs	r2, #119	@ 0x77
 8003748:	4313      	orrs	r3, r2
 800374a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68ba      	ldr	r2, [r7, #8]
 8003752:	609a      	str	r2, [r3, #8]
      break;
 8003754:	e052      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003766:	f000 f987 	bl	8003a78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	689a      	ldr	r2, [r3, #8]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2180      	movs	r1, #128	@ 0x80
 8003776:	01c9      	lsls	r1, r1, #7
 8003778:	430a      	orrs	r2, r1
 800377a:	609a      	str	r2, [r3, #8]
      break;
 800377c:	e03e      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800378a:	001a      	movs	r2, r3
 800378c:	f000 f8f8 	bl	8003980 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2150      	movs	r1, #80	@ 0x50
 8003796:	0018      	movs	r0, r3
 8003798:	f000 f952 	bl	8003a40 <TIM_ITRx_SetConfig>
      break;
 800379c:	e02e      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80037aa:	001a      	movs	r2, r3
 80037ac:	f000 f916 	bl	80039dc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2160      	movs	r1, #96	@ 0x60
 80037b6:	0018      	movs	r0, r3
 80037b8:	f000 f942 	bl	8003a40 <TIM_ITRx_SetConfig>
      break;
 80037bc:	e01e      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ca:	001a      	movs	r2, r3
 80037cc:	f000 f8d8 	bl	8003980 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2140      	movs	r1, #64	@ 0x40
 80037d6:	0018      	movs	r0, r3
 80037d8:	f000 f932 	bl	8003a40 <TIM_ITRx_SetConfig>
      break;
 80037dc:	e00e      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	0019      	movs	r1, r3
 80037e8:	0010      	movs	r0, r2
 80037ea:	f000 f929 	bl	8003a40 <TIM_ITRx_SetConfig>
      break;
 80037ee:	e005      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80037f0:	230f      	movs	r3, #15
 80037f2:	18fb      	adds	r3, r7, r3
 80037f4:	2201      	movs	r2, #1
 80037f6:	701a      	strb	r2, [r3, #0]
      break;
 80037f8:	e000      	b.n	80037fc <HAL_TIM_ConfigClockSource+0x184>
      break;
 80037fa:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	223d      	movs	r2, #61	@ 0x3d
 8003800:	2101      	movs	r1, #1
 8003802:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	223c      	movs	r2, #60	@ 0x3c
 8003808:	2100      	movs	r1, #0
 800380a:	5499      	strb	r1, [r3, r2]

  return status;
 800380c:	230f      	movs	r3, #15
 800380e:	18fb      	adds	r3, r7, r3
 8003810:	781b      	ldrb	r3, [r3, #0]
}
 8003812:	0018      	movs	r0, r3
 8003814:	46bd      	mov	sp, r7
 8003816:	b004      	add	sp, #16
 8003818:	bd80      	pop	{r7, pc}
 800381a:	46c0      	nop			@ (mov r8, r8)
 800381c:	ffceff88 	.word	0xffceff88
 8003820:	ffff00ff 	.word	0xffff00ff

08003824 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800382c:	46c0      	nop			@ (mov r8, r8)
 800382e:	46bd      	mov	sp, r7
 8003830:	b002      	add	sp, #8
 8003832:	bd80      	pop	{r7, pc}

08003834 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800383c:	46c0      	nop			@ (mov r8, r8)
 800383e:	46bd      	mov	sp, r7
 8003840:	b002      	add	sp, #8
 8003842:	bd80      	pop	{r7, pc}

08003844 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800384c:	46c0      	nop			@ (mov r8, r8)
 800384e:	46bd      	mov	sp, r7
 8003850:	b002      	add	sp, #8
 8003852:	bd80      	pop	{r7, pc}

08003854 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800385c:	46c0      	nop			@ (mov r8, r8)
 800385e:	46bd      	mov	sp, r7
 8003860:	b002      	add	sp, #8
 8003862:	bd80      	pop	{r7, pc}

08003864 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a3b      	ldr	r2, [pc, #236]	@ (8003964 <TIM_Base_SetConfig+0x100>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d008      	beq.n	800388e <TIM_Base_SetConfig+0x2a>
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	2380      	movs	r3, #128	@ 0x80
 8003880:	05db      	lsls	r3, r3, #23
 8003882:	429a      	cmp	r2, r3
 8003884:	d003      	beq.n	800388e <TIM_Base_SetConfig+0x2a>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	4a37      	ldr	r2, [pc, #220]	@ (8003968 <TIM_Base_SetConfig+0x104>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d108      	bne.n	80038a0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2270      	movs	r2, #112	@ 0x70
 8003892:	4393      	bics	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	4313      	orrs	r3, r2
 800389e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a30      	ldr	r2, [pc, #192]	@ (8003964 <TIM_Base_SetConfig+0x100>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d018      	beq.n	80038da <TIM_Base_SetConfig+0x76>
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	2380      	movs	r3, #128	@ 0x80
 80038ac:	05db      	lsls	r3, r3, #23
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d013      	beq.n	80038da <TIM_Base_SetConfig+0x76>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a2c      	ldr	r2, [pc, #176]	@ (8003968 <TIM_Base_SetConfig+0x104>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d00f      	beq.n	80038da <TIM_Base_SetConfig+0x76>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a2b      	ldr	r2, [pc, #172]	@ (800396c <TIM_Base_SetConfig+0x108>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d00b      	beq.n	80038da <TIM_Base_SetConfig+0x76>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a2a      	ldr	r2, [pc, #168]	@ (8003970 <TIM_Base_SetConfig+0x10c>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d007      	beq.n	80038da <TIM_Base_SetConfig+0x76>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a29      	ldr	r2, [pc, #164]	@ (8003974 <TIM_Base_SetConfig+0x110>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d003      	beq.n	80038da <TIM_Base_SetConfig+0x76>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a28      	ldr	r2, [pc, #160]	@ (8003978 <TIM_Base_SetConfig+0x114>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d108      	bne.n	80038ec <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	4a27      	ldr	r2, [pc, #156]	@ (800397c <TIM_Base_SetConfig+0x118>)
 80038de:	4013      	ands	r3, r2
 80038e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2280      	movs	r2, #128	@ 0x80
 80038f0:	4393      	bics	r3, r2
 80038f2:	001a      	movs	r2, r3
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	689a      	ldr	r2, [r3, #8]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a13      	ldr	r2, [pc, #76]	@ (8003964 <TIM_Base_SetConfig+0x100>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d00b      	beq.n	8003932 <TIM_Base_SetConfig+0xce>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a14      	ldr	r2, [pc, #80]	@ (8003970 <TIM_Base_SetConfig+0x10c>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d007      	beq.n	8003932 <TIM_Base_SetConfig+0xce>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a13      	ldr	r2, [pc, #76]	@ (8003974 <TIM_Base_SetConfig+0x110>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d003      	beq.n	8003932 <TIM_Base_SetConfig+0xce>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a12      	ldr	r2, [pc, #72]	@ (8003978 <TIM_Base_SetConfig+0x114>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d103      	bne.n	800393a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	691a      	ldr	r2, [r3, #16]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	2201      	movs	r2, #1
 8003946:	4013      	ands	r3, r2
 8003948:	2b01      	cmp	r3, #1
 800394a:	d106      	bne.n	800395a <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	2201      	movs	r2, #1
 8003952:	4393      	bics	r3, r2
 8003954:	001a      	movs	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	611a      	str	r2, [r3, #16]
  }
}
 800395a:	46c0      	nop			@ (mov r8, r8)
 800395c:	46bd      	mov	sp, r7
 800395e:	b004      	add	sp, #16
 8003960:	bd80      	pop	{r7, pc}
 8003962:	46c0      	nop			@ (mov r8, r8)
 8003964:	40012c00 	.word	0x40012c00
 8003968:	40000400 	.word	0x40000400
 800396c:	40002000 	.word	0x40002000
 8003970:	40014000 	.word	0x40014000
 8003974:	40014400 	.word	0x40014400
 8003978:	40014800 	.word	0x40014800
 800397c:	fffffcff 	.word	0xfffffcff

08003980 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6a1b      	ldr	r3, [r3, #32]
 8003990:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6a1b      	ldr	r3, [r3, #32]
 8003996:	2201      	movs	r2, #1
 8003998:	4393      	bics	r3, r2
 800399a:	001a      	movs	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	699b      	ldr	r3, [r3, #24]
 80039a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	22f0      	movs	r2, #240	@ 0xf0
 80039aa:	4393      	bics	r3, r2
 80039ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	011b      	lsls	r3, r3, #4
 80039b2:	693a      	ldr	r2, [r7, #16]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	220a      	movs	r2, #10
 80039bc:	4393      	bics	r3, r2
 80039be:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80039c0:	697a      	ldr	r2, [r7, #20]
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	4313      	orrs	r3, r2
 80039c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	693a      	ldr	r2, [r7, #16]
 80039cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	621a      	str	r2, [r3, #32]
}
 80039d4:	46c0      	nop			@ (mov r8, r8)
 80039d6:	46bd      	mov	sp, r7
 80039d8:	b006      	add	sp, #24
 80039da:	bd80      	pop	{r7, pc}

080039dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b086      	sub	sp, #24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6a1b      	ldr	r3, [r3, #32]
 80039ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6a1b      	ldr	r3, [r3, #32]
 80039f2:	2210      	movs	r2, #16
 80039f4:	4393      	bics	r3, r2
 80039f6:	001a      	movs	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	4a0d      	ldr	r2, [pc, #52]	@ (8003a3c <TIM_TI2_ConfigInputStage+0x60>)
 8003a06:	4013      	ands	r3, r2
 8003a08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	031b      	lsls	r3, r3, #12
 8003a0e:	693a      	ldr	r2, [r7, #16]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	22a0      	movs	r2, #160	@ 0xa0
 8003a18:	4393      	bics	r3, r2
 8003a1a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	011b      	lsls	r3, r3, #4
 8003a20:	697a      	ldr	r2, [r7, #20]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	621a      	str	r2, [r3, #32]
}
 8003a32:	46c0      	nop			@ (mov r8, r8)
 8003a34:	46bd      	mov	sp, r7
 8003a36:	b006      	add	sp, #24
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	46c0      	nop			@ (mov r8, r8)
 8003a3c:	ffff0fff 	.word	0xffff0fff

08003a40 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	4a08      	ldr	r2, [pc, #32]	@ (8003a74 <TIM_ITRx_SetConfig+0x34>)
 8003a54:	4013      	ands	r3, r2
 8003a56:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a58:	683a      	ldr	r2, [r7, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	2207      	movs	r2, #7
 8003a60:	4313      	orrs	r3, r2
 8003a62:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	609a      	str	r2, [r3, #8]
}
 8003a6a:	46c0      	nop			@ (mov r8, r8)
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	b004      	add	sp, #16
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	46c0      	nop			@ (mov r8, r8)
 8003a74:	ffcfff8f 	.word	0xffcfff8f

08003a78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b086      	sub	sp, #24
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
 8003a84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	4a09      	ldr	r2, [pc, #36]	@ (8003ab4 <TIM_ETR_SetConfig+0x3c>)
 8003a90:	4013      	ands	r3, r2
 8003a92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	021a      	lsls	r2, r3, #8
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	697a      	ldr	r2, [r7, #20]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	609a      	str	r2, [r3, #8]
}
 8003aac:	46c0      	nop			@ (mov r8, r8)
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	b006      	add	sp, #24
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	ffff00ff 	.word	0xffff00ff

08003ab8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	223c      	movs	r2, #60	@ 0x3c
 8003ac6:	5c9b      	ldrb	r3, [r3, r2]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d101      	bne.n	8003ad0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003acc:	2302      	movs	r3, #2
 8003ace:	e055      	b.n	8003b7c <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	223c      	movs	r2, #60	@ 0x3c
 8003ad4:	2101      	movs	r1, #1
 8003ad6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	223d      	movs	r2, #61	@ 0x3d
 8003adc:	2102      	movs	r1, #2
 8003ade:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a23      	ldr	r2, [pc, #140]	@ (8003b84 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d108      	bne.n	8003b0c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	4a22      	ldr	r2, [pc, #136]	@ (8003b88 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003afe:	4013      	ands	r3, r2
 8003b00:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2270      	movs	r2, #112	@ 0x70
 8003b10:	4393      	bics	r3, r2
 8003b12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a16      	ldr	r2, [pc, #88]	@ (8003b84 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d00f      	beq.n	8003b50 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	2380      	movs	r3, #128	@ 0x80
 8003b36:	05db      	lsls	r3, r3, #23
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d009      	beq.n	8003b50 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a12      	ldr	r2, [pc, #72]	@ (8003b8c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d004      	beq.n	8003b50 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a11      	ldr	r2, [pc, #68]	@ (8003b90 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d10c      	bne.n	8003b6a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	2280      	movs	r2, #128	@ 0x80
 8003b54:	4393      	bics	r3, r2
 8003b56:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	68ba      	ldr	r2, [r7, #8]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68ba      	ldr	r2, [r7, #8]
 8003b68:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	223d      	movs	r2, #61	@ 0x3d
 8003b6e:	2101      	movs	r1, #1
 8003b70:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	223c      	movs	r2, #60	@ 0x3c
 8003b76:	2100      	movs	r1, #0
 8003b78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	b004      	add	sp, #16
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	40012c00 	.word	0x40012c00
 8003b88:	ff0fffff 	.word	0xff0fffff
 8003b8c:	40000400 	.word	0x40000400
 8003b90:	40014000 	.word	0x40014000

08003b94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b9c:	46c0      	nop			@ (mov r8, r8)
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	b002      	add	sp, #8
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bac:	46c0      	nop			@ (mov r8, r8)
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	b002      	add	sp, #8
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003bbc:	46c0      	nop			@ (mov r8, r8)
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	b002      	add	sp, #8
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <siprintf>:
 8003bc4:	b40e      	push	{r1, r2, r3}
 8003bc6:	b510      	push	{r4, lr}
 8003bc8:	2400      	movs	r4, #0
 8003bca:	490c      	ldr	r1, [pc, #48]	@ (8003bfc <siprintf+0x38>)
 8003bcc:	b09d      	sub	sp, #116	@ 0x74
 8003bce:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003bd0:	9002      	str	r0, [sp, #8]
 8003bd2:	9006      	str	r0, [sp, #24]
 8003bd4:	9107      	str	r1, [sp, #28]
 8003bd6:	9104      	str	r1, [sp, #16]
 8003bd8:	4809      	ldr	r0, [pc, #36]	@ (8003c00 <siprintf+0x3c>)
 8003bda:	490a      	ldr	r1, [pc, #40]	@ (8003c04 <siprintf+0x40>)
 8003bdc:	cb04      	ldmia	r3!, {r2}
 8003bde:	9105      	str	r1, [sp, #20]
 8003be0:	6800      	ldr	r0, [r0, #0]
 8003be2:	a902      	add	r1, sp, #8
 8003be4:	9301      	str	r3, [sp, #4]
 8003be6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003be8:	f000 f8a2 	bl	8003d30 <_svfiprintf_r>
 8003bec:	9b02      	ldr	r3, [sp, #8]
 8003bee:	701c      	strb	r4, [r3, #0]
 8003bf0:	b01d      	add	sp, #116	@ 0x74
 8003bf2:	bc10      	pop	{r4}
 8003bf4:	bc08      	pop	{r3}
 8003bf6:	b003      	add	sp, #12
 8003bf8:	4718      	bx	r3
 8003bfa:	46c0      	nop			@ (mov r8, r8)
 8003bfc:	7fffffff 	.word	0x7fffffff
 8003c00:	20000010 	.word	0x20000010
 8003c04:	ffff0208 	.word	0xffff0208

08003c08 <memset>:
 8003c08:	0003      	movs	r3, r0
 8003c0a:	1882      	adds	r2, r0, r2
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d100      	bne.n	8003c12 <memset+0xa>
 8003c10:	4770      	bx	lr
 8003c12:	7019      	strb	r1, [r3, #0]
 8003c14:	3301      	adds	r3, #1
 8003c16:	e7f9      	b.n	8003c0c <memset+0x4>

08003c18 <__errno>:
 8003c18:	4b01      	ldr	r3, [pc, #4]	@ (8003c20 <__errno+0x8>)
 8003c1a:	6818      	ldr	r0, [r3, #0]
 8003c1c:	4770      	bx	lr
 8003c1e:	46c0      	nop			@ (mov r8, r8)
 8003c20:	20000010 	.word	0x20000010

08003c24 <__libc_init_array>:
 8003c24:	b570      	push	{r4, r5, r6, lr}
 8003c26:	2600      	movs	r6, #0
 8003c28:	4c0c      	ldr	r4, [pc, #48]	@ (8003c5c <__libc_init_array+0x38>)
 8003c2a:	4d0d      	ldr	r5, [pc, #52]	@ (8003c60 <__libc_init_array+0x3c>)
 8003c2c:	1b64      	subs	r4, r4, r5
 8003c2e:	10a4      	asrs	r4, r4, #2
 8003c30:	42a6      	cmp	r6, r4
 8003c32:	d109      	bne.n	8003c48 <__libc_init_array+0x24>
 8003c34:	2600      	movs	r6, #0
 8003c36:	f000 fc61 	bl	80044fc <_init>
 8003c3a:	4c0a      	ldr	r4, [pc, #40]	@ (8003c64 <__libc_init_array+0x40>)
 8003c3c:	4d0a      	ldr	r5, [pc, #40]	@ (8003c68 <__libc_init_array+0x44>)
 8003c3e:	1b64      	subs	r4, r4, r5
 8003c40:	10a4      	asrs	r4, r4, #2
 8003c42:	42a6      	cmp	r6, r4
 8003c44:	d105      	bne.n	8003c52 <__libc_init_array+0x2e>
 8003c46:	bd70      	pop	{r4, r5, r6, pc}
 8003c48:	00b3      	lsls	r3, r6, #2
 8003c4a:	58eb      	ldr	r3, [r5, r3]
 8003c4c:	4798      	blx	r3
 8003c4e:	3601      	adds	r6, #1
 8003c50:	e7ee      	b.n	8003c30 <__libc_init_array+0xc>
 8003c52:	00b3      	lsls	r3, r6, #2
 8003c54:	58eb      	ldr	r3, [r5, r3]
 8003c56:	4798      	blx	r3
 8003c58:	3601      	adds	r6, #1
 8003c5a:	e7f2      	b.n	8003c42 <__libc_init_array+0x1e>
 8003c5c:	08004828 	.word	0x08004828
 8003c60:	08004828 	.word	0x08004828
 8003c64:	0800482c 	.word	0x0800482c
 8003c68:	08004828 	.word	0x08004828

08003c6c <__retarget_lock_acquire_recursive>:
 8003c6c:	4770      	bx	lr

08003c6e <__retarget_lock_release_recursive>:
 8003c6e:	4770      	bx	lr

08003c70 <__ssputs_r>:
 8003c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c72:	688e      	ldr	r6, [r1, #8]
 8003c74:	b085      	sub	sp, #20
 8003c76:	001f      	movs	r7, r3
 8003c78:	000c      	movs	r4, r1
 8003c7a:	680b      	ldr	r3, [r1, #0]
 8003c7c:	9002      	str	r0, [sp, #8]
 8003c7e:	9203      	str	r2, [sp, #12]
 8003c80:	42be      	cmp	r6, r7
 8003c82:	d830      	bhi.n	8003ce6 <__ssputs_r+0x76>
 8003c84:	210c      	movs	r1, #12
 8003c86:	5e62      	ldrsh	r2, [r4, r1]
 8003c88:	2190      	movs	r1, #144	@ 0x90
 8003c8a:	00c9      	lsls	r1, r1, #3
 8003c8c:	420a      	tst	r2, r1
 8003c8e:	d028      	beq.n	8003ce2 <__ssputs_r+0x72>
 8003c90:	2003      	movs	r0, #3
 8003c92:	6921      	ldr	r1, [r4, #16]
 8003c94:	1a5b      	subs	r3, r3, r1
 8003c96:	9301      	str	r3, [sp, #4]
 8003c98:	6963      	ldr	r3, [r4, #20]
 8003c9a:	4343      	muls	r3, r0
 8003c9c:	9801      	ldr	r0, [sp, #4]
 8003c9e:	0fdd      	lsrs	r5, r3, #31
 8003ca0:	18ed      	adds	r5, r5, r3
 8003ca2:	1c7b      	adds	r3, r7, #1
 8003ca4:	181b      	adds	r3, r3, r0
 8003ca6:	106d      	asrs	r5, r5, #1
 8003ca8:	42ab      	cmp	r3, r5
 8003caa:	d900      	bls.n	8003cae <__ssputs_r+0x3e>
 8003cac:	001d      	movs	r5, r3
 8003cae:	0552      	lsls	r2, r2, #21
 8003cb0:	d528      	bpl.n	8003d04 <__ssputs_r+0x94>
 8003cb2:	0029      	movs	r1, r5
 8003cb4:	9802      	ldr	r0, [sp, #8]
 8003cb6:	f000 f95b 	bl	8003f70 <_malloc_r>
 8003cba:	1e06      	subs	r6, r0, #0
 8003cbc:	d02c      	beq.n	8003d18 <__ssputs_r+0xa8>
 8003cbe:	9a01      	ldr	r2, [sp, #4]
 8003cc0:	6921      	ldr	r1, [r4, #16]
 8003cc2:	f000 fbc0 	bl	8004446 <memcpy>
 8003cc6:	89a2      	ldrh	r2, [r4, #12]
 8003cc8:	4b18      	ldr	r3, [pc, #96]	@ (8003d2c <__ssputs_r+0xbc>)
 8003cca:	401a      	ands	r2, r3
 8003ccc:	2380      	movs	r3, #128	@ 0x80
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	81a3      	strh	r3, [r4, #12]
 8003cd2:	9b01      	ldr	r3, [sp, #4]
 8003cd4:	6126      	str	r6, [r4, #16]
 8003cd6:	18f6      	adds	r6, r6, r3
 8003cd8:	6026      	str	r6, [r4, #0]
 8003cda:	003e      	movs	r6, r7
 8003cdc:	6165      	str	r5, [r4, #20]
 8003cde:	1aed      	subs	r5, r5, r3
 8003ce0:	60a5      	str	r5, [r4, #8]
 8003ce2:	42be      	cmp	r6, r7
 8003ce4:	d900      	bls.n	8003ce8 <__ssputs_r+0x78>
 8003ce6:	003e      	movs	r6, r7
 8003ce8:	0032      	movs	r2, r6
 8003cea:	9903      	ldr	r1, [sp, #12]
 8003cec:	6820      	ldr	r0, [r4, #0]
 8003cee:	f000 fb7b 	bl	80043e8 <memmove>
 8003cf2:	2000      	movs	r0, #0
 8003cf4:	68a3      	ldr	r3, [r4, #8]
 8003cf6:	1b9b      	subs	r3, r3, r6
 8003cf8:	60a3      	str	r3, [r4, #8]
 8003cfa:	6823      	ldr	r3, [r4, #0]
 8003cfc:	199b      	adds	r3, r3, r6
 8003cfe:	6023      	str	r3, [r4, #0]
 8003d00:	b005      	add	sp, #20
 8003d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d04:	002a      	movs	r2, r5
 8003d06:	9802      	ldr	r0, [sp, #8]
 8003d08:	f000 fb3e 	bl	8004388 <_realloc_r>
 8003d0c:	1e06      	subs	r6, r0, #0
 8003d0e:	d1e0      	bne.n	8003cd2 <__ssputs_r+0x62>
 8003d10:	6921      	ldr	r1, [r4, #16]
 8003d12:	9802      	ldr	r0, [sp, #8]
 8003d14:	f000 fba0 	bl	8004458 <_free_r>
 8003d18:	230c      	movs	r3, #12
 8003d1a:	2001      	movs	r0, #1
 8003d1c:	9a02      	ldr	r2, [sp, #8]
 8003d1e:	4240      	negs	r0, r0
 8003d20:	6013      	str	r3, [r2, #0]
 8003d22:	89a2      	ldrh	r2, [r4, #12]
 8003d24:	3334      	adds	r3, #52	@ 0x34
 8003d26:	4313      	orrs	r3, r2
 8003d28:	81a3      	strh	r3, [r4, #12]
 8003d2a:	e7e9      	b.n	8003d00 <__ssputs_r+0x90>
 8003d2c:	fffffb7f 	.word	0xfffffb7f

08003d30 <_svfiprintf_r>:
 8003d30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d32:	b0a1      	sub	sp, #132	@ 0x84
 8003d34:	9003      	str	r0, [sp, #12]
 8003d36:	001d      	movs	r5, r3
 8003d38:	898b      	ldrh	r3, [r1, #12]
 8003d3a:	000f      	movs	r7, r1
 8003d3c:	0016      	movs	r6, r2
 8003d3e:	061b      	lsls	r3, r3, #24
 8003d40:	d511      	bpl.n	8003d66 <_svfiprintf_r+0x36>
 8003d42:	690b      	ldr	r3, [r1, #16]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10e      	bne.n	8003d66 <_svfiprintf_r+0x36>
 8003d48:	2140      	movs	r1, #64	@ 0x40
 8003d4a:	f000 f911 	bl	8003f70 <_malloc_r>
 8003d4e:	6038      	str	r0, [r7, #0]
 8003d50:	6138      	str	r0, [r7, #16]
 8003d52:	2800      	cmp	r0, #0
 8003d54:	d105      	bne.n	8003d62 <_svfiprintf_r+0x32>
 8003d56:	230c      	movs	r3, #12
 8003d58:	9a03      	ldr	r2, [sp, #12]
 8003d5a:	6013      	str	r3, [r2, #0]
 8003d5c:	2001      	movs	r0, #1
 8003d5e:	4240      	negs	r0, r0
 8003d60:	e0cf      	b.n	8003f02 <_svfiprintf_r+0x1d2>
 8003d62:	2340      	movs	r3, #64	@ 0x40
 8003d64:	617b      	str	r3, [r7, #20]
 8003d66:	2300      	movs	r3, #0
 8003d68:	ac08      	add	r4, sp, #32
 8003d6a:	6163      	str	r3, [r4, #20]
 8003d6c:	3320      	adds	r3, #32
 8003d6e:	7663      	strb	r3, [r4, #25]
 8003d70:	3310      	adds	r3, #16
 8003d72:	76a3      	strb	r3, [r4, #26]
 8003d74:	9507      	str	r5, [sp, #28]
 8003d76:	0035      	movs	r5, r6
 8003d78:	782b      	ldrb	r3, [r5, #0]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <_svfiprintf_r+0x52>
 8003d7e:	2b25      	cmp	r3, #37	@ 0x25
 8003d80:	d148      	bne.n	8003e14 <_svfiprintf_r+0xe4>
 8003d82:	1bab      	subs	r3, r5, r6
 8003d84:	9305      	str	r3, [sp, #20]
 8003d86:	42b5      	cmp	r5, r6
 8003d88:	d00b      	beq.n	8003da2 <_svfiprintf_r+0x72>
 8003d8a:	0032      	movs	r2, r6
 8003d8c:	0039      	movs	r1, r7
 8003d8e:	9803      	ldr	r0, [sp, #12]
 8003d90:	f7ff ff6e 	bl	8003c70 <__ssputs_r>
 8003d94:	3001      	adds	r0, #1
 8003d96:	d100      	bne.n	8003d9a <_svfiprintf_r+0x6a>
 8003d98:	e0ae      	b.n	8003ef8 <_svfiprintf_r+0x1c8>
 8003d9a:	6963      	ldr	r3, [r4, #20]
 8003d9c:	9a05      	ldr	r2, [sp, #20]
 8003d9e:	189b      	adds	r3, r3, r2
 8003da0:	6163      	str	r3, [r4, #20]
 8003da2:	782b      	ldrb	r3, [r5, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d100      	bne.n	8003daa <_svfiprintf_r+0x7a>
 8003da8:	e0a6      	b.n	8003ef8 <_svfiprintf_r+0x1c8>
 8003daa:	2201      	movs	r2, #1
 8003dac:	2300      	movs	r3, #0
 8003dae:	4252      	negs	r2, r2
 8003db0:	6062      	str	r2, [r4, #4]
 8003db2:	a904      	add	r1, sp, #16
 8003db4:	3254      	adds	r2, #84	@ 0x54
 8003db6:	1852      	adds	r2, r2, r1
 8003db8:	1c6e      	adds	r6, r5, #1
 8003dba:	6023      	str	r3, [r4, #0]
 8003dbc:	60e3      	str	r3, [r4, #12]
 8003dbe:	60a3      	str	r3, [r4, #8]
 8003dc0:	7013      	strb	r3, [r2, #0]
 8003dc2:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003dc4:	4b54      	ldr	r3, [pc, #336]	@ (8003f18 <_svfiprintf_r+0x1e8>)
 8003dc6:	2205      	movs	r2, #5
 8003dc8:	0018      	movs	r0, r3
 8003dca:	7831      	ldrb	r1, [r6, #0]
 8003dcc:	9305      	str	r3, [sp, #20]
 8003dce:	f000 fb2f 	bl	8004430 <memchr>
 8003dd2:	1c75      	adds	r5, r6, #1
 8003dd4:	2800      	cmp	r0, #0
 8003dd6:	d11f      	bne.n	8003e18 <_svfiprintf_r+0xe8>
 8003dd8:	6822      	ldr	r2, [r4, #0]
 8003dda:	06d3      	lsls	r3, r2, #27
 8003ddc:	d504      	bpl.n	8003de8 <_svfiprintf_r+0xb8>
 8003dde:	2353      	movs	r3, #83	@ 0x53
 8003de0:	a904      	add	r1, sp, #16
 8003de2:	185b      	adds	r3, r3, r1
 8003de4:	2120      	movs	r1, #32
 8003de6:	7019      	strb	r1, [r3, #0]
 8003de8:	0713      	lsls	r3, r2, #28
 8003dea:	d504      	bpl.n	8003df6 <_svfiprintf_r+0xc6>
 8003dec:	2353      	movs	r3, #83	@ 0x53
 8003dee:	a904      	add	r1, sp, #16
 8003df0:	185b      	adds	r3, r3, r1
 8003df2:	212b      	movs	r1, #43	@ 0x2b
 8003df4:	7019      	strb	r1, [r3, #0]
 8003df6:	7833      	ldrb	r3, [r6, #0]
 8003df8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003dfa:	d016      	beq.n	8003e2a <_svfiprintf_r+0xfa>
 8003dfc:	0035      	movs	r5, r6
 8003dfe:	2100      	movs	r1, #0
 8003e00:	200a      	movs	r0, #10
 8003e02:	68e3      	ldr	r3, [r4, #12]
 8003e04:	782a      	ldrb	r2, [r5, #0]
 8003e06:	1c6e      	adds	r6, r5, #1
 8003e08:	3a30      	subs	r2, #48	@ 0x30
 8003e0a:	2a09      	cmp	r2, #9
 8003e0c:	d950      	bls.n	8003eb0 <_svfiprintf_r+0x180>
 8003e0e:	2900      	cmp	r1, #0
 8003e10:	d111      	bne.n	8003e36 <_svfiprintf_r+0x106>
 8003e12:	e017      	b.n	8003e44 <_svfiprintf_r+0x114>
 8003e14:	3501      	adds	r5, #1
 8003e16:	e7af      	b.n	8003d78 <_svfiprintf_r+0x48>
 8003e18:	9b05      	ldr	r3, [sp, #20]
 8003e1a:	6822      	ldr	r2, [r4, #0]
 8003e1c:	1ac0      	subs	r0, r0, r3
 8003e1e:	2301      	movs	r3, #1
 8003e20:	4083      	lsls	r3, r0
 8003e22:	4313      	orrs	r3, r2
 8003e24:	002e      	movs	r6, r5
 8003e26:	6023      	str	r3, [r4, #0]
 8003e28:	e7cc      	b.n	8003dc4 <_svfiprintf_r+0x94>
 8003e2a:	9b07      	ldr	r3, [sp, #28]
 8003e2c:	1d19      	adds	r1, r3, #4
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	9107      	str	r1, [sp, #28]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	db01      	blt.n	8003e3a <_svfiprintf_r+0x10a>
 8003e36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003e38:	e004      	b.n	8003e44 <_svfiprintf_r+0x114>
 8003e3a:	425b      	negs	r3, r3
 8003e3c:	60e3      	str	r3, [r4, #12]
 8003e3e:	2302      	movs	r3, #2
 8003e40:	4313      	orrs	r3, r2
 8003e42:	6023      	str	r3, [r4, #0]
 8003e44:	782b      	ldrb	r3, [r5, #0]
 8003e46:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e48:	d10c      	bne.n	8003e64 <_svfiprintf_r+0x134>
 8003e4a:	786b      	ldrb	r3, [r5, #1]
 8003e4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e4e:	d134      	bne.n	8003eba <_svfiprintf_r+0x18a>
 8003e50:	9b07      	ldr	r3, [sp, #28]
 8003e52:	3502      	adds	r5, #2
 8003e54:	1d1a      	adds	r2, r3, #4
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	9207      	str	r2, [sp, #28]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	da01      	bge.n	8003e62 <_svfiprintf_r+0x132>
 8003e5e:	2301      	movs	r3, #1
 8003e60:	425b      	negs	r3, r3
 8003e62:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e64:	4e2d      	ldr	r6, [pc, #180]	@ (8003f1c <_svfiprintf_r+0x1ec>)
 8003e66:	2203      	movs	r2, #3
 8003e68:	0030      	movs	r0, r6
 8003e6a:	7829      	ldrb	r1, [r5, #0]
 8003e6c:	f000 fae0 	bl	8004430 <memchr>
 8003e70:	2800      	cmp	r0, #0
 8003e72:	d006      	beq.n	8003e82 <_svfiprintf_r+0x152>
 8003e74:	2340      	movs	r3, #64	@ 0x40
 8003e76:	1b80      	subs	r0, r0, r6
 8003e78:	4083      	lsls	r3, r0
 8003e7a:	6822      	ldr	r2, [r4, #0]
 8003e7c:	3501      	adds	r5, #1
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	6023      	str	r3, [r4, #0]
 8003e82:	7829      	ldrb	r1, [r5, #0]
 8003e84:	2206      	movs	r2, #6
 8003e86:	4826      	ldr	r0, [pc, #152]	@ (8003f20 <_svfiprintf_r+0x1f0>)
 8003e88:	1c6e      	adds	r6, r5, #1
 8003e8a:	7621      	strb	r1, [r4, #24]
 8003e8c:	f000 fad0 	bl	8004430 <memchr>
 8003e90:	2800      	cmp	r0, #0
 8003e92:	d038      	beq.n	8003f06 <_svfiprintf_r+0x1d6>
 8003e94:	4b23      	ldr	r3, [pc, #140]	@ (8003f24 <_svfiprintf_r+0x1f4>)
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d122      	bne.n	8003ee0 <_svfiprintf_r+0x1b0>
 8003e9a:	2207      	movs	r2, #7
 8003e9c:	9b07      	ldr	r3, [sp, #28]
 8003e9e:	3307      	adds	r3, #7
 8003ea0:	4393      	bics	r3, r2
 8003ea2:	3308      	adds	r3, #8
 8003ea4:	9307      	str	r3, [sp, #28]
 8003ea6:	6963      	ldr	r3, [r4, #20]
 8003ea8:	9a04      	ldr	r2, [sp, #16]
 8003eaa:	189b      	adds	r3, r3, r2
 8003eac:	6163      	str	r3, [r4, #20]
 8003eae:	e762      	b.n	8003d76 <_svfiprintf_r+0x46>
 8003eb0:	4343      	muls	r3, r0
 8003eb2:	0035      	movs	r5, r6
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	189b      	adds	r3, r3, r2
 8003eb8:	e7a4      	b.n	8003e04 <_svfiprintf_r+0xd4>
 8003eba:	2300      	movs	r3, #0
 8003ebc:	200a      	movs	r0, #10
 8003ebe:	0019      	movs	r1, r3
 8003ec0:	3501      	adds	r5, #1
 8003ec2:	6063      	str	r3, [r4, #4]
 8003ec4:	782a      	ldrb	r2, [r5, #0]
 8003ec6:	1c6e      	adds	r6, r5, #1
 8003ec8:	3a30      	subs	r2, #48	@ 0x30
 8003eca:	2a09      	cmp	r2, #9
 8003ecc:	d903      	bls.n	8003ed6 <_svfiprintf_r+0x1a6>
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d0c8      	beq.n	8003e64 <_svfiprintf_r+0x134>
 8003ed2:	9109      	str	r1, [sp, #36]	@ 0x24
 8003ed4:	e7c6      	b.n	8003e64 <_svfiprintf_r+0x134>
 8003ed6:	4341      	muls	r1, r0
 8003ed8:	0035      	movs	r5, r6
 8003eda:	2301      	movs	r3, #1
 8003edc:	1889      	adds	r1, r1, r2
 8003ede:	e7f1      	b.n	8003ec4 <_svfiprintf_r+0x194>
 8003ee0:	aa07      	add	r2, sp, #28
 8003ee2:	9200      	str	r2, [sp, #0]
 8003ee4:	0021      	movs	r1, r4
 8003ee6:	003a      	movs	r2, r7
 8003ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8003f28 <_svfiprintf_r+0x1f8>)
 8003eea:	9803      	ldr	r0, [sp, #12]
 8003eec:	e000      	b.n	8003ef0 <_svfiprintf_r+0x1c0>
 8003eee:	bf00      	nop
 8003ef0:	9004      	str	r0, [sp, #16]
 8003ef2:	9b04      	ldr	r3, [sp, #16]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	d1d6      	bne.n	8003ea6 <_svfiprintf_r+0x176>
 8003ef8:	89bb      	ldrh	r3, [r7, #12]
 8003efa:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003efc:	065b      	lsls	r3, r3, #25
 8003efe:	d500      	bpl.n	8003f02 <_svfiprintf_r+0x1d2>
 8003f00:	e72c      	b.n	8003d5c <_svfiprintf_r+0x2c>
 8003f02:	b021      	add	sp, #132	@ 0x84
 8003f04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f06:	aa07      	add	r2, sp, #28
 8003f08:	9200      	str	r2, [sp, #0]
 8003f0a:	0021      	movs	r1, r4
 8003f0c:	003a      	movs	r2, r7
 8003f0e:	4b06      	ldr	r3, [pc, #24]	@ (8003f28 <_svfiprintf_r+0x1f8>)
 8003f10:	9803      	ldr	r0, [sp, #12]
 8003f12:	f000 f91d 	bl	8004150 <_printf_i>
 8003f16:	e7eb      	b.n	8003ef0 <_svfiprintf_r+0x1c0>
 8003f18:	080047f4 	.word	0x080047f4
 8003f1c:	080047fa 	.word	0x080047fa
 8003f20:	080047fe 	.word	0x080047fe
 8003f24:	00000000 	.word	0x00000000
 8003f28:	08003c71 	.word	0x08003c71

08003f2c <sbrk_aligned>:
 8003f2c:	b570      	push	{r4, r5, r6, lr}
 8003f2e:	4e0f      	ldr	r6, [pc, #60]	@ (8003f6c <sbrk_aligned+0x40>)
 8003f30:	000d      	movs	r5, r1
 8003f32:	6831      	ldr	r1, [r6, #0]
 8003f34:	0004      	movs	r4, r0
 8003f36:	2900      	cmp	r1, #0
 8003f38:	d102      	bne.n	8003f40 <sbrk_aligned+0x14>
 8003f3a:	f000 fa67 	bl	800440c <_sbrk_r>
 8003f3e:	6030      	str	r0, [r6, #0]
 8003f40:	0029      	movs	r1, r5
 8003f42:	0020      	movs	r0, r4
 8003f44:	f000 fa62 	bl	800440c <_sbrk_r>
 8003f48:	1c43      	adds	r3, r0, #1
 8003f4a:	d103      	bne.n	8003f54 <sbrk_aligned+0x28>
 8003f4c:	2501      	movs	r5, #1
 8003f4e:	426d      	negs	r5, r5
 8003f50:	0028      	movs	r0, r5
 8003f52:	bd70      	pop	{r4, r5, r6, pc}
 8003f54:	2303      	movs	r3, #3
 8003f56:	1cc5      	adds	r5, r0, #3
 8003f58:	439d      	bics	r5, r3
 8003f5a:	42a8      	cmp	r0, r5
 8003f5c:	d0f8      	beq.n	8003f50 <sbrk_aligned+0x24>
 8003f5e:	1a29      	subs	r1, r5, r0
 8003f60:	0020      	movs	r0, r4
 8003f62:	f000 fa53 	bl	800440c <_sbrk_r>
 8003f66:	3001      	adds	r0, #1
 8003f68:	d1f2      	bne.n	8003f50 <sbrk_aligned+0x24>
 8003f6a:	e7ef      	b.n	8003f4c <sbrk_aligned+0x20>
 8003f6c:	200002bc 	.word	0x200002bc

08003f70 <_malloc_r>:
 8003f70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f72:	2203      	movs	r2, #3
 8003f74:	1ccb      	adds	r3, r1, #3
 8003f76:	4393      	bics	r3, r2
 8003f78:	3308      	adds	r3, #8
 8003f7a:	0005      	movs	r5, r0
 8003f7c:	001f      	movs	r7, r3
 8003f7e:	2b0c      	cmp	r3, #12
 8003f80:	d234      	bcs.n	8003fec <_malloc_r+0x7c>
 8003f82:	270c      	movs	r7, #12
 8003f84:	42b9      	cmp	r1, r7
 8003f86:	d833      	bhi.n	8003ff0 <_malloc_r+0x80>
 8003f88:	0028      	movs	r0, r5
 8003f8a:	f000 f9ed 	bl	8004368 <__malloc_lock>
 8003f8e:	4e37      	ldr	r6, [pc, #220]	@ (800406c <_malloc_r+0xfc>)
 8003f90:	6833      	ldr	r3, [r6, #0]
 8003f92:	001c      	movs	r4, r3
 8003f94:	2c00      	cmp	r4, #0
 8003f96:	d12f      	bne.n	8003ff8 <_malloc_r+0x88>
 8003f98:	0039      	movs	r1, r7
 8003f9a:	0028      	movs	r0, r5
 8003f9c:	f7ff ffc6 	bl	8003f2c <sbrk_aligned>
 8003fa0:	0004      	movs	r4, r0
 8003fa2:	1c43      	adds	r3, r0, #1
 8003fa4:	d15f      	bne.n	8004066 <_malloc_r+0xf6>
 8003fa6:	6834      	ldr	r4, [r6, #0]
 8003fa8:	9400      	str	r4, [sp, #0]
 8003faa:	9b00      	ldr	r3, [sp, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d14a      	bne.n	8004046 <_malloc_r+0xd6>
 8003fb0:	2c00      	cmp	r4, #0
 8003fb2:	d052      	beq.n	800405a <_malloc_r+0xea>
 8003fb4:	6823      	ldr	r3, [r4, #0]
 8003fb6:	0028      	movs	r0, r5
 8003fb8:	18e3      	adds	r3, r4, r3
 8003fba:	9900      	ldr	r1, [sp, #0]
 8003fbc:	9301      	str	r3, [sp, #4]
 8003fbe:	f000 fa25 	bl	800440c <_sbrk_r>
 8003fc2:	9b01      	ldr	r3, [sp, #4]
 8003fc4:	4283      	cmp	r3, r0
 8003fc6:	d148      	bne.n	800405a <_malloc_r+0xea>
 8003fc8:	6823      	ldr	r3, [r4, #0]
 8003fca:	0028      	movs	r0, r5
 8003fcc:	1aff      	subs	r7, r7, r3
 8003fce:	0039      	movs	r1, r7
 8003fd0:	f7ff ffac 	bl	8003f2c <sbrk_aligned>
 8003fd4:	3001      	adds	r0, #1
 8003fd6:	d040      	beq.n	800405a <_malloc_r+0xea>
 8003fd8:	6823      	ldr	r3, [r4, #0]
 8003fda:	19db      	adds	r3, r3, r7
 8003fdc:	6023      	str	r3, [r4, #0]
 8003fde:	6833      	ldr	r3, [r6, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	2a00      	cmp	r2, #0
 8003fe4:	d133      	bne.n	800404e <_malloc_r+0xde>
 8003fe6:	9b00      	ldr	r3, [sp, #0]
 8003fe8:	6033      	str	r3, [r6, #0]
 8003fea:	e019      	b.n	8004020 <_malloc_r+0xb0>
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	dac9      	bge.n	8003f84 <_malloc_r+0x14>
 8003ff0:	230c      	movs	r3, #12
 8003ff2:	602b      	str	r3, [r5, #0]
 8003ff4:	2000      	movs	r0, #0
 8003ff6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ff8:	6821      	ldr	r1, [r4, #0]
 8003ffa:	1bc9      	subs	r1, r1, r7
 8003ffc:	d420      	bmi.n	8004040 <_malloc_r+0xd0>
 8003ffe:	290b      	cmp	r1, #11
 8004000:	d90a      	bls.n	8004018 <_malloc_r+0xa8>
 8004002:	19e2      	adds	r2, r4, r7
 8004004:	6027      	str	r7, [r4, #0]
 8004006:	42a3      	cmp	r3, r4
 8004008:	d104      	bne.n	8004014 <_malloc_r+0xa4>
 800400a:	6032      	str	r2, [r6, #0]
 800400c:	6863      	ldr	r3, [r4, #4]
 800400e:	6011      	str	r1, [r2, #0]
 8004010:	6053      	str	r3, [r2, #4]
 8004012:	e005      	b.n	8004020 <_malloc_r+0xb0>
 8004014:	605a      	str	r2, [r3, #4]
 8004016:	e7f9      	b.n	800400c <_malloc_r+0x9c>
 8004018:	6862      	ldr	r2, [r4, #4]
 800401a:	42a3      	cmp	r3, r4
 800401c:	d10e      	bne.n	800403c <_malloc_r+0xcc>
 800401e:	6032      	str	r2, [r6, #0]
 8004020:	0028      	movs	r0, r5
 8004022:	f000 f9a9 	bl	8004378 <__malloc_unlock>
 8004026:	0020      	movs	r0, r4
 8004028:	2207      	movs	r2, #7
 800402a:	300b      	adds	r0, #11
 800402c:	1d23      	adds	r3, r4, #4
 800402e:	4390      	bics	r0, r2
 8004030:	1ac2      	subs	r2, r0, r3
 8004032:	4298      	cmp	r0, r3
 8004034:	d0df      	beq.n	8003ff6 <_malloc_r+0x86>
 8004036:	1a1b      	subs	r3, r3, r0
 8004038:	50a3      	str	r3, [r4, r2]
 800403a:	e7dc      	b.n	8003ff6 <_malloc_r+0x86>
 800403c:	605a      	str	r2, [r3, #4]
 800403e:	e7ef      	b.n	8004020 <_malloc_r+0xb0>
 8004040:	0023      	movs	r3, r4
 8004042:	6864      	ldr	r4, [r4, #4]
 8004044:	e7a6      	b.n	8003f94 <_malloc_r+0x24>
 8004046:	9c00      	ldr	r4, [sp, #0]
 8004048:	6863      	ldr	r3, [r4, #4]
 800404a:	9300      	str	r3, [sp, #0]
 800404c:	e7ad      	b.n	8003faa <_malloc_r+0x3a>
 800404e:	001a      	movs	r2, r3
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	42a3      	cmp	r3, r4
 8004054:	d1fb      	bne.n	800404e <_malloc_r+0xde>
 8004056:	2300      	movs	r3, #0
 8004058:	e7da      	b.n	8004010 <_malloc_r+0xa0>
 800405a:	230c      	movs	r3, #12
 800405c:	0028      	movs	r0, r5
 800405e:	602b      	str	r3, [r5, #0]
 8004060:	f000 f98a 	bl	8004378 <__malloc_unlock>
 8004064:	e7c6      	b.n	8003ff4 <_malloc_r+0x84>
 8004066:	6007      	str	r7, [r0, #0]
 8004068:	e7da      	b.n	8004020 <_malloc_r+0xb0>
 800406a:	46c0      	nop			@ (mov r8, r8)
 800406c:	200002c0 	.word	0x200002c0

08004070 <_printf_common>:
 8004070:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004072:	0016      	movs	r6, r2
 8004074:	9301      	str	r3, [sp, #4]
 8004076:	688a      	ldr	r2, [r1, #8]
 8004078:	690b      	ldr	r3, [r1, #16]
 800407a:	000c      	movs	r4, r1
 800407c:	9000      	str	r0, [sp, #0]
 800407e:	4293      	cmp	r3, r2
 8004080:	da00      	bge.n	8004084 <_printf_common+0x14>
 8004082:	0013      	movs	r3, r2
 8004084:	0022      	movs	r2, r4
 8004086:	6033      	str	r3, [r6, #0]
 8004088:	3243      	adds	r2, #67	@ 0x43
 800408a:	7812      	ldrb	r2, [r2, #0]
 800408c:	2a00      	cmp	r2, #0
 800408e:	d001      	beq.n	8004094 <_printf_common+0x24>
 8004090:	3301      	adds	r3, #1
 8004092:	6033      	str	r3, [r6, #0]
 8004094:	6823      	ldr	r3, [r4, #0]
 8004096:	069b      	lsls	r3, r3, #26
 8004098:	d502      	bpl.n	80040a0 <_printf_common+0x30>
 800409a:	6833      	ldr	r3, [r6, #0]
 800409c:	3302      	adds	r3, #2
 800409e:	6033      	str	r3, [r6, #0]
 80040a0:	6822      	ldr	r2, [r4, #0]
 80040a2:	2306      	movs	r3, #6
 80040a4:	0015      	movs	r5, r2
 80040a6:	401d      	ands	r5, r3
 80040a8:	421a      	tst	r2, r3
 80040aa:	d027      	beq.n	80040fc <_printf_common+0x8c>
 80040ac:	0023      	movs	r3, r4
 80040ae:	3343      	adds	r3, #67	@ 0x43
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	1e5a      	subs	r2, r3, #1
 80040b4:	4193      	sbcs	r3, r2
 80040b6:	6822      	ldr	r2, [r4, #0]
 80040b8:	0692      	lsls	r2, r2, #26
 80040ba:	d430      	bmi.n	800411e <_printf_common+0xae>
 80040bc:	0022      	movs	r2, r4
 80040be:	9901      	ldr	r1, [sp, #4]
 80040c0:	9800      	ldr	r0, [sp, #0]
 80040c2:	9d08      	ldr	r5, [sp, #32]
 80040c4:	3243      	adds	r2, #67	@ 0x43
 80040c6:	47a8      	blx	r5
 80040c8:	3001      	adds	r0, #1
 80040ca:	d025      	beq.n	8004118 <_printf_common+0xa8>
 80040cc:	2206      	movs	r2, #6
 80040ce:	6823      	ldr	r3, [r4, #0]
 80040d0:	2500      	movs	r5, #0
 80040d2:	4013      	ands	r3, r2
 80040d4:	2b04      	cmp	r3, #4
 80040d6:	d105      	bne.n	80040e4 <_printf_common+0x74>
 80040d8:	6833      	ldr	r3, [r6, #0]
 80040da:	68e5      	ldr	r5, [r4, #12]
 80040dc:	1aed      	subs	r5, r5, r3
 80040de:	43eb      	mvns	r3, r5
 80040e0:	17db      	asrs	r3, r3, #31
 80040e2:	401d      	ands	r5, r3
 80040e4:	68a3      	ldr	r3, [r4, #8]
 80040e6:	6922      	ldr	r2, [r4, #16]
 80040e8:	4293      	cmp	r3, r2
 80040ea:	dd01      	ble.n	80040f0 <_printf_common+0x80>
 80040ec:	1a9b      	subs	r3, r3, r2
 80040ee:	18ed      	adds	r5, r5, r3
 80040f0:	2600      	movs	r6, #0
 80040f2:	42b5      	cmp	r5, r6
 80040f4:	d120      	bne.n	8004138 <_printf_common+0xc8>
 80040f6:	2000      	movs	r0, #0
 80040f8:	e010      	b.n	800411c <_printf_common+0xac>
 80040fa:	3501      	adds	r5, #1
 80040fc:	68e3      	ldr	r3, [r4, #12]
 80040fe:	6832      	ldr	r2, [r6, #0]
 8004100:	1a9b      	subs	r3, r3, r2
 8004102:	42ab      	cmp	r3, r5
 8004104:	ddd2      	ble.n	80040ac <_printf_common+0x3c>
 8004106:	0022      	movs	r2, r4
 8004108:	2301      	movs	r3, #1
 800410a:	9901      	ldr	r1, [sp, #4]
 800410c:	9800      	ldr	r0, [sp, #0]
 800410e:	9f08      	ldr	r7, [sp, #32]
 8004110:	3219      	adds	r2, #25
 8004112:	47b8      	blx	r7
 8004114:	3001      	adds	r0, #1
 8004116:	d1f0      	bne.n	80040fa <_printf_common+0x8a>
 8004118:	2001      	movs	r0, #1
 800411a:	4240      	negs	r0, r0
 800411c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800411e:	2030      	movs	r0, #48	@ 0x30
 8004120:	18e1      	adds	r1, r4, r3
 8004122:	3143      	adds	r1, #67	@ 0x43
 8004124:	7008      	strb	r0, [r1, #0]
 8004126:	0021      	movs	r1, r4
 8004128:	1c5a      	adds	r2, r3, #1
 800412a:	3145      	adds	r1, #69	@ 0x45
 800412c:	7809      	ldrb	r1, [r1, #0]
 800412e:	18a2      	adds	r2, r4, r2
 8004130:	3243      	adds	r2, #67	@ 0x43
 8004132:	3302      	adds	r3, #2
 8004134:	7011      	strb	r1, [r2, #0]
 8004136:	e7c1      	b.n	80040bc <_printf_common+0x4c>
 8004138:	0022      	movs	r2, r4
 800413a:	2301      	movs	r3, #1
 800413c:	9901      	ldr	r1, [sp, #4]
 800413e:	9800      	ldr	r0, [sp, #0]
 8004140:	9f08      	ldr	r7, [sp, #32]
 8004142:	321a      	adds	r2, #26
 8004144:	47b8      	blx	r7
 8004146:	3001      	adds	r0, #1
 8004148:	d0e6      	beq.n	8004118 <_printf_common+0xa8>
 800414a:	3601      	adds	r6, #1
 800414c:	e7d1      	b.n	80040f2 <_printf_common+0x82>
	...

08004150 <_printf_i>:
 8004150:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004152:	b08b      	sub	sp, #44	@ 0x2c
 8004154:	9206      	str	r2, [sp, #24]
 8004156:	000a      	movs	r2, r1
 8004158:	3243      	adds	r2, #67	@ 0x43
 800415a:	9307      	str	r3, [sp, #28]
 800415c:	9005      	str	r0, [sp, #20]
 800415e:	9203      	str	r2, [sp, #12]
 8004160:	7e0a      	ldrb	r2, [r1, #24]
 8004162:	000c      	movs	r4, r1
 8004164:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004166:	2a78      	cmp	r2, #120	@ 0x78
 8004168:	d809      	bhi.n	800417e <_printf_i+0x2e>
 800416a:	2a62      	cmp	r2, #98	@ 0x62
 800416c:	d80b      	bhi.n	8004186 <_printf_i+0x36>
 800416e:	2a00      	cmp	r2, #0
 8004170:	d100      	bne.n	8004174 <_printf_i+0x24>
 8004172:	e0ba      	b.n	80042ea <_printf_i+0x19a>
 8004174:	497a      	ldr	r1, [pc, #488]	@ (8004360 <_printf_i+0x210>)
 8004176:	9104      	str	r1, [sp, #16]
 8004178:	2a58      	cmp	r2, #88	@ 0x58
 800417a:	d100      	bne.n	800417e <_printf_i+0x2e>
 800417c:	e08e      	b.n	800429c <_printf_i+0x14c>
 800417e:	0025      	movs	r5, r4
 8004180:	3542      	adds	r5, #66	@ 0x42
 8004182:	702a      	strb	r2, [r5, #0]
 8004184:	e022      	b.n	80041cc <_printf_i+0x7c>
 8004186:	0010      	movs	r0, r2
 8004188:	3863      	subs	r0, #99	@ 0x63
 800418a:	2815      	cmp	r0, #21
 800418c:	d8f7      	bhi.n	800417e <_printf_i+0x2e>
 800418e:	f7fb ffb9 	bl	8000104 <__gnu_thumb1_case_shi>
 8004192:	0016      	.short	0x0016
 8004194:	fff6001f 	.word	0xfff6001f
 8004198:	fff6fff6 	.word	0xfff6fff6
 800419c:	001ffff6 	.word	0x001ffff6
 80041a0:	fff6fff6 	.word	0xfff6fff6
 80041a4:	fff6fff6 	.word	0xfff6fff6
 80041a8:	0036009f 	.word	0x0036009f
 80041ac:	fff6007e 	.word	0xfff6007e
 80041b0:	00b0fff6 	.word	0x00b0fff6
 80041b4:	0036fff6 	.word	0x0036fff6
 80041b8:	fff6fff6 	.word	0xfff6fff6
 80041bc:	0082      	.short	0x0082
 80041be:	0025      	movs	r5, r4
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	3542      	adds	r5, #66	@ 0x42
 80041c4:	1d11      	adds	r1, r2, #4
 80041c6:	6019      	str	r1, [r3, #0]
 80041c8:	6813      	ldr	r3, [r2, #0]
 80041ca:	702b      	strb	r3, [r5, #0]
 80041cc:	2301      	movs	r3, #1
 80041ce:	e09e      	b.n	800430e <_printf_i+0x1be>
 80041d0:	6818      	ldr	r0, [r3, #0]
 80041d2:	6809      	ldr	r1, [r1, #0]
 80041d4:	1d02      	adds	r2, r0, #4
 80041d6:	060d      	lsls	r5, r1, #24
 80041d8:	d50b      	bpl.n	80041f2 <_printf_i+0xa2>
 80041da:	6806      	ldr	r6, [r0, #0]
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	2e00      	cmp	r6, #0
 80041e0:	da03      	bge.n	80041ea <_printf_i+0x9a>
 80041e2:	232d      	movs	r3, #45	@ 0x2d
 80041e4:	9a03      	ldr	r2, [sp, #12]
 80041e6:	4276      	negs	r6, r6
 80041e8:	7013      	strb	r3, [r2, #0]
 80041ea:	4b5d      	ldr	r3, [pc, #372]	@ (8004360 <_printf_i+0x210>)
 80041ec:	270a      	movs	r7, #10
 80041ee:	9304      	str	r3, [sp, #16]
 80041f0:	e018      	b.n	8004224 <_printf_i+0xd4>
 80041f2:	6806      	ldr	r6, [r0, #0]
 80041f4:	601a      	str	r2, [r3, #0]
 80041f6:	0649      	lsls	r1, r1, #25
 80041f8:	d5f1      	bpl.n	80041de <_printf_i+0x8e>
 80041fa:	b236      	sxth	r6, r6
 80041fc:	e7ef      	b.n	80041de <_printf_i+0x8e>
 80041fe:	6808      	ldr	r0, [r1, #0]
 8004200:	6819      	ldr	r1, [r3, #0]
 8004202:	c940      	ldmia	r1!, {r6}
 8004204:	0605      	lsls	r5, r0, #24
 8004206:	d402      	bmi.n	800420e <_printf_i+0xbe>
 8004208:	0640      	lsls	r0, r0, #25
 800420a:	d500      	bpl.n	800420e <_printf_i+0xbe>
 800420c:	b2b6      	uxth	r6, r6
 800420e:	6019      	str	r1, [r3, #0]
 8004210:	4b53      	ldr	r3, [pc, #332]	@ (8004360 <_printf_i+0x210>)
 8004212:	270a      	movs	r7, #10
 8004214:	9304      	str	r3, [sp, #16]
 8004216:	2a6f      	cmp	r2, #111	@ 0x6f
 8004218:	d100      	bne.n	800421c <_printf_i+0xcc>
 800421a:	3f02      	subs	r7, #2
 800421c:	0023      	movs	r3, r4
 800421e:	2200      	movs	r2, #0
 8004220:	3343      	adds	r3, #67	@ 0x43
 8004222:	701a      	strb	r2, [r3, #0]
 8004224:	6863      	ldr	r3, [r4, #4]
 8004226:	60a3      	str	r3, [r4, #8]
 8004228:	2b00      	cmp	r3, #0
 800422a:	db06      	blt.n	800423a <_printf_i+0xea>
 800422c:	2104      	movs	r1, #4
 800422e:	6822      	ldr	r2, [r4, #0]
 8004230:	9d03      	ldr	r5, [sp, #12]
 8004232:	438a      	bics	r2, r1
 8004234:	6022      	str	r2, [r4, #0]
 8004236:	4333      	orrs	r3, r6
 8004238:	d00c      	beq.n	8004254 <_printf_i+0x104>
 800423a:	9d03      	ldr	r5, [sp, #12]
 800423c:	0030      	movs	r0, r6
 800423e:	0039      	movs	r1, r7
 8004240:	f7fb fff0 	bl	8000224 <__aeabi_uidivmod>
 8004244:	9b04      	ldr	r3, [sp, #16]
 8004246:	3d01      	subs	r5, #1
 8004248:	5c5b      	ldrb	r3, [r3, r1]
 800424a:	702b      	strb	r3, [r5, #0]
 800424c:	0033      	movs	r3, r6
 800424e:	0006      	movs	r6, r0
 8004250:	429f      	cmp	r7, r3
 8004252:	d9f3      	bls.n	800423c <_printf_i+0xec>
 8004254:	2f08      	cmp	r7, #8
 8004256:	d109      	bne.n	800426c <_printf_i+0x11c>
 8004258:	6823      	ldr	r3, [r4, #0]
 800425a:	07db      	lsls	r3, r3, #31
 800425c:	d506      	bpl.n	800426c <_printf_i+0x11c>
 800425e:	6862      	ldr	r2, [r4, #4]
 8004260:	6923      	ldr	r3, [r4, #16]
 8004262:	429a      	cmp	r2, r3
 8004264:	dc02      	bgt.n	800426c <_printf_i+0x11c>
 8004266:	2330      	movs	r3, #48	@ 0x30
 8004268:	3d01      	subs	r5, #1
 800426a:	702b      	strb	r3, [r5, #0]
 800426c:	9b03      	ldr	r3, [sp, #12]
 800426e:	1b5b      	subs	r3, r3, r5
 8004270:	6123      	str	r3, [r4, #16]
 8004272:	9b07      	ldr	r3, [sp, #28]
 8004274:	0021      	movs	r1, r4
 8004276:	9300      	str	r3, [sp, #0]
 8004278:	9805      	ldr	r0, [sp, #20]
 800427a:	9b06      	ldr	r3, [sp, #24]
 800427c:	aa09      	add	r2, sp, #36	@ 0x24
 800427e:	f7ff fef7 	bl	8004070 <_printf_common>
 8004282:	3001      	adds	r0, #1
 8004284:	d148      	bne.n	8004318 <_printf_i+0x1c8>
 8004286:	2001      	movs	r0, #1
 8004288:	4240      	negs	r0, r0
 800428a:	b00b      	add	sp, #44	@ 0x2c
 800428c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800428e:	2220      	movs	r2, #32
 8004290:	6809      	ldr	r1, [r1, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	6022      	str	r2, [r4, #0]
 8004296:	2278      	movs	r2, #120	@ 0x78
 8004298:	4932      	ldr	r1, [pc, #200]	@ (8004364 <_printf_i+0x214>)
 800429a:	9104      	str	r1, [sp, #16]
 800429c:	0021      	movs	r1, r4
 800429e:	3145      	adds	r1, #69	@ 0x45
 80042a0:	700a      	strb	r2, [r1, #0]
 80042a2:	6819      	ldr	r1, [r3, #0]
 80042a4:	6822      	ldr	r2, [r4, #0]
 80042a6:	c940      	ldmia	r1!, {r6}
 80042a8:	0610      	lsls	r0, r2, #24
 80042aa:	d402      	bmi.n	80042b2 <_printf_i+0x162>
 80042ac:	0650      	lsls	r0, r2, #25
 80042ae:	d500      	bpl.n	80042b2 <_printf_i+0x162>
 80042b0:	b2b6      	uxth	r6, r6
 80042b2:	6019      	str	r1, [r3, #0]
 80042b4:	07d3      	lsls	r3, r2, #31
 80042b6:	d502      	bpl.n	80042be <_printf_i+0x16e>
 80042b8:	2320      	movs	r3, #32
 80042ba:	4313      	orrs	r3, r2
 80042bc:	6023      	str	r3, [r4, #0]
 80042be:	2e00      	cmp	r6, #0
 80042c0:	d001      	beq.n	80042c6 <_printf_i+0x176>
 80042c2:	2710      	movs	r7, #16
 80042c4:	e7aa      	b.n	800421c <_printf_i+0xcc>
 80042c6:	2220      	movs	r2, #32
 80042c8:	6823      	ldr	r3, [r4, #0]
 80042ca:	4393      	bics	r3, r2
 80042cc:	6023      	str	r3, [r4, #0]
 80042ce:	e7f8      	b.n	80042c2 <_printf_i+0x172>
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	680d      	ldr	r5, [r1, #0]
 80042d4:	1d10      	adds	r0, r2, #4
 80042d6:	6949      	ldr	r1, [r1, #20]
 80042d8:	6018      	str	r0, [r3, #0]
 80042da:	6813      	ldr	r3, [r2, #0]
 80042dc:	062e      	lsls	r6, r5, #24
 80042de:	d501      	bpl.n	80042e4 <_printf_i+0x194>
 80042e0:	6019      	str	r1, [r3, #0]
 80042e2:	e002      	b.n	80042ea <_printf_i+0x19a>
 80042e4:	066d      	lsls	r5, r5, #25
 80042e6:	d5fb      	bpl.n	80042e0 <_printf_i+0x190>
 80042e8:	8019      	strh	r1, [r3, #0]
 80042ea:	2300      	movs	r3, #0
 80042ec:	9d03      	ldr	r5, [sp, #12]
 80042ee:	6123      	str	r3, [r4, #16]
 80042f0:	e7bf      	b.n	8004272 <_printf_i+0x122>
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	1d11      	adds	r1, r2, #4
 80042f6:	6019      	str	r1, [r3, #0]
 80042f8:	6815      	ldr	r5, [r2, #0]
 80042fa:	2100      	movs	r1, #0
 80042fc:	0028      	movs	r0, r5
 80042fe:	6862      	ldr	r2, [r4, #4]
 8004300:	f000 f896 	bl	8004430 <memchr>
 8004304:	2800      	cmp	r0, #0
 8004306:	d001      	beq.n	800430c <_printf_i+0x1bc>
 8004308:	1b40      	subs	r0, r0, r5
 800430a:	6060      	str	r0, [r4, #4]
 800430c:	6863      	ldr	r3, [r4, #4]
 800430e:	6123      	str	r3, [r4, #16]
 8004310:	2300      	movs	r3, #0
 8004312:	9a03      	ldr	r2, [sp, #12]
 8004314:	7013      	strb	r3, [r2, #0]
 8004316:	e7ac      	b.n	8004272 <_printf_i+0x122>
 8004318:	002a      	movs	r2, r5
 800431a:	6923      	ldr	r3, [r4, #16]
 800431c:	9906      	ldr	r1, [sp, #24]
 800431e:	9805      	ldr	r0, [sp, #20]
 8004320:	9d07      	ldr	r5, [sp, #28]
 8004322:	47a8      	blx	r5
 8004324:	3001      	adds	r0, #1
 8004326:	d0ae      	beq.n	8004286 <_printf_i+0x136>
 8004328:	6823      	ldr	r3, [r4, #0]
 800432a:	079b      	lsls	r3, r3, #30
 800432c:	d415      	bmi.n	800435a <_printf_i+0x20a>
 800432e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004330:	68e0      	ldr	r0, [r4, #12]
 8004332:	4298      	cmp	r0, r3
 8004334:	daa9      	bge.n	800428a <_printf_i+0x13a>
 8004336:	0018      	movs	r0, r3
 8004338:	e7a7      	b.n	800428a <_printf_i+0x13a>
 800433a:	0022      	movs	r2, r4
 800433c:	2301      	movs	r3, #1
 800433e:	9906      	ldr	r1, [sp, #24]
 8004340:	9805      	ldr	r0, [sp, #20]
 8004342:	9e07      	ldr	r6, [sp, #28]
 8004344:	3219      	adds	r2, #25
 8004346:	47b0      	blx	r6
 8004348:	3001      	adds	r0, #1
 800434a:	d09c      	beq.n	8004286 <_printf_i+0x136>
 800434c:	3501      	adds	r5, #1
 800434e:	68e3      	ldr	r3, [r4, #12]
 8004350:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	42ab      	cmp	r3, r5
 8004356:	dcf0      	bgt.n	800433a <_printf_i+0x1ea>
 8004358:	e7e9      	b.n	800432e <_printf_i+0x1de>
 800435a:	2500      	movs	r5, #0
 800435c:	e7f7      	b.n	800434e <_printf_i+0x1fe>
 800435e:	46c0      	nop			@ (mov r8, r8)
 8004360:	08004805 	.word	0x08004805
 8004364:	08004816 	.word	0x08004816

08004368 <__malloc_lock>:
 8004368:	b510      	push	{r4, lr}
 800436a:	4802      	ldr	r0, [pc, #8]	@ (8004374 <__malloc_lock+0xc>)
 800436c:	f7ff fc7e 	bl	8003c6c <__retarget_lock_acquire_recursive>
 8004370:	bd10      	pop	{r4, pc}
 8004372:	46c0      	nop			@ (mov r8, r8)
 8004374:	200002b8 	.word	0x200002b8

08004378 <__malloc_unlock>:
 8004378:	b510      	push	{r4, lr}
 800437a:	4802      	ldr	r0, [pc, #8]	@ (8004384 <__malloc_unlock+0xc>)
 800437c:	f7ff fc77 	bl	8003c6e <__retarget_lock_release_recursive>
 8004380:	bd10      	pop	{r4, pc}
 8004382:	46c0      	nop			@ (mov r8, r8)
 8004384:	200002b8 	.word	0x200002b8

08004388 <_realloc_r>:
 8004388:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800438a:	0006      	movs	r6, r0
 800438c:	000c      	movs	r4, r1
 800438e:	0015      	movs	r5, r2
 8004390:	2900      	cmp	r1, #0
 8004392:	d105      	bne.n	80043a0 <_realloc_r+0x18>
 8004394:	0011      	movs	r1, r2
 8004396:	f7ff fdeb 	bl	8003f70 <_malloc_r>
 800439a:	0004      	movs	r4, r0
 800439c:	0020      	movs	r0, r4
 800439e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80043a0:	2a00      	cmp	r2, #0
 80043a2:	d103      	bne.n	80043ac <_realloc_r+0x24>
 80043a4:	f000 f858 	bl	8004458 <_free_r>
 80043a8:	002c      	movs	r4, r5
 80043aa:	e7f7      	b.n	800439c <_realloc_r+0x14>
 80043ac:	f000 f89e 	bl	80044ec <_malloc_usable_size_r>
 80043b0:	0007      	movs	r7, r0
 80043b2:	4285      	cmp	r5, r0
 80043b4:	d802      	bhi.n	80043bc <_realloc_r+0x34>
 80043b6:	0843      	lsrs	r3, r0, #1
 80043b8:	42ab      	cmp	r3, r5
 80043ba:	d3ef      	bcc.n	800439c <_realloc_r+0x14>
 80043bc:	0029      	movs	r1, r5
 80043be:	0030      	movs	r0, r6
 80043c0:	f7ff fdd6 	bl	8003f70 <_malloc_r>
 80043c4:	9001      	str	r0, [sp, #4]
 80043c6:	2800      	cmp	r0, #0
 80043c8:	d101      	bne.n	80043ce <_realloc_r+0x46>
 80043ca:	9c01      	ldr	r4, [sp, #4]
 80043cc:	e7e6      	b.n	800439c <_realloc_r+0x14>
 80043ce:	002a      	movs	r2, r5
 80043d0:	42bd      	cmp	r5, r7
 80043d2:	d900      	bls.n	80043d6 <_realloc_r+0x4e>
 80043d4:	003a      	movs	r2, r7
 80043d6:	0021      	movs	r1, r4
 80043d8:	9801      	ldr	r0, [sp, #4]
 80043da:	f000 f834 	bl	8004446 <memcpy>
 80043de:	0021      	movs	r1, r4
 80043e0:	0030      	movs	r0, r6
 80043e2:	f000 f839 	bl	8004458 <_free_r>
 80043e6:	e7f0      	b.n	80043ca <_realloc_r+0x42>

080043e8 <memmove>:
 80043e8:	b510      	push	{r4, lr}
 80043ea:	4288      	cmp	r0, r1
 80043ec:	d902      	bls.n	80043f4 <memmove+0xc>
 80043ee:	188b      	adds	r3, r1, r2
 80043f0:	4298      	cmp	r0, r3
 80043f2:	d308      	bcc.n	8004406 <memmove+0x1e>
 80043f4:	2300      	movs	r3, #0
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d007      	beq.n	800440a <memmove+0x22>
 80043fa:	5ccc      	ldrb	r4, [r1, r3]
 80043fc:	54c4      	strb	r4, [r0, r3]
 80043fe:	3301      	adds	r3, #1
 8004400:	e7f9      	b.n	80043f6 <memmove+0xe>
 8004402:	5c8b      	ldrb	r3, [r1, r2]
 8004404:	5483      	strb	r3, [r0, r2]
 8004406:	3a01      	subs	r2, #1
 8004408:	d2fb      	bcs.n	8004402 <memmove+0x1a>
 800440a:	bd10      	pop	{r4, pc}

0800440c <_sbrk_r>:
 800440c:	2300      	movs	r3, #0
 800440e:	b570      	push	{r4, r5, r6, lr}
 8004410:	4d06      	ldr	r5, [pc, #24]	@ (800442c <_sbrk_r+0x20>)
 8004412:	0004      	movs	r4, r0
 8004414:	0008      	movs	r0, r1
 8004416:	602b      	str	r3, [r5, #0]
 8004418:	f7fc fc0a 	bl	8000c30 <_sbrk>
 800441c:	1c43      	adds	r3, r0, #1
 800441e:	d103      	bne.n	8004428 <_sbrk_r+0x1c>
 8004420:	682b      	ldr	r3, [r5, #0]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d000      	beq.n	8004428 <_sbrk_r+0x1c>
 8004426:	6023      	str	r3, [r4, #0]
 8004428:	bd70      	pop	{r4, r5, r6, pc}
 800442a:	46c0      	nop			@ (mov r8, r8)
 800442c:	200002c4 	.word	0x200002c4

08004430 <memchr>:
 8004430:	b2c9      	uxtb	r1, r1
 8004432:	1882      	adds	r2, r0, r2
 8004434:	4290      	cmp	r0, r2
 8004436:	d101      	bne.n	800443c <memchr+0xc>
 8004438:	2000      	movs	r0, #0
 800443a:	4770      	bx	lr
 800443c:	7803      	ldrb	r3, [r0, #0]
 800443e:	428b      	cmp	r3, r1
 8004440:	d0fb      	beq.n	800443a <memchr+0xa>
 8004442:	3001      	adds	r0, #1
 8004444:	e7f6      	b.n	8004434 <memchr+0x4>

08004446 <memcpy>:
 8004446:	2300      	movs	r3, #0
 8004448:	b510      	push	{r4, lr}
 800444a:	429a      	cmp	r2, r3
 800444c:	d100      	bne.n	8004450 <memcpy+0xa>
 800444e:	bd10      	pop	{r4, pc}
 8004450:	5ccc      	ldrb	r4, [r1, r3]
 8004452:	54c4      	strb	r4, [r0, r3]
 8004454:	3301      	adds	r3, #1
 8004456:	e7f8      	b.n	800444a <memcpy+0x4>

08004458 <_free_r>:
 8004458:	b570      	push	{r4, r5, r6, lr}
 800445a:	0005      	movs	r5, r0
 800445c:	1e0c      	subs	r4, r1, #0
 800445e:	d010      	beq.n	8004482 <_free_r+0x2a>
 8004460:	3c04      	subs	r4, #4
 8004462:	6823      	ldr	r3, [r4, #0]
 8004464:	2b00      	cmp	r3, #0
 8004466:	da00      	bge.n	800446a <_free_r+0x12>
 8004468:	18e4      	adds	r4, r4, r3
 800446a:	0028      	movs	r0, r5
 800446c:	f7ff ff7c 	bl	8004368 <__malloc_lock>
 8004470:	4a1d      	ldr	r2, [pc, #116]	@ (80044e8 <_free_r+0x90>)
 8004472:	6813      	ldr	r3, [r2, #0]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d105      	bne.n	8004484 <_free_r+0x2c>
 8004478:	6063      	str	r3, [r4, #4]
 800447a:	6014      	str	r4, [r2, #0]
 800447c:	0028      	movs	r0, r5
 800447e:	f7ff ff7b 	bl	8004378 <__malloc_unlock>
 8004482:	bd70      	pop	{r4, r5, r6, pc}
 8004484:	42a3      	cmp	r3, r4
 8004486:	d908      	bls.n	800449a <_free_r+0x42>
 8004488:	6820      	ldr	r0, [r4, #0]
 800448a:	1821      	adds	r1, r4, r0
 800448c:	428b      	cmp	r3, r1
 800448e:	d1f3      	bne.n	8004478 <_free_r+0x20>
 8004490:	6819      	ldr	r1, [r3, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	1809      	adds	r1, r1, r0
 8004496:	6021      	str	r1, [r4, #0]
 8004498:	e7ee      	b.n	8004478 <_free_r+0x20>
 800449a:	001a      	movs	r2, r3
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d001      	beq.n	80044a6 <_free_r+0x4e>
 80044a2:	42a3      	cmp	r3, r4
 80044a4:	d9f9      	bls.n	800449a <_free_r+0x42>
 80044a6:	6811      	ldr	r1, [r2, #0]
 80044a8:	1850      	adds	r0, r2, r1
 80044aa:	42a0      	cmp	r0, r4
 80044ac:	d10b      	bne.n	80044c6 <_free_r+0x6e>
 80044ae:	6820      	ldr	r0, [r4, #0]
 80044b0:	1809      	adds	r1, r1, r0
 80044b2:	1850      	adds	r0, r2, r1
 80044b4:	6011      	str	r1, [r2, #0]
 80044b6:	4283      	cmp	r3, r0
 80044b8:	d1e0      	bne.n	800447c <_free_r+0x24>
 80044ba:	6818      	ldr	r0, [r3, #0]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	1841      	adds	r1, r0, r1
 80044c0:	6011      	str	r1, [r2, #0]
 80044c2:	6053      	str	r3, [r2, #4]
 80044c4:	e7da      	b.n	800447c <_free_r+0x24>
 80044c6:	42a0      	cmp	r0, r4
 80044c8:	d902      	bls.n	80044d0 <_free_r+0x78>
 80044ca:	230c      	movs	r3, #12
 80044cc:	602b      	str	r3, [r5, #0]
 80044ce:	e7d5      	b.n	800447c <_free_r+0x24>
 80044d0:	6820      	ldr	r0, [r4, #0]
 80044d2:	1821      	adds	r1, r4, r0
 80044d4:	428b      	cmp	r3, r1
 80044d6:	d103      	bne.n	80044e0 <_free_r+0x88>
 80044d8:	6819      	ldr	r1, [r3, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	1809      	adds	r1, r1, r0
 80044de:	6021      	str	r1, [r4, #0]
 80044e0:	6063      	str	r3, [r4, #4]
 80044e2:	6054      	str	r4, [r2, #4]
 80044e4:	e7ca      	b.n	800447c <_free_r+0x24>
 80044e6:	46c0      	nop			@ (mov r8, r8)
 80044e8:	200002c0 	.word	0x200002c0

080044ec <_malloc_usable_size_r>:
 80044ec:	1f0b      	subs	r3, r1, #4
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	1f18      	subs	r0, r3, #4
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	da01      	bge.n	80044fa <_malloc_usable_size_r+0xe>
 80044f6:	580b      	ldr	r3, [r1, r0]
 80044f8:	18c0      	adds	r0, r0, r3
 80044fa:	4770      	bx	lr

080044fc <_init>:
 80044fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044fe:	46c0      	nop			@ (mov r8, r8)
 8004500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004502:	bc08      	pop	{r3}
 8004504:	469e      	mov	lr, r3
 8004506:	4770      	bx	lr

08004508 <_fini>:
 8004508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800450a:	46c0      	nop			@ (mov r8, r8)
 800450c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800450e:	bc08      	pop	{r3}
 8004510:	469e      	mov	lr, r3
 8004512:	4770      	bx	lr
