Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon May 23 19:41:11 2022
| Host         : riscmakers.home running 64-bit CentOS Linux release 8.5.2111
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_sim_impl/cva6_sim.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.177ns  (logic 0.518ns (44.025%)  route 0.659ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.058ns = ( 107.058 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.798   107.058    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X102Y10        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y10        FDCE (Prop_fdce_C_Q)         0.518   107.576 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.659   108.235    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X100Y9         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X100Y9         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X100Y9         FDCE (Setup_fdce_C_D)       -0.030   108.964    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        108.964    
                         arrival time                        -108.235    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.177ns  (logic 0.518ns (44.025%)  route 0.659ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.058ns = ( 107.058 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.798   107.058    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X102Y10        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y10        FDCE (Prop_fdce_C_Q)         0.518   107.576 f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.659   108.235    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X100Y9         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X100Y9         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X100Y9         FDCE (Setup_fdce_C_D)       -0.030   108.964    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        108.964    
                         arrival time                        -108.235    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.994ns  (logic 0.478ns (48.075%)  route 0.516ns (51.925%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.058ns = ( 107.058 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.798   107.058    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X94Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y8          FDCE (Prop_fdce_C_Q)         0.478   107.536 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.516   108.053    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.190   108.804    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        108.804    
                         arrival time                        -108.053    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.994ns  (logic 0.478ns (48.075%)  route 0.516ns (51.925%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.058ns = ( 107.058 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.798   107.058    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X94Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y8          FDCE (Prop_fdce_C_Q)         0.478   107.536 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.516   108.053    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X96Y8          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.190   108.804    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        108.804    
                         arrival time                        -108.053    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.951ns  (logic 0.478ns (50.246%)  route 0.473ns (49.754%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X92Y5          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y5          FDCE (Prop_fdce_C_Q)         0.478   107.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.473   108.009    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X93Y6          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X93Y6          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X93Y6          FDCE (Setup_fdce_C_D)       -0.229   108.764    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        108.764    
                         arrival time                        -108.009    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.951ns  (logic 0.478ns (50.246%)  route 0.473ns (49.754%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X92Y5          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y5          FDCE (Prop_fdce_C_Q)         0.478   107.535 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.473   108.009    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X93Y6          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X93Y6          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X93Y6          FDCE (Setup_fdce_C_D)       -0.229   108.764    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        108.764    
                         arrival time                        -108.009    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.099%)  route 0.606ns (53.901%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y8         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y8         FDCE (Prop_fdce_C_Q)         0.518   107.577 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.606   108.183    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.045   108.949    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        108.949    
                         arrival time                        -108.183    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.099%)  route 0.606ns (53.901%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y8         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y8         FDCE (Prop_fdce_C_Q)         0.518   107.577 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.606   108.183    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X96Y8          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.045   108.949    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        108.949    
                         arrival time                        -108.183    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.958ns  (logic 0.419ns (43.750%)  route 0.539ns (56.250%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y3          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3          FDCE (Prop_fdce_C_Q)         0.419   107.476 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.539   108.015    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X90Y3          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X90Y3          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X90Y3          FDCE (Setup_fdce_C_D)       -0.206   108.787    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        108.787    
                         arrival time                        -108.015    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.958ns  (logic 0.419ns (43.750%)  route 0.539ns (56.250%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y3          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3          FDCE (Prop_fdce_C_Q)         0.419   107.476 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.539   108.015    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X90Y3          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X90Y3          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X90Y3          FDCE (Setup_fdce_C_D)       -0.206   108.787    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        108.787    
                         arrival time                        -108.015    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.103ns  (logic 0.456ns (41.340%)  route 0.647ns (58.660%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 109.587 - 111.111 ) 
    Source Clock Delay      (SCD):    7.055ns = ( 107.055 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.795   107.055    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X93Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDCE (Prop_fdce_C_Q)         0.456   107.511 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.647   108.159    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X91Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.620   109.587    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   109.587    
                         clock uncertainty           -0.595   108.991    
    SLICE_X91Y9          FDCE (Setup_fdce_C_D)       -0.058   108.933    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        108.933    
                         arrival time                        -108.159    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.103ns  (logic 0.456ns (41.340%)  route 0.647ns (58.660%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 109.587 - 111.111 ) 
    Source Clock Delay      (SCD):    7.055ns = ( 107.055 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.795   107.055    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X93Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDCE (Prop_fdce_C_Q)         0.456   107.511 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.647   108.159    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X91Y9          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.620   109.587    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   109.587    
                         clock uncertainty           -0.595   108.991    
    SLICE_X91Y9          FDCE (Setup_fdce_C_D)       -0.058   108.933    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        108.933    
                         arrival time                        -108.159    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.959ns  (logic 0.478ns (49.864%)  route 0.481ns (50.136%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y9          FDCE (Prop_fdce_C_Q)         0.478   107.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.481   108.016    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X96Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X96Y9          FDCE (Setup_fdce_C_D)       -0.202   108.791    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        108.791    
                         arrival time                        -108.016    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.959ns  (logic 0.478ns (49.864%)  route 0.481ns (50.136%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y9          FDCE (Prop_fdce_C_Q)         0.478   107.535 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.481   108.016    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X96Y9          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X96Y9          FDCE (Setup_fdce_C_D)       -0.202   108.791    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        108.791    
                         arrival time                        -108.016    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.231%)  route 0.455ns (48.769%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y9          FDCE (Prop_fdce_C_Q)         0.478   107.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.455   107.991    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.214   108.780    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        108.780    
                         arrival time                        -107.991    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.231%)  route 0.455ns (48.769%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y9          FDCE (Prop_fdce_C_Q)         0.478   107.535 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.455   107.991    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X96Y8          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.214   108.780    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        108.780    
                         arrival time                        -107.991    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.180%)  route 0.580ns (52.820%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.058ns = ( 107.058 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.798   107.058    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X94Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y8          FDCE (Prop_fdce_C_Q)         0.518   107.576 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.580   108.156    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.047   108.947    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        108.947    
                         arrival time                        -108.156    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.180%)  route 0.580ns (52.820%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.058ns = ( 107.058 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.798   107.058    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X94Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y8          FDCE (Prop_fdce_C_Q)         0.518   107.576 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.580   108.156    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X96Y8          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.047   108.947    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        108.947    
                         arrival time                        -108.156    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.878ns  (logic 0.419ns (47.716%)  route 0.459ns (52.284%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 109.587 - 111.111 ) 
    Source Clock Delay      (SCD):    7.055ns = ( 107.055 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.795   107.055    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X93Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDCE (Prop_fdce_C_Q)         0.419   107.474 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.459   107.934    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X91Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.620   109.587    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   109.587    
                         clock uncertainty           -0.595   108.991    
    SLICE_X91Y9          FDCE (Setup_fdce_C_D)       -0.265   108.726    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        108.726    
                         arrival time                        -107.934    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.878ns  (logic 0.419ns (47.716%)  route 0.459ns (52.284%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 109.587 - 111.111 ) 
    Source Clock Delay      (SCD):    7.055ns = ( 107.055 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.795   107.055    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X93Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDCE (Prop_fdce_C_Q)         0.419   107.474 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.459   107.934    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X91Y9          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.620   109.587    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   109.587    
                         clock uncertainty           -0.595   108.991    
    SLICE_X91Y9          FDCE (Setup_fdce_C_D)       -0.265   108.726    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        108.726    
                         arrival time                        -107.934    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.054%)  route 0.607ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.058ns = ( 107.058 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.798   107.058    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X94Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y8          FDCE (Prop_fdce_C_Q)         0.518   107.576 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.607   108.183    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.016   108.978    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        108.978    
                         arrival time                        -108.183    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.054%)  route 0.607ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.058ns = ( 107.058 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.798   107.058    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X94Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y8          FDCE (Prop_fdce_C_Q)         0.518   107.576 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.607   108.183    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X96Y8          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.016   108.978    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        108.978    
                         arrival time                        -108.183    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.768%)  route 0.477ns (53.232%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y3          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3          FDCE (Prop_fdce_C_Q)         0.419   107.476 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.477   107.953    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X91Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y4          FDCE (Setup_fdce_C_D)       -0.233   108.760    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        108.760    
                         arrival time                        -107.953    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.768%)  route 0.477ns (53.232%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y3          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3          FDCE (Prop_fdce_C_Q)         0.419   107.476 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.477   107.953    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X91Y4          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y4          FDCE (Setup_fdce_C_D)       -0.233   108.760    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        108.760    
                         arrival time                        -107.953    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.276%)  route 0.506ns (54.724%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y3          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3          FDCE (Prop_fdce_C_Q)         0.419   107.476 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.506   107.983    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X90Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X90Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X90Y4          FDCE (Setup_fdce_C_D)       -0.203   108.790    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        108.790    
                         arrival time                        -107.983    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.276%)  route 0.506ns (54.724%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y3          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3          FDCE (Prop_fdce_C_Q)         0.419   107.476 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.506   107.983    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X90Y4          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X90Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X90Y4          FDCE (Setup_fdce_C_D)       -0.203   108.790    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        108.790    
                         arrival time                        -107.983    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.894ns  (logic 0.419ns (46.854%)  route 0.475ns (53.146%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y3          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3          FDCE (Prop_fdce_C_Q)         0.419   107.476 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.475   107.952    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X91Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y4          FDCE (Setup_fdce_C_D)       -0.231   108.762    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        108.762    
                         arrival time                        -107.952    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.894ns  (logic 0.419ns (46.854%)  route 0.475ns (53.146%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X91Y3          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3          FDCE (Prop_fdce_C_Q)         0.419   107.476 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.475   107.952    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X91Y4          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y4          FDCE (Setup_fdce_C_D)       -0.231   108.762    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        108.762    
                         arrival time                        -107.952    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.068ns  (logic 0.518ns (48.501%)  route 0.550ns (51.499%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y8         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y8         FDCE (Prop_fdce_C_Q)         0.518   107.577 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.550   108.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.045   108.949    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        108.949    
                         arrival time                        -108.128    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.068ns  (logic 0.518ns (48.501%)  route 0.550ns (51.499%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y8         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y8         FDCE (Prop_fdce_C_Q)         0.518   107.577 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.550   108.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X96Y8          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.045   108.949    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        108.949    
                         arrival time                        -108.128    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.027ns  (logic 0.518ns (50.450%)  route 0.509ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.058ns = ( 107.058 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.798   107.058    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X94Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y8          FDCE (Prop_fdce_C_Q)         0.518   107.576 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.509   108.085    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X93Y6          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X93Y6          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X93Y6          FDCE (Setup_fdce_C_D)       -0.061   108.932    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        108.932    
                         arrival time                        -108.085    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.027ns  (logic 0.518ns (50.450%)  route 0.509ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.058ns = ( 107.058 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.798   107.058    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X94Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y8          FDCE (Prop_fdce_C_Q)         0.518   107.576 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.509   108.085    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X93Y6          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X93Y6          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X93Y6          FDCE (Setup_fdce_C_D)       -0.061   108.932    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        108.932    
                         arrival time                        -108.085    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.861ns  (logic 0.478ns (55.532%)  route 0.383ns (44.468%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X92Y5          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y5          FDCE (Prop_fdce_C_Q)         0.478   107.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.383   107.918    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X93Y6          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X93Y6          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X93Y6          FDCE (Setup_fdce_C_D)       -0.224   108.769    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        108.769    
                         arrival time                        -107.918    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.861ns  (logic 0.478ns (55.532%)  route 0.383ns (44.468%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X92Y5          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y5          FDCE (Prop_fdce_C_Q)         0.478   107.535 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.383   107.918    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X93Y6          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X93Y6          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X93Y6          FDCE (Setup_fdce_C_D)       -0.224   108.769    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        108.769    
                         arrival time                        -107.918    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.028ns  (logic 0.518ns (50.389%)  route 0.510ns (49.611%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y9          FDCE (Prop_fdce_C_Q)         0.518   107.575 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.510   108.085    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X96Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X96Y9          FDCE (Setup_fdce_C_D)       -0.045   108.948    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        108.948    
                         arrival time                        -108.086    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.028ns  (logic 0.518ns (50.389%)  route 0.510ns (49.611%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y9          FDCE (Prop_fdce_C_Q)         0.518   107.575 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.510   108.085    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X96Y9          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X96Y9          FDCE (Setup_fdce_C_D)       -0.045   108.948    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        108.948    
                         arrival time                        -108.086    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.997ns  (logic 0.518ns (51.935%)  route 0.479ns (48.065%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X92Y5          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y5          FDCE (Prop_fdce_C_Q)         0.518   107.575 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.479   108.055    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X91Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y4          FDCE (Setup_fdce_C_D)       -0.067   108.926    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        108.926    
                         arrival time                        -108.055    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.997ns  (logic 0.518ns (51.935%)  route 0.479ns (48.065%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X92Y5          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y5          FDCE (Prop_fdce_C_Q)         0.518   107.575 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.479   108.055    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X91Y4          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X91Y4          FDCE (Setup_fdce_C_D)       -0.067   108.926    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        108.926    
                         arrival time                        -108.055    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.533%)  route 0.528ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y9          FDCE (Prop_fdce_C_Q)         0.518   107.575 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.528   108.103    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X96Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X96Y9          FDCE (Setup_fdce_C_D)       -0.013   108.980    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        108.980    
                         arrival time                        -108.103    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.533%)  route 0.528ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y9          FDCE (Prop_fdce_C_Q)         0.518   107.575 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.528   108.103    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X96Y9          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X96Y9          FDCE (Setup_fdce_C_D)       -0.013   108.980    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        108.980    
                         arrival time                        -108.103    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.835ns  (logic 0.478ns (57.232%)  route 0.357ns (42.768%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y9          FDCE (Prop_fdce_C_Q)         0.478   107.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.357   107.893    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.190   108.804    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        108.804    
                         arrival time                        -107.893    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.835ns  (logic 0.478ns (57.232%)  route 0.357ns (42.768%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.057ns = ( 107.057 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.797   107.057    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X98Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y9          FDCE (Prop_fdce_C_Q)         0.478   107.535 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.357   107.893    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X96Y8          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.190   108.804    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        108.804    
                         arrival time                        -107.893    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.991ns  (logic 0.518ns (52.263%)  route 0.473ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X96Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y4          FDCE (Prop_fdce_C_Q)         0.518   107.577 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.473   108.051    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X98Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y4          FDCE (Setup_fdce_C_D)       -0.030   108.966    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        108.966    
                         arrival time                        -108.051    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.991ns  (logic 0.518ns (52.263%)  route 0.473ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 109.592 - 111.111 ) 
    Source Clock Delay      (SCD):    7.059ns = ( 107.059 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.799   107.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X96Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y4          FDCE (Prop_fdce_C_Q)         0.518   107.577 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.473   108.051    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X98Y4          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.625   109.592    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X98Y4          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   109.592    
                         clock uncertainty           -0.595   108.996    
    SLICE_X98Y4          FDCE (Setup_fdce_C_D)       -0.030   108.966    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        108.966    
                         arrival time                        -108.051    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.984ns  (logic 0.518ns (52.649%)  route 0.466ns (47.351%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.058ns = ( 107.058 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.798   107.058    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X94Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y8          FDCE (Prop_fdce_C_Q)         0.518   107.576 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.466   108.042    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.030   108.964    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        108.964    
                         arrival time                        -108.042    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.984ns  (logic 0.518ns (52.649%)  route 0.466ns (47.351%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 109.590 - 111.111 ) 
    Source Clock Delay      (SCD):    7.058ns = ( 107.058 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.798   107.058    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X94Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y8          FDCE (Prop_fdce_C_Q)         0.518   107.576 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.466   108.042    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X96Y8          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.623   109.590    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y8          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   109.590    
                         clock uncertainty           -0.595   108.994    
    SLICE_X96Y8          FDCE (Setup_fdce_C_D)       -0.030   108.964    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        108.964    
                         arrival time                        -108.042    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.725ns  (logic 0.419ns (57.786%)  route 0.306ns (42.214%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 109.587 - 111.111 ) 
    Source Clock Delay      (SCD):    7.055ns = ( 107.055 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.795   107.055    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X93Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDCE (Prop_fdce_C_Q)         0.419   107.474 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.306   107.781    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X91Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.620   109.587    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   109.587    
                         clock uncertainty           -0.595   108.991    
    SLICE_X91Y9          FDCE (Setup_fdce_C_D)       -0.270   108.721    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        108.721    
                         arrival time                        -107.781    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.725ns  (logic 0.419ns (57.786%)  route 0.306ns (42.214%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 109.587 - 111.111 ) 
    Source Clock Delay      (SCD):    7.055ns = ( 107.055 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.795   107.055    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X93Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDCE (Prop_fdce_C_Q)         0.419   107.474 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.306   107.781    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X91Y9          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.620   109.587    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   109.587    
                         clock uncertainty           -0.595   108.991    
    SLICE_X91Y9          FDCE (Setup_fdce_C_D)       -0.270   108.721    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        108.721    
                         arrival time                        -107.781    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.721ns  (logic 0.419ns (58.107%)  route 0.302ns (41.893%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 109.587 - 111.111 ) 
    Source Clock Delay      (SCD):    7.055ns = ( 107.055 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.795   107.055    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X93Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDCE (Prop_fdce_C_Q)         0.419   107.474 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.302   107.777    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X91Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.620   109.587    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   109.587    
                         clock uncertainty           -0.595   108.991    
    SLICE_X91Y9          FDCE (Setup_fdce_C_D)       -0.266   108.725    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        108.725    
                         arrival time                        -107.777    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.721ns  (logic 0.419ns (58.107%)  route 0.302ns (41.893%))
  Logic Levels:           0  
  Clock Path Skew:        -8.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 109.587 - 111.111 ) 
    Source Clock Delay      (SCD):    7.055ns = ( 107.055 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.795   107.055    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X93Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDCE (Prop_fdce_C_Q)         0.419   107.474 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.302   107.777    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X91Y9          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.620   109.587    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   109.587    
                         clock uncertainty           -0.595   108.991    
    SLICE_X91Y9          FDCE (Setup_fdce_C_D)       -0.266   108.725    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        108.725    
                         arrival time                        -107.777    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.959ns  (logic 0.456ns (47.548%)  route 0.503ns (52.452%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.056ns = ( 107.056 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.796   107.056    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y11         FDCE (Prop_fdce_C_Q)         0.456   107.512 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.503   108.016    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X96Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X96Y9          FDCE (Setup_fdce_C_D)       -0.028   108.965    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        108.965    
                         arrival time                        -108.016    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.959ns  (logic 0.456ns (47.548%)  route 0.503ns (52.452%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 109.589 - 111.111 ) 
    Source Clock Delay      (SCD):    7.056ns = ( 107.056 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.796   107.056    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y11         FDCE (Prop_fdce_C_Q)         0.456   107.512 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.503   108.016    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X96Y9          FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.622   109.589    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   109.589    
                         clock uncertainty           -0.595   108.993    
    SLICE_X96Y9          FDCE (Setup_fdce_C_D)       -0.028   108.965    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        108.965    
                         arrival time                        -108.016    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.633ns (21.933%)  route 16.490ns (78.067%))
  Logic Levels:           30  (LUT2=4 LUT3=1 LUT4=9 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 20.607 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.701    -0.991    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y79         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.518    -0.473 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.458    -0.015    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.124     0.109 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3/O
                         net (fo=161, routed)         0.757     0.866    i_ariane/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_3_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.124     0.990 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.294     1.284    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X61Y79         LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.868     2.276    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     2.400 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=125, routed)         0.518     2.918    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X58Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[ebreaks]_i_3/O
                         net (fo=14, routed)          0.602     3.644    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]_1
    SLICE_X58Y80         LUT2 (Prop_lut2_I0_O)        0.124     3.768 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6/O
                         net (fo=2, routed)           0.600     4.368    i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_6_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.314     4.806    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.930 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.309     5.239    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.363 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=87, routed)          0.336     5.699    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.823 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=12, routed)          0.612     6.435    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.559 r  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.639     7.198    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.322 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.598     7.920    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.044 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.644     8.688    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.124     8.812 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           0.596     9.408    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.426     9.958    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.120    10.078 r  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.841    10.918    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X80Y76         LUT5 (Prop_lut5_I4_O)        0.321    11.239 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.516    11.756    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y76         LUT5 (Prop_lut5_I3_O)        0.326    12.082 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.533    12.614    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.738 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.967    13.706    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34/O
                         net (fo=1, routed)           0.677    14.506    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_34_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.630 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_28/O
                         net (fo=5, routed)           0.732    15.362    i_ariane/issue_stage_i/i_scoreboard/rs1_fwd_req[4]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    15.486 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27/O
                         net (fo=2, routed)           0.167    15.653    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_27_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.777 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_10/O
                         net (fo=2, routed)           0.502    16.279    i_ariane/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.403 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=1, routed)           0.787    17.189    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3_n_0
    SLICE_X66Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.313 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.582    17.895    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y69         LUT4 (Prop_lut4_I1_O)        0.124    18.019 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=172, routed)         0.614    18.633    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X66Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.757 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.291    19.049    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124    19.173 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.562    19.735    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.859 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2/O
                         net (fo=1, routed)           0.149    20.008    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124    20.132 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.132    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__0_n_0
    SLICE_X61Y68         FDCE                                         f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20643, routed)       1.530    20.607    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X61Y68         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.174    
                         clock uncertainty           -0.077    21.097    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    21.128    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.128    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                  0.996    




