ARM GAS  C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 70 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
ARM GAS  C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s 			page 3


  46              		.loc 1 70 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 70 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 71 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 71 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 71 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 71 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 71 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 78 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE130:
  82              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_TIM_Base_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_TIM_Base_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
ARM GAS  C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 87 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 8
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
  96              		.loc 1 88 3 view .LVU15
  97              		.loc 1 88 15 is_stmt 0 view .LVU16
  98 0000 0268     		ldr	r2, [r0]
  99              		.loc 1 88 5 view .LVU17
 100 0002 0E4B     		ldr	r3, .L12
 101 0004 9A42     		cmp	r2, r3
 102 0006 00D0     		beq	.L11
 103 0008 7047     		bx	lr
 104              	.L11:
  87:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 105              		.loc 1 87 1 view .LVU18
 106 000a 00B5     		push	{lr}
 107              		.cfi_def_cfa_offset 4
 108              		.cfi_offset 14, -4
 109 000c 83B0     		sub	sp, sp, #12
 110              		.cfi_def_cfa_offset 16
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 111              		.loc 1 94 5 is_stmt 1 view .LVU19
 112              	.LBB4:
 113              		.loc 1 94 5 view .LVU20
 114 000e 0021     		movs	r1, #0
 115 0010 0191     		str	r1, [sp, #4]
 116              		.loc 1 94 5 view .LVU21
 117 0012 03F50A33 		add	r3, r3, #141312
 118 0016 1A6C     		ldr	r2, [r3, #64]
 119 0018 42F01002 		orr	r2, r2, #16
 120 001c 1A64     		str	r2, [r3, #64]
 121              		.loc 1 94 5 view .LVU22
 122 001e 1B6C     		ldr	r3, [r3, #64]
 123 0020 03F01003 		and	r3, r3, #16
 124 0024 0193     		str	r3, [sp, #4]
 125              		.loc 1 94 5 view .LVU23
 126 0026 019B     		ldr	r3, [sp, #4]
 127              	.LBE4:
 128              		.loc 1 94 5 view .LVU24
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
  96:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 129              		.loc 1 96 5 view .LVU25
 130 0028 0A46     		mov	r2, r1
 131 002a 3620     		movs	r0, #54
 132              	.LVL1:
 133              		.loc 1 96 5 is_stmt 0 view .LVU26
 134 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s 			page 5


 135              	.LVL2:
  97:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 136              		.loc 1 97 5 is_stmt 1 view .LVU27
 137 0030 3620     		movs	r0, #54
 138 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 139              	.LVL3:
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 1 */
 101:Core/Src/stm32f4xx_hal_msp.c ****   }
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c **** }
 140              		.loc 1 103 1 is_stmt 0 view .LVU28
 141 0036 03B0     		add	sp, sp, #12
 142              		.cfi_def_cfa_offset 4
 143              		@ sp needed
 144 0038 5DF804FB 		ldr	pc, [sp], #4
 145              	.L13:
 146              		.align	2
 147              	.L12:
 148 003c 00100040 		.word	1073745920
 149              		.cfi_endproc
 150              	.LFE131:
 152              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 153              		.align	1
 154              		.global	HAL_TIM_Base_MspDeInit
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 159              	HAL_TIM_Base_MspDeInit:
 160              	.LVL4:
 161              	.LFB132:
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 105:Core/Src/stm32f4xx_hal_msp.c **** /**
 106:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 107:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 108:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 109:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 110:Core/Src/stm32f4xx_hal_msp.c **** */
 111:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 112:Core/Src/stm32f4xx_hal_msp.c **** {
 162              		.loc 1 112 1 is_stmt 1 view -0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              		.loc 1 112 1 is_stmt 0 view .LVU30
 167 0000 08B5     		push	{r3, lr}
 168              		.cfi_def_cfa_offset 8
 169              		.cfi_offset 3, -8
 170              		.cfi_offset 14, -4
 113:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 171              		.loc 1 113 3 is_stmt 1 view .LVU31
 172              		.loc 1 113 15 is_stmt 0 view .LVU32
 173 0002 0268     		ldr	r2, [r0]
 174              		.loc 1 113 5 view .LVU33
 175 0004 064B     		ldr	r3, .L18
 176 0006 9A42     		cmp	r2, r3
ARM GAS  C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s 			page 6


 177 0008 00D0     		beq	.L17
 178              	.LVL5:
 179              	.L14:
 114:Core/Src/stm32f4xx_hal_msp.c ****   {
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 118:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 119:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt DeInit */
 122:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 126:Core/Src/stm32f4xx_hal_msp.c ****   }
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c **** }
 180              		.loc 1 128 1 view .LVU34
 181 000a 08BD     		pop	{r3, pc}
 182              	.LVL6:
 183              	.L17:
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 184              		.loc 1 119 5 is_stmt 1 view .LVU35
 185 000c 054A     		ldr	r2, .L18+4
 186 000e 136C     		ldr	r3, [r2, #64]
 187 0010 23F01003 		bic	r3, r3, #16
 188 0014 1364     		str	r3, [r2, #64]
 122:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 189              		.loc 1 122 5 view .LVU36
 190 0016 3620     		movs	r0, #54
 191              	.LVL7:
 122:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 192              		.loc 1 122 5 is_stmt 0 view .LVU37
 193 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 194              	.LVL8:
 195              		.loc 1 128 1 view .LVU38
 196 001c F5E7     		b	.L14
 197              	.L19:
 198 001e 00BF     		.align	2
 199              	.L18:
 200 0020 00100040 		.word	1073745920
 201 0024 00380240 		.word	1073887232
 202              		.cfi_endproc
 203              	.LFE132:
 205              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_UART_MspInit
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	HAL_UART_MspInit:
 213              	.LVL9:
 214              	.LFB133:
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c **** /**
 131:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
ARM GAS  C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s 			page 7


 132:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 133:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 134:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 135:Core/Src/stm32f4xx_hal_msp.c **** */
 136:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 137:Core/Src/stm32f4xx_hal_msp.c **** {
 215              		.loc 1 137 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 32
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		.loc 1 137 1 is_stmt 0 view .LVU40
 220 0000 10B5     		push	{r4, lr}
 221              		.cfi_def_cfa_offset 8
 222              		.cfi_offset 4, -8
 223              		.cfi_offset 14, -4
 224 0002 88B0     		sub	sp, sp, #32
 225              		.cfi_def_cfa_offset 40
 138:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 226              		.loc 1 138 3 is_stmt 1 view .LVU41
 227              		.loc 1 138 20 is_stmt 0 view .LVU42
 228 0004 0023     		movs	r3, #0
 229 0006 0393     		str	r3, [sp, #12]
 230 0008 0493     		str	r3, [sp, #16]
 231 000a 0593     		str	r3, [sp, #20]
 232 000c 0693     		str	r3, [sp, #24]
 233 000e 0793     		str	r3, [sp, #28]
 139:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 234              		.loc 1 139 3 is_stmt 1 view .LVU43
 235              		.loc 1 139 11 is_stmt 0 view .LVU44
 236 0010 0268     		ldr	r2, [r0]
 237              		.loc 1 139 5 view .LVU45
 238 0012 184B     		ldr	r3, .L24
 239 0014 9A42     		cmp	r2, r3
 240 0016 01D0     		beq	.L23
 241              	.LVL10:
 242              	.L20:
 140:Core/Src/stm32f4xx_hal_msp.c ****   {
 141:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 144:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 145:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 149:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 150:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 151:Core/Src/stm32f4xx_hal_msp.c ****     */
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 157:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 160:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
ARM GAS  C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s 			page 8


 161:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 165:Core/Src/stm32f4xx_hal_msp.c ****   }
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c **** }
 243              		.loc 1 167 1 view .LVU46
 244 0018 08B0     		add	sp, sp, #32
 245              		.cfi_remember_state
 246              		.cfi_def_cfa_offset 8
 247              		@ sp needed
 248 001a 10BD     		pop	{r4, pc}
 249              	.LVL11:
 250              	.L23:
 251              		.cfi_restore_state
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 252              		.loc 1 145 5 is_stmt 1 view .LVU47
 253              	.LBB5:
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 254              		.loc 1 145 5 view .LVU48
 255 001c 0024     		movs	r4, #0
 256 001e 0194     		str	r4, [sp, #4]
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 257              		.loc 1 145 5 view .LVU49
 258 0020 03F5FA33 		add	r3, r3, #128000
 259 0024 1A6C     		ldr	r2, [r3, #64]
 260 0026 42F40032 		orr	r2, r2, #131072
 261 002a 1A64     		str	r2, [r3, #64]
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 262              		.loc 1 145 5 view .LVU50
 263 002c 1A6C     		ldr	r2, [r3, #64]
 264 002e 02F40032 		and	r2, r2, #131072
 265 0032 0192     		str	r2, [sp, #4]
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 266              		.loc 1 145 5 view .LVU51
 267 0034 019A     		ldr	r2, [sp, #4]
 268              	.LBE5:
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 269              		.loc 1 145 5 view .LVU52
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 270              		.loc 1 147 5 view .LVU53
 271              	.LBB6:
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 272              		.loc 1 147 5 view .LVU54
 273 0036 0294     		str	r4, [sp, #8]
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 274              		.loc 1 147 5 view .LVU55
 275 0038 1A6B     		ldr	r2, [r3, #48]
 276 003a 42F00102 		orr	r2, r2, #1
 277 003e 1A63     		str	r2, [r3, #48]
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 278              		.loc 1 147 5 view .LVU56
 279 0040 1B6B     		ldr	r3, [r3, #48]
 280 0042 03F00103 		and	r3, r3, #1
 281 0046 0293     		str	r3, [sp, #8]
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s 			page 9


 282              		.loc 1 147 5 view .LVU57
 283 0048 029B     		ldr	r3, [sp, #8]
 284              	.LBE6:
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 285              		.loc 1 147 5 view .LVU58
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 286              		.loc 1 152 5 view .LVU59
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 287              		.loc 1 152 25 is_stmt 0 view .LVU60
 288 004a 0C23     		movs	r3, #12
 289 004c 0393     		str	r3, [sp, #12]
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 290              		.loc 1 153 5 is_stmt 1 view .LVU61
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 291              		.loc 1 153 26 is_stmt 0 view .LVU62
 292 004e 0223     		movs	r3, #2
 293 0050 0493     		str	r3, [sp, #16]
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 294              		.loc 1 154 5 is_stmt 1 view .LVU63
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 295              		.loc 1 155 5 view .LVU64
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 296              		.loc 1 155 27 is_stmt 0 view .LVU65
 297 0052 0323     		movs	r3, #3
 298 0054 0693     		str	r3, [sp, #24]
 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 299              		.loc 1 156 5 is_stmt 1 view .LVU66
 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 300              		.loc 1 156 31 is_stmt 0 view .LVU67
 301 0056 0723     		movs	r3, #7
 302 0058 0793     		str	r3, [sp, #28]
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 303              		.loc 1 157 5 is_stmt 1 view .LVU68
 304 005a 03A9     		add	r1, sp, #12
 305 005c 0648     		ldr	r0, .L24+4
 306              	.LVL12:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 307              		.loc 1 157 5 is_stmt 0 view .LVU69
 308 005e FFF7FEFF 		bl	HAL_GPIO_Init
 309              	.LVL13:
 160:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 310              		.loc 1 160 5 is_stmt 1 view .LVU70
 311 0062 2246     		mov	r2, r4
 312 0064 2146     		mov	r1, r4
 313 0066 2620     		movs	r0, #38
 314 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 315              	.LVL14:
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 316              		.loc 1 161 5 view .LVU71
 317 006c 2620     		movs	r0, #38
 318 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 319              	.LVL15:
 320              		.loc 1 167 1 is_stmt 0 view .LVU72
 321 0072 D1E7     		b	.L20
 322              	.L25:
 323              		.align	2
 324              	.L24:
ARM GAS  C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s 			page 10


 325 0074 00440040 		.word	1073759232
 326 0078 00000240 		.word	1073872896
 327              		.cfi_endproc
 328              	.LFE133:
 330              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 331              		.align	1
 332              		.global	HAL_UART_MspDeInit
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 337              	HAL_UART_MspDeInit:
 338              	.LVL16:
 339              	.LFB134:
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c **** /**
 170:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 171:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 172:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 173:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 174:Core/Src/stm32f4xx_hal_msp.c **** */
 175:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 176:Core/Src/stm32f4xx_hal_msp.c **** {
 340              		.loc 1 176 1 is_stmt 1 view -0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 0
 343              		@ frame_needed = 0, uses_anonymous_args = 0
 344              		.loc 1 176 1 is_stmt 0 view .LVU74
 345 0000 08B5     		push	{r3, lr}
 346              		.cfi_def_cfa_offset 8
 347              		.cfi_offset 3, -8
 348              		.cfi_offset 14, -4
 177:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 349              		.loc 1 177 3 is_stmt 1 view .LVU75
 350              		.loc 1 177 11 is_stmt 0 view .LVU76
 351 0002 0268     		ldr	r2, [r0]
 352              		.loc 1 177 5 view .LVU77
 353 0004 084B     		ldr	r3, .L30
 354 0006 9A42     		cmp	r2, r3
 355 0008 00D0     		beq	.L29
 356              	.LVL17:
 357              	.L26:
 178:Core/Src/stm32f4xx_hal_msp.c ****   {
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 183:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 186:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 187:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 188:Core/Src/stm32f4xx_hal_msp.c ****     */
 189:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 191:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 192:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
ARM GAS  C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s 			page 11


 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 196:Core/Src/stm32f4xx_hal_msp.c ****   }
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c **** }
 358              		.loc 1 198 1 view .LVU78
 359 000a 08BD     		pop	{r3, pc}
 360              	.LVL18:
 361              	.L29:
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 362              		.loc 1 183 5 is_stmt 1 view .LVU79
 363 000c 074A     		ldr	r2, .L30+4
 364 000e 136C     		ldr	r3, [r2, #64]
 365 0010 23F40033 		bic	r3, r3, #131072
 366 0014 1364     		str	r3, [r2, #64]
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 367              		.loc 1 189 5 view .LVU80
 368 0016 0C21     		movs	r1, #12
 369 0018 0548     		ldr	r0, .L30+8
 370              	.LVL19:
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 371              		.loc 1 189 5 is_stmt 0 view .LVU81
 372 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 373              	.LVL20:
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 374              		.loc 1 192 5 is_stmt 1 view .LVU82
 375 001e 2620     		movs	r0, #38
 376 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 377              	.LVL21:
 378              		.loc 1 198 1 is_stmt 0 view .LVU83
 379 0024 F1E7     		b	.L26
 380              	.L31:
 381 0026 00BF     		.align	2
 382              	.L30:
 383 0028 00440040 		.word	1073759232
 384 002c 00380240 		.word	1073887232
 385 0030 00000240 		.word	1073872896
 386              		.cfi_endproc
 387              	.LFE134:
 389              		.text
 390              	.Letext0:
 391              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 392              		.file 3 "c:\\users\\igorn\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 393              		.file 4 "c:\\users\\igorn\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 394              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 395              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 396              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 397              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 398              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 399              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:78     .text.HAL_MspInit:00000034 $d
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:83     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:89     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:148    .text.HAL_TIM_Base_MspInit:0000003c $d
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:153    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:159    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:200    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:206    .text.HAL_UART_MspInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:212    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:325    .text.HAL_UART_MspInit:00000074 $d
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:331    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:337    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\igorn\AppData\Local\Temp\cch5gHyZ.s:383    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
