Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Oct  3 14:04:47 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/obj/report/timing.txt -max_paths 10
| Design       : Arty100TDDRHarness
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (18)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: chiptop0/system/aes/mode_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: chiptop0/system/aes/rst_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.192        0.000                      0                37686        0.038        0.000                      0                37686        3.000        0.000                       0                 15381  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
JTCK                      {0.000 50.000}       100.000         10.000          
sys_clock                 {0.000 5.000}        10.000          100.000         
  clk_out1_harnessSysPLL  {0.000 10.000}       20.000          50.000          
  clkfbout_harnessSysPLL  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTCK                           42.557        0.000                      0                  553        0.134        0.000                      0                  553       49.500        0.000                       0                   292  
sys_clock                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_harnessSysPLL        1.192        0.000                      0                36480        0.038        0.000                      0                36480        8.750        0.000                       0                 15085  
  clkfbout_harnessSysPLL                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       JTCK                    JTCK                         46.773        0.000                      0                   53        0.703        0.000                      0                   53  
**async_default**       clk_out1_harnessSysPLL  clk_out1_harnessSysPLL        5.064        0.000                      0                  600        0.362        0.000                      0                  600  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       42.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.557ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.900ns  (logic 1.250ns (18.116%)  route 5.650ns (81.884%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 105.070 - 100.000 ) 
    Source Clock Delay      (SCD):    5.425ns = ( 55.425 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.832    55.425    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDCE (Prop_fdce_C_Q)         0.524    55.949 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.877    56.826    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X81Y176        LUT5 (Prop_lut5_I4_O)        0.152    56.978 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.147    58.125    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X79Y178        LUT5 (Prop_lut5_I0_O)        0.326    58.451 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.106    59.557    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X76Y179        LUT6 (Prop_lut6_I5_O)        0.124    59.681 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           0.998    60.679    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X74Y179        LUT6 (Prop_lut6_I0_O)        0.124    60.803 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.522    62.325    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.658   105.070    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
                         clock pessimism              0.268   105.339    
                         clock uncertainty           -0.252   105.086    
    SLICE_X63Y180        FDRE (Setup_fdre_C_CE)      -0.205   104.881    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        104.881    
                         arrival time                         -62.325    
  -------------------------------------------------------------------
                         slack                                 42.557    

Slack (MET) :             42.557ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.900ns  (logic 1.250ns (18.116%)  route 5.650ns (81.884%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 105.070 - 100.000 ) 
    Source Clock Delay      (SCD):    5.425ns = ( 55.425 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.832    55.425    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDCE (Prop_fdce_C_Q)         0.524    55.949 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.877    56.826    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X81Y176        LUT5 (Prop_lut5_I4_O)        0.152    56.978 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.147    58.125    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X79Y178        LUT5 (Prop_lut5_I0_O)        0.326    58.451 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.106    59.557    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X76Y179        LUT6 (Prop_lut6_I5_O)        0.124    59.681 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           0.998    60.679    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X74Y179        LUT6 (Prop_lut6_I0_O)        0.124    60.803 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.522    62.325    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.658   105.070    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/C
                         clock pessimism              0.268   105.339    
                         clock uncertainty           -0.252   105.086    
    SLICE_X63Y180        FDRE (Setup_fdre_C_CE)      -0.205   104.881    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        104.881    
                         arrival time                         -62.325    
  -------------------------------------------------------------------
                         slack                                 42.557    

Slack (MET) :             42.557ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.900ns  (logic 1.250ns (18.116%)  route 5.650ns (81.884%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 105.070 - 100.000 ) 
    Source Clock Delay      (SCD):    5.425ns = ( 55.425 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.832    55.425    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDCE (Prop_fdce_C_Q)         0.524    55.949 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.877    56.826    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X81Y176        LUT5 (Prop_lut5_I4_O)        0.152    56.978 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.147    58.125    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X79Y178        LUT5 (Prop_lut5_I0_O)        0.326    58.451 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.106    59.557    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X76Y179        LUT6 (Prop_lut6_I5_O)        0.124    59.681 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           0.998    60.679    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X74Y179        LUT6 (Prop_lut6_I0_O)        0.124    60.803 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.522    62.325    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.658   105.070    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]/C
                         clock pessimism              0.268   105.339    
                         clock uncertainty           -0.252   105.086    
    SLICE_X63Y180        FDRE (Setup_fdre_C_CE)      -0.205   104.881    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        104.881    
                         arrival time                         -62.325    
  -------------------------------------------------------------------
                         slack                                 42.557    

Slack (MET) :             42.557ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.900ns  (logic 1.250ns (18.116%)  route 5.650ns (81.884%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 105.070 - 100.000 ) 
    Source Clock Delay      (SCD):    5.425ns = ( 55.425 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.832    55.425    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDCE (Prop_fdce_C_Q)         0.524    55.949 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.877    56.826    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X81Y176        LUT5 (Prop_lut5_I4_O)        0.152    56.978 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.147    58.125    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X79Y178        LUT5 (Prop_lut5_I0_O)        0.326    58.451 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.106    59.557    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X76Y179        LUT6 (Prop_lut6_I5_O)        0.124    59.681 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           0.998    60.679    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X74Y179        LUT6 (Prop_lut6_I0_O)        0.124    60.803 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.522    62.325    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.658   105.070    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/C
                         clock pessimism              0.268   105.339    
                         clock uncertainty           -0.252   105.086    
    SLICE_X63Y180        FDRE (Setup_fdre_C_CE)      -0.205   104.881    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                        104.881    
                         arrival time                         -62.325    
  -------------------------------------------------------------------
                         slack                                 42.557    

Slack (MET) :             42.557ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.900ns  (logic 1.250ns (18.116%)  route 5.650ns (81.884%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 105.070 - 100.000 ) 
    Source Clock Delay      (SCD):    5.425ns = ( 55.425 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.832    55.425    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDCE (Prop_fdce_C_Q)         0.524    55.949 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.877    56.826    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X81Y176        LUT5 (Prop_lut5_I4_O)        0.152    56.978 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.147    58.125    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X79Y178        LUT5 (Prop_lut5_I0_O)        0.326    58.451 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.106    59.557    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X76Y179        LUT6 (Prop_lut6_I5_O)        0.124    59.681 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           0.998    60.679    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X74Y179        LUT6 (Prop_lut6_I0_O)        0.124    60.803 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.522    62.325    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.658   105.070    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/C
                         clock pessimism              0.268   105.339    
                         clock uncertainty           -0.252   105.086    
    SLICE_X63Y180        FDRE (Setup_fdre_C_CE)      -0.205   104.881    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                        104.881    
                         arrival time                         -62.325    
  -------------------------------------------------------------------
                         slack                                 42.557    

Slack (MET) :             42.557ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.900ns  (logic 1.250ns (18.116%)  route 5.650ns (81.884%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 105.070 - 100.000 ) 
    Source Clock Delay      (SCD):    5.425ns = ( 55.425 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.832    55.425    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDCE (Prop_fdce_C_Q)         0.524    55.949 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.877    56.826    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X81Y176        LUT5 (Prop_lut5_I4_O)        0.152    56.978 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.147    58.125    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X79Y178        LUT5 (Prop_lut5_I0_O)        0.326    58.451 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.106    59.557    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X76Y179        LUT6 (Prop_lut6_I5_O)        0.124    59.681 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           0.998    60.679    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X74Y179        LUT6 (Prop_lut6_I0_O)        0.124    60.803 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.522    62.325    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.658   105.070    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/C
                         clock pessimism              0.268   105.339    
                         clock uncertainty           -0.252   105.086    
    SLICE_X63Y180        FDRE (Setup_fdre_C_CE)      -0.205   104.881    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                        104.881    
                         arrival time                         -62.325    
  -------------------------------------------------------------------
                         slack                                 42.557    

Slack (MET) :             42.557ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.900ns  (logic 1.250ns (18.116%)  route 5.650ns (81.884%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 105.070 - 100.000 ) 
    Source Clock Delay      (SCD):    5.425ns = ( 55.425 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.832    55.425    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDCE (Prop_fdce_C_Q)         0.524    55.949 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.877    56.826    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X81Y176        LUT5 (Prop_lut5_I4_O)        0.152    56.978 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.147    58.125    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X79Y178        LUT5 (Prop_lut5_I0_O)        0.326    58.451 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.106    59.557    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X76Y179        LUT6 (Prop_lut6_I5_O)        0.124    59.681 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           0.998    60.679    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X74Y179        LUT6 (Prop_lut6_I0_O)        0.124    60.803 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.522    62.325    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.658   105.070    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/C
                         clock pessimism              0.268   105.339    
                         clock uncertainty           -0.252   105.086    
    SLICE_X63Y180        FDRE (Setup_fdre_C_CE)      -0.205   104.881    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                        104.881    
                         arrival time                         -62.325    
  -------------------------------------------------------------------
                         slack                                 42.557    

Slack (MET) :             42.557ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.900ns  (logic 1.250ns (18.116%)  route 5.650ns (81.884%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 105.070 - 100.000 ) 
    Source Clock Delay      (SCD):    5.425ns = ( 55.425 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.832    55.425    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDCE (Prop_fdce_C_Q)         0.524    55.949 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.877    56.826    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X81Y176        LUT5 (Prop_lut5_I4_O)        0.152    56.978 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.147    58.125    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X79Y178        LUT5 (Prop_lut5_I0_O)        0.326    58.451 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.106    59.557    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X76Y179        LUT6 (Prop_lut6_I5_O)        0.124    59.681 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[33]_i_2/O
                         net (fo=6, routed)           0.998    60.679    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/ridx_ridx_bin_reg_0
    SLICE_X74Y179        LUT6 (Prop_lut6_I0_O)        0.124    60.803 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.522    62.325    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.658   105.070    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X63Y180        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/C
                         clock pessimism              0.268   105.339    
                         clock uncertainty           -0.252   105.086    
    SLICE_X63Y180        FDRE (Setup_fdre_C_CE)      -0.205   104.881    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        104.881    
                         arrival time                         -62.325    
  -------------------------------------------------------------------
                         slack                                 42.557    

Slack (MET) :             42.586ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.648ns  (logic 1.126ns (16.938%)  route 5.522ns (83.062%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 105.071 - 100.000 ) 
    Source Clock Delay      (SCD):    5.425ns = ( 55.425 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.832    55.425    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDCE (Prop_fdce_C_Q)         0.524    55.949 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.877    56.826    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X81Y176        LUT5 (Prop_lut5_I4_O)        0.152    56.978 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.147    58.125    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X79Y178        LUT5 (Prop_lut5_I0_O)        0.326    58.451 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.255    59.706    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X78Y179        LUT6 (Prop_lut6_I5_O)        0.124    59.830 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          2.243    62.073    chiptop0/system/dtm/dmiReqReg_addr
    SLICE_X65Y179        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.659   105.071    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X65Y179        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[15]/C
                         clock pessimism              0.268   105.340    
                         clock uncertainty           -0.252   105.087    
    SLICE_X65Y179        FDRE (Setup_fdre_C_R)       -0.429   104.658    chiptop0/system/dtm/dmiReqReg_data_reg[15]
  -------------------------------------------------------------------
                         required time                        104.658    
                         arrival time                         -62.073    
  -------------------------------------------------------------------
                         slack                                 42.586    

Slack (MET) :             42.586ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.648ns  (logic 1.126ns (16.938%)  route 5.522ns (83.062%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 105.071 - 100.000 ) 
    Source Clock Delay      (SCD):    5.425ns = ( 55.425 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.832    55.425    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDCE (Prop_fdce_C_Q)         0.524    55.949 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.877    56.826    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X81Y176        LUT5 (Prop_lut5_I4_O)        0.152    56.978 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.147    58.125    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]_0
    SLICE_X79Y178        LUT5 (Prop_lut5_I0_O)        0.326    58.451 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=50, routed)          1.255    59.706    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0
    SLICE_X78Y179        LUT6 (Prop_lut6_I5_O)        0.124    59.830 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          2.243    62.073    chiptop0/system/dtm/dmiReqReg_addr
    SLICE_X65Y179        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.659   105.071    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X65Y179        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[16]/C
                         clock pessimism              0.268   105.340    
                         clock uncertainty           -0.252   105.087    
    SLICE_X65Y179        FDRE (Setup_fdre_C_R)       -0.429   104.658    chiptop0/system/dtm/dmiReqReg_data_reg[16]
  -------------------------------------------------------------------
                         required time                        104.658    
                         arrival time                         -62.073    
  -------------------------------------------------------------------
                         slack                                 42.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_15_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.634     1.544    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X68Y178        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y178        FDRE (Prop_fdre_C_Q)         0.141     1.685 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/Q
                         net (fo=1, routed)           0.053     1.738    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_32_reg_0[11]
    SLICE_X69Y178        LUT5 (Prop_lut5_I0_O)        0.045     1.783 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_15_i_1/O
                         net (fo=1, routed)           0.000     1.783    chiptop0/system/dtm/dmiAccessChain/regs_15_reg_0
    SLICE_X69Y178        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.908     2.063    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X69Y178        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_15_reg/C
                         clock pessimism             -0.506     1.557    
    SLICE_X69Y178        FDRE (Hold_fdre_C_D)         0.092     1.649    chiptop0/system/dtm/dmiAccessChain/regs_15_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/tapIO_idcodeChain/regs_9_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_idcodeChain/regs_8_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y180        FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y180        FDRE (Prop_fdre_C_Q)         0.141     1.708 r  chiptop0/system/dtm/tapIO_idcodeChain/regs_9_reg/Q
                         net (fo=1, routed)           0.110     1.818    chiptop0/system/dtm/tapIO_idcodeChain/regs_9
    SLICE_X81Y179        FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.930     2.085    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y179        FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_8_reg/C
                         clock pessimism             -0.505     1.580    
    SLICE_X81Y179        FDRE (Hold_fdre_C_D)         0.078     1.658    chiptop0/system/dtm/tapIO_idcodeChain/regs_8_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_22_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.634     1.544    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y178        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y178        FDRE (Prop_fdre_C_Q)         0.141     1.685 r  chiptop0/system/dtm/dmiAccessChain/regs_22_reg/Q
                         net (fo=2, routed)           0.113     1.798    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[20]
    SLICE_X65Y179        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.909     2.064    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X65Y179        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[20]/C
                         clock pessimism             -0.505     1.559    
    SLICE_X65Y179        FDRE (Hold_fdre_C_D)         0.075     1.634    chiptop0/system/dtm/dmiReqReg_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_16_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.634     1.544    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X68Y178        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y178        FDRE (Prop_fdre_C_Q)         0.141     1.685 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/Q
                         net (fo=1, routed)           0.085     1.770    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_32_reg_0[12]
    SLICE_X69Y178        LUT5 (Prop_lut5_I0_O)        0.045     1.815 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_16_i_1/O
                         net (fo=1, routed)           0.000     1.815    chiptop0/system/dtm/dmiAccessChain/regs_16_reg_0
    SLICE_X69Y178        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.908     2.063    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X69Y178        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_16_reg/C
                         clock pessimism             -0.506     1.557    
    SLICE_X69Y178        FDRE (Hold_fdre_C_D)         0.092     1.649    chiptop0/system/dtm/dmiAccessChain/regs_16_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.634     1.544    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X69Y177        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y177        FDRE (Prop_fdre_C_Q)         0.141     1.685 r  chiptop0/system/dtm/dmiReqReg_data_reg[13]/Q
                         net (fo=1, routed)           0.102     1.787    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]_1[10]
    SLICE_X70Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.907     2.062    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X70Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[13]/C
                         clock pessimism             -0.505     1.557    
    SLICE_X70Y177        FDRE (Hold_fdre_C_D)         0.063     1.620    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.634     1.544    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X69Y177        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y177        FDRE (Prop_fdre_C_Q)         0.141     1.685 r  chiptop0/system/dtm/dmiReqReg_data_reg[14]/Q
                         net (fo=1, routed)           0.102     1.787    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]_1[11]
    SLICE_X70Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.907     2.062    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X70Y177        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/C
                         clock pessimism             -0.505     1.557    
    SLICE_X70Y177        FDRE (Hold_fdre_C_D)         0.063     1.620    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_40_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.209ns (76.490%)  route 0.064ns (23.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y180        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y180        FDRE (Prop_fdre_C_Q)         0.164     1.731 r  chiptop0/system/dtm/dmiReqReg_addr_reg[6]/Q
                         net (fo=3, routed)           0.064     1.795    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_40_reg[6]
    SLICE_X77Y180        LUT4 (Prop_lut4_I0_O)        0.045     1.840 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_40_i_1/O
                         net (fo=1, routed)           0.000     1.840    chiptop0/system/dtm/dmiAccessChain/regs_40_reg_0
    SLICE_X77Y180        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.930     2.085    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X77Y180        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/C
                         clock pessimism             -0.505     1.580    
    SLICE_X77Y180        FDRE (Hold_fdre_C_D)         0.092     1.672    chiptop0/system/dtm/dmiAccessChain/regs_40_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_33_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.634     1.544    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X69Y178        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_33_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y178        FDRE (Prop_fdre_C_Q)         0.141     1.685 r  chiptop0/system/dtm/dmiAccessChain/regs_33_reg/Q
                         net (fo=2, routed)           0.114     1.799    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[31]
    SLICE_X71Y179        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.909     2.064    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X71Y179        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[31]/C
                         clock pessimism             -0.505     1.559    
    SLICE_X71Y179        FDRE (Hold_fdre_C_D)         0.070     1.629    chiptop0/system/dtm/dmiReqReg_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.637     1.547    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X64Y181        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y181        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  chiptop0/system/dtm/dmiReqReg_data_reg[24]/Q
                         net (fo=1, routed)           0.113     1.801    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]_1[21]
    SLICE_X64Y182        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.912     2.067    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X64Y182        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]/C
                         clock pessimism             -0.505     1.562    
    SLICE_X64Y182        FDRE (Hold_fdre_C_D)         0.066     1.628    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/tapIO_idcodeChain/regs_14_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_idcodeChain/regs_13_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y180        FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y180        FDRE (Prop_fdre_C_Q)         0.141     1.708 r  chiptop0/system/dtm/tapIO_idcodeChain/regs_14_reg/Q
                         net (fo=1, routed)           0.110     1.818    chiptop0/system/dtm/tapIO_idcodeChain/regs_14
    SLICE_X80Y180        FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.931     2.086    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X80Y180        FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_13_reg/C
                         clock pessimism             -0.506     1.580    
    SLICE_X80Y180        FDRE (Hold_fdre_C_D)         0.063     1.643    chiptop0/system/dtm/tapIO_idcodeChain/regs_13_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jtag_jtag_TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  jtag_jtag_TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X76Y179   chiptop0/system/dtm/busyReg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y179   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y179   chiptop0/system/dtm/dmiReqReg_addr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y180   chiptop0/system/dtm/dmiReqReg_addr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y180   chiptop0/system/dtm/dmiReqReg_addr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y177   chiptop0/system/dtm/dmiReqReg_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X76Y179   chiptop0/system/dtm/busyReg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X76Y179   chiptop0/system/dtm/busyReg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y179   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y179   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X76Y179   chiptop0/system/dtm/busyReg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X76Y179   chiptop0/system/dtm/busyReg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y178   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y179   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y179   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  harnessSysPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_harnessSysPLL
  To Clock:  clk_out1_harnessSysPLL

Setup :            0  Failing Endpoints,  Worst Slack        1.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        18.633ns  (logic 5.168ns (27.736%)  route 13.465ns (72.264%))
  Logic Levels:           20  (CARRY4=3 LUT2=4 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.634    -0.906    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/clk_out1
    SLICE_X66Y99         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/Q
                         net (fo=35, routed)          1.374     0.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp[7]
    SLICE_X77Y97         LUT2 (Prop_lut2_I1_O)        0.152     1.138 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8/O
                         net (fo=23, routed)          0.829     1.967    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.332     2.299 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23/O
                         net (fo=2, routed)           0.745     3.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23_n_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.167 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26/O
                         net (fo=1, routed)           0.590     3.757    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I4_O)        0.124     3.881 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14/O
                         net (fo=1, routed)           0.564     4.445    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.569 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10/O
                         net (fo=5, routed)           0.994     5.563    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10_n_0
    SLICE_X71Y98         LUT5 (Prop_lut5_I0_O)        0.150     5.713 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8/O
                         net (fo=26, routed)          0.938     6.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8_n_0
    SLICE_X74Y98         LUT4 (Prop_lut4_I3_O)        0.352     7.003 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_9/O
                         net (fo=1, routed)           0.609     7.612    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.328     7.940 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_4/O
                         net (fo=2, routed)           0.784     8.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundedSig[24]
    SLICE_X67Y99         LUT2 (Prop_lut2_I1_O)        0.124     8.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.848    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.380 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry/CO[3]
                         net (fo=1, routed)           0.001     9.381    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1/O[1]
                         net (fo=2, routed)           0.597    10.426    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1_n_6
    SLICE_X66Y102        LUT2 (Prop_lut2_I0_O)        0.303    10.729 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8/O
                         net (fo=1, routed)           0.750    11.478    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8_n_0
    SLICE_X66Y102        LUT6 (Prop_lut6_I2_O)        0.124    11.602 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5/O
                         net (fo=2, routed)           0.590    12.192    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5_n_0
    SLICE_X66Y103        LUT5 (Prop_lut5_I4_O)        0.153    12.345 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3/O
                         net (fo=3, routed)           0.605    12.951    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3_n_0
    SLICE_X68Y100        LUT5 (Prop_lut5_I0_O)        0.331    13.282 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9/O
                         net (fo=3, routed)           0.761    14.042    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9_n_0
    SLICE_X66Y103        LUT2 (Prop_lut2_I1_O)        0.117    14.159 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6/O
                         net (fo=5, routed)           0.586    14.745    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6_n_0
    SLICE_X67Y106        LUT6 (Prop_lut6_I1_O)        0.348    15.093 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][26]_i_2/O
                         net (fo=29, routed)          1.463    16.555    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/wbInfo_0_pipeid_reg[1]_27
    SLICE_X38Y107        LUT3 (Prop_lut3_I2_O)        0.153    16.708 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[7][26]_i_3/O
                         net (fo=2, routed)           0.688    17.396    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][26]_0
    SLICE_X30Y107        LUT6 (Prop_lut6_I5_O)        0.331    17.727 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[7][26]_i_1/O
                         net (fo=1, routed)           0.000    17.727    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[7][26]_i_1_n_0
    SLICE_X30Y107        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.503    18.482    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/clk_out1
    SLICE_X30Y107        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][26]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.122    18.840    
    SLICE_X30Y107        FDRE (Setup_fdre_C_D)        0.079    18.919    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][26]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                         -17.727    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[5][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        18.556ns  (logic 5.168ns (27.851%)  route 13.388ns (72.149%))
  Logic Levels:           20  (CARRY4=3 LUT2=4 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.634    -0.906    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/clk_out1
    SLICE_X66Y99         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/Q
                         net (fo=35, routed)          1.374     0.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp[7]
    SLICE_X77Y97         LUT2 (Prop_lut2_I1_O)        0.152     1.138 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8/O
                         net (fo=23, routed)          0.829     1.967    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.332     2.299 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23/O
                         net (fo=2, routed)           0.745     3.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23_n_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.167 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26/O
                         net (fo=1, routed)           0.590     3.757    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I4_O)        0.124     3.881 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14/O
                         net (fo=1, routed)           0.564     4.445    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.569 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10/O
                         net (fo=5, routed)           0.994     5.563    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10_n_0
    SLICE_X71Y98         LUT5 (Prop_lut5_I0_O)        0.150     5.713 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8/O
                         net (fo=26, routed)          0.938     6.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8_n_0
    SLICE_X74Y98         LUT4 (Prop_lut4_I3_O)        0.352     7.003 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_9/O
                         net (fo=1, routed)           0.609     7.612    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.328     7.940 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_4/O
                         net (fo=2, routed)           0.784     8.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundedSig[24]
    SLICE_X67Y99         LUT2 (Prop_lut2_I1_O)        0.124     8.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.848    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.380 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry/CO[3]
                         net (fo=1, routed)           0.001     9.381    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1/O[1]
                         net (fo=2, routed)           0.597    10.426    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1_n_6
    SLICE_X66Y102        LUT2 (Prop_lut2_I0_O)        0.303    10.729 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8/O
                         net (fo=1, routed)           0.750    11.478    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8_n_0
    SLICE_X66Y102        LUT6 (Prop_lut6_I2_O)        0.124    11.602 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5/O
                         net (fo=2, routed)           0.590    12.192    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5_n_0
    SLICE_X66Y103        LUT5 (Prop_lut5_I4_O)        0.153    12.345 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3/O
                         net (fo=3, routed)           0.605    12.951    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3_n_0
    SLICE_X68Y100        LUT5 (Prop_lut5_I0_O)        0.331    13.282 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9/O
                         net (fo=3, routed)           0.761    14.042    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9_n_0
    SLICE_X66Y103        LUT2 (Prop_lut2_I1_O)        0.117    14.159 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6/O
                         net (fo=5, routed)           0.586    14.745    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6_n_0
    SLICE_X67Y106        LUT6 (Prop_lut6_I1_O)        0.348    15.093 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][26]_i_2/O
                         net (fo=29, routed)          1.463    16.555    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/wbInfo_0_pipeid_reg[1]_27
    SLICE_X38Y107        LUT3 (Prop_lut3_I2_O)        0.153    16.708 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[7][26]_i_3/O
                         net (fo=2, routed)           0.611    17.320    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][26]_0
    SLICE_X29Y107        LUT6 (Prop_lut6_I5_O)        0.331    17.651 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[5][26]_i_1/O
                         net (fo=1, routed)           0.000    17.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[5][26]_i_1_n_0
    SLICE_X29Y107        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[5][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.504    18.483    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/clk_out1
    SLICE_X29Y107        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[5][26]/C
                         clock pessimism              0.480    18.964    
                         clock uncertainty           -0.122    18.841    
    SLICE_X29Y107        FDRE (Setup_fdre_C_D)        0.031    18.872    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[5][26]
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                         -17.651    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[8][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        18.463ns  (logic 4.932ns (26.713%)  route 13.531ns (73.287%))
  Logic Levels:           20  (CARRY4=3 LUT2=5 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.634    -0.906    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/clk_out1
    SLICE_X66Y99         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/Q
                         net (fo=35, routed)          1.374     0.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp[7]
    SLICE_X77Y97         LUT2 (Prop_lut2_I1_O)        0.152     1.138 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8/O
                         net (fo=23, routed)          0.829     1.967    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.332     2.299 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23/O
                         net (fo=2, routed)           0.745     3.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23_n_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.167 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26/O
                         net (fo=1, routed)           0.590     3.757    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I4_O)        0.124     3.881 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14/O
                         net (fo=1, routed)           0.564     4.445    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.569 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10/O
                         net (fo=5, routed)           0.994     5.563    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10_n_0
    SLICE_X71Y98         LUT5 (Prop_lut5_I0_O)        0.150     5.713 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8/O
                         net (fo=26, routed)          0.938     6.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8_n_0
    SLICE_X74Y98         LUT4 (Prop_lut4_I3_O)        0.352     7.003 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_9/O
                         net (fo=1, routed)           0.609     7.612    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.328     7.940 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_4/O
                         net (fo=2, routed)           0.784     8.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundedSig[24]
    SLICE_X67Y99         LUT2 (Prop_lut2_I1_O)        0.124     8.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.848    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.380 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry/CO[3]
                         net (fo=1, routed)           0.001     9.381    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1/O[1]
                         net (fo=2, routed)           0.597    10.426    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1_n_6
    SLICE_X66Y102        LUT2 (Prop_lut2_I0_O)        0.303    10.729 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8/O
                         net (fo=1, routed)           0.750    11.478    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8_n_0
    SLICE_X66Y102        LUT6 (Prop_lut6_I2_O)        0.124    11.602 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5/O
                         net (fo=2, routed)           0.590    12.192    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5_n_0
    SLICE_X66Y103        LUT5 (Prop_lut5_I4_O)        0.153    12.345 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3/O
                         net (fo=3, routed)           0.605    12.951    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3_n_0
    SLICE_X68Y100        LUT5 (Prop_lut5_I0_O)        0.331    13.282 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9/O
                         net (fo=3, routed)           0.761    14.042    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9_n_0
    SLICE_X66Y103        LUT2 (Prop_lut2_I1_O)        0.117    14.159 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6/O
                         net (fo=5, routed)           0.586    14.745    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6_n_0
    SLICE_X67Y106        LUT6 (Prop_lut6_I1_O)        0.348    15.093 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][26]_i_2/O
                         net (fo=29, routed)          1.645    16.738    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/wbInfo_0_pipeid_reg[1]_27
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.124    16.862 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[20][26]_i_2/O
                         net (fo=3, routed)           0.571    17.433    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[8][26]_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.557 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[8][26]_i_1/O
                         net (fo=1, routed)           0.000    17.557    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[8][26]_i_1_n_0
    SLICE_X31Y109        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[8][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.502    18.481    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/clk_out1
    SLICE_X31Y109        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[8][26]/C
                         clock pessimism              0.480    18.962    
                         clock uncertainty           -0.122    18.839    
    SLICE_X31Y109        FDRE (Setup_fdre_C_D)        0.031    18.870    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[8][26]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                         -17.557    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        18.386ns  (logic 5.182ns (28.184%)  route 13.204ns (71.816%))
  Logic Levels:           20  (CARRY4=3 LUT2=5 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.634    -0.906    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/clk_out1
    SLICE_X66Y99         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/Q
                         net (fo=35, routed)          1.374     0.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp[7]
    SLICE_X77Y97         LUT2 (Prop_lut2_I1_O)        0.152     1.138 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8/O
                         net (fo=23, routed)          0.829     1.967    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.332     2.299 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23/O
                         net (fo=2, routed)           0.745     3.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23_n_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.167 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26/O
                         net (fo=1, routed)           0.590     3.757    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I4_O)        0.124     3.881 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14/O
                         net (fo=1, routed)           0.564     4.445    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.569 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10/O
                         net (fo=5, routed)           0.994     5.563    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10_n_0
    SLICE_X71Y98         LUT5 (Prop_lut5_I0_O)        0.150     5.713 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8/O
                         net (fo=26, routed)          0.938     6.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8_n_0
    SLICE_X74Y98         LUT4 (Prop_lut4_I3_O)        0.352     7.003 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_9/O
                         net (fo=1, routed)           0.609     7.612    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.328     7.940 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_4/O
                         net (fo=2, routed)           0.784     8.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundedSig[24]
    SLICE_X67Y99         LUT2 (Prop_lut2_I1_O)        0.124     8.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.848    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.380 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry/CO[3]
                         net (fo=1, routed)           0.001     9.381    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1/O[1]
                         net (fo=2, routed)           0.597    10.426    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1_n_6
    SLICE_X66Y102        LUT2 (Prop_lut2_I0_O)        0.303    10.729 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8/O
                         net (fo=1, routed)           0.750    11.478    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8_n_0
    SLICE_X66Y102        LUT6 (Prop_lut6_I2_O)        0.124    11.602 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5/O
                         net (fo=2, routed)           0.590    12.192    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5_n_0
    SLICE_X66Y103        LUT5 (Prop_lut5_I4_O)        0.153    12.345 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3/O
                         net (fo=3, routed)           0.605    12.951    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3_n_0
    SLICE_X68Y100        LUT5 (Prop_lut5_I0_O)        0.331    13.282 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9/O
                         net (fo=3, routed)           0.761    14.042    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9_n_0
    SLICE_X66Y103        LUT2 (Prop_lut2_I1_O)        0.117    14.159 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6/O
                         net (fo=5, routed)           0.465    14.624    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6_n_0
    SLICE_X67Y106        LUT6 (Prop_lut6_I1_O)        0.348    14.972 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][23]_i_3/O
                         net (fo=31, routed)          1.587    16.558    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/wbInfo_0_pipeid_reg[1]_25
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.150    16.708 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[7][23]_i_2/O
                         net (fo=2, routed)           0.424    17.132    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][23]_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.348    17.480 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[7][23]_i_1/O
                         net (fo=1, routed)           0.000    17.480    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[7][23]_i_1_n_0
    SLICE_X39Y106        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.502    18.481    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/clk_out1
    SLICE_X39Y106        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][23]/C
                         clock pessimism              0.480    18.962    
                         clock uncertainty           -0.122    18.839    
    SLICE_X39Y106        FDRE (Setup_fdre_C_D)        0.031    18.870    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][23]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                         -17.480    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        18.270ns  (logic 12.750ns (69.785%)  route 5.520ns (30.215%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=3 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 18.546 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.784    -0.757    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/clk_out1
    DSP48_X2Y47          DSP48E1                                      r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.449 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     3.451    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__4_n_106
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     5.164 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     5.166    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5_n_106
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.879 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__6/PCOUT[47]
                         net (fo=1, routed)           0.056     6.935    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__6_n_106
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.453 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7/P[4]
                         net (fo=2, routed)           1.641    10.094    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7_n_101
    SLICE_X61Y124        LUT3 (Prop_lut3_I2_O)        0.153    10.247 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[116]_i_13/O
                         net (fo=2, routed)           0.586    10.834    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[116]_i_13_n_0
    SLICE_X61Y124        LUT4 (Prop_lut4_I3_O)        0.327    11.161 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[116]_i_17/O
                         net (fo=1, routed)           0.000    11.161    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[116]_i_17_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.562 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4/CO[3]
                         net (fo=1, routed)           0.009    11.571    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[116]_i_4_n_0
    SLICE_X61Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.685    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_5_n_0
    SLICE_X61Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.799    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[120]_i_4_n_0
    SLICE_X61Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.112 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4/O[3]
                         net (fo=1, routed)           0.815    12.927    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[124]_i_4_n_4
    SLICE_X66Y127        LUT2 (Prop_lut2_I1_O)        0.306    13.233 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_18/O
                         net (fo=1, routed)           0.000    13.233    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_18_n_0
    SLICE_X66Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.876 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6/O[3]
                         net (fo=3, routed)           0.611    14.486    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_6_n_4
    SLICE_X68Y128        LUT2 (Prop_lut2_I0_O)        0.307    14.793 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_7/O
                         net (fo=1, routed)           0.000    14.793    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[128]_i_7_n_0
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.194 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.194    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[128]_i_2_n_0
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.416 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]_i_3/O[0]
                         net (fo=1, routed)           1.079    16.495    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]_i_3_n_7
    SLICE_X78Y122        LUT2 (Prop_lut2_I0_O)        0.299    16.794 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[129]_i_2/O
                         net (fo=1, routed)           0.720    17.514    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/p_1_in[129]
    SLICE_X77Y127        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.567    18.546    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/clk_out1
    SLICE_X77Y127        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]/C
                         clock pessimism              0.560    19.106    
                         clock uncertainty           -0.122    18.983    
    SLICE_X77Y127        FDRE (Setup_fdre_C_D)       -0.047    18.936    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder_reg[129]
  -------------------------------------------------------------------
                         required time                         18.936    
                         arrival time                         -17.514    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[20][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        18.351ns  (logic 4.932ns (26.876%)  route 13.419ns (73.124%))
  Logic Levels:           20  (CARRY4=3 LUT2=5 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.634    -0.906    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/clk_out1
    SLICE_X66Y99         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/Q
                         net (fo=35, routed)          1.374     0.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp[7]
    SLICE_X77Y97         LUT2 (Prop_lut2_I1_O)        0.152     1.138 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8/O
                         net (fo=23, routed)          0.829     1.967    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.332     2.299 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23/O
                         net (fo=2, routed)           0.745     3.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23_n_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.167 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26/O
                         net (fo=1, routed)           0.590     3.757    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I4_O)        0.124     3.881 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14/O
                         net (fo=1, routed)           0.564     4.445    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.569 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10/O
                         net (fo=5, routed)           0.994     5.563    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10_n_0
    SLICE_X71Y98         LUT5 (Prop_lut5_I0_O)        0.150     5.713 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8/O
                         net (fo=26, routed)          0.938     6.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8_n_0
    SLICE_X74Y98         LUT4 (Prop_lut4_I3_O)        0.352     7.003 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_9/O
                         net (fo=1, routed)           0.609     7.612    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.328     7.940 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_4/O
                         net (fo=2, routed)           0.784     8.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundedSig[24]
    SLICE_X67Y99         LUT2 (Prop_lut2_I1_O)        0.124     8.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.848    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.380 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry/CO[3]
                         net (fo=1, routed)           0.001     9.381    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1/O[1]
                         net (fo=2, routed)           0.597    10.426    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1_n_6
    SLICE_X66Y102        LUT2 (Prop_lut2_I0_O)        0.303    10.729 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8/O
                         net (fo=1, routed)           0.750    11.478    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8_n_0
    SLICE_X66Y102        LUT6 (Prop_lut6_I2_O)        0.124    11.602 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5/O
                         net (fo=2, routed)           0.590    12.192    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5_n_0
    SLICE_X66Y103        LUT5 (Prop_lut5_I4_O)        0.153    12.345 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3/O
                         net (fo=3, routed)           0.605    12.951    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3_n_0
    SLICE_X68Y100        LUT5 (Prop_lut5_I0_O)        0.331    13.282 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9/O
                         net (fo=3, routed)           0.761    14.042    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9_n_0
    SLICE_X66Y103        LUT2 (Prop_lut2_I1_O)        0.117    14.159 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6/O
                         net (fo=5, routed)           0.586    14.745    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6_n_0
    SLICE_X67Y106        LUT6 (Prop_lut6_I1_O)        0.348    15.093 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][26]_i_2/O
                         net (fo=29, routed)          1.645    16.738    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/wbInfo_0_pipeid_reg[1]_27
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.124    16.862 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[20][26]_i_2/O
                         net (fo=3, routed)           0.459    17.321    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[8][26]_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.445 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[20][26]_i_1/O
                         net (fo=1, routed)           0.000    17.445    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[20][26]_i_1_n_0
    SLICE_X31Y109        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[20][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.502    18.481    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/clk_out1
    SLICE_X31Y109        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[20][26]/C
                         clock pessimism              0.480    18.962    
                         clock uncertainty           -0.122    18.839    
    SLICE_X31Y109        FDRE (Setup_fdre_C_D)        0.031    18.870    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[20][26]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                         -17.445    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        18.273ns  (logic 5.182ns (28.358%)  route 13.091ns (71.642%))
  Logic Levels:           20  (CARRY4=3 LUT2=5 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.634    -0.906    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/clk_out1
    SLICE_X66Y99         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/Q
                         net (fo=35, routed)          1.374     0.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp[7]
    SLICE_X77Y97         LUT2 (Prop_lut2_I1_O)        0.152     1.138 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8/O
                         net (fo=23, routed)          0.829     1.967    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.332     2.299 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23/O
                         net (fo=2, routed)           0.745     3.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23_n_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.167 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26/O
                         net (fo=1, routed)           0.590     3.757    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I4_O)        0.124     3.881 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14/O
                         net (fo=1, routed)           0.564     4.445    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.569 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10/O
                         net (fo=5, routed)           0.994     5.563    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10_n_0
    SLICE_X71Y98         LUT5 (Prop_lut5_I0_O)        0.150     5.713 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8/O
                         net (fo=26, routed)          0.938     6.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8_n_0
    SLICE_X74Y98         LUT4 (Prop_lut4_I3_O)        0.352     7.003 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_9/O
                         net (fo=1, routed)           0.609     7.612    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.328     7.940 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_4/O
                         net (fo=2, routed)           0.784     8.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundedSig[24]
    SLICE_X67Y99         LUT2 (Prop_lut2_I1_O)        0.124     8.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.848    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.380 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry/CO[3]
                         net (fo=1, routed)           0.001     9.381    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1/O[1]
                         net (fo=2, routed)           0.597    10.426    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1_n_6
    SLICE_X66Y102        LUT2 (Prop_lut2_I0_O)        0.303    10.729 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8/O
                         net (fo=1, routed)           0.750    11.478    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8_n_0
    SLICE_X66Y102        LUT6 (Prop_lut6_I2_O)        0.124    11.602 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5/O
                         net (fo=2, routed)           0.590    12.192    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5_n_0
    SLICE_X66Y103        LUT5 (Prop_lut5_I4_O)        0.153    12.345 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3/O
                         net (fo=3, routed)           0.605    12.951    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3_n_0
    SLICE_X68Y100        LUT5 (Prop_lut5_I0_O)        0.331    13.282 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9/O
                         net (fo=3, routed)           0.761    14.042    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9_n_0
    SLICE_X66Y103        LUT2 (Prop_lut2_I1_O)        0.117    14.159 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6/O
                         net (fo=5, routed)           0.465    14.624    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6_n_0
    SLICE_X67Y106        LUT6 (Prop_lut6_I1_O)        0.348    14.972 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][23]_i_3/O
                         net (fo=31, routed)          1.587    16.558    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/wbInfo_0_pipeid_reg[1]_25
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.150    16.708 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[7][23]_i_2/O
                         net (fo=2, routed)           0.311    17.019    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][23]_0
    SLICE_X39Y107        LUT6 (Prop_lut6_I4_O)        0.348    17.367 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[0][23]_i_1/O
                         net (fo=1, routed)           0.000    17.367    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[0][23]_i_1_n_0
    SLICE_X39Y107        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.501    18.480    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/clk_out1
    SLICE_X39Y107        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[0][23]/C
                         clock pessimism              0.480    18.961    
                         clock uncertainty           -0.122    18.838    
    SLICE_X39Y107        FDRE (Setup_fdre_C_D)        0.031    18.869    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[0][23]
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -17.367    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        18.236ns  (logic 4.932ns (27.045%)  route 13.304ns (72.955%))
  Logic Levels:           20  (CARRY4=3 LUT2=5 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.634    -0.906    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/clk_out1
    SLICE_X66Y99         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/Q
                         net (fo=35, routed)          1.374     0.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp[7]
    SLICE_X77Y97         LUT2 (Prop_lut2_I1_O)        0.152     1.138 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8/O
                         net (fo=23, routed)          0.829     1.967    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.332     2.299 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23/O
                         net (fo=2, routed)           0.745     3.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23_n_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.167 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26/O
                         net (fo=1, routed)           0.590     3.757    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I4_O)        0.124     3.881 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14/O
                         net (fo=1, routed)           0.564     4.445    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.569 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10/O
                         net (fo=5, routed)           0.994     5.563    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10_n_0
    SLICE_X71Y98         LUT5 (Prop_lut5_I0_O)        0.150     5.713 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8/O
                         net (fo=26, routed)          0.938     6.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8_n_0
    SLICE_X74Y98         LUT4 (Prop_lut4_I3_O)        0.352     7.003 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_9/O
                         net (fo=1, routed)           0.609     7.612    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.328     7.940 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_4/O
                         net (fo=2, routed)           0.784     8.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundedSig[24]
    SLICE_X67Y99         LUT2 (Prop_lut2_I1_O)        0.124     8.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.848    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.380 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry/CO[3]
                         net (fo=1, routed)           0.001     9.381    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1/O[1]
                         net (fo=2, routed)           0.597    10.426    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1_n_6
    SLICE_X66Y102        LUT2 (Prop_lut2_I0_O)        0.303    10.729 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8/O
                         net (fo=1, routed)           0.750    11.478    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8_n_0
    SLICE_X66Y102        LUT6 (Prop_lut6_I2_O)        0.124    11.602 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5/O
                         net (fo=2, routed)           0.590    12.192    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5_n_0
    SLICE_X66Y103        LUT5 (Prop_lut5_I4_O)        0.153    12.345 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3/O
                         net (fo=3, routed)           0.605    12.951    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3_n_0
    SLICE_X68Y100        LUT5 (Prop_lut5_I0_O)        0.331    13.282 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9/O
                         net (fo=3, routed)           0.761    14.042    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9_n_0
    SLICE_X66Y103        LUT2 (Prop_lut2_I1_O)        0.117    14.159 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6/O
                         net (fo=5, routed)           0.586    14.745    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6_n_0
    SLICE_X67Y106        LUT6 (Prop_lut6_I1_O)        0.348    15.093 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][26]_i_2/O
                         net (fo=29, routed)          1.645    16.738    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/wbInfo_0_pipeid_reg[1]_27
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.124    16.862 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[20][26]_i_2/O
                         net (fo=3, routed)           0.344    17.206    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[8][26]_0
    SLICE_X29Y107        LUT6 (Prop_lut6_I4_O)        0.124    17.330 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[0][26]_i_1/O
                         net (fo=1, routed)           0.000    17.330    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[0][26]_i_1_n_0
    SLICE_X29Y107        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.504    18.483    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/clk_out1
    SLICE_X29Y107        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[0][26]/C
                         clock pessimism              0.480    18.964    
                         clock uncertainty           -0.122    18.841    
    SLICE_X29Y107        FDRE (Setup_fdre_C_D)        0.029    18.870    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[0][26]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                         -17.330    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[17][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        18.177ns  (logic 5.165ns (28.415%)  route 13.012ns (71.585%))
  Logic Levels:           20  (CARRY4=3 LUT2=4 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.634    -0.906    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/clk_out1
    SLICE_X66Y99         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/Q
                         net (fo=35, routed)          1.374     0.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp[7]
    SLICE_X77Y97         LUT2 (Prop_lut2_I1_O)        0.152     1.138 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8/O
                         net (fo=23, routed)          0.829     1.967    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.332     2.299 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23/O
                         net (fo=2, routed)           0.745     3.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23_n_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.167 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26/O
                         net (fo=1, routed)           0.590     3.757    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I4_O)        0.124     3.881 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14/O
                         net (fo=1, routed)           0.564     4.445    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.569 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10/O
                         net (fo=5, routed)           0.994     5.563    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10_n_0
    SLICE_X71Y98         LUT5 (Prop_lut5_I0_O)        0.150     5.713 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8/O
                         net (fo=26, routed)          0.938     6.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8_n_0
    SLICE_X74Y98         LUT4 (Prop_lut4_I3_O)        0.352     7.003 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_9/O
                         net (fo=1, routed)           0.609     7.612    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.328     7.940 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_4/O
                         net (fo=2, routed)           0.784     8.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundedSig[24]
    SLICE_X67Y99         LUT2 (Prop_lut2_I1_O)        0.124     8.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.848    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.380 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry/CO[3]
                         net (fo=1, routed)           0.001     9.381    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1/O[1]
                         net (fo=2, routed)           0.597    10.426    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1_n_6
    SLICE_X66Y102        LUT2 (Prop_lut2_I0_O)        0.303    10.729 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8/O
                         net (fo=1, routed)           0.750    11.478    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8_n_0
    SLICE_X66Y102        LUT6 (Prop_lut6_I2_O)        0.124    11.602 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5/O
                         net (fo=2, routed)           0.590    12.192    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5_n_0
    SLICE_X66Y103        LUT5 (Prop_lut5_I4_O)        0.153    12.345 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3/O
                         net (fo=3, routed)           0.605    12.951    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3_n_0
    SLICE_X68Y100        LUT5 (Prop_lut5_I0_O)        0.331    13.282 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9/O
                         net (fo=3, routed)           0.761    14.042    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9_n_0
    SLICE_X66Y103        LUT2 (Prop_lut2_I1_O)        0.117    14.159 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6/O
                         net (fo=5, routed)           0.534    14.693    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I1_O)        0.348    15.041 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][28]_i_2/O
                         net (fo=19, routed)          1.260    16.301    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/wbInfo_0_pipeid_reg[1]_28
    SLICE_X39Y106        LUT4 (Prop_lut4_I0_O)        0.149    16.450 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[17][28]_i_3/O
                         net (fo=1, routed)           0.489    16.939    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[17][28]_0
    SLICE_X39Y108        LUT6 (Prop_lut6_I1_O)        0.332    17.271 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[17][28]_i_1/O
                         net (fo=1, routed)           0.000    17.271    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[17][28]_i_1_n_0
    SLICE_X39Y108        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[17][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.501    18.480    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/clk_out1
    SLICE_X39Y108        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[17][28]/C
                         clock pessimism              0.480    18.961    
                         clock uncertainty           -0.122    18.838    
    SLICE_X39Y108        FDRE (Setup_fdre_C_D)        0.029    18.867    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[17][28]
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                         -17.271    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[5][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        18.164ns  (logic 5.131ns (28.248%)  route 13.033ns (71.752%))
  Logic Levels:           20  (CARRY4=3 LUT2=4 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.634    -0.906    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/clk_out1
    SLICE_X66Y99         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[7]/Q
                         net (fo=35, routed)          1.374     0.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp[7]
    SLICE_X77Y97         LUT2 (Prop_lut2_I1_O)        0.152     1.138 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8/O
                         net (fo=23, routed)          0.829     1.967    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/i__carry_i_8_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.332     2.299 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23/O
                         net (fo=2, routed)           0.745     3.043    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/Memory[30][14]_i_23_n_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.167 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26/O
                         net (fo=1, routed)           0.590     3.757    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_26_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I4_O)        0.124     3.881 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14/O
                         net (fo=1, routed)           0.564     4.445    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_14_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.569 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10/O
                         net (fo=5, routed)           0.994     5.563    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_10_n_0
    SLICE_X71Y98         LUT5 (Prop_lut5_I0_O)        0.150     5.713 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8/O
                         net (fo=26, routed)          0.938     6.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_8_n_0
    SLICE_X74Y98         LUT4 (Prop_lut4_I3_O)        0.352     7.003 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/sRoundedExp_carry_i_9/O
                         net (fo=1, routed)           0.609     7.612    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I0_O)        0.328     7.940 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_4/O
                         net (fo=2, routed)           0.784     8.724    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundedSig[24]
    SLICE_X67Y99         LUT2 (Prop_lut2_I1_O)        0.124     8.848 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2/O
                         net (fo=1, routed)           0.000     8.848    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_i_2_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.380 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry/CO[3]
                         net (fo=1, routed)           0.001     9.381    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__0_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.829 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1/O[1]
                         net (fo=2, routed)           0.597    10.426    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/sRoundedExp_carry__1_n_6
    SLICE_X66Y102        LUT2 (Prop_lut2_I0_O)        0.303    10.729 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8/O
                         net (fo=1, routed)           0.750    11.478    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_8_n_0
    SLICE_X66Y102        LUT6 (Prop_lut6_I2_O)        0.124    11.602 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5/O
                         net (fo=2, routed)           0.590    12.192    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_5_n_0
    SLICE_X66Y103        LUT5 (Prop_lut5_I4_O)        0.153    12.345 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3/O
                         net (fo=3, routed)           0.605    12.951    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/reg_fflags[1]_i_3_n_0
    SLICE_X68Y100        LUT5 (Prop_lut5_I0_O)        0.331    13.282 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9/O
                         net (fo=3, routed)           0.761    14.042    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][27]_i_9_n_0
    SLICE_X66Y103        LUT2 (Prop_lut2_I1_O)        0.117    14.159 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6/O
                         net (fo=5, routed)           0.534    14.693    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][29]_i_6_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I1_O)        0.348    15.041 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[30][28]_i_2/O
                         net (fo=19, routed)          1.232    16.273    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/wbInfo_0_pipeid_reg[1]_28
    SLICE_X39Y108        LUT4 (Prop_lut4_I2_O)        0.120    16.393 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/Memory[7][28]_i_2/O
                         net (fo=7, routed)           0.538    16.932    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[7][28]_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.327    17.259 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[5][28]_i_1/O
                         net (fo=1, routed)           0.000    17.259    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory[5][28]_i_1_n_0
    SLICE_X39Y109        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[5][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.500    18.479    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/clk_out1
    SLICE_X39Y109        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[5][28]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.122    18.837    
    SLICE_X39Y109        FDRE (Setup_fdre_C_D)        0.031    18.868    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_ext/Memory_reg[5][28]
  -------------------------------------------------------------------
                         required time                         18.868    
                         arrival time                         -17.259    
  -------------------------------------------------------------------
                         slack                                  1.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_buffer_1/x1_a_q/ram_ext/Memory_reg_0_1_36_41/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.125%)  route 0.325ns (60.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.570    -0.594    chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/clk_out1
    SLICE_X10Y147        FDRE                                         r  chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/address_reg[24]/Q
                         net (fo=2, routed)           0.153    -0.277    chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/Memory_reg_0_1_42_47[24]
    SLICE_X9Y148         LUT3 (Prop_lut3_I1_O)        0.045    -0.232 r  chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/Memory_reg_0_1_36_41_i_6__7/O
                         net (fo=1, routed)           0.172    -0.060    chiptop0/system/subsystem_fbus_buffer_1/x1_a_q/ram_ext/Memory_reg_0_1_36_41/DIC0
    SLICE_X8Y150         RAMD32                                       r  chiptop0/system/subsystem_fbus_buffer_1/x1_a_q/ram_ext/Memory_reg_0_1_36_41/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.927    -0.746    chiptop0/system/subsystem_fbus_buffer_1/x1_a_q/ram_ext/Memory_reg_0_1_36_41/WCLK
    SLICE_X8Y150         RAMD32                                       r  chiptop0/system/subsystem_fbus_buffer_1/x1_a_q/ram_ext/Memory_reg_0_1_36_41/RAMC/CLK
                         clock pessimism              0.504    -0.242    
    SLICE_X8Y150         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.098    chiptop0/system/subsystem_fbus_buffer_1/x1_a_q/ram_ext/Memory_reg_0_1_36_41/RAMC
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_fromPreMul_b_sExpSum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.251ns (55.227%)  route 0.203ns (44.773%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.563    -0.601    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/clk_out1
    SLICE_X63Y100        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_fromPreMul_b_sExpSum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_fromPreMul_b_sExpSum_reg[2]/Q
                         net (fo=2, routed)           0.203    -0.257    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul/Q[2]
    SLICE_X66Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.212 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul/io_rawOut_sExp0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.212    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul/io_rawOut_sExp0_carry_i_2_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.147 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul/io_rawOut_sExp0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.147    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddRecFNToRaw_postMul_io_rawOut_sExp[2]
    SLICE_X66Y98         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.841    -0.832    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/clk_out1
    SLICE_X66Y98         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[2]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.134    -0.189    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/roundRawFNToRecFN_io_in_b_sExp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ram/serdesser/inDes/data_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.568    -0.596    ram/serdesser/inDes/clk_out1
    SLICE_X9Y81          FDRE                                         r  ram/serdesser/inDes/data_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  ram/serdesser/inDes/data_4_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.387    ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23/DIA0
    SLICE_X8Y81          RAMD32                                       r  ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.837    -0.836    ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23/WCLK
    SLICE_X8Y81          RAMD32                                       r  ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23/RAMA/CLK
                         clock pessimism              0.253    -0.583    
    SLICE_X8Y81          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.436    ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_fbus_serdesser/inDes/data_15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.647    -0.517    chiptop0/system/subsystem_fbus_serdesser/inDes/clk_out1
    SLICE_X35Y155        FDRE                                         r  chiptop0/system/subsystem_fbus_serdesser/inDes/data_15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  chiptop0/system/subsystem_fbus_serdesser/inDes/data_15_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.308    chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/DIA0
    SLICE_X34Y155        RAMD32                                       r  chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.921    -0.752    chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/WCLK
    SLICE_X34Y155        RAMD32                                       r  chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/RAMA/CLK
                         clock pessimism              0.248    -0.504    
    SLICE_X34Y155        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.357    chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/RAMA
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ram/serdesser/inDes/data_6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram/buffer/x1_a_q/ram_ext/Memory_reg_0_1_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.569    -0.595    ram/serdesser/inDes/clk_out1
    SLICE_X9Y82          FDRE                                         r  ram/serdesser/inDes/data_6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  ram/serdesser/inDes/data_6_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.386    ram/buffer/x1_a_q/ram_ext/Memory_reg_0_1_72_77/DIA0
    SLICE_X8Y82          RAMD32                                       r  ram/buffer/x1_a_q/ram_ext/Memory_reg_0_1_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.838    -0.835    ram/buffer/x1_a_q/ram_ext/Memory_reg_0_1_72_77/WCLK
    SLICE_X8Y82          RAMD32                                       r  ram/buffer/x1_a_q/ram_ext/Memory_reg_0_1_72_77/RAMA/CLK
                         clock pessimism              0.253    -0.582    
    SLICE_X8Y82          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.435    ram/buffer/x1_a_q/ram_ext/Memory_reg_0_1_72_77/RAMA
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ram/serdesser/inDes/data_16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.601    -0.563    ram/serdesser/inDes/clk_out1
    SLICE_X7Y89          FDRE                                         r  ram/serdesser/inDes/data_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  ram/serdesser/inDes/data_16_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.354    ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/DIA0
    SLICE_X6Y89          RAMD32                                       r  ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.872    -0.801    ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/WCLK
    SLICE_X6Y89          RAMD32                                       r  ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/RAMA/CLK
                         clock pessimism              0.251    -0.550    
    SLICE_X6Y89          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.403    ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71/RAMA
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 chiptop0/system/aes/impl/REG_ARK/o_q_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/aes/impl/REG_FINAL/o_q_reg[105]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.871%)  route 0.241ns (63.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.638    -0.526    chiptop0/system/aes/impl/REG_ARK/clk_out1
    SLICE_X49Y186        FDCE                                         r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y186        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  chiptop0/system/aes/impl/REG_ARK/o_q_reg[105]/Q
                         net (fo=7, routed)           0.241    -0.143    chiptop0/system/aes/impl/REG_FINAL/o_q_reg[127]_1[105]
    SLICE_X53Y186        FDCE                                         r  chiptop0/system/aes/impl/REG_FINAL/o_q_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.909    -0.764    chiptop0/system/aes/impl/REG_FINAL/clk_out1
    SLICE_X53Y186        FDCE                                         r  chiptop0/system/aes/impl/REG_FINAL/o_q_reg[105]/C
                         clock pessimism              0.500    -0.264    
    SLICE_X53Y186        FDCE (Hold_fdce_C_D)         0.070    -0.194    chiptop0/system/aes/impl/REG_FINAL/o_q_reg[105]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_rm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_roundingMode_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.089%)  route 0.250ns (63.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.590    -0.574    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/clk_out1
    SLICE_X73Y100        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_rm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_rm_reg[2]/Q
                         net (fo=1, routed)           0.250    -0.183    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_roundingMode_b_reg[2]_0[2]
    SLICE_X73Y99         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_roundingMode_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.868    -0.805    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/clk_out1
    SLICE_X73Y99         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_roundingMode_b_reg[2]/C
                         clock pessimism              0.509    -0.296    
    SLICE_X73Y99         FDRE (Hold_fdre_C_D)         0.062    -0.234    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_roundingMode_b_reg[2]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.953%)  route 0.237ns (56.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.553    -0.611    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/clk_out1
    SLICE_X52Y116        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc_reg[31]/Q
                         net (fo=1, routed)           0.237    -0.233    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc[31]
    SLICE_X51Y116        LUT3 (Prop_lut3_I0_O)        0.045    -0.188 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[31]_i_1_n_0
    SLICE_X51Y116        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.822    -0.851    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/clk_out1
    SLICE_X51Y116        FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[31]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X51Y116        FDRE (Hold_fdre_C_D)         0.107    -0.240    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ram/buffer_1/bundleIn_0_d_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_72_76/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.632%)  route 0.244ns (63.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.603    -0.561    ram/buffer_1/bundleIn_0_d_q/clk_out1
    SLICE_X3Y91          FDRE                                         r  ram/buffer_1/bundleIn_0_d_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ram/buffer_1/bundleIn_0_d_q/enq_ptr_value_reg/Q
                         net (fo=91, routed)          0.244    -0.176    ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_72_76/ADDRD0
    SLICE_X2Y91          RAMD32                                       r  ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_72_76/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.876    -0.797    ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_72_76/WCLK
    SLICE_X2Y91          RAMD32                                       r  ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_72_76/RAMA/CLK
                         clock pessimism              0.249    -0.548    
    SLICE_X2Y91          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.238    ram/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_72_76/RAMA
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_harnessSysPLL
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y50     chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y53     chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y51     chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y54     chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y52     chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y55     chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y56     chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y57     chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y46     chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y46     chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y186    chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_harnessSysPLL
  To Clock:  clkfbout_harnessSysPLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_harnessSysPLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   harnessSysPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  harnessSysPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       46.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.773ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.532%)  route 1.994ns (77.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 55.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.791     5.384    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.456     5.840 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.695     6.535    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.124     6.659 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.299     7.958    chiptop0/system/dtm/tapIO_controllerInternal/AR[0]
    SLICE_X81Y176        FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705    55.117    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X81Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C  (IS_INVERTED)
                         clock pessimism              0.268    55.386    
                         clock uncertainty           -0.252    55.133    
    SLICE_X81Y176        FDCE (Recov_fdce_C_CLR)     -0.402    54.731    chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg
  -------------------------------------------------------------------
                         required time                         54.731    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                 46.773    

Slack (MET) :             46.819ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.532%)  route 1.994ns (77.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 55.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.791     5.384    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.456     5.840 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.695     6.535    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.124     6.659 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.299     7.958    chiptop0/system/dtm/tapIO_controllerInternal/AR[0]
    SLICE_X80Y176        FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705    55.117    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.268    55.386    
                         clock uncertainty           -0.252    55.133    
    SLICE_X80Y176        FDPE (Recov_fdpe_C_PRE)     -0.356    54.777    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]
  -------------------------------------------------------------------
                         required time                         54.777    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                 46.819    

Slack (MET) :             46.819ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.532%)  route 1.994ns (77.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 55.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.791     5.384    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.456     5.840 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.695     6.535    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.124     6.659 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.299     7.958    chiptop0/system/dtm/tapIO_controllerInternal/AR[0]
    SLICE_X80Y176        FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705    55.117    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.268    55.386    
                         clock uncertainty           -0.252    55.133    
    SLICE_X80Y176        FDCE (Recov_fdce_C_CLR)     -0.356    54.777    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]
  -------------------------------------------------------------------
                         required time                         54.777    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                 46.819    

Slack (MET) :             46.819ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.532%)  route 1.994ns (77.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 55.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.791     5.384    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.456     5.840 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.695     6.535    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.124     6.659 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.299     7.958    chiptop0/system/dtm/tapIO_controllerInternal/AR[0]
    SLICE_X80Y176        FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705    55.117    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.268    55.386    
                         clock uncertainty           -0.252    55.133    
    SLICE_X80Y176        FDCE (Recov_fdce_C_CLR)     -0.356    54.777    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]
  -------------------------------------------------------------------
                         required time                         54.777    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                 46.819    

Slack (MET) :             46.861ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.532%)  route 1.994ns (77.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 55.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.791     5.384    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.456     5.840 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.695     6.535    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.124     6.659 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.299     7.958    chiptop0/system/dtm/tapIO_controllerInternal/AR[0]
    SLICE_X80Y176        FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705    55.117    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.268    55.386    
                         clock uncertainty           -0.252    55.133    
    SLICE_X80Y176        FDCE (Recov_fdce_C_CLR)     -0.314    54.819    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]
  -------------------------------------------------------------------
                         required time                         54.819    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                 46.861    

Slack (MET) :             46.861ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.532%)  route 1.994ns (77.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 55.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.791     5.384    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.456     5.840 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.695     6.535    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.124     6.659 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.299     7.958    chiptop0/system/dtm/tapIO_controllerInternal/AR[0]
    SLICE_X80Y176        FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.705    55.117    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X80Y176        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.268    55.386    
                         clock uncertainty           -0.252    55.133    
    SLICE_X80Y176        FDCE (Recov_fdce_C_CLR)     -0.314    54.819    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]
  -------------------------------------------------------------------
                         required time                         54.819    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                 46.861    

Slack (MET) :             96.682ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.580ns (21.428%)  route 2.127ns (78.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 105.115 - 100.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.791     5.384    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.456     5.840 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.695     6.535    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.124     6.659 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.432     8.090    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/AR[0]
    SLICE_X81Y175        FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.703   105.115    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y175        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/C
                         clock pessimism              0.268   105.384    
                         clock uncertainty           -0.252   105.131    
    SLICE_X81Y175        FDPE (Recov_fdpe_C_PRE)     -0.359   104.772    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]
  -------------------------------------------------------------------
                         required time                        104.772    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                 96.682    

Slack (MET) :             96.682ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.580ns (21.428%)  route 2.127ns (78.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 105.115 - 100.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.791     5.384    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.456     5.840 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.695     6.535    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.124     6.659 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.432     8.090    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/AR[0]
    SLICE_X81Y175        FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.703   105.115    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y175        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/C
                         clock pessimism              0.268   105.384    
                         clock uncertainty           -0.252   105.131    
    SLICE_X81Y175        FDPE (Recov_fdpe_C_PRE)     -0.359   104.772    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]
  -------------------------------------------------------------------
                         required time                        104.772    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                 96.682    

Slack (MET) :             96.682ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.580ns (21.428%)  route 2.127ns (78.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 105.115 - 100.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.791     5.384    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.456     5.840 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.695     6.535    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.124     6.659 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.432     8.090    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/AR[0]
    SLICE_X81Y175        FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.703   105.115    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y175        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/C
                         clock pessimism              0.268   105.384    
                         clock uncertainty           -0.252   105.131    
    SLICE_X81Y175        FDPE (Recov_fdpe_C_PRE)     -0.359   104.772    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]
  -------------------------------------------------------------------
                         required time                        104.772    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                 96.682    

Slack (MET) :             96.682ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.580ns (21.428%)  route 2.127ns (78.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 105.115 - 100.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.791     5.384    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.456     5.840 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.695     6.535    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.124     6.659 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          1.432     8.090    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/AR[0]
    SLICE_X81Y175        FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.703   105.115    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X81Y175        FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/C
                         clock pessimism              0.268   105.384    
                         clock uncertainty           -0.252   105.131    
    SLICE_X81Y175        FDPE (Recov_fdpe_C_PRE)     -0.359   104.772    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]
  -------------------------------------------------------------------
                         required time                        104.772    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                 96.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ready_reg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.024%)  route 0.478ns (71.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.638     1.548    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.321     2.010    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.157     2.212    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/AR[0]
    SLICE_X72Y179        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X72Y179        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ready_reg_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X72Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ready_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.024%)  route 0.478ns (71.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.638     1.548    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.321     2.010    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.157     2.212    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/AR[0]
    SLICE_X72Y179        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X72Y179        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/sync_0_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X72Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.024%)  route 0.478ns (71.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.638     1.548    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.321     2.010    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.157     2.212    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/AR[0]
    SLICE_X72Y179        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X72Y179        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/sync_1_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X72Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.024%)  route 0.478ns (71.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.638     1.548    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.321     2.010    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.157     2.212    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/AR[0]
    SLICE_X72Y179        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X72Y179        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/sync_2_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X72Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ridx_ridx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.024%)  route 0.478ns (71.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.638     1.548    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.321     2.010    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.157     2.212    chiptop0/system/tlDM/dmOuter/dmOuter/AR[0]
    SLICE_X72Y179        FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X72Y179        FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X72Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/innerCtrlValidReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.024%)  route 0.478ns (71.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.638     1.548    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.321     2.010    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.157     2.212    chiptop0/system/tlDM/dmOuter/dmOuter/AR[0]
    SLICE_X72Y179        FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmOuter/innerCtrlValidReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X72Y179        FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/innerCtrlValidReg_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X72Y179        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    chiptop0/system/tlDM/dmOuter/dmOuter/innerCtrlValidReg_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/busyReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.931%)  route 0.531ns (74.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.638     1.548    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.321     2.010    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.210     2.265    chiptop0/system/dtm/AR[0]
    SLICE_X76Y179        FDCE                                         f  chiptop0/system/dtm/busyReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y179        FDCE                                         r  chiptop0/system/dtm/busyReg_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X76Y179        FDCE (Remov_fdce_C_CLR)     -0.067     1.534    chiptop0/system/dtm/busyReg_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqValidReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.931%)  route 0.531ns (74.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.638     1.548    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.321     2.010    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.210     2.265    chiptop0/system/dtm/AR[0]
    SLICE_X76Y179        FDCE                                         f  chiptop0/system/dtm/dmiReqValidReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y179        FDCE                                         r  chiptop0/system/dtm/dmiReqValidReg_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X76Y179        FDCE (Remov_fdce_C_CLR)     -0.067     1.534    chiptop0/system/dtm/dmiReqValidReg_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/stickyBusyReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.931%)  route 0.531ns (74.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.638     1.548    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.321     2.010    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.210     2.265    chiptop0/system/dtm/AR[0]
    SLICE_X76Y179        FDCE                                         f  chiptop0/system/dtm/stickyBusyReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X76Y179        FDCE                                         r  chiptop0/system/dtm/stickyBusyReg_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X76Y179        FDCE (Remov_fdce_C_CLR)     -0.067     1.534    chiptop0/system/dtm/stickyBusyReg_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/ridx_ridx_bin_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.178%)  route 0.553ns (74.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.638     1.548    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.321     2.010    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X73Y180        LUT1 (Prop_lut1_I0_O)        0.045     2.055 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/currState[3]_i_2/O
                         net (fo=48, routed)          0.232     2.287    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/AR[0]
    SLICE_X74Y179        FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/ridx_ridx_bin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.929     2.084    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X74Y179        FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/ridx_ridx_bin_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X74Y179        FDCE (Remov_fdce_C_CLR)     -0.067     1.534    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/ridx_ridx_bin_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.753    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_harnessSysPLL
  To Clock:  clk_out1_harnessSysPLL

Setup :            0  Failing Endpoints,  Worst Slack        5.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        14.370ns  (logic 0.606ns (4.217%)  route 13.764ns (95.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.605    -0.935    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X45Y128        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.479 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          2.782     2.303    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.150     2.453 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)       10.982    13.435    chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg_2
    SLICE_X10Y180        FDCE                                         f  chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.675    18.655    chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/clk_out1
    SLICE_X10Y180        FDCE                                         r  chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg/C
                         clock pessimism              0.488    19.143    
                         clock uncertainty           -0.122    19.021    
    SLICE_X10Y180        FDCE (Recov_fdce_C_CLR)     -0.521    18.500    chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         18.500    
                         arrival time                         -13.435    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        14.120ns  (logic 0.606ns (4.292%)  route 13.514ns (95.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.605    -0.935    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X45Y128        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.479 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          2.782     2.303    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.150     2.453 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)       10.732    13.185    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg_3
    SLICE_X29Y181        FDCE                                         f  chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.670    18.650    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/clk_out1
    SLICE_X29Y181        FDCE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/C
                         clock pessimism              0.488    19.138    
                         clock uncertainty           -0.122    19.016    
    SLICE_X29Y181        FDCE (Recov_fdce_C_CLR)     -0.607    18.409    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         18.409    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/intsource/reg_0/reg_0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        14.106ns  (logic 0.606ns (4.296%)  route 13.500ns (95.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.605    -0.935    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X45Y128        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.479 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          2.782     2.303    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.150     2.453 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)       10.718    13.171    chiptop0/system/gpioClockDomainWrapper/gpio_0/intsource/reg_0/reg_0_reg[7]_11
    SLICE_X8Y171         FDCE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/intsource/reg_0/reg_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.673    18.653    chiptop0/system/gpioClockDomainWrapper/gpio_0/intsource/reg_0/clk_out1
    SLICE_X8Y171         FDCE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/intsource/reg_0/reg_0_reg[1]/C
                         clock pessimism              0.488    19.141    
                         clock uncertainty           -0.122    19.019    
    SLICE_X8Y171         FDCE (Recov_fdce_C_CLR)     -0.521    18.498    chiptop0/system/gpioClockDomainWrapper/gpio_0/intsource/reg_0/reg_0_reg[1]
  -------------------------------------------------------------------
                         required time                         18.498    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.875ns  (logic 0.606ns (4.368%)  route 13.269ns (95.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.605    -0.935    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X45Y128        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.479 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          2.782     2.303    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.150     2.453 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)       10.487    12.940    chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[0]_0
    SLICE_X11Y173        FDCE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.671    18.651    chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/clk_out1
    SLICE_X11Y173        FDCE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[0]/C
                         clock pessimism              0.488    19.139    
                         clock uncertainty           -0.122    19.017    
    SLICE_X11Y173        FDCE (Recov_fdce_C_CLR)     -0.607    18.410    chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         18.410    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.875ns  (logic 0.606ns (4.368%)  route 13.269ns (95.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.605    -0.935    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X45Y128        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.479 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          2.782     2.303    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.150     2.453 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)       10.487    12.940    chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[0]_0
    SLICE_X11Y173        FDCE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.671    18.651    chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/clk_out1
    SLICE_X11Y173        FDCE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[2]/C
                         clock pessimism              0.488    19.139    
                         clock uncertainty           -0.122    19.017    
    SLICE_X11Y173        FDCE (Recov_fdce_C_CLR)     -0.607    18.410    chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.410    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.875ns  (logic 0.606ns (4.368%)  route 13.269ns (95.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.605    -0.935    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X45Y128        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.479 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          2.782     2.303    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.150     2.453 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)       10.487    12.940    chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[0]_0
    SLICE_X11Y173        FDCE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.671    18.651    chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/clk_out1
    SLICE_X11Y173        FDCE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[3]/C
                         clock pessimism              0.488    19.139    
                         clock uncertainty           -0.122    19.017    
    SLICE_X11Y173        FDCE (Recov_fdce_C_CLR)     -0.607    18.410    chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[3]
  -------------------------------------------------------------------
                         required time                         18.410    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/intsource_1/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.648ns  (logic 0.606ns (4.440%)  route 13.042ns (95.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.605    -0.935    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X45Y128        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.479 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          2.782     2.303    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.150     2.453 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)       10.260    12.713    chiptop0/system/intsource_1/reg_0/reg_0_reg_0
    SLICE_X12Y166        FDCE                                         f  chiptop0/system/intsource_1/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.678    18.658    chiptop0/system/intsource_1/reg_0/clk_out1
    SLICE_X12Y166        FDCE                                         r  chiptop0/system/intsource_1/reg_0/reg_0_reg/C
                         clock pessimism              0.488    19.146    
                         clock uncertainty           -0.122    19.024    
    SLICE_X12Y166        FDCE (Recov_fdce_C_CLR)     -0.521    18.503    chiptop0/system/intsource_1/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 0.606ns (4.562%)  route 12.679ns (95.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 18.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.605    -0.935    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X45Y128        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.479 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          2.782     2.303    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.150     2.453 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        9.897    12.350    chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[0]_0
    SLICE_X20Y173        FDCE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.667    18.647    chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/clk_out1
    SLICE_X20Y173        FDCE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[7]/C
                         clock pessimism              0.488    19.135    
                         clock uncertainty           -0.122    19.013    
    SLICE_X20Y173        FDCE (Recov_fdce_C_CLR)     -0.607    18.406    chiptop0/system/gpioClockDomainWrapper/gpio_0/ieReg/reg_0_reg[7]
  -------------------------------------------------------------------
                         required time                         18.406    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        12.536ns  (logic 0.606ns (4.834%)  route 11.930ns (95.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.605    -0.935    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X45Y128        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.479 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          2.782     2.303    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.150     2.453 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        9.148    11.601    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]_rep_1
    OLOGIC_X1Y110        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.573    18.553    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/clk_out1
    OLOGIC_X1Y110        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]/C
                         clock pessimism              0.488    19.041    
                         clock uncertainty           -0.122    18.919    
    OLOGIC_X1Y110        FDPE (Recov_fdpe_C_PRE)     -0.488    18.431    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]
  -------------------------------------------------------------------
                         required time                         18.431    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        12.444ns  (logic 0.606ns (4.870%)  route 11.838ns (95.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.233     2.715    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.605    -0.935    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X45Y128        FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.479 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=44, routed)          2.782     2.303    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.150     2.453 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/pstore2_valid_i_1/O
                         net (fo=1964, routed)        9.056    11.509    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]_rep_1
    OLOGIC_X1Y111        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=1, routed)           1.162    22.573    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       1.573    18.553    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/clk_out1
    OLOGIC_X1Y111        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]/C
                         clock pessimism              0.488    19.041    
                         clock uncertainty           -0.122    18.919    
    OLOGIC_X1Y111        FDPE (Recov_fdpe_C_PRE)     -0.488    18.431    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.431    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                  6.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.002%)  route 0.361ns (65.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.570    -0.594    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X9Y100         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.156    -0.297    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.045    -0.252 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__0/O
                         net (fo=3, routed)           0.205    -0.047    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/reset__0
    SLICE_X9Y98          FDCE                                         f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.847    -0.826    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X9Y98          FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                         clock pessimism              0.509    -0.317    
    SLICE_X9Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.002%)  route 0.361ns (65.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.570    -0.594    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X9Y100         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.156    -0.297    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.045    -0.252 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__0/O
                         net (fo=3, routed)           0.205    -0.047    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/reset__0
    SLICE_X9Y98          FDCE                                         f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.847    -0.826    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X9Y98          FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
                         clock pessimism              0.509    -0.317    
    SLICE_X9Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.002%)  route 0.361ns (65.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.570    -0.594    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X9Y100         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.156    -0.297    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X9Y100         LUT1 (Prop_lut1_I0_O)        0.045    -0.252 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__0/O
                         net (fo=3, routed)           0.205    -0.047    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/reset__0
    SLICE_X9Y98          FDCE                                         f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.847    -0.826    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X9Y98          FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
                         clock pessimism              0.509    -0.317    
    SLICE_X9Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.709%)  route 0.233ns (62.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.570    -0.594    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X11Y102        FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=3, routed)           0.233    -0.220    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X9Y100         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.841    -0.832    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X9Y100         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                         clock pessimism              0.275    -0.557    
    SLICE_X9Y100         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.709%)  route 0.233ns (62.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.570    -0.594    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X11Y102        FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=3, routed)           0.233    -0.220    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X9Y100         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.841    -0.832    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X9Y100         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
                         clock pessimism              0.275    -0.557    
    SLICE_X9Y100         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.709%)  route 0.233ns (62.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.570    -0.594    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X11Y102        FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=3, routed)           0.233    -0.220    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X9Y100         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.841    -0.832    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X9Y100         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
                         clock pessimism              0.275    -0.557    
    SLICE_X9Y100         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.894%)  route 0.305ns (62.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.569    -0.595    chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X33Y89         FDCE                                         r  chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.169    -0.285    chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.045    -0.240 f  chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/widx_widx_bin[2]_i_2__0/O
                         net (fo=43, routed)          0.136    -0.104    chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/_subsystem_fbus_outer_reset_catcher_io_sync_reset
    SLICE_X30Y89         FDCE                                         f  chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.840    -0.833    chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/clk_out1
    SLICE_X30Y89         FDCE                                         r  chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
                         clock pessimism              0.254    -0.579    
    SLICE_X30Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.646    chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.894%)  route 0.305ns (62.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.569    -0.595    chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X33Y89         FDCE                                         r  chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.169    -0.285    chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.045    -0.240 f  chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/widx_widx_bin[2]_i_2__0/O
                         net (fo=43, routed)          0.136    -0.104    chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/_subsystem_fbus_outer_reset_catcher_io_sync_reset
    SLICE_X30Y89         FDCE                                         f  chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.840    -0.833    chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/clk_out1
    SLICE_X30Y89         FDCE                                         r  chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/sync_1_reg/C
                         clock pessimism              0.254    -0.579    
    SLICE_X30Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.646    chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.894%)  route 0.305ns (62.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.569    -0.595    chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X33Y89         FDCE                                         r  chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.169    -0.285    chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.045    -0.240 f  chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/widx_widx_bin[2]_i_2__0/O
                         net (fo=43, routed)          0.136    -0.104    chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/_subsystem_fbus_outer_reset_catcher_io_sync_reset
    SLICE_X30Y89         FDCE                                         f  chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.840    -0.833    chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/clk_out1
    SLICE_X30Y89         FDCE                                         r  chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg/C
                         clock pessimism              0.254    -0.579    
    SLICE_X30Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.646    chiptop0/system/subsystem_fbus_in_async/source/ridx_ridx_gray/output_chain_2/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_in_async/source/widx_gray_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.894%)  route 0.305ns (62.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.440     0.690    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.569    -0.595    chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X33Y89         FDCE                                         r  chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.169    -0.285    chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.045    -0.240 f  chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/widx_widx_bin[2]_i_2__0/O
                         net (fo=43, routed)          0.136    -0.104    chiptop0/system/subsystem_fbus_in_async/source/_subsystem_fbus_outer_reset_catcher_io_sync_reset
    SLICE_X30Y89         FDCE                                         f  chiptop0/system/subsystem_fbus_in_async/source/widx_gray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=1, routed)           0.480     0.918    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=15097, routed)       0.840    -0.833    chiptop0/system/subsystem_fbus_in_async/source/clk_out1
    SLICE_X30Y89         FDCE                                         r  chiptop0/system/subsystem_fbus_in_async/source/widx_gray_reg[1]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X30Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.646    chiptop0/system/subsystem_fbus_in_async/source/widx_gray_reg[1]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.542    





