<?xml version="1.0"?>
<rss version="2.0">
<channel>
<title>IBM-MAIN List</title>
<link>https://listserv.ua.edu/cgi-bin/wa?A0=IBM-MAIN</link>
<description>IBM-MAIN List Archives</description>
<lastBuildDate>17 Mar 2025 20:41:49 Z</lastBuildDate>
<image>
<url>https://www.lsoft.com/images/listserv_64x64.png</url>
<link>https://listserv.ua.edu/cgi-bin/wa?A0=IBM-MAIN</link>
<title>Powered by L-Soft's LISTSERV email list software</title>
</image>
<generator>LISTSERV 17.5</generator>

<item>
  <title>Re: AR Mode: MVCL R0,Rx No; MVCL Rx,Ry Yes</title>
  <link>https://listserv.ua.edu/cgi-bin/wa?A2=IBM-MAIN;1f69c009.2503</link>
  <description>That's almost what I would have wanted. The only thing that raised my eyebrows was the loophole in the check for overlap. --  Shmuel (Seymour J.) Metz http://mason.gmu.edu/~smetz3 עַם יִשְׂרָאֵל חַי נֵ֣צַח יִשְׂרָאֵ֔ל לֹ֥א יְשַׁקֵּ֖ר ________________________________________ From: IBM Mainframe Discussion List &lt;IBM-MAIN@LISTSERV.UA.EDU&gt; on behalf of Richard Zierdt &lt;Richard.Zierdt@FRESCHESOLUTIONS.COM&gt; Sent: Monday, March 17, 2025 2:32 PM To: IBM-MAIN@LISTSERV.UA.EDU Subject: AR Mode: MVCL R0,Rx No; MVCL Rx,Ry Yes External Message: Use Caution The following is documented in PoPs, but what the hey. Primary (ASC) Mode: MVCL R0,Rx is fine AR (ASC) Mode: MVCL R0,Rx is *not* fine — AR0 is not honored [...]</description>
  <guid>https://listserv.ua.edu/cgi-bin/wa?A2=IBM-MAIN;1f69c009.2503</guid>
   <author>Seymour J Metz &lt;smetz3@GMU.EDU&gt;</author>
  <pubDate>Mon, 17 Mar 2025 20:12:07 +0000</pubDate>
</item>

<item>
  <title>Re: Links for ESS manuals</title>
  <link>https://listserv.ua.edu/cgi-bin/wa?A2=IBM-MAIN;766c94f3.2503</link>
  <description>DuckDuckGo has the same annoying behaviour.&lt;br&gt;&lt;br&gt;Cheers, Martin&lt;br&gt;&lt;br&gt;From: IBM Mainframe Discussion List &amp;lt;IBM-MAIN@LISTSERV.UA.EDU&amp;gt; on behalf of Tom Brennan &amp;lt;tom@TOMBRENNANSOFTWARE.COM&amp;gt;&lt;br&gt;Date: Monday, 17 March 2025 at 14:58&lt;br&gt;To: IBM-MAIN@LISTSERV.UA.EDU &amp;lt;IBM-MAIN@LISTSERV.UA.EDU&amp;gt;&lt;br&gt;Subject: [EXTERNAL] Re: Links for ESS manuals&lt;br&gt;IBM should remove the version number from the URL&apos;s for the latest doc.&lt;br&gt;Then maybe Google will get the hint and quit sending me to old versions,&lt;br&gt;unless I&apos;m specifically looking for those. [...] </description>
  <guid>https://listserv.ua.edu/cgi-bin/wa?A2=IBM-MAIN;766c94f3.2503</guid>
   <author>Martin Packer &lt;martin_packer@UK.IBM.COM&gt;</author>
  <pubDate>Mon, 17 Mar 2025 19:55:34 +0000</pubDate>
</item>

<item>
  <title>Re: AR Mode: MVCL R0,Rx No; MVCL Rx,Ry Yes</title>
  <link>https://listserv.ua.edu/cgi-bin/wa?A2=IBM-MAIN;ef44473d.2503</link>
  <description>On Mon, 17 Mar 2025 at 14:32, Richard Zierdt &amp;lt;&lt;br&gt;Richard.Zierdt@freschesolutions.com&amp;gt; wrote:&lt;br&gt;&lt;br&gt;&amp;gt; The following is documented in PoPs, but what the hey.&lt;br&gt;&amp;gt;&lt;br&gt;&amp;gt; Primary (ASC) Mode: MVCL R0,Rx is fine&lt;br&gt;&amp;gt;&lt;br&gt;&amp;gt; AR (ASC) Mode: MVCL R0,Rx is *not* fine — AR0 is not honored&lt;br&gt;&amp;gt;&lt;br&gt;&amp;gt; The PoPs manual on MVCL:&lt;br&gt;&amp;gt;&lt;br&gt;&amp;gt; &amp;quot;In the access-register mode, the contents of access&lt;br&gt;&amp;gt; register R1 and access register R2 are compared. If&lt;br&gt;&amp;gt; the R1 or R2 field is zero, 32 zeros are used rather&lt;br&gt;&amp;gt; than the contents of access register 0. &amp;quot;&lt;br&gt;&amp;gt; [...]</description>
  <guid>https://listserv.ua.edu/cgi-bin/wa?A2=IBM-MAIN;ef44473d.2503</guid>
   <author>Tony Harminc &lt;tony@HARMINC.NET&gt;</author>
  <pubDate>Mon, 17 Mar 2025 15:33:16 -0400</pubDate>
</item>

<item>
  <title>Re: AR Mode: MVCL R0,Rx No; MVCL Rx,Ry Yes</title>
  <link>https://listserv.ua.edu/cgi-bin/wa?A2=IBM-MAIN;8d2a09c1.2503</link>
  <description>I&apos;m confused: it seems clear to me: AR0 is ignored same as GPR0 when specified? What am I missing...&lt;br&gt;&lt;br&gt;-----Original Message-----&lt;br&gt;From: IBM Mainframe Discussion List &amp;lt;IBM-MAIN@LISTSERV.UA.EDU&amp;gt; On Behalf Of Binyamin Dissen&lt;br&gt;Sent: Monday, March 17, 2025 3:25 PM&lt;br&gt;To: IBM-MAIN@LISTSERV.UA.EDU&lt;br&gt;Subject: Re: AR Mode: MVCL R0,Rx No; MVCL Rx,Ry Yes&lt;br&gt;&lt;br&gt;I see it as the opposite. [...] </description>
  <guid>https://listserv.ua.edu/cgi-bin/wa?A2=IBM-MAIN;8d2a09c1.2503</guid>
   <author>Phil Smith III &lt;lists@AKPHS.COM&gt;</author>
  <pubDate>Mon, 17 Mar 2025 15:32:03 -0400</pubDate>
</item>

<item>
  <title>Re: AR Mode: MVCL R0,Rx No; MVCL Rx,Ry Yes</title>
  <link>https://listserv.ua.edu/cgi-bin/wa?A2=IBM-MAIN;b075bfd6.2503</link>
  <description>I see it as the opposite.&lt;br&gt;&lt;br&gt;I would not have expected R0 to address data.&lt;br&gt;&lt;br&gt;But in the case of MVCL R0 is explicitly specified, (unlike other instructions&lt;br&gt;where 0 is the absence of a base/index register) so that may be why they&lt;br&gt;allowed it to address data. Perhaps the hardware cannot use AR0 in that way. [...] </description>
  <guid>https://listserv.ua.edu/cgi-bin/wa?A2=IBM-MAIN;b075bfd6.2503</guid>
   <author>Binyamin Dissen &lt;bdissen@DISSENSOFTWARE.COM&gt;</author>
  <pubDate>Mon, 17 Mar 2025 21:24:56 +0200</pubDate>
</item>
