{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524817604867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524817604872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 17:26:44 2018 " "Processing started: Fri Apr 27 17:26:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524817604872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817604872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817604873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524817605114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524817605114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/LED_simple/LED_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/LED_simple/LED_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_simple " "Found entity 1: LED_simple" {  } { { "../LED_simple/LED_simple.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED_simple/LED_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_to_sixteen " "Found entity 1: eight_to_sixteen" {  } { { "../eight_to_sixteen/eight_to_sixteen.v" "" { Text "/export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/write_address/write_address.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/write_address/write_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_address " "Found entity 1: write_address" {  } { { "../write_address/write_address.v" "" { Text "/export/home/016/a0169654/SIMPLE/write_address/write_address.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/data_selecter/data_selecter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/data_selecter/data_selecter.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_selecter " "Found entity 1: data_selecter" {  } { { "../data_selecter/data_selecter.v" "" { Text "/export/home/016/a0169654/SIMPLE/data_selecter/data_selecter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/sixteen_to_twelve/sixteen_to_twelve.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/sixteen_to_twelve/sixteen_to_twelve.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_to_twelve " "Found entity 1: sixteen_to_twelve" {  } { { "../sixteen_to_twelve/sixteen_to_twelve.v" "" { Text "/export/home/016/a0169654/SIMPLE/sixteen_to_twelve/sixteen_to_twelve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/data_selecter_controller/data_selecter_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/data_selecter_controller/data_selecter_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_selecter_controller " "Found entity 1: data_selecter_controller" {  } { { "../data_selecter_controller/data_selecter_controller.v" "" { Text "/export/home/016/a0169654/SIMPLE/data_selecter_controller/data_selecter_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/LED/LED.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/LED/LED.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../LED/LED.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/SZCV/SZCV.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/SZCV/SZCV.v" { { "Info" "ISGN_ENTITY_NAME" "1 SZCV " "Found entity 1: SZCV" {  } { { "../SZCV/SZCV.v" "" { Text "/export/home/016/a0169654/SIMPLE/SZCV/SZCV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/regfile/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/regfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/program_counter/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/program_counter/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../program_counter/program_counter.v" "" { Text "/export/home/016/a0169654/SIMPLE/program_counter/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "../phase_counter/phase_counter.v" "" { Text "/export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/MDR/MDR.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/MDR/MDR.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "../MDR/MDR.v" "" { Text "/export/home/016/a0169654/SIMPLE/MDR/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/main_memory/memory_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/main_memory/memory_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_RAM " "Found entity 1: memory_RAM" {  } { { "../main_memory/memory_RAM.v" "" { Text "/export/home/016/a0169654/SIMPLE/main_memory/memory_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/instruction_register/instruction_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/instruction_register/instruction_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "../instruction_register/instruction_register.v" "" { Text "/export/home/016/a0169654/SIMPLE/instruction_register/instruction_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/DR/DR.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/DR/DR.v" { { "Info" "ISGN_ENTITY_NAME" "1 DR " "Found entity 1: DR" {  } { { "../DR/DR.v" "" { Text "/export/home/016/a0169654/SIMPLE/DR/DR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817612995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817612995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/decoder/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/decoder/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder/decoder.v" "" { Text "/export/home/016/a0169654/SIMPLE/decoder/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817613008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817613008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/control_unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/control_unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit/control_unit.v" "" { Text "/export/home/016/a0169654/SIMPLE/control_unit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817613020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817613020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/BR/BR.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/BR/BR.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "../BR/BR.v" "" { Text "/export/home/016/a0169654/SIMPLE/BR/BR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817613031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817613031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/AR/AR.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/AR/AR.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "../AR/AR.v" "" { Text "/export/home/016/a0169654/SIMPLE/AR/AR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817613042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817613042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817613054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817613054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/adder_for_program_counter/adder_for_program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/adder_for_program_counter/adder_for_program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_for_program_counter " "Found entity 1: adder_for_program_counter" {  } { { "../adder_for_program_counter/adder_for_program_counter.v" "" { Text "/export/home/016/a0169654/SIMPLE/adder_for_program_counter/adder_for_program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817613066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817613066 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processor.v " "Can't analyze file -- file processor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1524817613067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817613075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817613075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524817613240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:inst21 " "Elaborating entity \"LED\" for hierarchy \"LED:inst21\"" {  } { { "processor.bdf" "inst21" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { -240 2464 2632 -128 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817613269 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "decode4_8 decode4_8 LED.v(8) " "Verilog HDL warning at LED.v(8): variable decode4_8 in static task or function decode4_8 may have unintended latch behavior" {  } { { "../LED/LED.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED/LED.v" 8 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1524817613271 "|processor|LED:inst21"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "decode4_8 LED.v(8) " "Verilog HDL Function Declaration warning at LED.v(8): function \"decode4_8\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../LED/LED.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED/LED.v" 8 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1524817613271 "|processor|LED:inst21"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "decode4_8 0 LED.v(8) " "Net \"decode4_8\" at LED.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../LED/LED.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED/LED.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524817613272 "|processor|LED:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR AR:inst10 " "Elaborating entity \"AR\" for hierarchy \"AR:inst10\"" {  } { { "processor.bdf" "inst10" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 392 2112 2392 504 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817613293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst2 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 112 720 920 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817613311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst15 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst15\"" {  } { { "processor.bdf" "inst15" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 384 2816 3000 624 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817613328 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plus_result ALU.v(11) " "Verilog HDL or VHDL warning at ALU.v(11): object \"plus_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524817613328 "|processor|ALU:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minus_result ALU.v(12) " "Verilog HDL or VHDL warning at ALU.v(12): object \"minus_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524817613329 "|processor|ALU:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SLL_result ALU.v(14) " "Verilog HDL or VHDL warning at ALU.v(14): object \"SLL_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524817613329 "|processor|ALU:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SLR_result ALU.v(15) " "Verilog HDL or VHDL warning at ALU.v(15): object \"SLR_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524817613329 "|processor|ALU:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRL_result ALU.v(16) " "Verilog HDL or VHDL warning at ALU.v(16): object \"SRL_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524817613329 "|processor|ALU:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRR_result ALU.v(17) " "Verilog HDL or VHDL warning at ALU.v(17): object \"SRR_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524817613329 "|processor|ALU:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 ALU.v(115) " "Verilog HDL assignment warning at ALU.v(115): truncated value with size 16 to match size of target (1)" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524817613333 "|processor|ALU:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SZCV SZCV:inst17 " "Elaborating entity \"SZCV\" for hierarchy \"SZCV:inst17\"" {  } { { "processor.bdf" "inst17" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 496 3144 3288 672 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817613362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst8 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst8\"" {  } { { "processor.bdf" "inst8" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 488 1424 1632 632 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817613377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:inst6 " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:inst6\"" {  } { { "processor.bdf" "inst6" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 488 1104 1400 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817613393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_RAM memory_RAM:inst7 " "Elaborating entity \"memory_RAM\" for hierarchy \"memory_RAM:inst7\"" {  } { { "processor.bdf" "inst7" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 1048 1272 1488 1176 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817613423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_RAM:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_RAM:inst7\|altsyncram:altsyncram_component\"" {  } { { "../main_memory/memory_RAM.v" "altsyncram_component" { Text "/export/home/016/a0169654/SIMPLE/main_memory/memory_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817613509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_RAM:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_RAM:inst7\|altsyncram:altsyncram_component\"" {  } { { "../main_memory/memory_RAM.v" "" { Text "/export/home/016/a0169654/SIMPLE/main_memory/memory_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817613532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_RAM:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_RAM:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817613532 ""}  } { { "../main_memory/memory_RAM.v" "" { Text "/export/home/016/a0169654/SIMPLE/main_memory/memory_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524817613532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hai1 " "Found entity 1: altsyncram_hai1" {  } { { "db/altsyncram_hai1.tdf" "" { Text "/export/home/016/a0169654/SIMPLE/processor/db/altsyncram_hai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817613571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817613571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hai1 memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated " "Elaborating entity \"altsyncram_hai1\" for hierarchy \"memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817613571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fk82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fk82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fk82 " "Found entity 1: altsyncram_fk82" {  } { { "db/altsyncram_fk82.tdf" "" { Text "/export/home/016/a0169654/SIMPLE/processor/db/altsyncram_fk82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817613629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817613629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fk82 memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|altsyncram_fk82:altsyncram1 " "Elaborating entity \"altsyncram_fk82\" for hierarchy \"memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|altsyncram_fk82:altsyncram1\"" {  } { { "db/altsyncram_hai1.tdf" "altsyncram1" { Text "/export/home/016/a0169654/SIMPLE/processor/db/altsyncram_hai1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817613629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hai1.tdf" "mgl_prim2" { Text "/export/home/016/a0169654/SIMPLE/processor/db/altsyncram_hai1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hai1.tdf" "" { Text "/export/home/016/a0169654/SIMPLE/processor/db/altsyncram_hai1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817614127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817614127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817614127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817614127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817614127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817614127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817614127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524817614127 ""}  } { { "db/altsyncram_hai1.tdf" "" { Text "/export/home/016/a0169654/SIMPLE/processor/db/altsyncram_hai1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524817614127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory_RAM:inst7\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_selecter_controller data_selecter_controller:inst1 " "Elaborating entity \"data_selecter_controller\" for hierarchy \"data_selecter_controller:inst1\"" {  } { { "processor.bdf" "inst1" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { -88 1464 1632 56 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_to_twelve sixteen_to_twelve:inst22 " "Elaborating entity \"sixteen_to_twelve\" for hierarchy \"sixteen_to_twelve:inst22\"" {  } { { "processor.bdf" "inst22" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 1080 928 1096 1160 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_selecter data_selecter:inst24 " "Elaborating entity \"data_selecter\" for hierarchy \"data_selecter:inst24\"" {  } { { "processor.bdf" "inst24" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 1032 696 880 1144 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:inst16 " "Elaborating entity \"DR\" for hierarchy \"DR:inst16\"" {  } { { "processor.bdf" "inst16" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 336 3120 3408 448 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst5 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst5\"" {  } { { "processor.bdf" "inst5" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 312 600 768 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_for_program_counter adder_for_program_counter:inst3 " "Elaborating entity \"adder_for_program_counter\" for hierarchy \"adder_for_program_counter:inst3\"" {  } { { "processor.bdf" "inst3" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 312 840 1008 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:inst19 " "Elaborating entity \"MDR\" for hierarchy \"MDR:inst19\"" {  } { { "processor.bdf" "inst19" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 560 3912 4200 672 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst9 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst9\"" {  } { { "processor.bdf" "inst9" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 480 1792 2024 624 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address write_address:inst23 " "Elaborating entity \"write_address\" for hierarchy \"write_address:inst23\"" {  } { { "processor.bdf" "inst23" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 48 1816 2032 160 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR BR:inst11 " "Elaborating entity \"BR\" for hierarchy \"BR:inst11\"" {  } { { "processor.bdf" "inst11" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 560 2112 2392 672 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_to_sixteen eight_to_sixteen:inst14 " "Elaborating entity \"eight_to_sixteen\" for hierarchy \"eight_to_sixteen:inst14\"" {  } { { "processor.bdf" "inst14" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 248 2168 2368 328 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_counter phase_counter:inst25 " "Elaborating entity \"phase_counter\" for hierarchy \"phase_counter:inst25\"" {  } { { "processor.bdf" "inst25" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 160 496 664 240 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 phase_counter.v(15) " "Verilog HDL assignment warning at phase_counter.v(15): truncated value with size 16 to match size of target (3)" {  } { { "../phase_counter/phase_counter.v" "" { Text "/export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524817614853 "|processor|phase_counter:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_simple LED_simple:inst26 " "Elaborating entity \"LED_simple\" for hierarchy \"LED_simple:inst26\"" {  } { { "processor.bdf" "inst26" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 392 1144 1312 472 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817614869 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524817615219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.27.17:26:58 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl " "2018.04.27.17:26:58 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817618431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817620403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817620569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817621384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817621529 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817621678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817621850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817621861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817621865 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524817622533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcbc818cf/alt_sld_fab.v" "" { Text "/export/home/016/a0169654/SIMPLE/processor/db/ip/sldcbc818cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817622794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817622794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/export/home/016/a0169654/SIMPLE/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817622895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817622895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/export/home/016/a0169654/SIMPLE/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817622900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817622900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/export/home/016/a0169654/SIMPLE/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817622995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817622995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/016/a0169654/SIMPLE/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817623099 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/016/a0169654/SIMPLE/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817623099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817623099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/export/home/016/a0169654/SIMPLE/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524817623192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817623192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~0 " "LATCH primitive \"regfile:inst9\|r~0\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~1 " "LATCH primitive \"regfile:inst9\|r~1\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~2 " "LATCH primitive \"regfile:inst9\|r~2\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~3 " "LATCH primitive \"regfile:inst9\|r~3\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~4 " "LATCH primitive \"regfile:inst9\|r~4\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~5 " "LATCH primitive \"regfile:inst9\|r~5\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~6 " "LATCH primitive \"regfile:inst9\|r~6\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~7 " "LATCH primitive \"regfile:inst9\|r~7\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~8 " "LATCH primitive \"regfile:inst9\|r~8\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~9 " "LATCH primitive \"regfile:inst9\|r~9\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~10 " "LATCH primitive \"regfile:inst9\|r~10\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~11 " "LATCH primitive \"regfile:inst9\|r~11\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~12 " "LATCH primitive \"regfile:inst9\|r~12\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~13 " "LATCH primitive \"regfile:inst9\|r~13\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~14 " "LATCH primitive \"regfile:inst9\|r~14\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~15 " "LATCH primitive \"regfile:inst9\|r~15\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~16 " "LATCH primitive \"regfile:inst9\|r~16\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~17 " "LATCH primitive \"regfile:inst9\|r~17\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~18 " "LATCH primitive \"regfile:inst9\|r~18\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~19 " "LATCH primitive \"regfile:inst9\|r~19\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~20 " "LATCH primitive \"regfile:inst9\|r~20\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~21 " "LATCH primitive \"regfile:inst9\|r~21\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~22 " "LATCH primitive \"regfile:inst9\|r~22\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~23 " "LATCH primitive \"regfile:inst9\|r~23\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~24 " "LATCH primitive \"regfile:inst9\|r~24\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~25 " "LATCH primitive \"regfile:inst9\|r~25\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~26 " "LATCH primitive \"regfile:inst9\|r~26\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~27 " "LATCH primitive \"regfile:inst9\|r~27\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~28 " "LATCH primitive \"regfile:inst9\|r~28\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~29 " "LATCH primitive \"regfile:inst9\|r~29\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~30 " "LATCH primitive \"regfile:inst9\|r~30\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~31 " "LATCH primitive \"regfile:inst9\|r~31\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~32 " "LATCH primitive \"regfile:inst9\|r~32\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~33 " "LATCH primitive \"regfile:inst9\|r~33\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~34 " "LATCH primitive \"regfile:inst9\|r~34\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~35 " "LATCH primitive \"regfile:inst9\|r~35\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~36 " "LATCH primitive \"regfile:inst9\|r~36\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~37 " "LATCH primitive \"regfile:inst9\|r~37\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~38 " "LATCH primitive \"regfile:inst9\|r~38\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~39 " "LATCH primitive \"regfile:inst9\|r~39\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~40 " "LATCH primitive \"regfile:inst9\|r~40\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~41 " "LATCH primitive \"regfile:inst9\|r~41\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~42 " "LATCH primitive \"regfile:inst9\|r~42\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~43 " "LATCH primitive \"regfile:inst9\|r~43\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~44 " "LATCH primitive \"regfile:inst9\|r~44\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~45 " "LATCH primitive \"regfile:inst9\|r~45\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~46 " "LATCH primitive \"regfile:inst9\|r~46\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~47 " "LATCH primitive \"regfile:inst9\|r~47\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~48 " "LATCH primitive \"regfile:inst9\|r~48\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~49 " "LATCH primitive \"regfile:inst9\|r~49\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~50 " "LATCH primitive \"regfile:inst9\|r~50\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~51 " "LATCH primitive \"regfile:inst9\|r~51\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~52 " "LATCH primitive \"regfile:inst9\|r~52\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~53 " "LATCH primitive \"regfile:inst9\|r~53\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~54 " "LATCH primitive \"regfile:inst9\|r~54\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~55 " "LATCH primitive \"regfile:inst9\|r~55\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~56 " "LATCH primitive \"regfile:inst9\|r~56\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~57 " "LATCH primitive \"regfile:inst9\|r~57\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~58 " "LATCH primitive \"regfile:inst9\|r~58\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~59 " "LATCH primitive \"regfile:inst9\|r~59\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~60 " "LATCH primitive \"regfile:inst9\|r~60\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~61 " "LATCH primitive \"regfile:inst9\|r~61\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~62 " "LATCH primitive \"regfile:inst9\|r~62\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~63 " "LATCH primitive \"regfile:inst9\|r~63\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~64 " "LATCH primitive \"regfile:inst9\|r~64\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~65 " "LATCH primitive \"regfile:inst9\|r~65\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~66 " "LATCH primitive \"regfile:inst9\|r~66\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~67 " "LATCH primitive \"regfile:inst9\|r~67\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~68 " "LATCH primitive \"regfile:inst9\|r~68\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~69 " "LATCH primitive \"regfile:inst9\|r~69\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~70 " "LATCH primitive \"regfile:inst9\|r~70\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~71 " "LATCH primitive \"regfile:inst9\|r~71\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~72 " "LATCH primitive \"regfile:inst9\|r~72\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~73 " "LATCH primitive \"regfile:inst9\|r~73\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~74 " "LATCH primitive \"regfile:inst9\|r~74\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~75 " "LATCH primitive \"regfile:inst9\|r~75\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~76 " "LATCH primitive \"regfile:inst9\|r~76\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~77 " "LATCH primitive \"regfile:inst9\|r~77\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~78 " "LATCH primitive \"regfile:inst9\|r~78\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~79 " "LATCH primitive \"regfile:inst9\|r~79\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~80 " "LATCH primitive \"regfile:inst9\|r~80\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~81 " "LATCH primitive \"regfile:inst9\|r~81\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~82 " "LATCH primitive \"regfile:inst9\|r~82\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~83 " "LATCH primitive \"regfile:inst9\|r~83\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~84 " "LATCH primitive \"regfile:inst9\|r~84\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~85 " "LATCH primitive \"regfile:inst9\|r~85\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~86 " "LATCH primitive \"regfile:inst9\|r~86\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~87 " "LATCH primitive \"regfile:inst9\|r~87\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~88 " "LATCH primitive \"regfile:inst9\|r~88\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~89 " "LATCH primitive \"regfile:inst9\|r~89\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~90 " "LATCH primitive \"regfile:inst9\|r~90\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~91 " "LATCH primitive \"regfile:inst9\|r~91\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~92 " "LATCH primitive \"regfile:inst9\|r~92\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~93 " "LATCH primitive \"regfile:inst9\|r~93\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~94 " "LATCH primitive \"regfile:inst9\|r~94\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~95 " "LATCH primitive \"regfile:inst9\|r~95\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~96 " "LATCH primitive \"regfile:inst9\|r~96\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~97 " "LATCH primitive \"regfile:inst9\|r~97\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~98 " "LATCH primitive \"regfile:inst9\|r~98\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~99 " "LATCH primitive \"regfile:inst9\|r~99\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~100 " "LATCH primitive \"regfile:inst9\|r~100\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~101 " "LATCH primitive \"regfile:inst9\|r~101\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~102 " "LATCH primitive \"regfile:inst9\|r~102\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~103 " "LATCH primitive \"regfile:inst9\|r~103\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~104 " "LATCH primitive \"regfile:inst9\|r~104\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~105 " "LATCH primitive \"regfile:inst9\|r~105\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~106 " "LATCH primitive \"regfile:inst9\|r~106\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~107 " "LATCH primitive \"regfile:inst9\|r~107\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~108 " "LATCH primitive \"regfile:inst9\|r~108\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~109 " "LATCH primitive \"regfile:inst9\|r~109\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~110 " "LATCH primitive \"regfile:inst9\|r~110\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~111 " "LATCH primitive \"regfile:inst9\|r~111\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~112 " "LATCH primitive \"regfile:inst9\|r~112\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~113 " "LATCH primitive \"regfile:inst9\|r~113\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~114 " "LATCH primitive \"regfile:inst9\|r~114\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~115 " "LATCH primitive \"regfile:inst9\|r~115\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~116 " "LATCH primitive \"regfile:inst9\|r~116\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~117 " "LATCH primitive \"regfile:inst9\|r~117\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~118 " "LATCH primitive \"regfile:inst9\|r~118\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~119 " "LATCH primitive \"regfile:inst9\|r~119\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~120 " "LATCH primitive \"regfile:inst9\|r~120\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~121 " "LATCH primitive \"regfile:inst9\|r~121\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~122 " "LATCH primitive \"regfile:inst9\|r~122\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~123 " "LATCH primitive \"regfile:inst9\|r~123\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~124 " "LATCH primitive \"regfile:inst9\|r~124\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~125 " "LATCH primitive \"regfile:inst9\|r~125\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~126 " "LATCH primitive \"regfile:inst9\|r~126\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regfile:inst9\|r~127 " "LATCH primitive \"regfile:inst9\|r~127\" is permanently enabled" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524817624494 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst2\|running control_unit:inst2\|running~_emulated control_unit:inst2\|running~1 " "Register \"control_unit:inst2\|running\" is converted into an equivalent circuit using register \"control_unit:inst2\|running~_emulated\" and latch \"control_unit:inst2\|running~1\"" {  } { { "../control_unit/control_unit.v" "" { Text "/export/home/016/a0169654/SIMPLE/control_unit/control_unit.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524817624794 "|processor|control_unit:inst2|running"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1524817624794 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "selecter VCC " "Pin \"selecter\" is stuck at VCC" {  } { { "processor.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { -200 2696 2872 -184 "selecter" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817625228 "|processor|selecter"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[24\] GND " "Pin \"LED\[24\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { -216 2696 2872 -200 "LED\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817625228 "|processor|LED[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[16\] GND " "Pin \"LED\[16\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { -216 2696 2872 -200 "LED\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817625228 "|processor|LED[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { -216 2696 2872 -200 "LED\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817625228 "|processor|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { -216 2696 2872 -200 "LED\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817625228 "|processor|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_check\[24\] GND " "Pin \"PC_check\[24\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 416 1456 1632 432 "PC_check\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817625228 "|processor|PC_check[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_check\[16\] GND " "Pin \"PC_check\[16\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 416 1456 1632 432 "PC_check\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817625228 "|processor|PC_check[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_check\[8\] GND " "Pin \"PC_check\[8\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 416 1456 1632 432 "PC_check\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817625228 "|processor|PC_check[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_check\[0\] GND " "Pin \"PC_check\[0\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor/processor.bdf" { { 416 1456 1632 432 "PC_check\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524817625228 "|processor|PC_check[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524817625228 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817625326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524817627800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524817627800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1100 " "Implemented 1100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524817627955 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524817627955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "989 " "Implemented 989 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524817627955 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524817627955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524817627955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 153 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1136 " "Peak virtual memory: 1136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524817628011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 17:27:08 2018 " "Processing ended: Fri Apr 27 17:27:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524817628011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524817628011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524817628011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524817628011 ""}
