INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:13:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 buffer35/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer36/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 1.945ns (33.814%)  route 3.807ns (66.186%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1113, unset)         0.508     0.508    buffer35/clk
                         FDRE                                         r  buffer35/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer35/outs_reg[2]/Q
                         net (fo=10, unplaced)        0.431     1.165    buffer36/control/outs_reg[31]_i_3[2]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.290 r  buffer36/control/dataReg[5]_i_5/O
                         net (fo=1, unplaced)         0.000     1.290    addi3/lhs[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     1.574 r  addi3/dataReg_reg[5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     1.581    addi3/dataReg_reg[5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.631 r  addi3/dataReg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    addi3/dataReg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.681 r  addi3/Memory_reg[0][0]_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     1.681    addi3/Memory_reg[0][0]_i_33_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.731 r  addi3/Memory_reg[0][0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.731    addi3/Memory_reg[0][0]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.781 r  addi3/Memory_reg[0][0]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000     1.781    addi3/Memory_reg[0][0]_i_25_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.831 r  addi3/Memory_reg[0][0]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     1.831    addi3/Memory_reg[0][0]_i_18_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.985 r  addi3/Memory_reg[0][0]_i_15/O[3]
                         net (fo=1, unplaced)         0.456     2.441    init12/control/Memory[0][0]_i_4_0[9]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.561 r  init12/control/Memory[0][0]_i_49__0/O
                         net (fo=1, unplaced)         0.244     2.805    cmpi3/Memory[0][0]_i_5_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.848 r  cmpi3/Memory[0][0]_i_17/O
                         net (fo=1, unplaced)         0.244     3.092    cmpi3/Memory[0][0]_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.135 r  cmpi3/Memory[0][0]_i_5/O
                         net (fo=1, unplaced)         0.000     3.135    cmpi3/Memory[0][0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     3.412 f  cmpi3/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=7, unplaced)         0.279     3.691    buffer71/fifo/result[0]
                         LUT2 (Prop_lut2_I1_O)        0.122     3.813 r  buffer71/fifo/Memory[0][31]_i_8/O
                         net (fo=1, unplaced)         0.244     4.057    init12/control/Memory[0][31]_i_5_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.100 r  init12/control/Memory[0][31]_i_7/O
                         net (fo=1, unplaced)         0.244     4.344    init12/control/Memory[0][31]_i_7_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.387 f  init12/control/Memory[0][31]_i_5/O
                         net (fo=1, unplaced)         0.244     4.631    init12/control/cmpi3_result_ready
                         LUT5 (Prop_lut5_I3_O)        0.043     4.674 r  init12/control/Memory[0][31]_i_3/O
                         net (fo=2, unplaced)         0.255     4.929    init12/control/Memory[0][31]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.972 f  init12/control/Memory[0][31]_i_2/O
                         net (fo=5, unplaced)         0.272     5.244    buffer50/control/buffer0_outs_ready
                         LUT5 (Prop_lut5_I2_O)        0.043     5.287 r  buffer50/control/outputValid_i_3__2/O
                         net (fo=9, unplaced)         0.285     5.572    fork18/control/generateBlocks[2].regblock/transmitValue_reg_5
                         LUT3 (Prop_lut3_I1_O)        0.043     5.615 r  fork18/control/generateBlocks[2].regblock/fullReg_i_4__4/O
                         net (fo=9, unplaced)         0.285     5.900    fork18/control/generateBlocks[4].regblock/dataReg_reg[0]_1
                         LUT6 (Prop_lut6_I3_O)        0.043     5.943 r  fork18/control/generateBlocks[4].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     6.260    buffer36/E[0]
                         FDRE                                         r  buffer36/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=1113, unset)         0.483     7.183    buffer36/clk
                         FDRE                                         r  buffer36/dataReg_reg[0]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.955    buffer36/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  0.695    




