// Seed: 19265854
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output wire id_2,
    input wire id_3,
    input supply1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri0 id_7,
    output supply0 id_8,
    output tri id_9,
    input tri0 id_10,
    output wand id_11,
    output wire id_12,
    output wire id_13
);
  assign id_2 = 1'b0;
  wire id_15;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    input logic id_3,
    input supply0 id_4,
    output logic id_5,
    input logic id_6
);
  initial begin
    id_5 <= id_6;
  end
  module_0(
      id_4, id_2, id_0, id_1, id_1, id_1, id_1, id_1, id_2, id_2, id_1, id_2, id_2, id_0
  );
  supply1 id_8;
  always if (id_8) id_5 = id_3;
  wire id_9;
endmodule
