# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_bram_0/design_1_cnn_0_bram_0.xci
# IP: The module: 'design_1_cnn_0_bram_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_bram_0/design_1_cnn_0_bram_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_cnn_0_bram_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# IP: c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_bram_0/design_1_cnn_0_bram_0.xci
# IP: The module: 'design_1_cnn_0_bram_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_1/cnn_ap_opt_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_bram_0/design_1_cnn_0_bram_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_cnn_0_bram_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet
