Analysis & Synthesis report for Cyclone_10_generator
Mon Jan 22 18:34:34 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. State Machine - |main|serdes_logic:serdes_inst|tx_test_state
 10. State Machine - |main|serdes_logic:serdes_inst|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Registers Packed Into Inferred Megafunctions
 14. Source assignments for serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2
 15. Source assignments for serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated
 16. Source assignments for serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out
 17. Source assignments for serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component
 18. Source assignments for serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated
 19. Source assignments for serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in
 20. Source assignments for serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe
 21. Source assignments for serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe
 22. Parameter Settings for Inferred Entity Instance: serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0
 23. Parameter Settings for User Entity Instance: serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component
 24. Parameter Settings for User Entity Instance: serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component
 25. Partition Dependent Files
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 22 18:34:34 2024              ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Standard Edition ;
; Revision Name                      ; Cyclone_10_generator                               ;
; Top-level Entity Name              ; main                                               ;
; Family                             ; Cyclone 10 LP                                      ;
; Total logic elements               ; N/A until Partition Merge                          ;
;     Total combinational functions  ; N/A until Partition Merge                          ;
;     Dedicated logic registers      ; N/A until Partition Merge                          ;
; Total registers                    ; N/A until Partition Merge                          ;
; Total pins                         ; N/A until Partition Merge                          ;
; Total virtual pins                 ; N/A until Partition Merge                          ;
; Total memory bits                  ; N/A until Partition Merge                          ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                          ;
; Total PLLs                         ; N/A until Partition Merge                          ;
+------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+--------------------+----------------------+
; Option                                                           ; Setting            ; Default Value        ;
+------------------------------------------------------------------+--------------------+----------------------+
; Device                                                           ; 10CL010YU256C8G    ;                      ;
; Top-level entity name                                            ; main               ; Cyclone_10_generator ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V            ;
; Maximum processors allowed for parallel compilation              ; All                ;                      ;
; Use smart compilation                                            ; Off                ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                   ;
; Enable compact report table                                      ; Off                ; Off                  ;
; Restructure Multiplexers                                         ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                  ;
; Preserve fewer node names                                        ; On                 ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable               ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                         ; Auto               ; Auto                 ;
; Safe State Machine                                               ; Off                ; Off                  ;
; Extract Verilog State Machines                                   ; On                 ; On                   ;
; Extract VHDL State Machines                                      ; On                 ; On                   ;
; Ignore Verilog initial constructs                                ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                   ;
; Parallel Synthesis                                               ; On                 ; On                   ;
; DSP Block Balancing                                              ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                               ; On                 ; On                   ;
; Power-Up Don't Care                                              ; On                 ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                  ;
; Remove Duplicate Registers                                       ; On                 ; On                   ;
; Ignore CARRY Buffers                                             ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                ; Off                  ;
; Ignore SOFT Buffers                                              ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                  ;
; Optimization Technique                                           ; Balanced           ; Balanced             ;
; Carry Chain Length                                               ; 70                 ; 70                   ;
; Auto Carry Chains                                                ; On                 ; On                   ;
; Auto Open-Drain Pins                                             ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                  ;
; Auto ROM Replacement                                             ; On                 ; On                   ;
; Auto RAM Replacement                                             ; On                 ; On                   ;
; Auto DSP Block Replacement                                       ; On                 ; On                   ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                 ; On                   ;
; Strict RAM Replacement                                           ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                  ;
; Auto RAM Block Balancing                                         ; On                 ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                  ;
; Auto Resource Sharing                                            ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                  ;
; Timing-Driven Synthesis                                          ; On                 ; On                   ;
; Report Parameter Settings                                        ; On                 ; On                   ;
; Report Source Assignments                                        ; On                 ; On                   ;
; Report Connectivity Checks                                       ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                  ;
; Synchronization Register Chain Length                            ; 2                  ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation   ;
; HDL message level                                                ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                  ;
; Clock MUX Protection                                             ; On                 ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                  ;
; Block Design Naming                                              ; Auto               ; Auto                 ;
; SDC constraint protection                                        ; Off                ; Off                  ;
; Synthesis Effort                                                 ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                   ;
+------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; rtl/serdes_logics.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv             ;         ;
; rtl/lvds/lvds_tx/lvds_tx.v       ; yes             ; User Wizard-Generated File   ; C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v       ;         ;
; rtl/main.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv                      ;         ;
; rtl/lvds/lvds_rx/lvds_rx.v       ; yes             ; User Wizard-Generated File   ; C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v       ;         ;
; altlvds_tx.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_tx.tdf                 ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/aglobal221.inc                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratix_lvds_transmitter.inc     ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/stratix_lvds_transmitter.inc   ;         ;
; stratixii_lvds_transmitter.inc   ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/stratixii_lvds_transmitter.inc ;         ;
; stratixgx_lvds_transmitter.inc   ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/stratixgx_lvds_transmitter.inc ;         ;
; stratixgx_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/stratixgx_pll.inc              ;         ;
; stratixii_clkctrl.inc            ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/stratixii_clkctrl.inc          ;         ;
; altddio_out.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/altddio_out.inc                ;         ;
; db/lvds_tx_lvds_tx1.v            ; yes             ; Auto-Generated Megafunction  ; C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v            ;         ;
; altlvds_rx.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_rx.tdf                 ;         ;
; stratix_lvds_receiver.inc        ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/stratix_lvds_receiver.inc      ;         ;
; stratixgx_lvds_receiver.inc      ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc    ;         ;
; stratixii_lvds_receiver.inc      ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc    ;         ;
; altddio_in.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/22.1std/quartus/libraries/megafunctions/altddio_in.inc                 ;         ;
; db/lvds_rx_lvds_rx1.v            ; yes             ; Auto-Generated Megafunction  ; C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v            ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+----------------------------+
; Altera ; ALTLVDS_RX   ; 22.1    ; N/A          ; N/A          ; |main|serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst ; rtl/lvds/lvds_rx/lvds_rx.v ;
; Altera ; ALTLVDS_TX   ; 22.1    ; N/A          ; N/A          ; |main|serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst ; rtl/lvds/lvds_tx/lvds_tx.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+----------------------------+


+----------------------------------------------------+
; Partition Status Summary                           ;
+----------------+-------------+---------------------+
; Partition Name ; Synthesized ; Reason              ;
+----------------+-------------+---------------------+
; Top            ; no          ; No relevant changes ;
+----------------+-------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                ; Entity Name                           ; Library Name ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |main                                                           ; 118 (1)             ; 125 (0)                   ; 20          ; 0            ; 0       ; 0         ; 0    ; 0            ; |main                                                                                                                                                                                              ; main                                  ; work         ;
;    |serdes_logic:serdes_inst|                                   ; 117 (59)            ; 125 (42)                  ; 20          ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst                                                                                                                                                                     ; serdes_logic                          ; work         ;
;       |altshift_taps:tx_data_last1_rtl_0|                       ; 4 (0)               ; 4 (0)                     ; 20          ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0                                                                                                                                   ; altshift_taps                         ; work         ;
;          |shift_taps_2km:auto_generated|                        ; 4 (0)               ; 4 (1)                     ; 20          ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated                                                                                                     ; shift_taps_2km                        ; work         ;
;             |altsyncram_91b1:altsyncram2|                       ; 0 (0)               ; 0 (0)                     ; 20          ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2                                                                         ; altsyncram_91b1                       ; work         ;
;             |cntr_k8h:cntr3|                                    ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_k8h:cntr3                                                                                      ; cntr_k8h                              ; work         ;
;             |cntr_tof:cntr1|                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|cntr_tof:cntr1                                                                                      ; cntr_tof                              ; work         ;
;       |lvds_rx:lvds_rx_inst|                                    ; 30 (0)              ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst                                                                                                                                                ; lvds_rx                               ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|                      ; 30 (0)              ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component                                                                                                                ; altlvds_rx                            ; work         ;
;             |lvds_rx_lvds_rx1:auto_generated|                   ; 30 (1)              ; 46 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated                                                                                ; lvds_rx_lvds_rx1                      ; work         ;
;                |lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|     ; 12 (11)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr                                     ; lvds_rx_lvds_rx1_lvds_rx_cntr         ; work         ;
;                   |lvds_rx_lvds_rx1_lvds_rx_cmpr:cmpr9|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|lvds_rx_lvds_rx1_lvds_rx_cmpr:cmpr9 ; lvds_rx_lvds_rx1_lvds_rx_cmpr         ; work         ;
;                |lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe                                     ; lvds_rx_lvds_rx1_lvds_rx_dffpipe      ; work         ;
;                |lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe                                     ; lvds_rx_lvds_rx1_lvds_rx_dffpipe      ; work         ;
;                |lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|  ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in                                  ; lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in ; work         ;
;                |lvds_rx_lvds_rx1_lvds_rx_mux:h_mux5a|           ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_mux:h_mux5a                                           ; lvds_rx_lvds_rx1_lvds_rx_mux          ; work         ;
;                |lvds_rx_lvds_rx1_lvds_rx_mux:l_mux6a|           ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_mux:l_mux6a                                           ; lvds_rx_lvds_rx1_lvds_rx_mux          ; work         ;
;       |lvds_tx:lvds_tx_inst|                                    ; 24 (0)              ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst                                                                                                                                                ; lvds_tx                               ; work         ;
;          |altlvds_tx:ALTLVDS_TX_component|                      ; 24 (0)              ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component                                                                                                                ; altlvds_tx                            ; work         ;
;             |lvds_tx_lvds_tx1:auto_generated|                   ; 24 (6)              ; 33 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated                                                                                ; lvds_tx_lvds_tx1                      ; work         ;
;                |lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|            ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2                                            ; lvds_tx_lvds_tx1_lvds_tx_cntr         ; work         ;
;                |lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out                                     ; lvds_tx_lvds_tx1_lvds_tx_ddio_out     ; work         ;
;                |lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12| ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12                                 ; lvds_tx_lvds_tx1_lvds_tx_shift_reg    ; work         ;
;                |lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13| ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg13                                 ; lvds_tx_lvds_tx1_lvds_tx_shift_reg    ; work         ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |main|serdes_logic:serdes_inst|tx_test_state  ;
+-------------------------------+-------------------------------+
; Name                          ; tx_test_state.TX_TEST_PROCEED ;
+-------------------------------+-------------------------------+
; tx_test_state.TX_TEST_IDLE    ; 0                             ;
; tx_test_state.TX_TEST_PROCEED ; 1                             ;
+-------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|serdes_logic:serdes_inst|state                                                              ;
+------------------+---------------+---------------+------------------+--------------+---------------+--------------+
; Name             ; state.R_ERROR ; state.R_READY ; state.R_COMPAIRE ; state.R_WAIT ; state.R_PULSE ; state.R_IDLE ;
+------------------+---------------+---------------+------------------+--------------+---------------+--------------+
; state.R_IDLE     ; 0             ; 0             ; 0                ; 0            ; 0             ; 0            ;
; state.R_PULSE    ; 0             ; 0             ; 0                ; 0            ; 1             ; 1            ;
; state.R_WAIT     ; 0             ; 0             ; 0                ; 1            ; 0             ; 1            ;
; state.R_COMPAIRE ; 0             ; 0             ; 1                ; 0            ; 0             ; 1            ;
; state.R_READY    ; 0             ; 1             ; 0                ; 0            ; 0             ; 1            ;
; state.R_ERROR    ; 1             ; 0             ; 0                ; 0            ; 0             ; 1            ;
+------------------+---------------+---------------+------------------+--------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; yes                                                              ; yes                                        ;
; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; yes                                                              ; yes                                        ;
; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; no                                                               ; yes                                        ;
; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; no                                                               ; yes                                        ;
; serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; no                                                               ; yes                                        ;
; Total number of protected registers is 5                                                                                                                                       ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------+
; Registers Removed During Synthesis                                      ;
+----------------------------------------------------+--------------------+
; Register name                                      ; Reason for Removal ;
+----------------------------------------------------+--------------------+
; serdes_logic:serdes_inst|tx_test_state~5           ; Lost fanout        ;
; serdes_logic:serdes_inst|state~4                   ; Lost fanout        ;
; serdes_logic:serdes_inst|state~5                   ; Lost fanout        ;
; serdes_logic:serdes_inst|state~6                   ; Lost fanout        ;
; serdes_logic:serdes_inst|test_error_counter[4..15] ; Lost fanout        ;
; Total Number of Removed Registers = 16             ;                    ;
+----------------------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                             ;
+----------------------------------------------+----------------------------------------------+------------+
; Register Name                                ; Megafunction                                 ; Type       ;
+----------------------------------------------+----------------------------------------------+------------+
; serdes_logic:serdes_inst|tx_data_last4[0..9] ; serdes_logic:serdes_inst|tx_data_last1_rtl_0 ; SHIFT_TAPS ;
; serdes_logic:serdes_inst|tx_data_last3[0..9] ; serdes_logic:serdes_inst|tx_data_last1_rtl_0 ; SHIFT_TAPS ;
; serdes_logic:serdes_inst|tx_data_last2[0..9] ; serdes_logic:serdes_inst|tx_data_last1_rtl_0 ; SHIFT_TAPS ;
; serdes_logic:serdes_inst|tx_data_last1[0..9] ; serdes_logic:serdes_inst|tx_data_last1_rtl_0 ; SHIFT_TAPS ;
+----------------------------------------------+----------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_MERGE_PLLS ; ON    ; -    ; lvds_tx_pll                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                               ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+----------------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                       ;
+----------------------------+-------+------+----------------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                        ;
+----------------------------+-------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
; AUTO_MERGE_PLLS                 ; ON    ; -    ; lvds_rx_pll                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; PLL_COMPENSATE            ; ON          ; -    ; ddio_h_reg*                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                                                                 ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[0]                                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[0]                                                                                                                     ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[0]                                                                                                                     ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[0]                                                                                                                     ;
+---------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:l_dffpipe ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                      ;
+----------------+----------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                   ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                   ;
; WIDTH          ; 10             ; Untyped                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                   ;
; CBXI_PARAMETER ; shift_taps_2km ; Untyped                                                                   ;
+----------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component ;
+-----------------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name              ; Value            ; Type                                                                      ;
+-----------------------------+------------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON               ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS        ; OFF              ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS         ; ON               ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS      ; OFF              ; IGNORE_CASCADE                                                            ;
; NUMBER_OF_CHANNELS          ; 1                ; Signed Integer                                                            ;
; DESERIALIZATION_FACTOR      ; 10               ; Signed Integer                                                            ;
; REGISTERED_INPUT            ; OFF              ; Untyped                                                                   ;
; MULTI_CLOCK                 ; OFF              ; Untyped                                                                   ;
; INCLOCK_PERIOD              ; 20000            ; Signed Integer                                                            ;
; OUTCLOCK_DIVIDE_BY          ; 1                ; Signed Integer                                                            ;
; INCLOCK_BOOST               ; 0                ; Signed Integer                                                            ;
; CENTER_ALIGN_MSB            ; UNUSED           ; Untyped                                                                   ;
; INTENDED_DEVICE_FAMILY      ; Cyclone 10 LP    ; Untyped                                                                   ;
; DEVICE_FAMILY               ; Cyclone 10 LP    ; Untyped                                                                   ;
; OUTPUT_DATA_RATE            ; 250              ; Signed Integer                                                            ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED     ; Untyped                                                                   ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED     ; Untyped                                                                   ;
; INCLOCK_PHASE_SHIFT         ; 0                ; Signed Integer                                                            ;
; OUTCLOCK_PHASE_SHIFT        ; 0                ; Signed Integer                                                            ;
; COMMON_RX_TX_PLL            ; ON               ; Untyped                                                                   ;
; OUTCLOCK_RESOURCE           ; AUTO             ; Untyped                                                                   ;
; USE_EXTERNAL_PLL            ; OFF              ; Untyped                                                                   ;
; PREEMPHASIS_SETTING         ; 0                ; Signed Integer                                                            ;
; VOD_SETTING                 ; 0                ; Signed Integer                                                            ;
; DIFFERENTIAL_DRIVE          ; 0                ; Signed Integer                                                            ;
; CORECLOCK_DIVIDE_BY         ; 2                ; Signed Integer                                                            ;
; ENABLE_CLK_LATENCY          ; OFF              ; Untyped                                                                   ;
; OUTCLOCK_DUTY_CYCLE         ; 50               ; Signed Integer                                                            ;
; PLL_BANDWIDTH_TYPE          ; AUTO             ; Untyped                                                                   ;
; IMPLEMENT_IN_LES            ; ON               ; Untyped                                                                   ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; OFF              ; Untyped                                                                   ;
; CBXI_PARAMETER              ; lvds_tx_lvds_tx1 ; Untyped                                                                   ;
+-----------------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+------------------+------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                             ;
+--------------------------------------+------------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON               ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                 ; OFF              ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                  ; ON               ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS               ; OFF              ; IGNORE_CASCADE                                                   ;
; NUMBER_OF_CHANNELS                   ; 1                ; Signed Integer                                                   ;
; DESERIALIZATION_FACTOR               ; 10               ; Signed Integer                                                   ;
; REGISTERED_OUTPUT                    ; ON               ; Untyped                                                          ;
; INCLOCK_PERIOD                       ; 20000            ; Signed Integer                                                   ;
; INCLOCK_BOOST                        ; 0                ; Signed Integer                                                   ;
; CDS_MODE                             ; UNUSED           ; Untyped                                                          ;
; INTENDED_DEVICE_FAMILY               ; Cyclone 10 LP    ; Untyped                                                          ;
; DEVICE_FAMILY                        ; Cyclone 10 LP    ; Untyped                                                          ;
; PORT_RX_DATA_ALIGN                   ; PORT_USED        ; Untyped                                                          ;
; INPUT_DATA_RATE                      ; 250              ; Signed Integer                                                   ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED     ; Untyped                                                          ;
; INCLOCK_PHASE_SHIFT                  ; 0                ; Signed Integer                                                   ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON               ; Untyped                                                          ;
; COMMON_RX_TX_PLL                     ; ON               ; Untyped                                                          ;
; ENABLE_DPA_MODE                      ; OFF              ; Untyped                                                          ;
; ENABLE_DPA_FIFO                      ; ON               ; Untyped                                                          ;
; USE_DPLL_RAWPERROR                   ; OFF              ; Untyped                                                          ;
; USE_CORECLOCK_INPUT                  ; OFF              ; Untyped                                                          ;
; DPLL_LOCK_COUNT                      ; 0                ; Signed Integer                                                   ;
; DPLL_LOCK_WINDOW                     ; 0                ; Signed Integer                                                   ;
; OUTCLOCK_RESOURCE                    ; AUTO             ; Untyped                                                          ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE      ; Untyped                                                          ;
; DATA_ALIGN_ROLLOVER                  ; 4                ; Signed Integer                                                   ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF              ; Untyped                                                          ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON               ; Untyped                                                          ;
; USE_EXTERNAL_PLL                     ; OFF              ; Untyped                                                          ;
; IMPLEMENT_IN_LES                     ; ON               ; Untyped                                                          ;
; BUFFER_IMPLEMENTATION                ; RAM              ; Untyped                                                          ;
; DPA_INITIAL_PHASE_VALUE              ; 0                ; Signed Integer                                                   ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF              ; Untyped                                                          ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF              ; Untyped                                                          ;
; ENABLE_SOFT_CDR_MODE                 ; OFF              ; Untyped                                                          ;
; PLL_OPERATION_MODE                   ; NORMAL           ; Untyped                                                          ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF              ; Untyped                                                          ;
; SIM_DPA_NET_PPM_VARIATION            ; 0                ; Signed Integer                                                   ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0                ; Signed Integer                                                   ;
; USE_NO_PHASE_SHIFT                   ; ON               ; Untyped                                                          ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED      ; Untyped                                                          ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF              ; Untyped                                                          ;
; X_ON_BITSLIP                         ; ON               ; Untyped                                                          ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF              ; Untyped                                                          ;
; CBXI_PARAMETER                       ; lvds_rx_lvds_rx1 ; Untyped                                                          ;
+--------------------------------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                   ;
+--------------------------------------------------------+-----------------------+---------+----------------------------------+
; File                                                   ; Location              ; Library ; Checksum                         ;
+--------------------------------------------------------+-----------------------+---------+----------------------------------+
; libraries/megafunctions/aglobal221.inc                 ; Quartus Prime Install ; work    ; 6c3204481263d6b330303fb6b2a76bbf ;
; libraries/megafunctions/altddio_in.inc                 ; Quartus Prime Install ; work    ; 0a7f8bf044cef74b82f5afc422898245 ;
; libraries/megafunctions/altddio_out.inc                ; Quartus Prime Install ; work    ; 2c3e80470181019d6d886018f88e696b ;
; libraries/megafunctions/altlvds_rx.tdf                 ; Quartus Prime Install ; work    ; 4a963cf6a95dacb38f6e392249e4337b ;
; libraries/megafunctions/altlvds_tx.tdf                 ; Quartus Prime Install ; work    ; aa983f2f7734f3a5e6ee21159e57c1a7 ;
; libraries/megafunctions/stratix_lvds_receiver.inc      ; Quartus Prime Install ; work    ; 8bb80c285f46f239e3514e161322f3e9 ;
; libraries/megafunctions/stratix_lvds_transmitter.inc   ; Quartus Prime Install ; work    ; ba1a451ab2d8ce9ab8e93f2c8b9190b4 ;
; libraries/megafunctions/stratix_pll.inc                ; Quartus Prime Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixgx_lvds_receiver.inc    ; Quartus Prime Install ; work    ; 4345ba26215807b8125dffc04ba2111a ;
; libraries/megafunctions/stratixgx_lvds_transmitter.inc ; Quartus Prime Install ; work    ; dd58942ab372aa8342eb3d9f81694b10 ;
; libraries/megafunctions/stratixgx_pll.inc              ; Quartus Prime Install ; work    ; 9e42adccc798f74ee4ef23211cb4dd1c ;
; libraries/megafunctions/stratixii_clkctrl.inc          ; Quartus Prime Install ; work    ; 635e42eb855c0070d7c749a73d4d3b48 ;
; libraries/megafunctions/stratixii_lvds_receiver.inc    ; Quartus Prime Install ; work    ; 16705d37d90426370b21fd49cf826155 ;
; libraries/megafunctions/stratixii_lvds_transmitter.inc ; Quartus Prime Install ; work    ; 306a99e06fc66fc436d46a3debff45e9 ;
; db/lvds_rx_lvds_rx1.v                                  ; Project Directory     ; work    ; e6063cb9539c8640997471c21169d1b4 ;
; db/lvds_tx_lvds_tx1.v                                  ; Project Directory     ; work    ; ab0b2ef5c0c6036eee442bbfab4dc490 ;
; rtl/lvds/lvds_rx/lvds_rx.v                             ; Project Directory     ; work    ; f618e480c45e362fb3d71287b794f385 ;
; rtl/lvds/lvds_tx/lvds_tx.v                             ; Project Directory     ; work    ; 9a1b47adeec6e5dd18e35712a8c0349d ;
; rtl/main.sv                                            ; Project Directory     ; work    ; 0e1b6c62e7b568c8199a1730aaaa002c ;
; rtl/serdes_logics.sv                                   ; Project Directory     ; work    ; cb652350e051363fd3a60664becdccc7 ;
+--------------------------------------------------------+-----------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 27                          ;
; cycloneiii_ddio_out   ; 1                           ;
; cycloneiii_ff         ; 125                         ;
;     CLR               ; 35                          ;
;     ENA               ; 22                          ;
;     ENA CLR           ; 10                          ;
;     plain             ; 58                          ;
; cycloneiii_io_obuf    ; 9                           ;
; cycloneiii_lcell_comb ; 118                         ;
;     arith             ; 23                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 6                           ;
;     normal            ; 95                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 32                          ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition
    Info: Processing started: Mon Jan 22 18:34:22 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/serdes_logics.sv
    Info (12023): Found entity 1: serdes_logic File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/stp/stp/synthesis/stp.v
    Info (12023): Found entity 1: stp File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/stp/stp/synthesis/stp.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lvds/lvds_tx/lvds_tx.v
    Info (12023): Found entity 1: lvds_tx File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v Line: 40
Warning (10090): Verilog HDL syntax warning at main.sv(84): extra block comment delimiter characters /* within block comment File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file rtl/main.sv
    Info (12023): Found entity 1: main File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lvds/pll/lvds_pll.v
    Info (12023): Found entity 1: lvds_pll File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/pll/lvds_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lvds/lvds_rx/lvds_rx.v
    Info (12023): Found entity 1: lvds_rx File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v Line: 40
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10034): Output port "o_tx" at main.sv(21) has no driver File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv Line: 21
Warning (10034): Output port "o_csn0" at main.sv(12) has no driver File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv Line: 12
Warning (10034): Output port "o_clk" at main.sv(13) has no driver File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv Line: 13
Warning (10034): Output port "o_clkn" at main.sv(14) has no driver File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv Line: 14
Warning (10034): Output port "o_resetn" at main.sv(17) has no driver File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv Line: 17
Warning (10034): Output port "o_csn1" at main.sv(18) has no driver File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv Line: 18
Info (12128): Elaborating entity "serdes_logic" for hierarchy "serdes_logic:serdes_inst" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv Line: 127
Warning (10036): Verilog HDL or VHDL warning at serdes_logics.sv(98): object "error_i" assigned a value but never read File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv Line: 98
Warning (10230): Verilog HDL assignment warning at serdes_logics.sv(166): truncated value with size 32 to match size of target (10) File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv Line: 166
Info (12128): Elaborating entity "lvds_tx" for hierarchy "serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv Line: 22
Info (12128): Elaborating entity "altlvds_tx" for hierarchy "serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v Line: 68
Info (12130): Elaborated megafunction instantiation "serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v Line: 68
Info (12133): Instantiated megafunction "serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component" with the following parameter: File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v Line: 68
    Info (12134): Parameter "center_align_msb" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "ON"
    Info (12134): Parameter "coreclock_divide_by" = "2"
    Info (12134): Parameter "data_rate" = "250.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "10"
    Info (12134): Parameter "differential_drive" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "20000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lvds_tx"
    Info (12134): Parameter "lpm_type" = "altlvds_tx"
    Info (12134): Parameter "multi_clock" = "OFF"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "outclock_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "outclock_divide_by" = "1"
    Info (12134): Parameter "outclock_duty_cycle" = "50"
    Info (12134): Parameter "outclock_multiply_by" = "1"
    Info (12134): Parameter "outclock_phase_shift" = "0"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "output_data_rate" = "250"
    Info (12134): Parameter "pll_compensation_mode" = "AUTO"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "preemphasis_setting" = "0"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_input" = "OFF"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "vod_setting" = "0"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 6 design units, including 6 entities, in source file db/lvds_tx_lvds_tx1.v
    Info (12023): Found entity 1: lvds_tx_lvds_tx1_lvds_tx_ddio_out File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v Line: 35
    Info (12023): Found entity 2: lvds_tx_lvds_tx1_lvds_tx_cmpr File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v Line: 93
    Info (12023): Found entity 3: lvds_tx_lvds_tx1_lvds_tx_cmpr1 File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v Line: 135
    Info (12023): Found entity 4: lvds_tx_lvds_tx1_lvds_tx_cntr File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v Line: 169
    Info (12023): Found entity 5: lvds_tx_lvds_tx1_lvds_tx_shift_reg File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v Line: 322
    Info (12023): Found entity 6: lvds_tx_lvds_tx1 File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v Line: 365
Info (12128): Elaborating entity "lvds_tx_lvds_tx1" for hierarchy "serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated" File: c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_tx.tdf Line: 263
Info (12128): Elaborating entity "lvds_tx_lvds_tx1_lvds_tx_ddio_out" for hierarchy "serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v Line: 404
Info (12128): Elaborating entity "lvds_tx_lvds_tx1_lvds_tx_cmpr" for hierarchy "serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cmpr:cmpr10" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v Line: 457
Info (12128): Elaborating entity "lvds_tx_lvds_tx1_lvds_tx_cntr" for hierarchy "serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v Line: 467
Info (12128): Elaborating entity "lvds_tx_lvds_tx1_lvds_tx_cmpr1" for hierarchy "serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2|lvds_tx_lvds_tx1_lvds_tx_cmpr1:cmpr14" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v Line: 293
Info (12128): Elaborating entity "lvds_tx_lvds_tx1_lvds_tx_shift_reg" for hierarchy "serdes_logic:serdes_inst|lvds_tx:lvds_tx_inst|altlvds_tx:ALTLVDS_TX_component|lvds_tx_lvds_tx1:auto_generated|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v Line: 474
Info (12128): Elaborating entity "lvds_rx" for hierarchy "serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv Line: 35
Info (12128): Elaborating entity "altlvds_rx" for hierarchy "serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v Line: 92
Info (12130): Elaborated megafunction instantiation "serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v Line: 92
Info (12133): Instantiated megafunction "serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component" with the following parameter: File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v Line: 92
    Info (12134): Parameter "buffer_implementation" = "RAM"
    Info (12134): Parameter "cds_mode" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "ON"
    Info (12134): Parameter "data_align_rollover" = "4"
    Info (12134): Parameter "data_rate" = "250.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "10"
    Info (12134): Parameter "dpa_initial_phase_value" = "0"
    Info (12134): Parameter "dpll_lock_count" = "0"
    Info (12134): Parameter "dpll_lock_window" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "enable_dpa_align_to_rising_edge_only" = "OFF"
    Info (12134): Parameter "enable_dpa_calibration" = "ON"
    Info (12134): Parameter "enable_dpa_fifo" = "UNUSED"
    Info (12134): Parameter "enable_dpa_initial_phase_selection" = "OFF"
    Info (12134): Parameter "enable_dpa_mode" = "OFF"
    Info (12134): Parameter "enable_dpa_pll_calibration" = "OFF"
    Info (12134): Parameter "enable_soft_cdr_mode" = "OFF"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "20000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "input_data_rate" = "250"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lose_lock_on_one_change" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lvds_rx"
    Info (12134): Parameter "lpm_type" = "altlvds_rx"
    Info (12134): Parameter "lvds_rx_reg_setting" = "ON"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "pll_operation_mode" = "UNUSED"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "port_rx_channel_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "port_rx_data_align" = "PORT_USED"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_data_align_input" = "UNUSED"
    Info (12134): Parameter "registered_output" = "ON"
    Info (12134): Parameter "reset_fifo_at_first_lock" = "UNUSED"
    Info (12134): Parameter "rx_align_data_reg" = "UNUSED"
    Info (12134): Parameter "sim_dpa_is_negative_ppm_drift" = "OFF"
    Info (12134): Parameter "sim_dpa_net_ppm_variation" = "0"
    Info (12134): Parameter "sim_dpa_output_clock_phase_shift" = "0"
    Info (12134): Parameter "use_coreclock_input" = "OFF"
    Info (12134): Parameter "use_dpll_rawperror" = "OFF"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "x_on_bitslip" = "ON"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 6 design units, including 6 entities, in source file db/lvds_rx_lvds_rx1.v
    Info (12023): Found entity 1: lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v Line: 35
    Info (12023): Found entity 2: lvds_rx_lvds_rx1_lvds_rx_dffpipe File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v Line: 98
    Info (12023): Found entity 3: lvds_rx_lvds_rx1_lvds_rx_cmpr File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v Line: 157
    Info (12023): Found entity 4: lvds_rx_lvds_rx1_lvds_rx_cntr File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v Line: 191
    Info (12023): Found entity 5: lvds_rx_lvds_rx1_lvds_rx_mux File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v Line: 367
    Info (12023): Found entity 6: lvds_rx_lvds_rx1 File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v Line: 422
Info (12128): Elaborating entity "lvds_rx_lvds_rx1" for hierarchy "serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated" File: c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_rx.tdf Line: 256
Info (12128): Elaborating entity "lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in" for hierarchy "serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v Line: 476
Info (12128): Elaborating entity "lvds_rx_lvds_rx1_lvds_rx_dffpipe" for hierarchy "serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v Line: 535
Info (12128): Elaborating entity "lvds_rx_lvds_rx1_lvds_rx_cntr" for hierarchy "serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v Line: 545
Info (12128): Elaborating entity "lvds_rx_lvds_rx1_lvds_rx_cmpr" for hierarchy "serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr|lvds_rx_lvds_rx1_lvds_rx_cmpr:cmpr9" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v Line: 339
Info (12128): Elaborating entity "lvds_rx_lvds_rx1_lvds_rx_mux" for hierarchy "serdes_logic:serdes_inst|lvds_rx:lvds_rx_inst|altlvds_rx:ALTLVDS_RX_component|lvds_rx_lvds_rx1:auto_generated|lvds_rx_lvds_rx1_lvds_rx_mux:h_mux5a" File: C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v Line: 550
Info (12206): 0 design partitions require synthesis
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
Warning (20013): Ignored 34 assignments for entity "sld_signaltap" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "stp" -- entity does not exist in design
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4746 megabytes
    Info: Processing ended: Mon Jan 22 18:34:34 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:28


