Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May  3 10:40:26 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xcku040-ffva1156-2-e
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_design_1_wrapper_physopt
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 685
+-----------+----------+---------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                         | Violations |
+-----------+----------+---------------------------------------------------------------------+------------+
| BUFC-1    | Warning  | Input Buffer Connections                                            | 1          |
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties                 | 1          |
| DPIP-2    | Warning  | Input pipelining                                                    | 7          |
| DPOP-3    | Warning  | PREG Output pipelining                                              | 1          |
| DPOP-4    | Warning  | MREG Output pipelining                                              | 1          |
| PDRC-153  | Warning  | Gated clock check                                                   | 1          |
| RTSTAT-10 | Warning  | No routable loads                                                   | 1          |
| AVAL-155  | Advisory | enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 84         |
| AVAL-156  | Advisory | enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND    | 84         |
| REQP-1669 | Advisory | enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND                     | 84         |
| REQP-1673 | Advisory | enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND                     | 84         |
| REQP-1677 | Advisory | enum_USE_MULT_NONE_connects_CEM_GND                                 | 84         |
| REQP-1678 | Advisory | enum_CREG_0_connects_CEC_GND                                        | 84         |
| REQP-1679 | Advisory | enum_MREG_0_connects_CEM_GND                                        | 84         |
| REQP-1701 | Advisory | enum_DREG_0_connects_CED_GND                                        | 84         |
+-----------+----------+---------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer spi_flash_ss_iobuf/IBUFCTRL_INST (in spi_flash_ss_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-2#1 Warning
Input pipelining  
DSP design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1 input design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst input design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst input design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst input design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst input design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst input design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst input design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1 output design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1 multiplier stage design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/terminate_packet__0 is a gated clock net sourced by a combinational pin design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/terminate_packet_reg_i_2/O, cell design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/terminate_packet_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
150 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/daddr_C_master_reg2[7:0],
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/daddr_C_master_reg[7:0],
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/daddr_C_slave0_reg2[7:0],
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/daddr_C_slave0_reg[7:0],
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/daddr_C_slave1_reg2[7:0],
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/daddr_C_slave1_reg[7:0],
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/di_C_master_reg2[15:0],
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/di_C_master_reg[15:0],
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/di_C_slave0_reg2[15:0],
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/di_C_slave0_reg[15:0],
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/di_C_slave1_reg2[15:0],
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/di_C_slave1_reg[15:0],
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/dwe_C_master_reg,
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/dwe_C_master_reg2,
design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/dwe_C_slave0_reg
 (the first 15 of 18 listed).
Related violations: <none>

AVAL-155#1 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#2 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#3 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#4 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#5 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#6 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#7 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#8 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#9 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#10 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#11 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#12 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#13 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#14 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#15 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#16 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#17 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#18 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#19 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#20 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#21 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#22 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#23 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#24 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#25 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#26 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#27 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#28 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#29 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#30 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#31 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#32 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#33 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#34 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#35 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#36 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#37 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#38 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#39 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#40 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#41 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#42 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#43 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#44 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#45 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#46 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#47 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#48 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#49 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#50 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#51 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#52 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#53 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#54 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#55 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#56 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#57 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#58 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#59 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#60 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#61 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#62 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#63 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#64 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#65 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#66 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#67 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#68 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#69 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#70 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#71 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#72 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#73 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#74 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#75 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#76 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#77 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#78 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#79 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#80 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#81 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#82 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#83 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#84 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#1 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#2 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#3 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#4 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#5 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#6 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#7 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#8 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#9 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#10 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#11 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#12 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#13 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#14 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#15 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#16 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#17 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#18 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#19 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#20 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#21 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#22 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#23 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#24 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#25 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#26 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#27 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#28 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#29 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#30 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#31 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#32 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#33 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#34 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#35 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#36 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#37 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#38 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#39 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#40 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#41 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#42 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#43 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#44 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#45 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#46 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#47 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#48 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#49 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#50 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#51 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#52 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#53 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#54 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#55 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#56 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#57 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#58 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#59 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#60 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#61 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#62 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#63 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#64 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#65 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#66 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#67 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#68 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#69 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#70 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#71 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#72 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#73 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#74 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#75 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#76 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#77 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#78 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#79 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#80 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#81 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#82 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#83 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#84 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-1669#1 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#2 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#3 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#4 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#5 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#6 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#7 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#8 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#9 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#10 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#11 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#12 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#13 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#14 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#15 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#16 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#17 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#18 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#19 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#20 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#21 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#22 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#23 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#24 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#25 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#26 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#27 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#28 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#29 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#30 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#31 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#32 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#33 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#34 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#35 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#36 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#37 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#38 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#39 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#40 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#41 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#42 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#43 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#44 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#45 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#46 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#47 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#48 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#49 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#50 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#51 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#52 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#53 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#54 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#55 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#56 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#57 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#58 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#59 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#60 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#61 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#62 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#63 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#64 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#65 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#66 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#67 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#68 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#69 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#70 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#71 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#72 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#73 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#74 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#75 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#76 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#77 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#78 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#79 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#80 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#81 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#82 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#83 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1669#84 Advisory
enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#1 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#2 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#3 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#4 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#5 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#6 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#7 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#8 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#9 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#10 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#11 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#12 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#13 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#14 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#15 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#16 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#17 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#18 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#19 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#20 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#21 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#22 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#23 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#24 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#25 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#26 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#27 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#28 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#29 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#30 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#31 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#32 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#33 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#34 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#35 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#36 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#37 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#38 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#39 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#40 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#41 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#42 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#43 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#44 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#45 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#46 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#47 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#48 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#49 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#50 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#51 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#52 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#53 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#54 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#55 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#56 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#57 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#58 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#59 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#60 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#61 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#62 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#63 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#64 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#65 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#66 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#67 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#68 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#69 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#70 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#71 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#72 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#73 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#74 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#75 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#76 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#77 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#78 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#79 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#80 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#81 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#82 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#83 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1673#84 Advisory
enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
Related violations: <none>

REQP-1677#1 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#2 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#3 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#4 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#5 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#6 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#7 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#8 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#9 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#10 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#11 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#12 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#13 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#14 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#15 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#16 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#17 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#18 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#19 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#20 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#21 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#22 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#23 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#24 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#25 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#26 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#27 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#28 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#29 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#30 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#31 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#32 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#33 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#34 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#35 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#36 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#37 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#38 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#39 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#40 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#41 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#42 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#43 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#44 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#45 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#46 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#47 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#48 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#49 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#50 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#51 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#52 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#53 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#54 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#55 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#56 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#57 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#58 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#59 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#60 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#61 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#62 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#63 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#64 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#65 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#66 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#67 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#68 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#69 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#70 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#71 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#72 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#73 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#74 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#75 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#76 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#77 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#78 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#79 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#80 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#81 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#82 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#83 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1677#84 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#1 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#2 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#3 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#4 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#5 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#6 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#7 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#8 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#9 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#10 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#11 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#12 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#13 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#14 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#15 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#16 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#17 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#18 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#19 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#20 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#21 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#22 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#23 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#24 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#25 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#26 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#27 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#28 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#29 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#30 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#31 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#32 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#33 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#34 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#35 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#36 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#37 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#38 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#39 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#40 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#41 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#42 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#43 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#44 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#45 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#46 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#47 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#48 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#49 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#50 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#51 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#52 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#53 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#54 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#55 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#56 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#57 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#58 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#59 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#60 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#61 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#62 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#63 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#64 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#65 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#66 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#67 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#68 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#69 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#70 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#71 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#72 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#73 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#74 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#75 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#76 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#77 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#78 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#79 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#80 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#81 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#82 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#83 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1678#84 Advisory
enum_CREG_0_connects_CEC_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#1 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#2 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#3 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#4 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#5 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#6 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#7 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#8 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#9 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#10 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#11 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#12 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#13 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#14 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#15 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#16 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#17 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#18 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#19 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#20 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#21 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#22 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#23 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#24 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#25 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#26 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#27 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#28 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#29 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#30 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#31 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#32 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#33 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#34 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#35 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#36 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#37 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#38 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#39 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#40 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#41 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#42 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#43 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#44 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#45 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#46 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#47 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#48 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#49 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#50 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#51 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#52 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#53 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#54 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#55 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#56 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#57 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#58 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#59 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#60 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#61 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#62 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#63 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#64 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#65 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#66 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#67 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#68 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#69 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#70 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#71 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#72 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#73 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#74 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#75 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#76 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#77 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#78 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#79 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#80 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#81 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#82 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#83 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1679#84 Advisory
enum_MREG_0_connects_CEM_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#1 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#2 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#3 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#4 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#5 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#6 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#7 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#8 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#9 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#10 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#11 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#12 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#13 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#14 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#15 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#16 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#17 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#18 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#19 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#20 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#21 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#22 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#23 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#24 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#25 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#26 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#27 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#28 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#29 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#30 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#31 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#32 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#33 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#34 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#35 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#36 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#37 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#38 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#39 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#40 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#41 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#42 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#43 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#44 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#45 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#46 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#47 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#48 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#49 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#50 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#51 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#52 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#53 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#54 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#55 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#56 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#57 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#58 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#59 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#60 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#61 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#62 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#63 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#64 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#65 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#66 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#67 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#68 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#69 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#70 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#71 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#72 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#73 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#74 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#75 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#76 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#77 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#78 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#79 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#80 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#81 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#82 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#83 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>

REQP-1701#84 Advisory
enum_DREG_0_connects_CED_GND  
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
Related violations: <none>


