# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register8.all_0308869cb9dc72b51c624fc073592f3339b2d81c/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_register8(tb) -L vunit_lib -L lib -g/tb_register8/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register8.all_0308869cb9dc72b51c624fc073592f3339b2d81c/,tb path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 14:16:04 on Apr 13,2022
# ** Warning: Design size of 21962 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 14:16:04 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register16.all_c5c66660a959522836aa1c4c7aae83ec20d9bfef/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_register16(tb) -L vunit_lib -L lib -g/tb_register16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register16.all_c5c66660a959522836aa1c4c7aae83ec20d9bfef/,tb path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 14:16:04 on Apr 13,2022
# ** Warning: Design size of 21396 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_register16/mapping/output(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: Falha em teste: 0
#    Time: 200 ps  Iteration: 0  Process: /tb_register16/main File: /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Register16.vhd
# Break in Process main at /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Register16.vhd line 45
# Stopped at /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Register16.vhd line 45
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Register16.vhd 45 return [address 0xf6d68649] Process main
# 
# 
# Surrounding code from 'see' command
#   40 :     test_runner_setup(runner, runner_cfg);
#   41 :     
#   42 : 		-- Teste: 0
#   43 : 		inInput <= x"0F0F"; inLoad <= '1';
#   44 :     wait until inClock'event and inClock='0';
# ->45 : 		assert(outOutput = x"0F0F")  report "Falha em teste: 0" severity error;
#   46 : 
#   47 : 		-- Teste: 1
#   48 : 		inInput <= x"5555"; inLoad <= '0';
#   49 :     wait until inClock'event and inClock='0';
# 
# End time: 14:16:04 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram4k.all_1ebeffcc215f6d79a04097ce7ccb46918c662a20/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_ram4k(tb) -L vunit_lib -L lib -g/tb_ram4k/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram4k.all_1ebeffcc215f6d79a04097ce7ccb46918c662a20/,tb path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 14:16:04 on Apr 13,2022
# ** Warning: Design size of 21579 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_ram4k/mapping/output(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: Falha em teste: 0
#    Time: 200 ps  Iteration: 0  Process: /tb_ram4k/main File: /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram4K.vhd
# Break in Process main at /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram4K.vhd line 47
# Stopped at /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram4K.vhd line 47
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram4K.vhd 47 return [address 0xf6d68607] Process main
# 
# 
# Surrounding code from 'see' command
#   42 :     test_runner_setup(runner, runner_cfg);
#   43 : 
#   44 : 		-- Teste: 0
#   45 : 		inInput <= "0000000000000000"; inAddress <= "000000000000"; inLoad <= '1'; 
#   46 : 		wait for 200 ps;
# ->47 : 		assert(outOutput = "0000000000000000")  report "Falha em teste: 0" severity error;
#   48 : 
#   49 : 		-- Teste: 1
#   50 : 		inInput <= "0000000000000000"; inAddress <= "000000000000"; inLoad <= '1'; 
#   51 : 		wait for 200 ps;
# 
# End time: 14:16:04 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
