Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 90a145a0e63f463aafc0ff6167e575d8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RISC_Top_tb_behav xil_defaultlib.RISC_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [C:/Users/Dat Pham/Downloads/RV_Sha245_SendtoDat/Source/Top.v:467]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [C:/Users/Dat Pham/Downloads/RV_Sha245_SendtoDat/Source/Top.v:538]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
