<!doctype html><html lang=zh-tw dir=auto><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>[Logic Design] Lec 06 - Multi-Level Gate Circuits / NAND and NOR Gates | Rain Hu's Workspace</title>
<meta name=keywords content="Logic Design"><meta name=description content="Multi-level gate circuits. nand gates and nor gates introduction."><meta name=author content="Rain Hu"><link rel=canonical href=https://intervalrain.github.io/><meta name=google-site-verification content="XYZabc"><meta name=msvalidate.01 content="XYZabc"><link crossorigin=anonymous href=/assets/css/stylesheet.662816b9df27c772d2b97c5f5f6bf4f2c5531051a330015f0ad4135736d0e56a.css integrity="sha256-ZigWud8nx3LSuXxfX2v08sVTEFGjMAFfCtQTVzbQ5Wo=" rel="preload stylesheet" as=style><link rel=icon href=https://intervalrain.github.io/images/rain.png><link rel=icon type=image/png sizes=16x16 href=https://intervalrain.github.io/images/rain.png><link rel=icon type=image/png sizes=32x32 href=https://intervalrain.github.io/images/rain.png><link rel=apple-touch-icon href=https://intervalrain.github.io/images/rain.png><link rel=mask-icon href=https://intervalrain.github.io/images/rain.png><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><link rel=alternate hreflang=zh-tw href=https://intervalrain.github.io/logicdesign/lec6/><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--code-block-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51)}.list{background:var(--theme)}.list:not(.dark)::-webkit-scrollbar-track{background:0 0}.list:not(.dark)::-webkit-scrollbar-thumb{border-color:var(--theme)}}</style></noscript><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.13.18/dist/katex.min.css integrity=sha384-zTROYFVGOfTw7JV7KUu8udsvW2fx4lWOsCEDqhBreBwlHI4ioVRtmIvEThzJHGET crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.13.18/dist/katex.min.js integrity=sha384-GxNFqL3r9uRJQhR+47eDxuPoNE7yLftQM8LcxzgS4HT73tp970WS/wV5p8UzCOmb crossorigin=anonymous></script><script defer src=https://cdn.jsdelivr.net/npm/katex@0.13.18/dist/contrib/auto-render.min.js integrity=sha384-vZTG03m+2yp6N6BNi5iM4rW4oIwk5DfcNdFfxkk9ZWpDriOkXX8voJBFrAO7MpVl crossorigin=anonymous onload=renderMathInElement(document.body)></script><script src=https://utteranc.es/client.js repo=intervalrain.github.io issue-term=pathname label=Comment theme=github-light crossorigin=anonymous async></script><meta property="og:url" content="https://intervalrain.github.io/logicdesign/lec6/"><meta property="og:site_name" content="Rain Hu's Workspace"><meta property="og:title" content="[Logic Design] Lec 06 - Multi-Level Gate Circuits / NAND and NOR Gates"><meta property="og:description" content="Multi-level gate circuits. nand gates and nor gates introduction."><meta property="og:locale" content="zh-tw"><meta property="og:type" content="article"><meta property="article:section" content="logicdesign"><meta property="article:published_time" content="2021-09-18T03:11:35+08:00"><meta property="article:modified_time" content="2021-09-18T03:11:35+08:00"><meta property="article:tag" content="Logic Design"><meta property="og:image" content="https://intervalrain.github.io/images/cover.jpg"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://intervalrain.github.io/images/cover.jpg"><meta name=twitter:title content="[Logic Design] Lec 06 - Multi-Level Gate Circuits / NAND and NOR Gates"><meta name=twitter:description content="Multi-level gate circuits. nand gates and nor gates introduction."><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"LogicDesigns","item":"https://intervalrain.github.io/logicdesign/"},{"@type":"ListItem","position":2,"name":"[Logic Design] Lec 06 - Multi-Level Gate Circuits / NAND and NOR Gates","item":"https://intervalrain.github.io/logicdesign/lec6/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"[Logic Design] Lec 06 - Multi-Level Gate Circuits / NAND and NOR Gates","name":"[Logic Design] Lec 06 - Multi-Level Gate Circuits \/ NAND and NOR Gates","description":"Multi-level gate circuits. nand gates and nor gates introduction.","keywords":["Logic Design"],"articleBody":"Multi-level gate circuits 如何決定 level 數： Gate input number \u0026 Delay determine level Factoring to accomplish different level AND-OR: 2-level SOP OR-AND: 2-level POS OR-AND-OR: 3-level circuit of AND and OR → no particular ordering 4 level gates: \\(\\text{Z=(AB+C)(FG+D+E)+H}\\) 3 level gates: (case fan out) \\(\\text{AB(D+E)+C(D+E)+ABFG+CFG+H}\\) Factoring 可變成 4-level \\(\\text{(AB+C)(D+E+FG)+H}\\) level \u0026 gate \u0026 gate inputs 的關係會隨之變化，可根據電路設計的需求改變 範例： \\( \\begin{array}{llll} f(a,b,c,d)=\\sum(1,5,6,10,13,14)\\\\ f=(c+d)(a’+b+c)(c’+d’)(a+b+c’)\u0026\\text{2 levels}\u0026\\text{5 gates}\u0026\\text{14 gate inputs}\\\\ f=[c+d(a’+b)][c’+d’(a+b)]\u0026\\text{4 levels}\u0026\\text{7 gates}\u0026\\text{14 gate inputs}\\\\ f=(c+a’ d+bd)(c’+ad’+bd’)\u0026\\text{3 levels}\u0026\\text{7 gates}\u0026\\text{16 gate inputs}\\\\ f=a’ c’ d+bc’ d+bcd’+acd’\u0026\\text{2 levels}\u0026\\text{5 gates}\u0026\\text{16 gate inputs}\\\\ f=c’ d(a’+b)+cd’(a+b)\u0026\\text{3 levels}\u0026\\text{5 gates}\u0026\\text{12 gate inputs} \\end{array} \\) \\( \\boxed{\\begin{array}{c|c|c|c|c} \u002600\u002601\u002611\u002610\\\\\\hline 00\u0026m_0\u0026m_4\u0026m_{12}\u0026m_{8}\\\\\\hline 01\u0026m_1\u0026m_5\u0026m_{13}\u0026m_{9}\\\\\\hline 11\u0026m_3\u0026m_7\u0026m_{15}\u0026m_{11}\\\\\\hline 10\u0026m_2\u0026m_6\u0026m_{14}\u0026m_{10} \\end{array}}\\rightarrow \\boxed{\\begin{array}{c|c|c|c|c} \u002600\u002601\u002611\u002610\\\\\\hline 00\u0026\u0026\u0026\u0026\\\\\\hline 01\u00261\u00261\u00261\u0026\\\\\\hline 11\u0026\u0026\u0026\u0026\\\\\\hline 10\u0026\u00261\u00261\u00261 \\end{array}}\\) \\(\\boxed{\\begin{array}{c|c|c|c|c} \u0026a’ b’\u0026a’ b\u0026ab\u0026ab’\\\\\\hline c’ d’\u0026\u0026\u0026\u0026\\\\\\hline c’ d\u00261\u00261\u00261\u0026\\\\\\hline cd\u0026\u0026\u0026\u0026\\\\\\hline cd’\u0026\u00261\u00261\u00261 \\end{array}}\\\\ =a’ c’ d+bc’ d+bcd’+acd’=(a’+b)c’ d+(a+b)cd’\\\\ =(c’ d’+ab’ c’+cd+a’ b’ c)’=(c+d)(a’+b+c)(c’+d’)(a+b+c’)\\\\ =[c+d(a’+b)][c’+d’(a+b)]=(c+a’ d+bd)(c’+ad’+bd’) \\) NAND and NOR gates NAND 符號 真值表\n\\(\\boxed{\\begin{array}{cc|cc} A\u0026B\u0026AB\u0026\\overline{AB}\\\\\\hline 0\u00260\u00260\u00261\\\\ 0\u00261\u00260\u00261\\\\ 1\u00260\u00260\u00261\\\\ 1\u00261\u00261\u00260 \\end{array}} \\) 布林表達式：\n\\(F=(ABC)’=A’+B’+C’\\) NOR 符號 真值表\n\\(\\boxed{\\begin{array}{cc|cc} A\u0026B\u0026AB\u0026\\overline{AB}\\\\\\hline 0\u00260\u00260\u00261\\\\ 0\u00261\u00261\u00260\\\\ 1\u00260\u00261\u00260\\\\ 1\u00261\u00261\u00260 \\end{array}} \\) 布林表達式： \\(F=(A+B+C)’=A’ B’ C’\\) Functionally Complete Sets of Gates 定義：當所有的布林式皆可以被這組邏輯閘組合而成，則這組邏輯閘為 Functionally Complete \\(\\lbrace{\\text{AND, OR, NOT}}\\rbrace\\) \\(\\lbrace{\\text{AND, NOT}}\\rbrace\\rightarrow \\text{OR}=X+Y=(X’ Y’)’\\) \\(\\lbrace{\\text{OR, NOT}}\\rbrace\\rightarrow \\text{AND}=XY=(X’+Y’)’\\) \\(\\lbrace{\\text{NAND}}\\rbrace\\) \\(\\lbrace{\\text{NOR}}\\rbrace\\) \\(\\lbrace{\\text{3-input Minority Gate}}\\rbrace\\) Majority Gate and Minority Gate 真值表\n\\(\\boxed{\\begin{array}{ccc|cc} A\u0026B\u0026C\u0026F_M\u0026F_m\\\\\\hline 0\u00260\u00260\u00260\u00261\\\\ 0\u00260\u00261\u00260\u00261\\\\ 0\u00261\u00260\u00260\u00261\\\\ 0\u00261\u00261\u00261\u00260\\\\ 1\u00260\u00260\u00260\u00261\\\\ 1\u00260\u00261\u00261\u00260\\\\ 1\u00261\u00260\u00261\u00260\\\\ 1\u00261\u00261\u00261\u00260 \\end{array}}\\) \\(\\text{(0, B, C)}\\rightarrow\\boxed{\\text{Minority Gate}}=\\text{NAND}=\\text{(BC)’=\\text{B’+C’}}\\) \\(\\text{(1, B, C)}\\rightarrow\\boxed{\\text{Minority Gate}}=\\text{NOR}=\\text{(B+C)’=\\text{B’C’}}\\) \\(\\text{(A, A, A)}\\rightarrow\\boxed{\\text{Minority Gate}}=\\text{NOT}=\\text{A’}\\) \\(\\text{(0, B’, C’)}\\rightarrow\\boxed{\\text{Minority Gate}}=\\text{AND}=\\text{BC}\\) \\(\\text{(1, B’, C’)}\\rightarrow\\boxed{\\text{Minority Gate}}=\\text{OR}=\\text{B+C}\\) 2-level NAND and NOR gates DeMorgon’s Law 等效邏輯閘： \\((A+B)’=A’ B’\\) \\((AB)’=A’+B’\\) \\(A+B=(A’ B’)’\\) \\(AB=(A’+B’)’\\) \\(\\text{Ex1: AND/OR}\\rightarrow\\text{NAND/NAND}\\) \\(\\text{Ex2: AND/OR}\\rightarrow\\text{NOR/NOR}\\) Multi-level NAND and NOR circuits Multi-level NAND and NOR circuits \\(\\text{to NAND gate}\\)\n\\(\\text{to NOR gate}\\) Multi-output circuit realization 實際一個多工器(multiplexer)內的電路實現，可以用 fan out 的方式達到最佳化。 整體最佳不一定代表個別都為最佳。 實作1: \\(F_1(A,B,C,D)=\\sum m(11,12,13,14,15) =AB+ACD \\\\ F_2(A,B,C,D)=\\sum m(3,7,11,12,13,15)=ABC’+CD\\\\ F_3(A,B,C,D)=\\sum m(3,7,12,13,14,15)=A’ CD+AB\\\\ \\) \\( \\begin{array}{|c|c|c|c|c|}\\hline F_1\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 \u0026 \u0026 1\u0026 \\\\\\hline 01\u0026 \u0026 \u0026 1\u0026 \\\\\\hline 11\u0026 \u0026 \u0026 1\u0026 1\\\\\\hline 10\u0026 \u0026 \u0026 1\u0026 \\\\\\hline \\end{array}\\quad \\begin{array}{|c|c|c|c|c|}\\hline F_2\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 \u0026 \u0026 1\u0026 \\\\\\hline 01\u0026 \u0026 \u0026 1\u0026 \\\\\\hline 11\u0026 1\u0026 1\u0026 1\u0026 1\\\\\\hline 10\u0026 \u0026 \u0026 \u0026 \\\\\\hline \\end{array}\\quad \\begin{array}{|c|c|c|c|c|}\\hline F_3\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 \u0026 \u00261 \u0026 \\\\\\hline 01\u0026 \u0026 \u00261 \u0026 \\\\\\hline 11\u0026 1\u00261 \u00261 \u0026 \\\\\\hline 10\u0026 \u0026 \u00261 \u0026 \\\\\\hline \\end{array} \\) \\(\\text{9 Gates, 21 Gate inputs}\\rightarrow\\text{7 Gates, 18 Gate inputs}\\) \\(\\text{Share AB(fan out)}\\) \\(\\text{A’CD+ACD=CD}\\) \\(F_1(A,B,C,D)=AB+ACD \\\\ F_2(A,B,C,D)=ABC’+ACD+A’ CD\\\\ F_3(A,B,C,D)=A’ CD+AB\\\\ \\lbrace{AB,A’ CD,ACD,ABC’}\\rbrace \\) 實作2: \\(f_1=\\sum m(2,3,5,7,8,9,10,11,13,15)=bd+b’ c+ab’\\\\ f_2=\\sum m(2,3,5,6,7,10,11,14,15)=a’ bd+c\\\\ f_3=\\sum m(6,7,8,9,13,14,15)=bc+ab’ c’+abd\\\\ \\rightarrow\\text{10 Gates, 25 Gate inputs} \\) \\( \\begin{array}{|c|c|c|c|c|}\\hline f_1\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 \u0026 \u0026 \u00261 \\\\\\hline 01\u0026 \u00261 \u00261 \u00261 \\\\\\hline 11\u00261 \u00261 \u00261 \u00261 \\\\\\hline 10\u00261 \u0026 \u0026 \u00261 \\\\\\hline \\end{array}\\quad \\begin{array}{|c|c|c|c|c|}\\hline f_2\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 \u0026 \u0026 \u0026 \\\\\\hline 01\u0026 \u00261 \u0026 \u0026 \\\\\\hline 11\u00261 \u00261 \u00261 \u00261 \\\\\\hline 10\u00261 \u00261 \u00261 \u00261 \\\\\\hline \\end{array}\\quad \\begin{array}{|c|c|c|c|c|}\\hline f_3\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 \u0026 \u0026 \u00261 \\\\\\hline 01\u0026 \u0026 \u00261 \u00261 \\\\\\hline 11\u0026 \u00261 \u00261 \u0026 \\\\\\hline 10\u0026 \u00261 \u00261 \u0026 \\\\\\hline \\end{array} \\) \\( \\text{(1) } b’ c+bc = c\\\\ \\text{(2) } a’ bd+abd = bd\\\\ \\text{用}\\lbrace{b’ c, bc, a’bd, abd, ab’ c’}\\rbrace\\text{組合上例} \\) \\( f_1=b’ c+(abd+a’ bd)+ab’ c’\\\\ f_2=(b’ c+ bc)+a’ bd\\\\ f_3=bc+abd+ab’ c’\\\\ \\lbrace {b’ c,bc,abd,a’ bd,ab’ c’}\\rbrace\\\\ \\rightarrow\\text{8 Gates, 23 Gate inputs} \\) 實作3: \\( f_1=\\sum m(1,5,9,13,15)=c’ d+abd\\\\ f_2=\\sum m(4,6,12,14,15)=bd’+abc\\\\ \\rightarrow\\text{6 Gates, 14 Gate inputs} \\) \\(\\begin{array}{|c|c|c|c|c|}\\hline f_1\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 \u0026 \u0026 \u0026 \\\\\\hline 01\u0026 1\u0026 1\u0026 1\u0026 1\\\\\\hline 11\u0026 \u0026 \u0026 1\u0026 \\\\\\hline 10\u0026 \u0026 \u0026 \u0026 \\\\\\hline \\end{array}\\quad \\begin{array}{|c|c|c|c|c|}\\hline f_2\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 \u0026 1\u0026 1\u0026 \\\\\\hline 01\u0026 \u0026 \u0026 \u0026 \\\\\\hline 11\u0026 \u0026 \u0026 1\u0026 \\\\\\hline 10\u0026 \u0026 1\u0026 1\u0026 \\\\\\hline \\end{array}\\) 使上面兩式共用 \\(abcd\\) \\( f_1=c’ d+abcd\\\\ f_2=bd’+abcd\\\\ \\rightarrow\\text{5 Gates, 12 Gate inputs} \\) 實作4: \\( f_1=\\sum m(0,3,4,5,6,14)=a’ c’ d’+a’ bc’+a’ cd’+bcd’\\\\ f_2=\\sum m(0,1,4,6,8,10)=a’ c’ d’+bc’ d’+a’ b’ c’+bcd’\\\\ \\rightarrow\\text{8 Gates, 26 Gate inputs} \\) \\(\\begin{array}{|c|c|c|c|c|}\\hline f_1\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 1\u0026 1\u0026 \u0026 \\\\\\hline 01\u0026 \u0026 1\u0026 \u0026 \\\\\\hline 11\u0026 \u0026 \u0026 \u0026 \\\\\\hline 10\u0026 1\u0026 1\u0026 1\u0026 \\\\\\hline \\end{array}\\quad \\begin{array}{|c|c|c|c|c|}\\hline f_1\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 1\u0026 1\u0026 1\u0026 \\\\\\hline 01\u0026 1\u0026 \u0026 \u0026 \\\\\\hline 11\u0026 \u0026 \u0026 \u0026 \\\\\\hline 10\u0026 \u0026 1\u0026 1\u0026 \\\\\\hline \\end{array} \\) 不 combine 各自做最佳化 \\( f_1=a’ d’+a’ bc’+bcd’\\\\ f_2=a’ b’ c’+bd’\\\\ \\rightarrow\\text{7 Gates, 18 Gate Inputs} \\) 多輸出電路的基本質函項 參考實作3，若基本質函項可通過多工器中其他的輸入共用的話，則對多輸出電路而言並非基本質函項(Essential prime terms)。 參考實作4，\\(a’ d’(m_2),a’ bc’(m_5), a’ b’ c’(m_1), bd’(m_{12})\\)皆為基本質函項。 一般而言，不會為了共享而把基本質函項拆開。 和項共用(Shared by sum terms) 真值表\n\\(\\begin{array}{|cccc|cccc:c|}\\hline a\u0026b\u0026c\u0026d\u0026w\u0026x\u0026y\u0026z\u0026\\\\\\hline 0\u00260\u00260\u00260\u00260\u00260\u00261\u00261\u00260\\\\\\hline 0\u00260\u00260\u00261\u00260\u00261\u00260\u00260\u00261\\\\\\hline 0\u00260\u00261\u00260\u00260\u00261\u00260\u00261\u00262\\\\\\hline 0\u00260\u00261\u00261\u00260\u00261\u00261\u00260\u00263\\\\\\hline 0\u00261\u00260\u00260\u00260\u00261\u00261\u00261\u00264\\\\\\hline 0\u00261\u00260\u00261\u00261\u00260\u00260\u00260\u00265\\\\\\hline 0\u00261\u00261\u00260\u00261\u00260\u00260\u00261\u00266\\\\\\hline 0\u00261\u00261\u00261\u00261\u00260\u00261\u00260\u00267\\\\\\hline 1\u00260\u00260\u00260\u00261\u00260\u00261\u00261\u00268\\\\\\hline 1\u00260\u00260\u00261\u00261\u00261\u00260\u00260\u00269\\\\\\hline 1\u00260\u00261\u00260\u0026X\u0026X\u0026X\u0026X\u0026\\\\\\hline 1\u00260\u00261\u00261\u0026X\u0026X\u0026X\u0026X\u0026\\\\\\hline 1\u00261\u00260\u00260\u0026X\u0026X\u0026X\u0026X\u0026\\\\\\hline 1\u00261\u00260\u00261\u0026X\u0026X\u0026X\u0026X\u0026\\\\\\hline 1\u00261\u00261\u00260\u0026X\u0026X\u0026X\u0026X\u0026\\\\\\hline 1\u00261\u00261\u00261\u0026X\u0026X\u0026X\u0026X\u0026\\\\\\hline \\end{array}\\) k-map\n\\(\\begin{array}{|c|c|c|c|c||}\\hline w\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 \u0026 \u0026 X\u0026 1\\\\\\hline 01\u0026 \u0026 1\u0026 X\u0026 1\\\\\\hline 11\u0026 \u0026 1\u0026 X\u0026 X\\\\\\hline 10\u0026 \u0026 1\u0026 X\u0026 X\\\\\\hline \\end{array} \\begin{array}{|c|c|c|c|c||}\\hline x\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 \u0026 1\u0026 X\u0026 \\\\\\hline 01\u0026 1\u0026 \u0026 X\u0026 1\\\\\\hline 11\u0026 1\u0026 \u0026 X\u0026 X\\\\\\hline 10\u0026 1\u0026 \u0026 X\u0026 X\\\\\\hline \\end{array} \\begin{array}{|c|c|c|c|c||}\\hline y\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 1\u0026 1\u0026 X\u0026 1\\\\\\hline 01\u0026 \u0026 \u0026 X\u0026 \\\\\\hline 11\u0026 1\u0026 1\u0026 X\u0026 X\\\\\\hline 10\u0026 \u0026 \u0026 X\u0026 X\\\\\\hline \\end{array} \\begin{array}{|c|c|c|c|c|}\\hline z\u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 1\u0026 1\u0026 X\u0026 1\\\\\\hline 01\u0026 \u0026 \u0026 X\u0026 \\\\\\hline 11\u0026 \u0026 \u0026 X\u0026 X\\\\\\hline 10\u0026 1\u0026 1\u0026 X\u0026 X\\\\\\hline \\end{array}\\) \\(w=a+bc+bd=a+b(c+d)\\\\ x=bc’ d’+b’ d+b’ c=bc’ d’+b’(c+d)\\\\ y=c’ d’+cd\\\\ z=d' \\) Sum terms 也可以 share Multi-output circuits 也可以只用 \\(\\text{NAND/NOR}\\) 表示 Multi-Output NAND/NOR circuits 範例 \\(\\text{to NAND}\\) \\(\\text{to NOR}\\) ","wordCount":"811","inLanguage":"zh-tw","image":"https://intervalrain.github.io/images/cover.jpg","datePublished":"2021-09-18T03:11:35+08:00","dateModified":"2021-09-18T03:11:35+08:00","author":{"@type":"Person","name":"Rain Hu"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://intervalrain.github.io/logicdesign/lec6/"},"publisher":{"@type":"Organization","name":"Rain Hu's Workspace","logo":{"@type":"ImageObject","url":"https://intervalrain.github.io/images/rain.png"}}}</script></head><body id=top><script>localStorage.getItem("pref-theme")==="dark"?document.body.classList.add("dark"):localStorage.getItem("pref-theme")==="light"?document.body.classList.remove("dark"):window.matchMedia("(prefers-color-scheme: dark)").matches&&document.body.classList.add("dark")</script><header class=header><nav class=nav><div class=logo><a href=https://intervalrain.github.io/ accesskey=h title="Rain Hu's Workspace (Alt + H)"><img src=https://intervalrain.github.io/images/rain.png alt aria-label=logo height=35>Rain Hu's Workspace</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)"><svg id="moon" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg><svg id="sun" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></div><ul id=menu><li><a href=https://intervalrain.github.io/search title="Search (Alt + /)" accesskey=/><span>Search</span></a></li><li><a href=https://intervalrain.github.io/aboutme title="About me"><span>About me</span></a></li><li><a href=https://intervalrain.github.io/archives title=Archives><span>Archives</span></a></li><li><a href=https://intervalrain.github.io/categories/ title=Categories><span>Categories</span></a></li><li><a href=https://intervalrain.github.io/tags/ title=Tags><span>Tags</span></a></li><li><a href=https://intervalrain.github.io/csharp/csharp title=C#><span>C#</span></a></li><li><a href=https://intervalrain.github.io/csindex title=CS><span>CS</span></a></li><li><a href=https://intervalrain.github.io/leetcode title=LeetCode><span>LeetCode</span></a></li><li><a href=https://intervalrain.github.io/ai title=AI><span>AI</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><div class=breadcrumbs><a href=https://intervalrain.github.io/>首頁</a>&nbsp;»&nbsp;<a href=https://intervalrain.github.io/logicdesign/>LogicDesigns</a></div><h1 class="post-title entry-hint-parent">[Logic Design] Lec 06 - Multi-Level Gate Circuits / NAND and NOR Gates</h1><div class=post-description>Multi-level gate circuits. nand gates and nor gates introduction.</div><div class=post-meta><span title='2021-09-18 03:11:35 +0800 +0800'>September 18, 2021</span>&nbsp;·&nbsp;4 分鐘&nbsp;·&nbsp;Rain Hu&nbsp;|&nbsp;<a href=https://github.com/intervalrain/intervalrain.github.io/tree/main/content//LogicDesign/Lec6.md rel="noopener noreferrer" target=_blank>Suggest Changes</a></div></header><figure class=entry-cover><img loading=eager src=https://intervalrain.github.io/images/cover.jpg alt="Oh! You closed up the window, so you cannot see raining"></figure><aside id=toc-container class="toc-container wide"><div class=toc><details open><summary accesskey=c title="(Alt + C)"><span class=details>目錄</span></summary><div class=inner><ul><li><a href=#multi-level-gate-circuits aria-label="Multi-level gate circuits">Multi-level gate circuits</a></li><li><a href=#nand-and-nor-gates aria-label="NAND and NOR gates">NAND and NOR gates</a><ul><li><a href=#nand aria-label=NAND>NAND</a></li><li><a href=#nor aria-label=NOR>NOR</a></li><li><a href=#functionally-complete-sets-of-gates aria-label="Functionally Complete Sets of Gates">Functionally Complete Sets of Gates</a></li><li><a href=#majority-gate-and-minority-gate aria-label="Majority Gate and Minority Gate">Majority Gate and Minority Gate</a></li></ul></li><li><a href=#2-level-nand-and-nor-gates aria-label="2-level NAND and NOR gates">2-level NAND and NOR gates</a><ul><li><a href=#demorgons-law aria-label="DeMorgon&rsquo;s Law">DeMorgon&rsquo;s Law</a></li></ul></li><li><a href=#multi-level-nand-and-nor-circuits aria-label="Multi-level NAND and NOR circuits">Multi-level NAND and NOR circuits</a></li><li><a href=#multi-output-circuit-realization aria-label="Multi-output circuit realization">Multi-output circuit realization</a><ul><li><a href=#%e5%a4%9a%e8%bc%b8%e5%87%ba%e9%9b%bb%e8%b7%af%e7%9a%84%e5%9f%ba%e6%9c%ac%e8%b3%aa%e5%87%bd%e9%a0%85 aria-label=多輸出電路的基本質函項>多輸出電路的基本質函項</a></li><li><a href=#%e5%92%8c%e9%a0%85%e5%85%b1%e7%94%a8shared-by-sum-terms aria-label="和項共用(Shared by sum terms)">和項共用(Shared by sum terms)</a></li><li><a href=#multi-output-nandnor-circuits aria-label="Multi-Output NAND/NOR circuits">Multi-Output NAND/NOR circuits</a></li></ul></li></ul></div></details></div></aside><script>let activeElement,elements;window.addEventListener("DOMContentLoaded",function(){checkTocPosition(),elements=document.querySelectorAll("h1[id],h2[id],h3[id],h4[id],h5[id],h6[id]"),activeElement=elements[0];const t=encodeURI(activeElement.getAttribute("id")).toLowerCase();document.querySelector(`.inner ul li a[href="#${t}"]`).classList.add("active")},!1),window.addEventListener("resize",function(){checkTocPosition()},!1),window.addEventListener("scroll",()=>{activeElement=Array.from(elements).find(e=>{if(getOffsetTop(e)-window.pageYOffset>0&&getOffsetTop(e)-window.pageYOffset<window.innerHeight/2)return e})||activeElement,elements.forEach(e=>{const t=encodeURI(e.getAttribute("id")).toLowerCase();e===activeElement?document.querySelector(`.inner ul li a[href="#${t}"]`).classList.add("active"):document.querySelector(`.inner ul li a[href="#${t}"]`).classList.remove("active")})},!1);const main=parseInt(getComputedStyle(document.body).getPropertyValue("--article-width"),10),toc=parseInt(getComputedStyle(document.body).getPropertyValue("--toc-width"),10),gap=parseInt(getComputedStyle(document.body).getPropertyValue("--gap"),10);function checkTocPosition(){const e=document.body.scrollWidth;e-main-toc*2-gap*4>0?document.getElementById("toc-container").classList.add("wide"):document.getElementById("toc-container").classList.remove("wide")}function getOffsetTop(e){if(!e.getClientRects().length)return 0;let t=e.getBoundingClientRect(),n=e.ownerDocument.defaultView;return t.top+n.pageYOffset}</script><div class=post-content><h1 id=multi-level-gate-circuits>Multi-level gate circuits<a hidden class=anchor aria-hidden=true href=#multi-level-gate-circuits>#</a></h1><ul><li>如何決定 level 數：<ol><li>Gate input number & Delay determine level</li><li>Factoring to accomplish different level</li></ol><ul><li>AND-OR: 2-level SOP</li><li>OR-AND: 2-level POS</li><li>OR-AND-OR: 3-level circuit of AND and OR → no particular ordering</li></ul></li><li>4 level gates: \(\text{Z=(AB+C)(FG+D+E)+H}\)
<img alt=1 loading=lazy src=/LogicDesign/L6/1.png></li><li>3 level gates: (case fan out) \(\text{AB(D+E)+C(D+E)+ABFG+CFG+H}\)<ul><li>Factoring 可變成 4-level \(\text{(AB+C)(D+E+FG)+H}\)
<img alt=2 loading=lazy src=/LogicDesign/L6/2.png></li></ul></li><li>level & gate & gate inputs 的關係會隨之變化，可根據電路設計的需求改變<ul><li>範例：
<img alt=3 loading=lazy src=/LogicDesign/L6/3.png></li><li>\(
\begin{array}{llll}
f(a,b,c,d)=\sum(1,5,6,10,13,14)\\
f=(c+d)(a&rsquo;+b+c)(c&rsquo;+d&rsquo;)(a+b+c&rsquo;)&\text{2 levels}&\text{5 gates}&\text{14 gate inputs}\\
f=[c+d(a&rsquo;+b)][c&rsquo;+d&rsquo;(a+b)]&\text{4 levels}&\text{7 gates}&\text{14 gate inputs}\\
f=(c+a&rsquo; d+bd)(c&rsquo;+ad&rsquo;+bd&rsquo;)&\text{3 levels}&\text{7 gates}&\text{16 gate inputs}\\
f=a&rsquo; c&rsquo; d+bc&rsquo; d+bcd&rsquo;+acd&rsquo;&\text{2 levels}&\text{5 gates}&\text{16 gate inputs}\\
f=c&rsquo; d(a&rsquo;+b)+cd&rsquo;(a+b)&\text{3 levels}&\text{5 gates}&\text{12 gate inputs}
\end{array}
\)</li><li>\(
\boxed{\begin{array}{c|c|c|c|c}
&amp;00&amp;01&amp;11&amp;10\\\hline
00&amp;m_0&amp;m_4&amp;m_{12}&amp;m_{8}\\\hline
01&amp;m_1&amp;m_5&amp;m_{13}&amp;m_{9}\\\hline
11&amp;m_3&amp;m_7&amp;m_{15}&amp;m_{11}\\\hline
10&amp;m_2&amp;m_6&amp;m_{14}&amp;m_{10}
\end{array}}\rightarrow
\boxed{\begin{array}{c|c|c|c|c}
&amp;00&amp;01&amp;11&amp;10\\\hline
00&&&&\\\hline
01&amp;1&amp;1&amp;1&\\\hline
11&&&&\\\hline
10&&amp;1&amp;1&amp;1
\end{array}}\)</li><li>\(\boxed{\begin{array}{c|c|c|c|c}
&amp;a&rsquo; b&rsquo;&amp;a&rsquo; b&amp;ab&amp;ab&rsquo;\\\hline
c&rsquo; d&rsquo;&&&&\\\hline
c&rsquo; d&amp;1&amp;1&amp;1&\\\hline
cd&&&&\\\hline
cd&rsquo;&&amp;1&amp;1&amp;1
\end{array}}\\
=a&rsquo; c&rsquo; d+bc&rsquo; d+bcd&rsquo;+acd&rsquo;=(a&rsquo;+b)c&rsquo; d+(a+b)cd&rsquo;\\
=(c&rsquo; d&rsquo;+ab&rsquo; c&rsquo;+cd+a&rsquo; b&rsquo; c)&rsquo;=(c+d)(a&rsquo;+b+c)(c&rsquo;+d&rsquo;)(a+b+c&rsquo;)\\
=[c+d(a&rsquo;+b)][c&rsquo;+d&rsquo;(a+b)]=(c+a&rsquo; d+bd)(c&rsquo;+ad&rsquo;+bd&rsquo;)
\)</li></ul></li></ul><h1 id=nand-and-nor-gates>NAND and NOR gates<a hidden class=anchor aria-hidden=true href=#nand-and-nor-gates>#</a></h1><h2 id=nand>NAND<a hidden class=anchor aria-hidden=true href=#nand>#</a></h2><ul><li>符號
<img alt=nand loading=lazy src=/LogicDesign/L6/nand.png></li><li>真值表<br>\(\boxed{\begin{array}{cc|cc}
A&amp;B&amp;AB&\overline{AB}\\\hline
0&amp;0&amp;0&amp;1\\
0&amp;1&amp;0&amp;1\\
1&amp;0&amp;0&amp;1\\
1&amp;1&amp;1&amp;0
\end{array}}
\)</li><li>布林表達式：<br>\(F=(ABC)&rsquo;=A&rsquo;+B&rsquo;+C&rsquo;\)</li></ul><h2 id=nor>NOR<a hidden class=anchor aria-hidden=true href=#nor>#</a></h2><ul><li>符號
<img alt=nor loading=lazy src=/LogicDesign/L6/nor.png></li><li>真值表<br>\(\boxed{\begin{array}{cc|cc}
A&amp;B&amp;AB&\overline{AB}\\\hline
0&amp;0&amp;0&amp;1\\
0&amp;1&amp;1&amp;0\\
1&amp;0&amp;1&amp;0\\
1&amp;1&amp;1&amp;0
\end{array}}
\)</li><li>布林表達式：<ul><li>\(F=(A+B+C)&rsquo;=A&rsquo; B&rsquo; C&rsquo;\)</li></ul></li></ul><h2 id=functionally-complete-sets-of-gates>Functionally Complete Sets of Gates<a hidden class=anchor aria-hidden=true href=#functionally-complete-sets-of-gates>#</a></h2><ul><li>定義：當所有的布林式皆可以被這組邏輯閘組合而成，則這組邏輯閘為 Functionally Complete<ul><li>\(\lbrace{\text{AND, OR, NOT}}\rbrace\)</li><li>\(\lbrace{\text{AND, NOT}}\rbrace\rightarrow \text{OR}=X+Y=(X&rsquo; Y&rsquo;)&rsquo;\)</li><li>\(\lbrace{\text{OR, NOT}}\rbrace\rightarrow \text{AND}=XY=(X&rsquo;+Y&rsquo;)&rsquo;\)</li><li>\(\lbrace{\text{NAND}}\rbrace\)</li><li>\(\lbrace{\text{NOR}}\rbrace\)</li><li>\(\lbrace{\text{3-input Minority Gate}}\rbrace\)</li></ul></li></ul><h2 id=majority-gate-and-minority-gate>Majority Gate and Minority Gate<a hidden class=anchor aria-hidden=true href=#majority-gate-and-minority-gate>#</a></h2><ul><li>真值表<br>\(\boxed{\begin{array}{ccc|cc}
A&amp;B&amp;C&amp;F_M&amp;F_m\\\hline
0&amp;0&amp;0&amp;0&amp;1\\
0&amp;0&amp;1&amp;0&amp;1\\
0&amp;1&amp;0&amp;0&amp;1\\
0&amp;1&amp;1&amp;1&amp;0\\
1&amp;0&amp;0&amp;0&amp;1\\
1&amp;0&amp;1&amp;1&amp;0\\
1&amp;1&amp;0&amp;1&amp;0\\
1&amp;1&amp;1&amp;1&amp;0
\end{array}}\)<ul><li>\(\text{(0, B, C)}\rightarrow\boxed{\text{Minority Gate}}=\text{NAND}=\text{(BC)&rsquo;=\text{B&rsquo;+C&rsquo;}}\)</li><li>\(\text{(1, B, C)}\rightarrow\boxed{\text{Minority Gate}}=\text{NOR}=\text{(B+C)&rsquo;=\text{B&rsquo;C&rsquo;}}\)</li><li>\(\text{(A, A, A)}\rightarrow\boxed{\text{Minority Gate}}=\text{NOT}=\text{A&rsquo;}\)</li><li>\(\text{(0, B&rsquo;, C&rsquo;)}\rightarrow\boxed{\text{Minority Gate}}=\text{AND}=\text{BC}\)</li><li>\(\text{(1, B&rsquo;, C&rsquo;)}\rightarrow\boxed{\text{Minority Gate}}=\text{OR}=\text{B+C}\)</li></ul></li></ul><h1 id=2-level-nand-and-nor-gates>2-level NAND and NOR gates<a hidden class=anchor aria-hidden=true href=#2-level-nand-and-nor-gates>#</a></h1><h2 id=demorgons-law>DeMorgon&rsquo;s Law<a hidden class=anchor aria-hidden=true href=#demorgons-law>#</a></h2><ul><li>等效邏輯閘：<img alt=demorgon loading=lazy src=/LogicDesign/L6/Demorgon.png><ul><li>\((A+B)&rsquo;=A&rsquo; B&rsquo;\)</li><li>\((AB)&rsquo;=A&rsquo;+B&rsquo;\)</li><li>\(A+B=(A&rsquo; B&rsquo;)&rsquo;\)</li><li>\(AB=(A&rsquo;+B&rsquo;)&rsquo;\)</li></ul></li><li>\(\text{Ex1: AND/OR}\rightarrow\text{NAND/NAND}\)<ul><li><img alt=tonand loading=lazy src=/LogicDesign/L6/tonand.png></li></ul></li><li>\(\text{Ex2: AND/OR}\rightarrow\text{NOR/NOR}\)<ul><li><img alt=tonor loading=lazy src=/LogicDesign/L6/tonor.png></li></ul></li></ul><h1 id=multi-level-nand-and-nor-circuits>Multi-level NAND and NOR circuits<a hidden class=anchor aria-hidden=true href=#multi-level-nand-and-nor-circuits>#</a></h1><ul><li>Multi-level NAND and NOR circuits
<img alt=sample1 loading=lazy src=/LogicDesign/L6/sample1.png><ul><li>\(\text{to NAND gate}\)<br><img alt=sample2 loading=lazy src=/LogicDesign/L6/sample2.png></li><li>\(\text{to NOR gate}\)
<img alt=sample3 loading=lazy src=/LogicDesign/L6/sample3.png></li></ul></li></ul><h1 id=multi-output-circuit-realization>Multi-output circuit realization<a hidden class=anchor aria-hidden=true href=#multi-output-circuit-realization>#</a></h1><p><img alt=MUX loading=lazy src=/LogicDesign/L6/MUX.png></p><ul><li>實際一個多工器(multiplexer)內的電路實現，可以用 fan out 的方式達到最佳化。</li><li>整體最佳不一定代表個別都為最佳。</li><li>實作1:<ul><li>\(F_1(A,B,C,D)=\sum m(11,12,13,14,15) =AB+ACD \\
F_2(A,B,C,D)=\sum m(3,7,11,12,13,15)=ABC&rsquo;+CD\\
F_3(A,B,C,D)=\sum m(3,7,12,13,14,15)=A&rsquo; CD+AB\\
\)</li><li>\(
\begin{array}{|c|c|c|c|c|}\hline
F_1&amp;00&amp;01&amp;11&amp;10\\\hline
00& & & 1& \\\hline
01& & & 1& \\\hline
11& & & 1& 1\\\hline
10& & & 1& \\\hline
\end{array}\quad
\begin{array}{|c|c|c|c|c|}\hline
F_2&amp;00&amp;01&amp;11&amp;10\\\hline
00& & & 1& \\\hline
01& & & 1& \\\hline
11& 1& 1& 1& 1\\\hline
10& & & & \\\hline
\end{array}\quad
\begin{array}{|c|c|c|c|c|}\hline
F_3&amp;00&amp;01&amp;11&amp;10\\\hline
00& & &amp;1 & \\\hline
01& & &amp;1 & \\\hline
11& 1&amp;1 &amp;1 & \\\hline
10& & &amp;1 & \\\hline
\end{array}
\)
\(\text{9 Gates, 21 Gate inputs}\rightarrow\text{7 Gates, 18 Gate inputs}\)</li><li>\(\text{Share AB(fan out)}\)</li><li>\(\text{A&rsquo;CD+ACD=CD}\)<ul><li>\(F_1(A,B,C,D)=AB+ACD \\
F_2(A,B,C,D)=ABC&rsquo;+ACD+A&rsquo; CD\\
F_3(A,B,C,D)=A&rsquo; CD+AB\\
\lbrace{AB,A&rsquo; CD,ACD,ABC&rsquo;}\rbrace
\)
<img alt=multi1 loading=lazy src=/LogicDesign/L6/multi1.png>
<img alt=multi2 loading=lazy src=/LogicDesign/L6/multi2.png></li></ul></li></ul></li><li>實作2:<ul><li>\(f_1=\sum m(2,3,5,7,8,9,10,11,13,15)=bd+b&rsquo; c+ab&rsquo;\\
f_2=\sum m(2,3,5,6,7,10,11,14,15)=a&rsquo; bd+c\\
f_3=\sum m(6,7,8,9,13,14,15)=bc+ab&rsquo; c&rsquo;+abd\\
\rightarrow\text{10 Gates, 25 Gate inputs}
\)</li><li>\(
\begin{array}{|c|c|c|c|c|}\hline
f_1&amp;00&amp;01&amp;11&amp;10\\\hline
00& & & &amp;1 \\\hline
01& &amp;1 &amp;1 &amp;1 \\\hline
11&amp;1 &amp;1 &amp;1 &amp;1 \\\hline
10&amp;1 & & &amp;1 \\\hline
\end{array}\quad
\begin{array}{|c|c|c|c|c|}\hline
f_2&amp;00&amp;01&amp;11&amp;10\\\hline
00& & & & \\\hline
01& &amp;1 & & \\\hline
11&amp;1 &amp;1 &amp;1 &amp;1 \\\hline
10&amp;1 &amp;1 &amp;1 &amp;1 \\\hline
\end{array}\quad
\begin{array}{|c|c|c|c|c|}\hline
f_3&amp;00&amp;01&amp;11&amp;10\\\hline
00& & & &amp;1 \\\hline
01& & &amp;1 &amp;1 \\\hline
11& &amp;1 &amp;1 & \\\hline
10& &amp;1 &amp;1 & \\\hline
\end{array}
\)</li><li>\(
\text{(1) } b&rsquo; c+bc = c\\
\text{(2) } a&rsquo; bd+abd = bd\\
\text{用}\lbrace{b&rsquo; c, bc, a&rsquo;bd, abd, ab&rsquo; c&rsquo;}\rbrace\text{組合上例}
\)</li><li>\(
f_1=b&rsquo; c+(abd+a&rsquo; bd)+ab&rsquo; c&rsquo;\\
f_2=(b&rsquo; c+ bc)+a&rsquo; bd\\
f_3=bc+abd+ab&rsquo; c&rsquo;\\
\lbrace {b&rsquo; c,bc,abd,a&rsquo; bd,ab&rsquo; c&rsquo;}\rbrace\\
\rightarrow\text{8 Gates, 23 Gate inputs}
\)</li></ul></li><li>實作3:<ul><li>\(
f_1=\sum m(1,5,9,13,15)=c&rsquo; d+abd\\
f_2=\sum m(4,6,12,14,15)=bd&rsquo;+abc\\
\rightarrow\text{6 Gates, 14 Gate inputs}
\)</li><li>\(\begin{array}{|c|c|c|c|c|}\hline
f_1&amp;00&amp;01&amp;11&amp;10\\\hline
00& & & & \\\hline
01& 1& 1& 1& 1\\\hline
11& & & 1& \\\hline
10& & & & \\\hline
\end{array}\quad
\begin{array}{|c|c|c|c|c|}\hline
f_2&amp;00&amp;01&amp;11&amp;10\\\hline
00& & 1& 1& \\\hline
01& & & & \\\hline
11& & & 1& \\\hline
10& & 1& 1& \\\hline
\end{array}\)</li><li>使上面兩式共用 \(abcd\)</li><li>\(
f_1=c&rsquo; d+abcd\\
f_2=bd&rsquo;+abcd\\
\rightarrow\text{5 Gates, 12 Gate inputs}
\)</li></ul></li><li>實作4:<ul><li>\(
f_1=\sum m(0,3,4,5,6,14)=a&rsquo; c&rsquo; d&rsquo;+a&rsquo; bc&rsquo;+a&rsquo; cd&rsquo;+bcd&rsquo;\\
f_2=\sum m(0,1,4,6,8,10)=a&rsquo; c&rsquo; d&rsquo;+bc&rsquo; d&rsquo;+a&rsquo; b&rsquo; c&rsquo;+bcd&rsquo;\\
\rightarrow\text{8 Gates, 26 Gate inputs}
\)</li><li>\(\begin{array}{|c|c|c|c|c|}\hline
f_1&amp;00&amp;01&amp;11&amp;10\\\hline
00& 1& 1& & \\\hline
01& & 1& & \\\hline
11& & & & \\\hline
10& 1& 1& 1& \\\hline
\end{array}\quad
\begin{array}{|c|c|c|c|c|}\hline
f_1&amp;00&amp;01&amp;11&amp;10\\\hline
00& 1& 1& 1& \\\hline
01& 1& & & \\\hline
11& & & & \\\hline
10& & 1& 1& \\\hline
\end{array}
\)</li><li>不 combine 各自做最佳化</li><li>\(
f_1=a&rsquo; d&rsquo;+a&rsquo; bc&rsquo;+bcd&rsquo;\\
f_2=a&rsquo; b&rsquo; c&rsquo;+bd&rsquo;\\
\rightarrow\text{7 Gates, 18 Gate Inputs}
\)</li></ul></li></ul><h2 id=多輸出電路的基本質函項>多輸出電路的基本質函項<a hidden class=anchor aria-hidden=true href=#多輸出電路的基本質函項>#</a></h2><ul><li>參考實作3，若基本質函項可通過多工器中其他的輸入共用的話，則對多輸出電路而言並非基本質函項(Essential prime terms)。</li><li>參考實作4，\(a&rsquo; d&rsquo;(m_2),a&rsquo; bc&rsquo;(m_5), a&rsquo; b&rsquo; c&rsquo;(m_1), bd&rsquo;(m_{12})\)皆為基本質函項。</li><li>一般而言，不會為了共享而把基本質函項拆開。</li></ul><h2 id=和項共用shared-by-sum-terms>和項共用(Shared by sum terms)<a hidden class=anchor aria-hidden=true href=#和項共用shared-by-sum-terms>#</a></h2><p><img alt=1 loading=lazy src=/LogicDesign/L6/8421.png></p><ul><li>真值表<br>\(\begin{array}{|cccc|cccc:c|}\hline
a&amp;b&amp;c&amp;d&amp;w&amp;x&amp;y&amp;z&\\\hline
0&amp;0&amp;0&amp;0&amp;0&amp;0&amp;1&amp;1&amp;0\\\hline
0&amp;0&amp;0&amp;1&amp;0&amp;1&amp;0&amp;0&amp;1\\\hline
0&amp;0&amp;1&amp;0&amp;0&amp;1&amp;0&amp;1&amp;2\\\hline
0&amp;0&amp;1&amp;1&amp;0&amp;1&amp;1&amp;0&amp;3\\\hline
0&amp;1&amp;0&amp;0&amp;0&amp;1&amp;1&amp;1&amp;4\\\hline
0&amp;1&amp;0&amp;1&amp;1&amp;0&amp;0&amp;0&amp;5\\\hline
0&amp;1&amp;1&amp;0&amp;1&amp;0&amp;0&amp;1&amp;6\\\hline
0&amp;1&amp;1&amp;1&amp;1&amp;0&amp;1&amp;0&amp;7\\\hline
1&amp;0&amp;0&amp;0&amp;1&amp;0&amp;1&amp;1&amp;8\\\hline
1&amp;0&amp;0&amp;1&amp;1&amp;1&amp;0&amp;0&amp;9\\\hline
1&amp;0&amp;1&amp;0&amp;X&amp;X&amp;X&amp;X&\\\hline
1&amp;0&amp;1&amp;1&amp;X&amp;X&amp;X&amp;X&\\\hline
1&amp;1&amp;0&amp;0&amp;X&amp;X&amp;X&amp;X&\\\hline
1&amp;1&amp;0&amp;1&amp;X&amp;X&amp;X&amp;X&\\\hline
1&amp;1&amp;1&amp;0&amp;X&amp;X&amp;X&amp;X&\\\hline
1&amp;1&amp;1&amp;1&amp;X&amp;X&amp;X&amp;X&\\\hline
\end{array}\)</li><li>k-map<br>\(\begin{array}{|c|c|c|c|c||}\hline
w&amp;00&amp;01&amp;11&amp;10\\\hline
00& & & X& 1\\\hline
01& & 1& X& 1\\\hline
11& & 1& X& X\\\hline
10& & 1& X& X\\\hline
\end{array}
\begin{array}{|c|c|c|c|c||}\hline
x&amp;00&amp;01&amp;11&amp;10\\\hline
00& & 1& X& \\\hline
01& 1& & X& 1\\\hline
11& 1& & X& X\\\hline
10& 1& & X& X\\\hline
\end{array}
\begin{array}{|c|c|c|c|c||}\hline
y&amp;00&amp;01&amp;11&amp;10\\\hline
00& 1& 1& X& 1\\\hline
01& & & X& \\\hline
11& 1& 1& X& X\\\hline
10& & & X& X\\\hline
\end{array}
\begin{array}{|c|c|c|c|c|}\hline
z&amp;00&amp;01&amp;11&amp;10\\\hline
00& 1& 1& X& 1\\\hline
01& & & X& \\\hline
11& & & X& X\\\hline
10& 1& 1& X& X\\\hline
\end{array}\)</li><li>\(w=a+bc+bd=a+b(c+d)\\
x=bc&rsquo; d&rsquo;+b&rsquo; d+b&rsquo; c=bc&rsquo; d&rsquo;+b&rsquo;(c+d)\\
y=c&rsquo; d&rsquo;+cd\\
z=d'
\)</li><li>Sum terms 也可以 share</li><li>Multi-output circuits 也可以只用 \(\text{NAND/NOR}\) 表示</li></ul><h2 id=multi-output-nandnor-circuits>Multi-Output NAND/NOR circuits<a hidden class=anchor aria-hidden=true href=#multi-output-nandnor-circuits>#</a></h2><ul><li>範例<img alt=mo1 loading=lazy src=/LogicDesign/L6/mo1.png><ul><li>\(\text{to NAND}\)
<img alt=mo1 loading=lazy src=/LogicDesign/L6/mo2.png></li><li>\(\text{to NOR}\)
<img alt=mo1 loading=lazy src=/LogicDesign/L6/mo3.png></li></ul></li></ul></div><footer class=post-footer><ul class=post-tags><li><a href=https://intervalrain.github.io/tags/logic-design/>Logic Design</a></li></ul></footer><script src=https://utteranc.es/client.js repo=Reid00/hugo-blog-talks issue-term=pathname label=Comment theme=github-light crossorigin=anonymous async></script></article></main><footer class=footer><span>&copy; 2024 <a href=https://intervalrain.github.io/>Rain Hu's Workspace</a></span> ·
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
        <a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg viewBox="0 0 12 6" fill="currentcolor"><path d="M12 6H0l6-6z"/></svg>
</a><script>let menu=document.getElementById("menu");menu&&(menu.scrollLeft=localStorage.getItem("menu-scroll-position"),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}),document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(e){e.preventDefault();var t=this.getAttribute("href").substr(1);window.matchMedia("(prefers-reduced-motion: reduce)").matches?document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView({behavior:"smooth"}),t==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${t}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove("dark"),localStorage.setItem("pref-theme","light")):(document.body.classList.add("dark"),localStorage.setItem("pref-theme","dark"))})</script><script>document.querySelectorAll("pre > code").forEach(e=>{const n=e.parentNode.parentNode,t=document.createElement("button");t.classList.add("copy-code"),t.innerHTML="複製";function s(){t.innerHTML="已複製！",setTimeout(()=>{t.innerHTML="複製"},2e3)}t.addEventListener("click",t=>{if("clipboard"in navigator){navigator.clipboard.writeText(e.textContent),s();return}const n=document.createRange();n.selectNodeContents(e);const o=window.getSelection();o.removeAllRanges(),o.addRange(n);try{document.execCommand("copy"),s()}catch{}o.removeRange(n)}),n.classList.contains("highlight")?n.appendChild(t):n.parentNode.firstChild==n||(e.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?e.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(t):e.parentNode.appendChild(t))})</script></body></html>