/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire [17:0] _02_;
  reg [4:0] _03_;
  reg [7:0] _04_;
  reg [5:0] _05_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [23:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_5z;
  wire [38:0] celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_2z[2] ? celloutsig_0_7z : celloutsig_0_8z;
  assign celloutsig_0_19z = ~celloutsig_0_17z[1];
  assign celloutsig_1_13z = ~celloutsig_1_8z;
  assign celloutsig_0_14z = ~((celloutsig_0_10z[0] | celloutsig_0_2z[1]) & (celloutsig_0_2z[0] | _00_));
  assign celloutsig_0_78z = celloutsig_0_17z[0] ^ celloutsig_0_6z[29];
  assign celloutsig_0_17z = { in_data[47:45], celloutsig_0_2z, celloutsig_0_0z } + { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_14z };
  reg [17:0] _12_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _12_ <= 18'h00000;
    else _12_ <= celloutsig_0_1z[17:0];
  assign { _02_[17:16], _01_, _02_[3], _00_, _02_[1:0] } = _12_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= in_data[124:120];
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 8'h00;
    else _04_ <= { in_data[115:109], celloutsig_1_1z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 6'h00;
    else _05_ <= { celloutsig_1_0z[8:6], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_6z = { _01_[9:6], celloutsig_0_2z, _02_[17:16], _01_, _02_[3], _00_, _02_[1:0], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z } & { celloutsig_0_1z[16:2], celloutsig_0_1z };
  assign celloutsig_0_10z = { _02_[16], celloutsig_0_3z, celloutsig_0_7z } & { celloutsig_0_1z[14:13], celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[43:40] == in_data[52:49];
  assign celloutsig_0_8z = celloutsig_0_1z[16:3] == { in_data[59:47], celloutsig_0_0z };
  assign celloutsig_1_12z = in_data[137:104] == { celloutsig_1_5z[2:0], celloutsig_1_9z, celloutsig_1_11z, _04_, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_11z, _03_, _03_, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_15z[13:10], celloutsig_1_8z } >= { celloutsig_1_15z[6:4], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_4z = { in_data[168:165], celloutsig_1_1z } && celloutsig_1_0z[12:8];
  assign celloutsig_0_1z = { in_data[60:38], celloutsig_0_0z } % { 1'h1, in_data[27:13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_5z = { celloutsig_0_1z[9], celloutsig_0_2z } * { celloutsig_0_1z[8:5], celloutsig_0_0z };
  assign celloutsig_1_5z = celloutsig_1_0z[8:5] * _03_[3:0];
  assign celloutsig_1_9z = { celloutsig_1_5z[3:2], celloutsig_1_1z, celloutsig_1_4z } * { celloutsig_1_5z[2:1], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_9z[2:0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_12z } * { celloutsig_1_4z, _04_, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_2z = { celloutsig_0_1z[22:20], celloutsig_0_0z } * { in_data[86:84], celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[61:57], celloutsig_0_0z } !== celloutsig_0_1z[12:7];
  assign celloutsig_0_7z = in_data[21:11] !== { _01_[11:6], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_10z = { in_data[159], _05_, celloutsig_1_0z, _05_ } !== { celloutsig_1_0z[9:2], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_0z = ~ in_data[130:117];
  assign celloutsig_1_1z = & in_data[191:188];
  assign celloutsig_1_7z = & { celloutsig_1_5z, _04_, celloutsig_1_0z[7] };
  assign celloutsig_1_8z = | { celloutsig_1_4z, _03_, celloutsig_1_0z[13:12] };
  assign celloutsig_1_11z = | { celloutsig_1_7z, _05_[5:3], celloutsig_1_4z };
  assign celloutsig_1_16z = | _03_;
  assign celloutsig_1_17z = ^ { in_data[143:139], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_9z[3:1], _03_, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z } >>> { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_17z, _03_, celloutsig_1_13z, celloutsig_1_10z };
  assign { _02_[15:4], _02_[2] } = { _01_, _00_ };
  assign { out_data[128], out_data[111:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_19z };
endmodule
