# âŒš Sports Stopwatch â€“ Designed in Verilog HDL

## ğŸ“Œ Project Overview

This is a final project for the **Logic Design (CO3091)** course at the University of Technology â€“ VNU-HCM. The goal of this project is to build a **multifunctional digital stopwatch** with capabilities including:

- Precise time counting (hours, minutes, seconds, hundredths of a second)
- Display time on **12 seven-segment LEDs**
- Store and display multiple results on a **20x4 LCD screen**
- Support for **pause/resume**, and **manual adjustment** of time

## ğŸ—‚ï¸ Project Structure
â”œâ”€â”€ src/ # Contains all Verilog source files
â”‚ â”œâ”€â”€ Chia_10ena/ # Clock divider modules
â”‚ â”œâ”€â”€ Dem_GPG_NN/ # Hour-minute-second counter with blinking
â”‚ â”œâ”€â”€ GM_HT_12Led/ # Seven-segment LED decoder
â”‚ â”œâ”€â”€ HEXTOBCD/ # Hexadecimal to BCD converters
â”‚ â”œâ”€â”€ LCD_DATA_TRANSFER/ # Data packing for LCD
â”‚ â”œâ”€â”€ LCD_Transfer/ # LCD data transfer control (FSM)
â”‚ â””â”€â”€ Dong_ho_the_thao.v # Top-level integration module
â”œâ”€â”€ Readme # Project documentation

## ğŸ§° Technologies Used

- **HDL Language**: Verilog
- **Simulation Tool**: Xilinx Vivado
- **Hardware Platform**: Arty Z7 FPGA
- **Design Style**: RTL (Register Transfer Level), modular structure

## ğŸ§© System Architecture

The system is structured into 6 main modules:

1. **Clock Divider** â€“ generates signals of 1Hz, 2Hz, 5Hz, 1kHz, etc.
2. **Time Counter** â€“ handles hour, minute, second counting with blink and adjustment modes
3. **Button Debounce** â€“ ensures clean signals from button presses
4. **Hex to BCD Converter** â€“ converts internal binary values to BCD for display
5. **Seven-Segment Decoder** â€“ drives the 12 seven-segment LED display
6. **LCD Data Transfer & Display Controller** â€“ handles output to 20x4 LCD screen

## ğŸ–¥ï¸ Output Display

- **12x Seven-Segment LEDs**: show live time in format `hh:mm:ss.xx`
- **20x4 LCD Display**: shows saved results (lap times, distances, etc.)