// Seed: 3035039955
module module_0;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_1;
  always id_1 = #1 id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  reg id_3;
  wire id_4;
  wire id_6;
  supply0 id_7 = (1'h0);
  assign id_4 = id_2 & id_5;
  reg id_8;
  id_9 :
  assert property (@(posedge 1) id_7 - id_4)
  else begin : LABEL_0
    id_3 <= #id_8 id_8;
  end
endmodule
