// Seed: 1391673508
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
  assign module_1.type_3 = 0;
  wire id_15;
  assign id_9 = 1;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1
    , id_17,
    input tri1 id_2,
    input tri id_3,
    output wor id_4,
    input tri1 id_5,
    input tri0 id_6,
    output supply1 id_7,
    output tri0 id_8,
    input uwire id_9,
    input wire id_10
    , id_18,
    input tri1 id_11,
    input wire id_12,
    output logic id_13,
    input tri0 id_14,
    input wire id_15
);
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19
  );
  always @(1 or id_9 - 1 or posedge 1) begin : LABEL_0
    id_13 <= 1;
  end
  uwire id_20 = 1;
endmodule
