/*
 * T1024/T1023 QDS Device Tree Source
 *
 * Copyright 2014 Freescale Semiconductor Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *	 notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *	 notice, this list of conditions and the following disclaimer in the
 *	 documentation and/or other materials provided with the distribution.
 *     * Neither the name of Freescale Semiconductor nor the
 *	 names of its contributors may be used to endorse or promote products
 *	 derived from this software without specific prior written permission.
 *
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation, either version 2 of that License or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor "AS IS" AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/ {
	model = "fsl,T1024QDS";
	compatible = "fsl,T1024QDS";
	#address-cells = <2>;
	#size-cells = <2>;
	interrupt-parent = <&mpic>;

	aliases {
		emi1_rgmii0 = &t1024mdio0;
		emi1_rgmii1 = &t1024mdio1;
		emi1_slot2 = &t1024mdio2;
		emi1_slot3 = &t1024mdio3;
		emi1_slot4 = &t1024mdio4;
		emi1_slot5 = &t1024mdio5;
		rgmii_phy1 = &rgmii_phy1;
		rgmii_phy2 = &rgmii_phy2;
		qsgmii_phy_p1 = &qsgmii_phy_p1;
		qsgmii_phy_p2 = &qsgmii_phy_p2;
		qsgmii_phy_p3 = &qsgmii_phy_p3;
		qsgmii_phy_p4 = &qsgmii_phy_p4;
		sgmii_aqr105_phy_s3 = &sgmii_aqr105_phy_s3;
		sgmii_aqr105_phy_s4 = &sgmii_aqr105_phy_s4;
		sgmii_aqr105_phy_s5 = &sgmii_aqr105_phy_s5;
		sgmii_vsc8234_phy_s3 = &sgmii_vsc8234_phy_s3;
		sgmii_vsc8234_phy_s4 = &sgmii_vsc8234_phy_s4;
		sgmii_vsc8234_phy_s5 = &sgmii_vsc8234_phy_s5;
	};

	ifc: localbus@ffe124000 {
		reg = <0xf 0xfe124000 0 0x2000>;
		ranges = <0 0 0xf 0xe8000000 0x08000000
			  2 0 0xf 0xff800000 0x00010000
			  3 0 0xf 0xffdf0000 0x00008000>;

		nor@0,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "cfi-flash";
			reg = <0x0 0x0 0x8000000>;
			bank-width = <2>;
			device-width = <1>;
		};

		nand@2,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,ifc-nand";
			reg = <0x2 0x0 0x10000>;
		};

		board-control@3,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,tetra-fpga", "fsl,fpga-qixis";
			reg = <3 0 0x300>;
			ranges = <0 3 0 0x300>;

			mdio-mux-emi1 {
				compatible = "mdio-mux-mmioreg", "mdio-mux";
				mdio-parent-bus = <&mdio0>;
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x54 1>;    /* BRDCFG4 */
				mux-mask = <0xe0>; /* EMI1 */

				/* On-board RGMII1 PHY */
				t1024mdio0: mdio@0 {
					reg = <0x00>;
					#address-cells = <1>;
					#size-cells = <0>;

					rgmii_phy1: ethernet-phy@1 { /* MAC4 */
						reg = <0x1>;
					};
				};

				/* On-board RGMII2 PHY */
				t1024mdio1: mdio@20 {
					reg = <0x20>;
					#address-cells = <1>;
					#size-cells = <0>;
					status = "disabled";

					rgmii_phy2: ethernet-phy@2 { /* MAC3 */
						reg = <0x2>;
					};
				};

				/* Slot 2 */
				t1024mdio2: mdio@60 {
					reg = <0x60>;
					#address-cells = <1>;
					#size-cells = <0>;
					status = "disabled";

					qsgmii_phy_p1: ethernet-phy@8 {
						reg = <0x8>;
					};
					qsgmii_phy_p2: ethernet-phy@9 {
						reg = <0x9>;
					};
					qsgmii_phy_p3: ethernet-phy@a {
						reg = <0xa>;
					};
					qsgmii_phy_p4: ethernet-phy@b {
						reg = <0xb>;
					};
				};

				/* Slot 3 */
				t1024mdio3: mdio@80 {
					reg = <0x80>;
					#address-cells = <1>;
					#size-cells = <0>;

					sgmii_vsc8234_phy_s3: ethernet-phy@1c {
						reg = <0x1c>;
					};

					sgmii_aqr105_phy_s3: ethernet-phy@3 {
						reg = <0x3>;
					};
				};

				/* Slot 4 */
				t1024mdio4: mdio@a0 {
					reg = <0xa0>;
					#address-cells = <1>;
					#size-cells = <0>;

					sgmii_vsc8234_phy_s4: ethernet-phy@1c {
						reg = <0x1c>;
					};

					sgmii_aqr105_phy_s4: ethernet-phy@4 {
						reg = <0x4>;
					};
				};

				/* Slot 5 */
				t1024mdio5: mdio@c0 {
					reg = <0xc0>;
					#address-cells = <1>;
					#size-cells = <0>;

					sgmii_vsc8234_phy_s5: ethernet-phy@1c {
						reg = <0x1c>;
					};

					sgmii_aqr105_phy_s5: ethernet-phy@5 {
						reg = <0x5>;
					};
				};
			};
		};
	};

	memory {
		device_type = "memory";
	};

	dcsr: dcsr@f00000000 {
		ranges = <0x00000000 0xf 0x00000000 0x01072000>;
	};

	bportals: bman-portals@ff4000000 {
		ranges = <0x0 0xf 0xf4000000 0x2000000>;
	};

	qportals: qman-portals@ff6000000 {
		ranges = <0x0 0xf 0xf6000000 0x2000000>;
	};

	soc: soc@ffe000000 {
		ranges = <0x00000000 0xf 0xfe000000 0x1000000>;
		reg = <0xf 0xfe000000 0 0x00001000>;
		spi@110000 {
			flash@0 {
				#address-cells = <1>;
				#size-cells = <1>;
				compatible = "micron,n25q128a11", "jedec,spi-nor";  /* 16MB */
				reg = <0>;
				spi-max-frequency = <10000000>; /* input clock */
			};

			flash@1 {
				#address-cells = <1>;
				#size-cells = <1>;
				compatible = "sst,sst25wf040", "jedec,spi-nor";  /* 512KB */
				reg = <1>;
				spi-max-frequency = <10000000>; /* input clock */
			};

			flash@2 {
				#address-cells = <1>;
				#size-cells = <1>;
				compatible = "eon,en25s64", "jedec,spi-nor";   /* 8MB */
				reg = <2>;
				spi-max-frequency = <10000000>; /* input clock */
			};

			slic@2 {
				compatible = "maxim,ds26522";
				reg = <2>;
				spi-max-frequency = <2000000>;
			};

			slic@3 {
				compatible = "maxim,ds26522";
				reg = <3>;
				spi-max-frequency = <2000000>;
			};
		};

		i2c@118000 {
			pca9547@77 {
				compatible = "nxp,pca9547";
				reg = <0x77>;
				#address-cells = <1>;
				#size-cells = <0>;

				i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x0>;

					eeprom@50 {
						compatible = "at24,24c512";
						reg = <0x50>;
					};

					eeprom@51 {
						compatible = "at24,24c02";
						reg = <0x51>;
					};

					eeprom@57 {
						compatible = "at24,24c02";
						reg = <0x57>;
					};
				};

				i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x2>;

					ina220@40 {
						compatible = "ti,ina220";
						reg = <0x40>;
						shunt-resistor = <1000>;
					};

					ina220@41 {
						compatible = "ti,ina220";
						reg = <0x41>;
						shunt-resistor = <1000>;
					};
				};

				i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x3>;

					adt7461@4c {
						/* Thermal Monitor */
						compatible = "adi,adt7461";
						reg = <0x4c>;
					};

					eeprom@55 {
						compatible = "at24,24c02";
						reg = <0x55>;
					};

					eeprom@56 {
						compatible = "at24,24c512";
						reg = <0x56>;
					};

					eeprom@57 {
						compatible = "at24,24c512";
						reg = <0x57>;
					};
				};
			};
			rtc@68 {
				compatible = "dallas,ds3232";
				reg = <0x68>;
				interrupts = <0x5 0x1 0 0>;
			};
		};

		fman0: fman@400000 {
			rcpm-wakeup = <&rcpm 0x00000008>;

			fm1mac1: ethernet@e0000 {
				phy-handle = <&sgmii_aqr105_phy_s5>;
				phy-connection-type = "sgmii";
				rcpm-wakeup = <&rcpm 0x80000000>;
			};

			fm1mac2: ethernet@e2000 {
				phy-handle = <&sgmii_aqr105_phy_s4>;
				phy-connection-type = "sgmii";
				rcpm-wakeup = <&rcpm 0x40000000>;
			};

			fm1mac3: ethernet@e4000 {
				phy-handle = <&sgmii_vsc8234_phy_s3>;
				phy-connection-type = "sgmii";
				rcpm-wakeup = <&rcpm 0x20000000>;
			};

			fm1mac4: ethernet@e6000 {
				phy-handle = <&rgmii_phy1>;
				phy-connection-type = "rgmii";
				rcpm-wakeup = <&rcpm 0x10000000>;
			};

			mdio0: mdio@fc000 {
			};

			xmdio0: mdio@fd000 {
				ethernet-phy@4 {
					compatible = "ethernet-phy-ieee802.3-c45";
					reg = <0x4>;
				};
			};
		};
	};

	fsl,dpaa {
		compatible = "fsl,t1024-dpaa", "fsl,dpaa";
		ethernet@0 {
			compatible = "fsl,t1024-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&fm1mac1>;
		};
		ethernet@1 {
			compatible = "fsl,t1024-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&fm1mac2>;
		};
		ethernet@2 {
			compatible = "fsl,t1024-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&fm1mac3>;
		};
		ethernet@3 {
			compatible = "fsl,t1024-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&fm1mac4>;
		};
	};

	pci0: pcie@ffe240000 {
		reg = <0xf 0xfe240000 0 0x10000>;
		ranges = <0x02000000 0 0xe0000000 0xc 0x00000000 0x0 0x10000000
			  0x01000000 0 0x00000000 0xf 0xf8000000 0x0 0x00010000>;
		pcie@0 {
			ranges = <0x02000000 0 0xe0000000
				  0x02000000 0 0xe0000000
				  0 0x10000000

				  0x01000000 0 0x00000000
				  0x01000000 0 0x00000000
				  0 0x00010000>;
		};
	};

	pci1: pcie@ffe250000 {
		reg = <0xf 0xfe250000 0 0x10000>;
		ranges = <0x02000000 0x0 0xe0000000 0xc 0x10000000 0x0 0x10000000
			  0x01000000 0x0 0x00000000 0xf 0xf8010000 0x0 0x00010000>;
		pcie@0 {
			ranges = <0x02000000 0 0xe0000000
				  0x02000000 0 0xe0000000
				  0 0x10000000

				  0x01000000 0 0x00000000
				  0x01000000 0 0x00000000
				  0 0x00010000>;
		};
	};

	pci2: pcie@ffe260000 {
		reg = <0xf 0xfe260000 0 0x10000>;
		ranges = <0x02000000 0 0xe0000000 0xc 0x20000000 0 0x10000000
			  0x01000000 0 0x00000000 0xf 0xf8020000 0 0x00010000>;
		pcie@0 {
			ranges = <0x02000000 0 0xe0000000
				  0x02000000 0 0xe0000000
				  0 0x10000000

				  0x01000000 0 0x00000000
				  0x01000000 0 0x00000000
				  0 0x00010000>;
		};
	};
};
