Analysis & Synthesis report for main
Thu Jun 09 22:12:51 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Jun 09 22:12:51 2022            ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; main                                         ;
; Top-level Entity Name              ; main                                         ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; N/A until Partition Merge                    ;
;     Total combinational functions  ; N/A until Partition Merge                    ;
;     Dedicated logic registers      ; N/A until Partition Merge                    ;
; Total registers                    ; N/A until Partition Merge                    ;
; Total pins                         ; N/A until Partition Merge                    ;
; Total virtual pins                 ; N/A until Partition Merge                    ;
; Total memory bits                  ; N/A until Partition Merge                    ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                    ;
; Total PLLs                         ; N/A until Partition Merge                    ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; main               ; main               ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 09 22:12:49 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning: Tcl Script File ../ROM.qip not found
    Info: set_global_assignment -name QIP_FILE ../ROM.qip
Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab4/control_unit/control_unit.vhd
    Info: Found design unit 1: control_unit-arch1
    Info: Found entity 1: control_unit
Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab3/ram_mem/ram_mem.vhd
    Info: Found design unit 1: RAM_mem-arch1
    Info: Found entity 1: RAM_mem
Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab3/port_io/port_io.vhd
    Info: Found design unit 1: Port_io-arch1
    Info: Found entity 1: Port_io
Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/status_reg/status_reg.vhd
    Info: Found design unit 1: Status_reg-arch1
    Info: Found entity 1: Status_reg
Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/stack/stack.vhd
    Info: Found design unit 1: Stack-arch1
    Info: Found entity 1: Stack
Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/pc_reg/pc_reg.vhd
    Info: Found design unit 1: PC_reg-arch1
    Info: Found entity 1: PC_reg
Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/fsr_reg/fsr_reg.vhd
    Info: Found design unit 1: FSR_reg-arch1
    Info: Found entity 1: FSR_reg
Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab1/mux/addr_mux.vhd
    Info: Found design unit 1: addr_mux-arch
    Info: Found entity 1: addr_mux
Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab1/alu/alu.vhd
    Info: Found design unit 1: alu-arch
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/w_reg/w_reg.vhd
    Info: Found design unit 1: w_reg-arch1
    Info: Found entity 1: w_reg
Warning: Using design file main.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: main
Info: Elaborating entity "main" for the top level hierarchy
Info: Elaborating entity "control_unit" for hierarchy "control_unit:inst"
Warning (10492): VHDL Process Statement warning at control_unit.vhd(213): signal "alu_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(240): signal "alu_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10620): VHDL warning at control_unit.vhd(331): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(339): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(347): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(358): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(369): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(383): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(393): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(398): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(414): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(421): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(426): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(437): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(444): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at control_unit.vhd(449): comparison between unequal length operands always returns FALSE
Info: Elaborating entity "RAM_mem" for hierarchy "RAM_mem:inst1"
Info: Elaborating entity "alu" for hierarchy "alu:inst8"
Info: Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst11"
Info: Elaborated megafunction instantiation "BUSMUX:inst11"
Info: Instantiated megafunction "BUSMUX:inst11" with the following parameter:
    Info: Parameter "WIDTH" = "8"
Info: Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst11|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "BUSMUX:inst11|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst11"
Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf
    Info: Found entity 1: mux_smc
Info: Elaborating entity "mux_smc" for hierarchy "BUSMUX:inst11|lpm_mux:$00000|mux_smc:auto_generated"
Info: Elaborating entity "PC_reg" for hierarchy "PC_reg:inst4"
Warning (10492): VHDL Process Statement warning at PC_reg.vhd(124): signal "pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at PC_reg.vhd(121): inferring latch(es) for signal or variable "nextpc_out", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nextpc_out[0]" at PC_reg.vhd(121)
Info (10041): Inferred latch for "nextpc_out[1]" at PC_reg.vhd(121)
Info (10041): Inferred latch for "nextpc_out[2]" at PC_reg.vhd(121)
Info (10041): Inferred latch for "nextpc_out[3]" at PC_reg.vhd(121)
Info (10041): Inferred latch for "nextpc_out[4]" at PC_reg.vhd(121)
Info (10041): Inferred latch for "nextpc_out[5]" at PC_reg.vhd(121)
Info (10041): Inferred latch for "nextpc_out[6]" at PC_reg.vhd(121)
Info (10041): Inferred latch for "nextpc_out[7]" at PC_reg.vhd(121)
Info (10041): Inferred latch for "nextpc_out[8]" at PC_reg.vhd(121)
Info (10041): Inferred latch for "nextpc_out[9]" at PC_reg.vhd(121)
Info (10041): Inferred latch for "nextpc_out[10]" at PC_reg.vhd(121)
Info (10041): Inferred latch for "nextpc_out[11]" at PC_reg.vhd(121)
Info (10041): Inferred latch for "nextpc_out[12]" at PC_reg.vhd(121)
Info: Elaborating entity "FSR_reg" for hierarchy "FSR_reg:inst3"
Warning (10492): VHDL Process Statement warning at FSR_reg.vhd(39): signal "ler" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Status_reg" for hierarchy "Status_reg:inst6"
Info: Elaborating entity "Port_io" for hierarchy "Port_io:inst2"
Warning (10036): Verilog HDL or VHDL warning at Port_io.vhd(46): object "t_reg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at Port_io.vhd(69): signal "abus_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Port_io" for hierarchy "Port_io:inst10"
Warning (10036): Verilog HDL or VHDL warning at Port_io.vhd(46): object "t_reg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at Port_io.vhd(69): signal "abus_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "w_reg" for hierarchy "w_reg:inst7"
Info: Elaborating entity "addr_mux" for hierarchy "addr_mux:inst9"
Error: Node instance "inst12" instantiates undefined entity "Rom"
Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 25 warnings
    Error: Peak virtual memory: 249 megabytes
    Error: Processing ended: Thu Jun 09 22:12:51 2022
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:03


