{"vcs1":{"timestamp_begin":1769672094.561653803, "rt":6.89, "ut":6.60, "st":0.20}}
{"vcselab":{"timestamp_begin":1769672101.509208613, "rt":0.31, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769672101.852406752, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769672094.304830123}
{"VCS_COMP_START_TIME": 1769672094.304830123}
{"VCS_COMP_END_TIME": 1769672102.125421401}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 353256}}
{"vcselab": {"peak_mem": 173708}}
