{
  "module_name": "nic2_qm1_regs.h",
  "hash_id": "19f25d131465447d123fcd6344f419bf2c6c1291a66a7a8695cfb906c158d47e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/nic2_qm1_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_NIC2_QM1_REGS_H_\n#define ASIC_REG_NIC2_QM1_REGS_H_\n\n \n\n#define mmNIC2_QM1_GLBL_CFG0                                         0xD62000\n\n#define mmNIC2_QM1_GLBL_CFG1                                         0xD62004\n\n#define mmNIC2_QM1_GLBL_PROT                                         0xD62008\n\n#define mmNIC2_QM1_GLBL_ERR_CFG                                      0xD6200C\n\n#define mmNIC2_QM1_GLBL_SECURE_PROPS_0                               0xD62010\n\n#define mmNIC2_QM1_GLBL_SECURE_PROPS_1                               0xD62014\n\n#define mmNIC2_QM1_GLBL_SECURE_PROPS_2                               0xD62018\n\n#define mmNIC2_QM1_GLBL_SECURE_PROPS_3                               0xD6201C\n\n#define mmNIC2_QM1_GLBL_SECURE_PROPS_4                               0xD62020\n\n#define mmNIC2_QM1_GLBL_NON_SECURE_PROPS_0                           0xD62024\n\n#define mmNIC2_QM1_GLBL_NON_SECURE_PROPS_1                           0xD62028\n\n#define mmNIC2_QM1_GLBL_NON_SECURE_PROPS_2                           0xD6202C\n\n#define mmNIC2_QM1_GLBL_NON_SECURE_PROPS_3                           0xD62030\n\n#define mmNIC2_QM1_GLBL_NON_SECURE_PROPS_4                           0xD62034\n\n#define mmNIC2_QM1_GLBL_STS0                                         0xD62038\n\n#define mmNIC2_QM1_GLBL_STS1_0                                       0xD62040\n\n#define mmNIC2_QM1_GLBL_STS1_1                                       0xD62044\n\n#define mmNIC2_QM1_GLBL_STS1_2                                       0xD62048\n\n#define mmNIC2_QM1_GLBL_STS1_3                                       0xD6204C\n\n#define mmNIC2_QM1_GLBL_STS1_4                                       0xD62050\n\n#define mmNIC2_QM1_GLBL_MSG_EN_0                                     0xD62054\n\n#define mmNIC2_QM1_GLBL_MSG_EN_1                                     0xD62058\n\n#define mmNIC2_QM1_GLBL_MSG_EN_2                                     0xD6205C\n\n#define mmNIC2_QM1_GLBL_MSG_EN_3                                     0xD62060\n\n#define mmNIC2_QM1_GLBL_MSG_EN_4                                     0xD62068\n\n#define mmNIC2_QM1_PQ_BASE_LO_0                                      0xD62070\n\n#define mmNIC2_QM1_PQ_BASE_LO_1                                      0xD62074\n\n#define mmNIC2_QM1_PQ_BASE_LO_2                                      0xD62078\n\n#define mmNIC2_QM1_PQ_BASE_LO_3                                      0xD6207C\n\n#define mmNIC2_QM1_PQ_BASE_HI_0                                      0xD62080\n\n#define mmNIC2_QM1_PQ_BASE_HI_1                                      0xD62084\n\n#define mmNIC2_QM1_PQ_BASE_HI_2                                      0xD62088\n\n#define mmNIC2_QM1_PQ_BASE_HI_3                                      0xD6208C\n\n#define mmNIC2_QM1_PQ_SIZE_0                                         0xD62090\n\n#define mmNIC2_QM1_PQ_SIZE_1                                         0xD62094\n\n#define mmNIC2_QM1_PQ_SIZE_2                                         0xD62098\n\n#define mmNIC2_QM1_PQ_SIZE_3                                         0xD6209C\n\n#define mmNIC2_QM1_PQ_PI_0                                           0xD620A0\n\n#define mmNIC2_QM1_PQ_PI_1                                           0xD620A4\n\n#define mmNIC2_QM1_PQ_PI_2                                           0xD620A8\n\n#define mmNIC2_QM1_PQ_PI_3                                           0xD620AC\n\n#define mmNIC2_QM1_PQ_CI_0                                           0xD620B0\n\n#define mmNIC2_QM1_PQ_CI_1                                           0xD620B4\n\n#define mmNIC2_QM1_PQ_CI_2                                           0xD620B8\n\n#define mmNIC2_QM1_PQ_CI_3                                           0xD620BC\n\n#define mmNIC2_QM1_PQ_CFG0_0                                         0xD620C0\n\n#define mmNIC2_QM1_PQ_CFG0_1                                         0xD620C4\n\n#define mmNIC2_QM1_PQ_CFG0_2                                         0xD620C8\n\n#define mmNIC2_QM1_PQ_CFG0_3                                         0xD620CC\n\n#define mmNIC2_QM1_PQ_CFG1_0                                         0xD620D0\n\n#define mmNIC2_QM1_PQ_CFG1_1                                         0xD620D4\n\n#define mmNIC2_QM1_PQ_CFG1_2                                         0xD620D8\n\n#define mmNIC2_QM1_PQ_CFG1_3                                         0xD620DC\n\n#define mmNIC2_QM1_PQ_ARUSER_31_11_0                                 0xD620E0\n\n#define mmNIC2_QM1_PQ_ARUSER_31_11_1                                 0xD620E4\n\n#define mmNIC2_QM1_PQ_ARUSER_31_11_2                                 0xD620E8\n\n#define mmNIC2_QM1_PQ_ARUSER_31_11_3                                 0xD620EC\n\n#define mmNIC2_QM1_PQ_STS0_0                                         0xD620F0\n\n#define mmNIC2_QM1_PQ_STS0_1                                         0xD620F4\n\n#define mmNIC2_QM1_PQ_STS0_2                                         0xD620F8\n\n#define mmNIC2_QM1_PQ_STS0_3                                         0xD620FC\n\n#define mmNIC2_QM1_PQ_STS1_0                                         0xD62100\n\n#define mmNIC2_QM1_PQ_STS1_1                                         0xD62104\n\n#define mmNIC2_QM1_PQ_STS1_2                                         0xD62108\n\n#define mmNIC2_QM1_PQ_STS1_3                                         0xD6210C\n\n#define mmNIC2_QM1_CQ_CFG0_0                                         0xD62110\n\n#define mmNIC2_QM1_CQ_CFG0_1                                         0xD62114\n\n#define mmNIC2_QM1_CQ_CFG0_2                                         0xD62118\n\n#define mmNIC2_QM1_CQ_CFG0_3                                         0xD6211C\n\n#define mmNIC2_QM1_CQ_CFG0_4                                         0xD62120\n\n#define mmNIC2_QM1_CQ_CFG1_0                                         0xD62124\n\n#define mmNIC2_QM1_CQ_CFG1_1                                         0xD62128\n\n#define mmNIC2_QM1_CQ_CFG1_2                                         0xD6212C\n\n#define mmNIC2_QM1_CQ_CFG1_3                                         0xD62130\n\n#define mmNIC2_QM1_CQ_CFG1_4                                         0xD62134\n\n#define mmNIC2_QM1_CQ_ARUSER_31_11_0                                 0xD62138\n\n#define mmNIC2_QM1_CQ_ARUSER_31_11_1                                 0xD6213C\n\n#define mmNIC2_QM1_CQ_ARUSER_31_11_2                                 0xD62140\n\n#define mmNIC2_QM1_CQ_ARUSER_31_11_3                                 0xD62144\n\n#define mmNIC2_QM1_CQ_ARUSER_31_11_4                                 0xD62148\n\n#define mmNIC2_QM1_CQ_STS0_0                                         0xD6214C\n\n#define mmNIC2_QM1_CQ_STS0_1                                         0xD62150\n\n#define mmNIC2_QM1_CQ_STS0_2                                         0xD62154\n\n#define mmNIC2_QM1_CQ_STS0_3                                         0xD62158\n\n#define mmNIC2_QM1_CQ_STS0_4                                         0xD6215C\n\n#define mmNIC2_QM1_CQ_STS1_0                                         0xD62160\n\n#define mmNIC2_QM1_CQ_STS1_1                                         0xD62164\n\n#define mmNIC2_QM1_CQ_STS1_2                                         0xD62168\n\n#define mmNIC2_QM1_CQ_STS1_3                                         0xD6216C\n\n#define mmNIC2_QM1_CQ_STS1_4                                         0xD62170\n\n#define mmNIC2_QM1_CQ_PTR_LO_0                                       0xD62174\n\n#define mmNIC2_QM1_CQ_PTR_HI_0                                       0xD62178\n\n#define mmNIC2_QM1_CQ_TSIZE_0                                        0xD6217C\n\n#define mmNIC2_QM1_CQ_CTL_0                                          0xD62180\n\n#define mmNIC2_QM1_CQ_PTR_LO_1                                       0xD62184\n\n#define mmNIC2_QM1_CQ_PTR_HI_1                                       0xD62188\n\n#define mmNIC2_QM1_CQ_TSIZE_1                                        0xD6218C\n\n#define mmNIC2_QM1_CQ_CTL_1                                          0xD62190\n\n#define mmNIC2_QM1_CQ_PTR_LO_2                                       0xD62194\n\n#define mmNIC2_QM1_CQ_PTR_HI_2                                       0xD62198\n\n#define mmNIC2_QM1_CQ_TSIZE_2                                        0xD6219C\n\n#define mmNIC2_QM1_CQ_CTL_2                                          0xD621A0\n\n#define mmNIC2_QM1_CQ_PTR_LO_3                                       0xD621A4\n\n#define mmNIC2_QM1_CQ_PTR_HI_3                                       0xD621A8\n\n#define mmNIC2_QM1_CQ_TSIZE_3                                        0xD621AC\n\n#define mmNIC2_QM1_CQ_CTL_3                                          0xD621B0\n\n#define mmNIC2_QM1_CQ_PTR_LO_4                                       0xD621B4\n\n#define mmNIC2_QM1_CQ_PTR_HI_4                                       0xD621B8\n\n#define mmNIC2_QM1_CQ_TSIZE_4                                        0xD621BC\n\n#define mmNIC2_QM1_CQ_CTL_4                                          0xD621C0\n\n#define mmNIC2_QM1_CQ_PTR_LO_STS_0                                   0xD621C4\n\n#define mmNIC2_QM1_CQ_PTR_LO_STS_1                                   0xD621C8\n\n#define mmNIC2_QM1_CQ_PTR_LO_STS_2                                   0xD621CC\n\n#define mmNIC2_QM1_CQ_PTR_LO_STS_3                                   0xD621D0\n\n#define mmNIC2_QM1_CQ_PTR_LO_STS_4                                   0xD621D4\n\n#define mmNIC2_QM1_CQ_PTR_HI_STS_0                                   0xD621D8\n\n#define mmNIC2_QM1_CQ_PTR_HI_STS_1                                   0xD621DC\n\n#define mmNIC2_QM1_CQ_PTR_HI_STS_2                                   0xD621E0\n\n#define mmNIC2_QM1_CQ_PTR_HI_STS_3                                   0xD621E4\n\n#define mmNIC2_QM1_CQ_PTR_HI_STS_4                                   0xD621E8\n\n#define mmNIC2_QM1_CQ_TSIZE_STS_0                                    0xD621EC\n\n#define mmNIC2_QM1_CQ_TSIZE_STS_1                                    0xD621F0\n\n#define mmNIC2_QM1_CQ_TSIZE_STS_2                                    0xD621F4\n\n#define mmNIC2_QM1_CQ_TSIZE_STS_3                                    0xD621F8\n\n#define mmNIC2_QM1_CQ_TSIZE_STS_4                                    0xD621FC\n\n#define mmNIC2_QM1_CQ_CTL_STS_0                                      0xD62200\n\n#define mmNIC2_QM1_CQ_CTL_STS_1                                      0xD62204\n\n#define mmNIC2_QM1_CQ_CTL_STS_2                                      0xD62208\n\n#define mmNIC2_QM1_CQ_CTL_STS_3                                      0xD6220C\n\n#define mmNIC2_QM1_CQ_CTL_STS_4                                      0xD62210\n\n#define mmNIC2_QM1_CQ_IFIFO_CNT_0                                    0xD62214\n\n#define mmNIC2_QM1_CQ_IFIFO_CNT_1                                    0xD62218\n\n#define mmNIC2_QM1_CQ_IFIFO_CNT_2                                    0xD6221C\n\n#define mmNIC2_QM1_CQ_IFIFO_CNT_3                                    0xD62220\n\n#define mmNIC2_QM1_CQ_IFIFO_CNT_4                                    0xD62224\n\n#define mmNIC2_QM1_CP_MSG_BASE0_ADDR_LO_0                            0xD62228\n\n#define mmNIC2_QM1_CP_MSG_BASE0_ADDR_LO_1                            0xD6222C\n\n#define mmNIC2_QM1_CP_MSG_BASE0_ADDR_LO_2                            0xD62230\n\n#define mmNIC2_QM1_CP_MSG_BASE0_ADDR_LO_3                            0xD62234\n\n#define mmNIC2_QM1_CP_MSG_BASE0_ADDR_LO_4                            0xD62238\n\n#define mmNIC2_QM1_CP_MSG_BASE0_ADDR_HI_0                            0xD6223C\n\n#define mmNIC2_QM1_CP_MSG_BASE0_ADDR_HI_1                            0xD62240\n\n#define mmNIC2_QM1_CP_MSG_BASE0_ADDR_HI_2                            0xD62244\n\n#define mmNIC2_QM1_CP_MSG_BASE0_ADDR_HI_3                            0xD62248\n\n#define mmNIC2_QM1_CP_MSG_BASE0_ADDR_HI_4                            0xD6224C\n\n#define mmNIC2_QM1_CP_MSG_BASE1_ADDR_LO_0                            0xD62250\n\n#define mmNIC2_QM1_CP_MSG_BASE1_ADDR_LO_1                            0xD62254\n\n#define mmNIC2_QM1_CP_MSG_BASE1_ADDR_LO_2                            0xD62258\n\n#define mmNIC2_QM1_CP_MSG_BASE1_ADDR_LO_3                            0xD6225C\n\n#define mmNIC2_QM1_CP_MSG_BASE1_ADDR_LO_4                            0xD62260\n\n#define mmNIC2_QM1_CP_MSG_BASE1_ADDR_HI_0                            0xD62264\n\n#define mmNIC2_QM1_CP_MSG_BASE1_ADDR_HI_1                            0xD62268\n\n#define mmNIC2_QM1_CP_MSG_BASE1_ADDR_HI_2                            0xD6226C\n\n#define mmNIC2_QM1_CP_MSG_BASE1_ADDR_HI_3                            0xD62270\n\n#define mmNIC2_QM1_CP_MSG_BASE1_ADDR_HI_4                            0xD62274\n\n#define mmNIC2_QM1_CP_MSG_BASE2_ADDR_LO_0                            0xD62278\n\n#define mmNIC2_QM1_CP_MSG_BASE2_ADDR_LO_1                            0xD6227C\n\n#define mmNIC2_QM1_CP_MSG_BASE2_ADDR_LO_2                            0xD62280\n\n#define mmNIC2_QM1_CP_MSG_BASE2_ADDR_LO_3                            0xD62284\n\n#define mmNIC2_QM1_CP_MSG_BASE2_ADDR_LO_4                            0xD62288\n\n#define mmNIC2_QM1_CP_MSG_BASE2_ADDR_HI_0                            0xD6228C\n\n#define mmNIC2_QM1_CP_MSG_BASE2_ADDR_HI_1                            0xD62290\n\n#define mmNIC2_QM1_CP_MSG_BASE2_ADDR_HI_2                            0xD62294\n\n#define mmNIC2_QM1_CP_MSG_BASE2_ADDR_HI_3                            0xD62298\n\n#define mmNIC2_QM1_CP_MSG_BASE2_ADDR_HI_4                            0xD6229C\n\n#define mmNIC2_QM1_CP_MSG_BASE3_ADDR_LO_0                            0xD622A0\n\n#define mmNIC2_QM1_CP_MSG_BASE3_ADDR_LO_1                            0xD622A4\n\n#define mmNIC2_QM1_CP_MSG_BASE3_ADDR_LO_2                            0xD622A8\n\n#define mmNIC2_QM1_CP_MSG_BASE3_ADDR_LO_3                            0xD622AC\n\n#define mmNIC2_QM1_CP_MSG_BASE3_ADDR_LO_4                            0xD622B0\n\n#define mmNIC2_QM1_CP_MSG_BASE3_ADDR_HI_0                            0xD622B4\n\n#define mmNIC2_QM1_CP_MSG_BASE3_ADDR_HI_1                            0xD622B8\n\n#define mmNIC2_QM1_CP_MSG_BASE3_ADDR_HI_2                            0xD622BC\n\n#define mmNIC2_QM1_CP_MSG_BASE3_ADDR_HI_3                            0xD622C0\n\n#define mmNIC2_QM1_CP_MSG_BASE3_ADDR_HI_4                            0xD622C4\n\n#define mmNIC2_QM1_CP_LDMA_TSIZE_OFFSET_0                            0xD622C8\n\n#define mmNIC2_QM1_CP_LDMA_TSIZE_OFFSET_1                            0xD622CC\n\n#define mmNIC2_QM1_CP_LDMA_TSIZE_OFFSET_2                            0xD622D0\n\n#define mmNIC2_QM1_CP_LDMA_TSIZE_OFFSET_3                            0xD622D4\n\n#define mmNIC2_QM1_CP_LDMA_TSIZE_OFFSET_4                            0xD622D8\n\n#define mmNIC2_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_0                      0xD622E0\n\n#define mmNIC2_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_1                      0xD622E4\n\n#define mmNIC2_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_2                      0xD622E8\n\n#define mmNIC2_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_3                      0xD622EC\n\n#define mmNIC2_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_4                      0xD622F0\n\n#define mmNIC2_QM1_CP_LDMA_DST_BASE_LO_OFFSET_0                      0xD622F4\n\n#define mmNIC2_QM1_CP_LDMA_DST_BASE_LO_OFFSET_1                      0xD622F8\n\n#define mmNIC2_QM1_CP_LDMA_DST_BASE_LO_OFFSET_2                      0xD622FC\n\n#define mmNIC2_QM1_CP_LDMA_DST_BASE_LO_OFFSET_3                      0xD62300\n\n#define mmNIC2_QM1_CP_LDMA_DST_BASE_LO_OFFSET_4                      0xD62304\n\n#define mmNIC2_QM1_CP_FENCE0_RDATA_0                                 0xD62308\n\n#define mmNIC2_QM1_CP_FENCE0_RDATA_1                                 0xD6230C\n\n#define mmNIC2_QM1_CP_FENCE0_RDATA_2                                 0xD62310\n\n#define mmNIC2_QM1_CP_FENCE0_RDATA_3                                 0xD62314\n\n#define mmNIC2_QM1_CP_FENCE0_RDATA_4                                 0xD62318\n\n#define mmNIC2_QM1_CP_FENCE1_RDATA_0                                 0xD6231C\n\n#define mmNIC2_QM1_CP_FENCE1_RDATA_1                                 0xD62320\n\n#define mmNIC2_QM1_CP_FENCE1_RDATA_2                                 0xD62324\n\n#define mmNIC2_QM1_CP_FENCE1_RDATA_3                                 0xD62328\n\n#define mmNIC2_QM1_CP_FENCE1_RDATA_4                                 0xD6232C\n\n#define mmNIC2_QM1_CP_FENCE2_RDATA_0                                 0xD62330\n\n#define mmNIC2_QM1_CP_FENCE2_RDATA_1                                 0xD62334\n\n#define mmNIC2_QM1_CP_FENCE2_RDATA_2                                 0xD62338\n\n#define mmNIC2_QM1_CP_FENCE2_RDATA_3                                 0xD6233C\n\n#define mmNIC2_QM1_CP_FENCE2_RDATA_4                                 0xD62340\n\n#define mmNIC2_QM1_CP_FENCE3_RDATA_0                                 0xD62344\n\n#define mmNIC2_QM1_CP_FENCE3_RDATA_1                                 0xD62348\n\n#define mmNIC2_QM1_CP_FENCE3_RDATA_2                                 0xD6234C\n\n#define mmNIC2_QM1_CP_FENCE3_RDATA_3                                 0xD62350\n\n#define mmNIC2_QM1_CP_FENCE3_RDATA_4                                 0xD62354\n\n#define mmNIC2_QM1_CP_FENCE0_CNT_0                                   0xD62358\n\n#define mmNIC2_QM1_CP_FENCE0_CNT_1                                   0xD6235C\n\n#define mmNIC2_QM1_CP_FENCE0_CNT_2                                   0xD62360\n\n#define mmNIC2_QM1_CP_FENCE0_CNT_3                                   0xD62364\n\n#define mmNIC2_QM1_CP_FENCE0_CNT_4                                   0xD62368\n\n#define mmNIC2_QM1_CP_FENCE1_CNT_0                                   0xD6236C\n\n#define mmNIC2_QM1_CP_FENCE1_CNT_1                                   0xD62370\n\n#define mmNIC2_QM1_CP_FENCE1_CNT_2                                   0xD62374\n\n#define mmNIC2_QM1_CP_FENCE1_CNT_3                                   0xD62378\n\n#define mmNIC2_QM1_CP_FENCE1_CNT_4                                   0xD6237C\n\n#define mmNIC2_QM1_CP_FENCE2_CNT_0                                   0xD62380\n\n#define mmNIC2_QM1_CP_FENCE2_CNT_1                                   0xD62384\n\n#define mmNIC2_QM1_CP_FENCE2_CNT_2                                   0xD62388\n\n#define mmNIC2_QM1_CP_FENCE2_CNT_3                                   0xD6238C\n\n#define mmNIC2_QM1_CP_FENCE2_CNT_4                                   0xD62390\n\n#define mmNIC2_QM1_CP_FENCE3_CNT_0                                   0xD62394\n\n#define mmNIC2_QM1_CP_FENCE3_CNT_1                                   0xD62398\n\n#define mmNIC2_QM1_CP_FENCE3_CNT_2                                   0xD6239C\n\n#define mmNIC2_QM1_CP_FENCE3_CNT_3                                   0xD623A0\n\n#define mmNIC2_QM1_CP_FENCE3_CNT_4                                   0xD623A4\n\n#define mmNIC2_QM1_CP_STS_0                                          0xD623A8\n\n#define mmNIC2_QM1_CP_STS_1                                          0xD623AC\n\n#define mmNIC2_QM1_CP_STS_2                                          0xD623B0\n\n#define mmNIC2_QM1_CP_STS_3                                          0xD623B4\n\n#define mmNIC2_QM1_CP_STS_4                                          0xD623B8\n\n#define mmNIC2_QM1_CP_CURRENT_INST_LO_0                              0xD623BC\n\n#define mmNIC2_QM1_CP_CURRENT_INST_LO_1                              0xD623C0\n\n#define mmNIC2_QM1_CP_CURRENT_INST_LO_2                              0xD623C4\n\n#define mmNIC2_QM1_CP_CURRENT_INST_LO_3                              0xD623C8\n\n#define mmNIC2_QM1_CP_CURRENT_INST_LO_4                              0xD623CC\n\n#define mmNIC2_QM1_CP_CURRENT_INST_HI_0                              0xD623D0\n\n#define mmNIC2_QM1_CP_CURRENT_INST_HI_1                              0xD623D4\n\n#define mmNIC2_QM1_CP_CURRENT_INST_HI_2                              0xD623D8\n\n#define mmNIC2_QM1_CP_CURRENT_INST_HI_3                              0xD623DC\n\n#define mmNIC2_QM1_CP_CURRENT_INST_HI_4                              0xD623E0\n\n#define mmNIC2_QM1_CP_BARRIER_CFG_0                                  0xD623F4\n\n#define mmNIC2_QM1_CP_BARRIER_CFG_1                                  0xD623F8\n\n#define mmNIC2_QM1_CP_BARRIER_CFG_2                                  0xD623FC\n\n#define mmNIC2_QM1_CP_BARRIER_CFG_3                                  0xD62400\n\n#define mmNIC2_QM1_CP_BARRIER_CFG_4                                  0xD62404\n\n#define mmNIC2_QM1_CP_DBG_0_0                                        0xD62408\n\n#define mmNIC2_QM1_CP_DBG_0_1                                        0xD6240C\n\n#define mmNIC2_QM1_CP_DBG_0_2                                        0xD62410\n\n#define mmNIC2_QM1_CP_DBG_0_3                                        0xD62414\n\n#define mmNIC2_QM1_CP_DBG_0_4                                        0xD62418\n\n#define mmNIC2_QM1_CP_ARUSER_31_11_0                                 0xD6241C\n\n#define mmNIC2_QM1_CP_ARUSER_31_11_1                                 0xD62420\n\n#define mmNIC2_QM1_CP_ARUSER_31_11_2                                 0xD62424\n\n#define mmNIC2_QM1_CP_ARUSER_31_11_3                                 0xD62428\n\n#define mmNIC2_QM1_CP_ARUSER_31_11_4                                 0xD6242C\n\n#define mmNIC2_QM1_CP_AWUSER_31_11_0                                 0xD62430\n\n#define mmNIC2_QM1_CP_AWUSER_31_11_1                                 0xD62434\n\n#define mmNIC2_QM1_CP_AWUSER_31_11_2                                 0xD62438\n\n#define mmNIC2_QM1_CP_AWUSER_31_11_3                                 0xD6243C\n\n#define mmNIC2_QM1_CP_AWUSER_31_11_4                                 0xD62440\n\n#define mmNIC2_QM1_ARB_CFG_0                                         0xD62A00\n\n#define mmNIC2_QM1_ARB_CHOISE_Q_PUSH                                 0xD62A04\n\n#define mmNIC2_QM1_ARB_WRR_WEIGHT_0                                  0xD62A08\n\n#define mmNIC2_QM1_ARB_WRR_WEIGHT_1                                  0xD62A0C\n\n#define mmNIC2_QM1_ARB_WRR_WEIGHT_2                                  0xD62A10\n\n#define mmNIC2_QM1_ARB_WRR_WEIGHT_3                                  0xD62A14\n\n#define mmNIC2_QM1_ARB_CFG_1                                         0xD62A18\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_0                              0xD62A20\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_1                              0xD62A24\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_2                              0xD62A28\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_3                              0xD62A2C\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_4                              0xD62A30\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_5                              0xD62A34\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_6                              0xD62A38\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_7                              0xD62A3C\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_8                              0xD62A40\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_9                              0xD62A44\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_10                             0xD62A48\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_11                             0xD62A4C\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_12                             0xD62A50\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_13                             0xD62A54\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_14                             0xD62A58\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_15                             0xD62A5C\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_16                             0xD62A60\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_17                             0xD62A64\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_18                             0xD62A68\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_19                             0xD62A6C\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_20                             0xD62A70\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_21                             0xD62A74\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_22                             0xD62A78\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_23                             0xD62A7C\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_24                             0xD62A80\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_25                             0xD62A84\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_26                             0xD62A88\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_27                             0xD62A8C\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_28                             0xD62A90\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_29                             0xD62A94\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_30                             0xD62A98\n\n#define mmNIC2_QM1_ARB_MST_AVAIL_CRED_31                             0xD62A9C\n\n#define mmNIC2_QM1_ARB_MST_CRED_INC                                  0xD62AA0\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_0                        0xD62AA4\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_1                        0xD62AA8\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_2                        0xD62AAC\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_3                        0xD62AB0\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_4                        0xD62AB4\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_5                        0xD62AB8\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_6                        0xD62ABC\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_7                        0xD62AC0\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_8                        0xD62AC4\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_9                        0xD62AC8\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_10                       0xD62ACC\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_11                       0xD62AD0\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_12                       0xD62AD4\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_13                       0xD62AD8\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_14                       0xD62ADC\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_15                       0xD62AE0\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_16                       0xD62AE4\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_17                       0xD62AE8\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_18                       0xD62AEC\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_19                       0xD62AF0\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_20                       0xD62AF4\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_21                       0xD62AF8\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_22                       0xD62AFC\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_23                       0xD62B00\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_24                       0xD62B04\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_25                       0xD62B08\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_26                       0xD62B0C\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_27                       0xD62B10\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_28                       0xD62B14\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_29                       0xD62B18\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_30                       0xD62B1C\n\n#define mmNIC2_QM1_ARB_MST_CHOISE_PUSH_OFST_31                       0xD62B20\n\n#define mmNIC2_QM1_ARB_SLV_MASTER_INC_CRED_OFST                      0xD62B28\n\n#define mmNIC2_QM1_ARB_MST_SLAVE_EN                                  0xD62B2C\n\n#define mmNIC2_QM1_ARB_MST_QUIET_PER                                 0xD62B34\n\n#define mmNIC2_QM1_ARB_SLV_CHOISE_WDT                                0xD62B38\n\n#define mmNIC2_QM1_ARB_SLV_ID                                        0xD62B3C\n\n#define mmNIC2_QM1_ARB_MSG_MAX_INFLIGHT                              0xD62B44\n\n#define mmNIC2_QM1_ARB_MSG_AWUSER_31_11                              0xD62B48\n\n#define mmNIC2_QM1_ARB_MSG_AWUSER_SEC_PROP                           0xD62B4C\n\n#define mmNIC2_QM1_ARB_MSG_AWUSER_NON_SEC_PROP                       0xD62B50\n\n#define mmNIC2_QM1_ARB_BASE_LO                                       0xD62B54\n\n#define mmNIC2_QM1_ARB_BASE_HI                                       0xD62B58\n\n#define mmNIC2_QM1_ARB_STATE_STS                                     0xD62B80\n\n#define mmNIC2_QM1_ARB_CHOISE_FULLNESS_STS                           0xD62B84\n\n#define mmNIC2_QM1_ARB_MSG_STS                                       0xD62B88\n\n#define mmNIC2_QM1_ARB_SLV_CHOISE_Q_HEAD                             0xD62B8C\n\n#define mmNIC2_QM1_ARB_ERR_CAUSE                                     0xD62B9C\n\n#define mmNIC2_QM1_ARB_ERR_MSG_EN                                    0xD62BA0\n\n#define mmNIC2_QM1_ARB_ERR_STS_DRP                                   0xD62BA8\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_0                                0xD62BB0\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_1                                0xD62BB4\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_2                                0xD62BB8\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_3                                0xD62BBC\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_4                                0xD62BC0\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_5                                0xD62BC4\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_6                                0xD62BC8\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_7                                0xD62BCC\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_8                                0xD62BD0\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_9                                0xD62BD4\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_10                               0xD62BD8\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_11                               0xD62BDC\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_12                               0xD62BE0\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_13                               0xD62BE4\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_14                               0xD62BE8\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_15                               0xD62BEC\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_16                               0xD62BF0\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_17                               0xD62BF4\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_18                               0xD62BF8\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_19                               0xD62BFC\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_20                               0xD62C00\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_21                               0xD62C04\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_22                               0xD62C08\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_23                               0xD62C0C\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_24                               0xD62C10\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_25                               0xD62C14\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_26                               0xD62C18\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_27                               0xD62C1C\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_28                               0xD62C20\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_29                               0xD62C24\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_30                               0xD62C28\n\n#define mmNIC2_QM1_ARB_MST_CRED_STS_31                               0xD62C2C\n\n#define mmNIC2_QM1_CGM_CFG                                           0xD62C70\n\n#define mmNIC2_QM1_CGM_STS                                           0xD62C74\n\n#define mmNIC2_QM1_CGM_CFG1                                          0xD62C78\n\n#define mmNIC2_QM1_LOCAL_RANGE_BASE                                  0xD62C80\n\n#define mmNIC2_QM1_LOCAL_RANGE_SIZE                                  0xD62C84\n\n#define mmNIC2_QM1_CSMR_STRICT_PRIO_CFG                              0xD62C90\n\n#define mmNIC2_QM1_HBW_RD_RATE_LIM_CFG_1                             0xD62C94\n\n#define mmNIC2_QM1_LBW_WR_RATE_LIM_CFG_0                             0xD62C98\n\n#define mmNIC2_QM1_LBW_WR_RATE_LIM_CFG_1                             0xD62C9C\n\n#define mmNIC2_QM1_HBW_RD_RATE_LIM_CFG_0                             0xD62CA0\n\n#define mmNIC2_QM1_GLBL_AXCACHE                                      0xD62CA4\n\n#define mmNIC2_QM1_IND_GW_APB_CFG                                    0xD62CB0\n\n#define mmNIC2_QM1_IND_GW_APB_WDATA                                  0xD62CB4\n\n#define mmNIC2_QM1_IND_GW_APB_RDATA                                  0xD62CB8\n\n#define mmNIC2_QM1_IND_GW_APB_STATUS                                 0xD62CBC\n\n#define mmNIC2_QM1_GLBL_ERR_ADDR_LO                                  0xD62CD0\n\n#define mmNIC2_QM1_GLBL_ERR_ADDR_HI                                  0xD62CD4\n\n#define mmNIC2_QM1_GLBL_ERR_WDATA                                    0xD62CD8\n\n#define mmNIC2_QM1_GLBL_MEM_INIT_BUSY                                0xD62D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}