$comment
	File created using the following command:
		vcd file LogicCircuit.msim.vcd -direction
$end
$date
<<<<<<< HEAD
	Tue Oct 01 21:03:59 2024
=======
	Wed Sep 25 19:05:47 2024
>>>>>>> 3937180c3582f4091aad1f01dc3d2b227aba80ed
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module week5_ex2_vlg_vec_tst $end
$var reg 2 ! Address [1:0] $end
$var reg 1 " CLK $end
$var reg 4 # Din [3:0] $end
$var reg 1 $ RST $end
$var reg 1 % RW $end
$var wire 1 & Dout0 $end
$var wire 1 ' Dout1 $end
$var wire 1 ( Dout2 $end
$var wire 1 ) Dout3 $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 CLK~input_o $end
$var wire 1 2 CLK~inputCLKENA0_outclk $end
$var wire 1 3 Din[3]~input_o $end
$var wire 1 4 RST~input_o $end
$var wire 1 5 RW~input_o $end
$var wire 1 6 Address[0]~input_o $end
$var wire 1 7 Address[1]~input_o $end
$var wire 1 8 inst30|inst1~1_combout $end
$var wire 1 9 inst6|inst4~q $end
$var wire 1 : inst|inst4~feeder_combout $end
$var wire 1 ; inst23~combout $end
$var wire 1 < inst|inst4~q $end
$var wire 1 = inst30|inst1~2_combout $end
$var wire 1 > inst5|inst4~q $end
$var wire 1 ? inst4|inst4~feeder_combout $end
$var wire 1 @ inst30|inst1~0_combout $end
$var wire 1 A inst4|inst4~q $end
$var wire 1 B inst20|6~0_combout $end
$var wire 1 C Din[2]~input_o $end
$var wire 1 D inst4|inst3~q $end
$var wire 1 E inst6|inst3~feeder_combout $end
$var wire 1 F inst6|inst3~q $end
$var wire 1 G inst5|inst3~q $end
$var wire 1 H inst|inst3~q $end
$var wire 1 I inst19|6~0_combout $end
$var wire 1 J Din[1]~input_o $end
$var wire 1 K inst4|inst2~q $end
$var wire 1 L inst6|inst2~feeder_combout $end
$var wire 1 M inst6|inst2~q $end
$var wire 1 N inst5|inst2~q $end
$var wire 1 O inst|inst2~q $end
$var wire 1 P inst18|6~0_combout $end
$var wire 1 Q Din[0]~input_o $end
$var wire 1 R inst4|inst~feeder_combout $end
$var wire 1 S inst4|inst~q $end
$var wire 1 T inst6|inst~q $end
$var wire 1 U inst5|inst~q $end
$var wire 1 V inst|inst~feeder_combout $end
$var wire 1 W inst|inst~q $end
$var wire 1 X inst17|6~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
b0 #
1$
0%
0&
0'
0(
0)
0*
1+
x,
1-
1.
1/
00
01
02
03
14
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
$end
#20000
1"
11
12
#40000
0"
01
02
#60000
1"
11
12
#80000
0"
01
02
#100000
1"
11
12
#120000
1%
b10 !
b11 !
b1000 #
b1001 #
0"
15
1Q
13
16
17
01
02
1=
1?
1:
1V
1R
#140000
1"
11
12
1U
1>
#160000
0%
b1 !
b0 !
b1 #
b0 #
0"
05
0Q
03
06
07
01
02
0=
0?
0:
0V
0R
#180000
1"
11
12
#200000
0"
01
02
#220000
1"
11
12
#240000
0"
01
02
#260000
1"
11
12
#280000
0"
01
02
#300000
1"
11
12
#320000
b10 !
b11 !
0"
16
17
01
02
1X
1B
1)
1&
#340000
1"
11
12
#360000
b1 !
b0 !
0"
06
07
01
02
0X
0B
0)
0&
#380000
1"
11
12
#400000
0"
01
02
#420000
1"
11
12
#440000
b100 #
b110 #
1%
b1 !
0"
15
16
1J
1C
01
02
1@
1E
1L
#460000
1"
11
12
1K
1D
#480000
b10 #
b0 #
0%
b0 !
0"
05
06
0J
0C
01
02
0@
0E
0L
#500000
1"
11
12
#520000
0"
01
02
#540000
1"
11
12
#560000
0"
01
02
#580000
b10 !
b11 !
1"
16
17
11
12
1X
1B
1)
1&
#600000
0"
01
02
#620000
1"
11
12
#640000
0"
01
02
#660000
1"
11
12
#680000
b1 !
b0 !
0"
06
07
01
02
0X
0B
0)
0&
#700000
1"
11
12
#720000
0"
01
02
#740000
1"
11
12
#760000
0"
01
02
#780000
b1 !
1"
16
11
12
1P
1I
1(
1'
#800000
0"
01
02
#820000
1"
11
12
#840000
0"
01
02
#860000
1"
11
12
#880000
0"
01
02
#900000
1"
11
12
#920000
0"
01
02
#940000
b0 !
1"
06
11
12
0P
0I
0(
0'
#960000
0"
01
02
#980000
1"
11
12
#1000000
