srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "/tools/Xilinx/Vivado/2018.3/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "/tools/Xilinx/Vivado/2018.3/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "/tools/Xilinx/Vivado/2018.3/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "/tools/Xilinx/Vivado/2018.3/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "/tools/Xilinx/Vivado/2018.3/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "/tools/Xilinx/Vivado/2018.3/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "/tools/Xilinx/Vivado/2018.3/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84109): ERROR: illegal identifier : 'c_has_' (SORT-1005)
ERROR: Fail to read a file. The text stream is incomplete.
 [:0]
-- Analyzing VHDL file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_9 (VHDL-9003)
INFO: analyzing package 'xbip_utils_v3_0_9_pkg'

INFO: analyzing package body 'xbip_utils_v3_0_9_pkg'

INFO: analyzing package 'xcc_utils_v3_0'

INFO: analyzing package body 'xcc_utils_v3_0'

-- Analyzing VHDL file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_5 (VHDL-9003)
INFO: analyzing package 'global_util_pkg'

INFO: analyzing package body 'global_util_pkg'

/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/axi_utils_v2_0_vh_rfs.vhd(414): WARNING: unmatched  translate/synthesis off pragma found; matching pair with same keywords is required (VHDL-1376)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/axi_utils_v2_0_vh_rfs.vhd(4774): WARNING: unexpected EOF (VHDL-1283)
-- Analyzing VHDL file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_5 (VHDL-9003)
INFO: analyzing package 'xbip_pipe_v3_0_5_viv_comp'

INFO: analyzing package 'xbip_pipe_v3_0_5_comp'

INFO: analyzing entity 'xbip_pipe_v3_0_5_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_pipe_v3_0_5_viv' (VHDL-9006)
INFO: analyzing entity 'xbip_pipe_v3_0_5' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'xbip_pipe_v3_0_5' (VHDL-9006)
-- Analyzing VHDL file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_5 (VHDL-9003)
INFO: analyzing package 'xbip_bram18k_v3_0_5_pkg'

INFO: analyzing package body 'xbip_bram18k_v3_0_5_pkg'

INFO: analyzing package 'xbip_bram18k_v3_0_5_viv_comp'

INFO: analyzing package 'xbip_bram18k_hdl_pkg'

INFO: analyzing entity 'xbip_bram18k_synth' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_bram18k_synth' (VHDL-9006)
INFO: analyzing entity 'xbip_bram18k_rtl' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'xbip_bram18k_rtl' (VHDL-9006)
INFO: analyzing entity 'xbip_bram18k_v3_0_5_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_bram18k_v3_0_5_viv' (VHDL-9006)
INFO: analyzing entity 'xbip_bram18k_v3_0_5' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'xbip_bram18k_v3_0_5' (VHDL-9006)
-- Analyzing VHDL file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4 (VHDL-9003)
INFO: analyzing package 'xbip_dsp48_wrapper_v3_0_4_pkg'

/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(160): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(161): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(162): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(163): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(164): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(165): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(166): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(167): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(168): INFO: The direction of input port <cemultcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(169): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(170): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(171): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(172): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(173): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(174): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(175): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(176): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(177): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(178): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(286): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(287): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(288): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(289): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(290): INFO: The direction of input port <cead> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(291): INFO: The direction of input port <ced> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(292): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(293): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(294): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(295): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(296): INFO: The direction of input port <ceinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(297): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(298): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(299): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(300): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(301): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(302): INFO: The direction of input port <sclrd> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(303): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(304): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(305): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(306): INFO: The direction of input port <sclrinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(307): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(308): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(422): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(423): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(424): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(425): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(426): INFO: The direction of input port <cead> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(427): INFO: The direction of input port <ced> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(428): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(429): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(430): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(431): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(432): INFO: The direction of input port <ceinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(433): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(434): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(435): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(436): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(437): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(438): INFO: The direction of input port <sclrd> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(439): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(440): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(441): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(442): INFO: The direction of input port <sclrinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(443): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(444): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing package body 'xbip_dsp48_wrapper_v3_0_4_pkg'

INFO: analyzing entity 'xbip_dsp48a_wrapper_v3_0' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48a_wrapper_v3_0' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48a1_wrapper_v3_0' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48a1_wrapper_v3_0' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48e_wrapper_v3_0' (VHDL-1012)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1219): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1220): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1221): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1222): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1223): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1224): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1225): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1226): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1227): INFO: The direction of input port <cemultcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1228): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1229): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1230): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1231): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1232): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1233): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1234): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1235): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1236): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1237): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48e_wrapper_v3_0' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48e1_wrapper_v3_0' (VHDL-1012)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1651): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1652): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1653): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1654): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1655): INFO: The direction of input port <cead> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1656): INFO: The direction of input port <ced> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1657): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1658): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1659): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1660): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1661): INFO: The direction of input port <ceinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1662): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1663): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1664): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1665): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1666): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1667): INFO: The direction of input port <sclrd> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1668): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1669): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1670): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1671): INFO: The direction of input port <sclrinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1672): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1673): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48e1_wrapper_v3_0' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48e2_wrapper_v3_0' (VHDL-1012)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2117): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2118): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2119): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2120): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2121): INFO: The direction of input port <cead> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2122): INFO: The direction of input port <ced> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2123): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2124): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2125): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2126): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2127): INFO: The direction of input port <ceinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2128): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2129): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2130): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2131): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2132): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2133): INFO: The direction of input port <sclrd> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2134): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2135): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2136): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2137): INFO: The direction of input port <sclrinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2138): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2139): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48e2_wrapper_v3_0' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp58e5_wrapper_v3_0' (VHDL-1012)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2579): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2580): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2581): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2582): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2583): INFO: The direction of input port <cead> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2584): INFO: The direction of input port <ced> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2585): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2586): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2587): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2588): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2589): INFO: The direction of input port <ceinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2590): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2591): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2592): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2593): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2594): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2595): INFO: The direction of input port <sclrd> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2596): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2597): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2598): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2599): INFO: The direction of input port <sclrinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2600): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2601): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp58e5_wrapper_v3_0' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_wrapper_v3_0_4' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_wrapper_v3_0_4' (VHDL-9006)
-- Analyzing VHDL file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd" into library xbip_dsp48_mult_v3_0_5 (VHDL-9003)
INFO: analyzing package 'xbip_dsp48_mult_v3_0_5_viv_comp'

INFO: analyzing package 'xbip_dsp48_mult_v3_0_5_comp'

INFO: analyzing package 'xbip_dsp48_mult_v3_0_5_pkg'

INFO: analyzing package body 'xbip_dsp48_mult_v3_0_5_pkg'

INFO: analyzing entity 'xbip_dsp48_mult_rtl' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_mult_rtl' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_mult_synth' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_mult_synth' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_mult_v3_0_5_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_mult_v3_0_5_viv' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_mult_v3_0_5' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'xbip_dsp48_mult_v3_0_5' (VHDL-9006)
-- Analyzing VHDL file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_5 (VHDL-9003)
INFO: analyzing package 'xbip_dsp48_multadd_v3_0_5_viv_comp'

INFO: analyzing package 'xbip_dsp48_multadd_v3_0_5_comp'

INFO: analyzing package 'xbip_dsp48_multadd_v3_0_5_pkg'

INFO: analyzing package body 'xbip_dsp48_multadd_v3_0_5_pkg'

INFO: analyzing entity 'xbip_dsp48_multadd_rtl' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_multadd_rtl' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_multadd_synth' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_multadd_synth' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_multadd_v3_0_5_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_multadd_v3_0_5_viv' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_multadd_v3_0_5' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'xbip_dsp48_multadd_v3_0_5' (VHDL-9006)
-- Analyzing VHDL file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_14 (VHDL-9003)
INFO: analyzing package 'mult_gen_v12_0_14_comp'

INFO: analyzing package 'mult_gen_v12_0_14_viv_comp'

INFO: analyzing package 'mult_gen_v12_0_14_pkg'

INFO: analyzing package body 'mult_gen_v12_0_14_pkg'

INFO: analyzing entity 'op_resize' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'op_resize' (VHDL-9006)
INFO: analyzing entity 'delay_line' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'delay_line' (VHDL-9006)
INFO: analyzing entity 'cc_compare' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'cc_compare' (VHDL-9006)
INFO: analyzing entity 'luts' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'luts' (VHDL-9006)
INFO: analyzing entity 'mult18' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'mult18' (VHDL-9006)
INFO: analyzing package 'dsp_pkg'

INFO: analyzing package body 'dsp_pkg'

INFO: analyzing entity 'dsp' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'dsp' (VHDL-9006)
INFO: analyzing entity 'hybrid' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'hybrid' (VHDL-9006)
INFO: analyzing entity 'ccm_dist_mem' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm_dist_mem' (VHDL-9006)
INFO: analyzing entity 'ccm_sp_block_mem' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm_sp_block_mem' (VHDL-9006)
INFO: analyzing entity 'ccm_dp_block_mem' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm_dp_block_mem' (VHDL-9006)
INFO: analyzing entity 'ccm_syncmem' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm_syncmem' (VHDL-9006)
INFO: analyzing entity 'ccm_scaled_adder' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm_scaled_adder' (VHDL-9006)
INFO: analyzing entity 'ccm_operation' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm_operation' (VHDL-9006)
INFO: analyzing entity 'ccm' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm' (VHDL-9006)
INFO: analyzing entity 'three_input_adder' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'three_input_adder' (VHDL-9006)
INFO: analyzing entity 'multmxn_lut6' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'multmxn_lut6' (VHDL-9006)
INFO: analyzing entity 'mult_gen_v12_0_14_viv' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'mult_gen_v12_0_14_viv' (VHDL-9006)
INFO: analyzing entity 'mult_gen_v12_0_14' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'mult_gen_v12_0_14' (VHDL-9006)
-- Analyzing VHDL file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_5 (VHDL-9003)
INFO: analyzing package 'xbip_dsp48_addsub_v3_0_5_viv_comp'

INFO: analyzing package 'xbip_dsp48_addsub_v3_0_5_comp'

INFO: analyzing package 'xbip_dsp48_addsub_v3_0_5_pkg'

INFO: analyzing package body 'xbip_dsp48_addsub_v3_0_5_pkg'

INFO: analyzing entity 'xbip_dsp48_addsub_rtl' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_addsub_rtl' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_addsub_synth' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_addsub_synth' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_addsub_v3_0_5_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_addsub_v3_0_5_viv' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_addsub_v3_0_5' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'xbip_dsp48_addsub_v3_0_5' (VHDL-9006)
-- Analyzing VHDL file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd" into library floating_point_v7_0_15 (VHDL-9003)
INFO: analyzing package 'floating_point_v7_0_15_viv_comp'

INFO: analyzing package 'floating_point_v7_0_15_comp'

INFO: analyzing package 'floating_point_v7_0_15_consts'

INFO: analyzing package 'floating_point_v7_0_15_exp_table_pkg'

INFO: analyzing package body 'floating_point_v7_0_15_exp_table_pkg'

/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(4842): ERROR: 'axi_utils_v2_0_5_pkg' is not compiled in library 'axi_utils_v2_0_5' (VHDL-1240)
INFO: analyzing package 'floating_point_v7_0_15_pkg'

INFO: analyzing package body 'floating_point_v7_0_15_pkg'

/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(10819): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(10821): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(10823): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(10825): ERROR: 'ci_and_tvalid_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11230): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11526): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11526): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11526): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11527): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11527): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11528): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11528): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11526): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11529): ERROR: 'ci_and_tvalid_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11529): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11526): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11543): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11549): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11555): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11561): ERROR: 'ci_and_tvalid_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11540): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11546): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11552): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11558): ERROR: 'ci_and_tvalid_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11694): ERROR: 'byte_roundup' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11692): ERROR: 'byte_roundup' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11692): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11743): ERROR: 'byte_roundup' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11741): ERROR: 'byte_roundup' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11741): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11795): ERROR: 'byte_roundup' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11793): ERROR: 'byte_roundup' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11793): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11851): ERROR: 'byte_roundup' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11849): ERROR: 'byte_roundup' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11849): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11927): ERROR: 'byte_roundup' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11925): ERROR: 'byte_roundup' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11925): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11961): ERROR: 'ci_tlast_null' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11961): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11961): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11962): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11962): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11963): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11963): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11961): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11964): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11964): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11961): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11965): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11965): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11961): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11966): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11966): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11961): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11967): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11967): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11961): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11981): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11980): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11980): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11987): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11986): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11986): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11993): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11992): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11992): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11999): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11998): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(11998): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12009): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12010): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12011): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12012): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12004): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12004): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12004): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12005): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12005): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12006): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12006): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12004): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12007): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12007): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12004): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12023): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12024): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12025): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12026): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12027): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12017): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12017): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12017): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12018): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12018): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12019): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12019): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12017): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12020): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12020): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12017): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12021): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12021): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12017): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12037): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12038): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12039): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12040): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12032): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12032): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12032): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12033): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12033): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12034): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12034): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12032): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12035): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12035): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12032): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12051): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12052): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12053): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12054): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12055): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12045): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12045): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12045): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12046): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12046): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12047): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12047): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12045): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12048): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12048): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12045): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12049): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12049): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12045): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12065): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12066): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12067): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12068): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12060): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12060): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12060): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12061): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12061): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12062): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12062): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12060): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12063): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12063): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12060): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12078): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12079): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12080): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12081): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12073): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12073): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12073): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12074): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12074): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12075): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12075): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12073): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12076): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12076): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12073): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12091): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12092): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12093): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12094): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12086): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12086): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12086): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12087): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12087): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12088): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12088): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12086): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12089): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12089): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12086): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12105): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12106): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12107): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12108): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12109): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12099): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12099): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12099): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12100): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12100): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12101): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12101): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12099): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12102): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12102): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12099): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12103): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12103): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12099): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12119): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12120): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12121): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12122): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12114): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12114): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12114): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12115): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12115): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12116): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12116): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12114): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12117): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12117): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12114): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12133): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12134): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12135): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12136): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12137): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12127): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12127): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12127): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12128): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12128): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12129): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12129): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12127): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12130): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12130): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12127): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12131): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12131): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12127): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12144): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12145): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12146): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12147): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12148): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12149): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12142): ERROR: 'ci_tlast_null' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12142): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12159): ERROR: 'ci_tlast_null' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13156): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13156): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13156): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13157): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13157): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13158): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13158): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13156): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13179): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13181): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13183): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13185): ERROR: 'ci_and_tvalid_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13209): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13276): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13276): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13271): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13271): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13297): ERROR: 'ci_tlast_pass_a' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13299): ERROR: 'ci_tlast_pass_b' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13301): ERROR: 'ci_tlast_pass_c' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13303): ERROR: 'ci_tlast_pass_d' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13305): ERROR: 'ci_tlast_or_all' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13307): ERROR: 'ci_tlast_and_all' is not declared (VHDL-1241)
INFO: analyzing package 'floating_point_v7_0_15_table_pkg'

INFO: analyzing package body 'floating_point_v7_0_15_table_pkg'

INFO: analyzing package 'vt2mUtils'

INFO: analyzing package body 'vt2mUtils'

INFO: analyzing package 'vt2mComps'

/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(16444): INFO: The direction of input port <a> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing entity 'fdgS' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'fdgs' (VHDL-9006)
INFO: analyzing entity 'fdgW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'fdgw' (VHDL-9006)
INFO: analyzing entity 'lutV' (VHDL-1012)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(17382): INFO: The direction of input port <a> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture 'virtex' of entity 'lutv' (VHDL-9006)
INFO: analyzing entity 'lutS' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'luts' (VHDL-9006)
INFO: analyzing entity 'lutN' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'lutn' (VHDL-9006)
INFO: analyzing entity 'lutNMuxS' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'lutnmuxs' (VHDL-9006)
INFO: analyzing entity 'srl16eS' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'srl16es' (VHDL-9006)
INFO: analyzing entity 'delayS' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'delays' (VHDL-9006)
INFO: analyzing entity 'andW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'andw' (VHDL-9006)
INFO: analyzing entity 'orW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'orw' (VHDL-9006)
INFO: analyzing entity 'srl16ew' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'srl16ew' (VHDL-9006)
INFO: analyzing entity 'delayW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'delayw' (VHDL-9006)
INFO: analyzing entity 'compW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'compw' (VHDL-9006)
INFO: analyzing entity 'addSubW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'addsubw' (VHDL-9006)
INFO: analyzing entity 'equalW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'equalw' (VHDL-9006)
INFO: analyzing entity 'addW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'addw' (VHDL-9006)
INFO: analyzing entity 'mult18' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'mult18' (VHDL-9006)
INFO: analyzing package 'vm2Utils'

INFO: analyzing package body 'vm2Utils'

INFO: analyzing package 'vm2Comps'

INFO: analyzing entity 'cntrlgen' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'cntrlgen' (VHDL-9006)
INFO: analyzing entity 'cntrlgen2' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'cntrlgen2' (VHDL-9006)
INFO: analyzing entity 'ppGenR8' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'ppgenr8' (VHDL-9006)
INFO: analyzing entity 'ppGenR8Msb2' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'ppgenr8msb2' (VHDL-9006)
INFO: analyzing entity 'addSubShGW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'addsubshgw' (VHDL-9006)
INFO: analyzing entity 'addSubShFW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'addsubshfw' (VHDL-9006)
INFO: analyzing entity 'vmRoundW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'vmroundw' (VHDL-9006)
INFO: analyzing entity 'vmsMultCore' (VHDL-1012)
INFO: analyzing architecture 'netlist' of entity 'vmsmultcore' (VHDL-9006)
INFO: analyzing entity 'wideEmbedMult4' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'wideembedmult4' (VHDL-9006)
INFO: analyzing entity 'wideEmbedMult16' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'wideembedmult16' (VHDL-9006)
INFO: analyzing entity 'wideEmbedMult' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'wideembedmult' (VHDL-9006)
INFO: analyzing entity 'dsp48MultALine' (VHDL-1012)
INFO: analyzing architecture 'dsp48MultALine' of entity 'dsp48multaline' (VHDL-9006)
INFO: analyzing entity 'dsp48Mult' (VHDL-1012)
INFO: analyzing architecture 'dsp48Mult' of entity 'dsp48mult' (VHDL-9006)
INFO: analyzing entity 'xMult' (VHDL-1012)
INFO: analyzing architecture 'netlist' of entity 'xmult' (VHDL-9006)
INFO: analyzing package 'flt_utils'

INFO: analyzing package body 'flt_utils'

INFO: analyzing entity 'delay' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'delay' (VHDL-9006)
INFO: analyzing entity 'delay_s' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'delay_s' (VHDL-9006)
INFO: analyzing entity 'mux_bus2' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'mux_bus2' (VHDL-9006)
INFO: analyzing entity 'twos_comp' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'twos_comp' (VHDL-9006)
INFO: analyzing entity 'carry_chain' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'carry_chain' (VHDL-9006)
INFO: analyzing entity 'mux4' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'mux4' (VHDL-9006)
INFO: analyzing entity 'compare_gt' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'compare_gt' (VHDL-9006)
INFO: analyzing entity 'compare_eq_im' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'compare_eq_im' (VHDL-9006)
INFO: analyzing entity 'compare_ne_im' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'compare_ne_im' (VHDL-9006)
INFO: analyzing entity 'compare_eq' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'compare_eq' (VHDL-9006)
INFO: analyzing entity 'compare' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'compare' (VHDL-9006)
INFO: analyzing entity 'special_detect' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'special_detect' (VHDL-9006)
INFO: analyzing entity 'norm_zero_det' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'norm_zero_det' (VHDL-9006)
INFO: analyzing entity 'zero_det_sel' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'zero_det_sel' (VHDL-9006)
INFO: analyzing entity 'shift_msb_first' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'shift_msb_first' (VHDL-9006)
INFO: analyzing entity 'flt_dec_op' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_dec_op' (VHDL-9006)
INFO: analyzing entity 'flt_dec_op_lat' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_dec_op_lat' (VHDL-9006)
INFO: analyzing entity 'lead_zero_encode' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'lead_zero_encode' (VHDL-9006)
INFO: analyzing entity 'lead_zero_encode_shift' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'lead_zero_encode_shift' (VHDL-9006)
INFO: analyzing entity 'dsp48e1_wrapper' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dsp48e1_wrapper' (VHDL-9006)
INFO: analyzing entity 'dsp48e2_wrapper' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dsp48e2_wrapper' (VHDL-9006)
INFO: analyzing entity 'addsub_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'addsub_logic' (VHDL-9006)
INFO: analyzing entity 'addsub_dsp' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'addsub_dsp' (VHDL-9006)
INFO: analyzing entity 'addsub' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'addsub' (VHDL-9006)
INFO: analyzing entity 'flt_round_bit' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_round_bit' (VHDL-9006)
INFO: analyzing entity 'renorm_and_round_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'renorm_and_round_logic' (VHDL-9006)
INFO: analyzing entity 'norm_and_round_dsp48e1_sgl' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'norm_and_round_dsp48e1_sgl' (VHDL-9006)
INFO: analyzing entity 'norm_and_round_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'norm_and_round_logic' (VHDL-9006)
INFO: analyzing entity 'alignment' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'alignment' (VHDL-9006)
INFO: analyzing entity 'normalize' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'normalize' (VHDL-9006)
INFO: analyzing entity 'align_add_dsp48e1_sgl' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'align_add_dsp48e1_sgl' (VHDL-9006)
INFO: analyzing entity 'align_add' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'align_add' (VHDL-9006)
INFO: analyzing entity 'multadd' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'multadd' (VHDL-9006)
INFO: analyzing entity 'compare_ge' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'compare_ge' (VHDL-9006)
INFO: analyzing entity 'fix_to_flt_conv_exp' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'fix_to_flt_conv_exp' (VHDL-9006)
INFO: analyzing entity 'fix_to_flt_conv' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'fix_to_flt_conv' (VHDL-9006)
INFO: analyzing entity 'flt_to_fix_conv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_to_fix_conv' (VHDL-9006)
INFO: analyzing entity 'flt_to_flt_conv_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_to_flt_conv_exp' (VHDL-9006)
INFO: analyzing entity 'flt_to_flt_conv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_to_flt_conv' (VHDL-9006)
INFO: analyzing entity 'fp_cmp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fp_cmp' (VHDL-9006)
INFO: analyzing entity 'flt_sqrt_mant_addsub' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_sqrt_mant_addsub' (VHDL-9006)
INFO: analyzing entity 'flt_sqrt_mant' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_sqrt_mant' (VHDL-9006)
INFO: analyzing entity 'flt_sqrt_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_sqrt_exp' (VHDL-9006)
INFO: analyzing entity 'flt_sqrt' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'flt_sqrt' (VHDL-9006)
INFO: analyzing entity 'flt_div_mant_addsub' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_div_mant_addsub' (VHDL-9006)
INFO: analyzing entity 'flt_div_mant' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'flt_div_mant' (VHDL-9006)
INFO: analyzing entity 'flt_div_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_div_exp' (VHDL-9006)
INFO: analyzing entity 'flt_div' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'flt_div' (VHDL-9006)
INFO: analyzing entity 'fix_mult_dsp48e1_lat_dbl' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'fix_mult_dsp48e1_lat_dbl' (VHDL-9006)
INFO: analyzing entity 'fix_mult_dsp48e1_sgl' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'fix_mult_dsp48e1_sgl' (VHDL-9006)
INFO: analyzing entity 'fix_mult_dsp48e1_dbl' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'fix_mult_dsp48e1_dbl' (VHDL-9006)
INFO: analyzing entity 'fix_mult_dsp48e2_dbl' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'fix_mult_dsp48e2_dbl' (VHDL-9006)
INFO: analyzing entity 'fix_mult_qq' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fix_mult_qq' (VHDL-9006)
INFO: analyzing entity 'fix_mult_xx' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fix_mult_xx' (VHDL-9006)
INFO: analyzing entity 'fix_mult' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fix_mult' (VHDL-9006)
INFO: analyzing entity 'flt_round_dsp_opt_full' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'flt_round_dsp_opt_full' (VHDL-9006)
INFO: analyzing entity 'flt_round_dsp_opt_part' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_round_dsp_opt_part' (VHDL-9006)
INFO: analyzing entity 'flt_mult_round' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_mult_round' (VHDL-9006)
INFO: analyzing entity 'flt_mult_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_mult_exp' (VHDL-9006)
INFO: analyzing entity 'flt_mult' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_mult' (VHDL-9006)
INFO: analyzing entity 'flt_add_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_exp' (VHDL-9006)
INFO: analyzing entity 'flt_add_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_logic' (VHDL-9006)
INFO: analyzing entity 'flt_add_dsp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_dsp' (VHDL-9006)
INFO: analyzing entity 'flt_add_lat_align_add' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_lat_align_add' (VHDL-9006)
INFO: analyzing entity 'flt_add_lat_norm' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_lat_norm' (VHDL-9006)
INFO: analyzing entity 'flt_add_lat_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_lat_exp' (VHDL-9006)
INFO: analyzing entity 'flt_add_lat' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_lat' (VHDL-9006)
INFO: analyzing entity 'flt_add' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add' (VHDL-9006)
INFO: analyzing entity 'flt_recip_approx' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_approx' (VHDL-9006)
INFO: analyzing entity 'flt_recip_nr' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_nr' (VHDL-9006)
INFO: analyzing entity 'flt_recip_reduction_calc' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_reduction_calc' (VHDL-9006)
INFO: analyzing entity 'flt_recip_eval' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_eval' (VHDL-9006)
INFO: analyzing entity 'flt_recip_postprocess' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_postprocess' (VHDL-9006)
INFO: analyzing entity 'flt_recip_specialcase' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_specialcase' (VHDL-9006)
INFO: analyzing entity 'flt_recip_recomb' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_recomb' (VHDL-9006)
INFO: analyzing package 'flt_recipsqrt_sp_sqrt_r_rom'

INFO: analyzing package body 'flt_recipsqrt_sp_sqrt_r_rom'

INFO: analyzing package 'flt_recipsqrt_dp_recsqrt_r_rom'

INFO: analyzing package body 'flt_recipsqrt_dp_recsqrt_r_rom'

INFO: analyzing entity 'flt_recipsqrt_dp_m_calc' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recipsqrt_dp_m_calc' (VHDL-9006)
INFO: analyzing entity 'flt_recip' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip' (VHDL-9006)
INFO: analyzing entity 'flt_log_addsub' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_addsub' (VHDL-9006)
INFO: analyzing entity 'flt_log_addsub_taylor_fabric' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_addsub_taylor_fabric' (VHDL-9006)
INFO: analyzing entity 'flt_log_addsub_taylor_combiner_fabric' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_addsub_taylor_combiner_fabric' (VHDL-9006)
INFO: analyzing entity 'flt_log_single_one_detect' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_single_one_detect' (VHDL-9006)
INFO: analyzing entity 'flt_log_inproc' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_inproc' (VHDL-9006)
INFO: analyzing entity 'flt_log_exp' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_exp' (VHDL-9006)
INFO: analyzing package 'flt_log_L_block_pkg'

INFO: analyzing package body 'flt_log_L_block_pkg'

INFO: analyzing entity 'flt_log_L_block_memory' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_log_l_block_memory' (VHDL-9006)
INFO: analyzing entity 'flt_pt_log_L_block' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_pt_log_l_block' (VHDL-9006)
INFO: analyzing entity 'flt_log_rr_mul_iter' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_rr_mul_iter' (VHDL-9006)
INFO: analyzing entity 'flt_log_rr_mul' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_rr_mul' (VHDL-9006)
INFO: analyzing entity 'flt_log_rr' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_log_rr' (VHDL-9006)
INFO: analyzing entity 'flt_log_taylor' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_taylor' (VHDL-9006)
INFO: analyzing entity 'flt_log_shift_msb_first' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_log_shift_msb_first' (VHDL-9006)
INFO: analyzing entity 'flt_log_lead_zero_encode' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_log_lead_zero_encode' (VHDL-9006)
INFO: analyzing entity 'flt_log_normalize' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_log_normalize' (VHDL-9006)
INFO: analyzing entity 'flt_log_norm' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_norm' (VHDL-9006)
INFO: analyzing entity 'flt_log_rnd' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_rnd' (VHDL-9006)
INFO: analyzing entity 'flt_log_specialcase' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_specialcase' (VHDL-9006)
INFO: analyzing entity 'flt_log_recomb' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_recomb' (VHDL-9006)
INFO: analyzing entity 'flt_log' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log' (VHDL-9006)
INFO: analyzing entity 'flt_exp_specialcase' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_exp_specialcase' (VHDL-9006)
INFO: analyzing entity 'flt_exp_recomb' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_exp_recomb' (VHDL-9006)
INFO: analyzing entity 'flt_exp_ccm' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_exp_ccm' (VHDL-9006)
INFO: analyzing entity 'flt_exp_e2A' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_exp_e2a' (VHDL-9006)
INFO: analyzing entity 'flt_exp_dp_poly' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_exp_dp_poly' (VHDL-9006)
INFO: analyzing entity 'flt_exp_e2zmzm1' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_exp_e2zmzm1' (VHDL-9006)
INFO: analyzing entity 'flt_exp' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_exp' (VHDL-9006)
INFO: analyzing entity 'flt_fma_specialcase' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_fma_specialcase' (VHDL-9006)
INFO: analyzing entity 'flt_fma_round_bit' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_round_bit' (VHDL-9006)
INFO: analyzing entity 'flt_fma_renorm_and_round_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_renorm_and_round_logic' (VHDL-9006)
INFO: analyzing entity 'flt_fma_special_detect' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_special_detect' (VHDL-9006)
INFO: analyzing entity 'flt_fma_add_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_add_exp' (VHDL-9006)
INFO: analyzing entity 'flt_fma_alignment' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_alignment' (VHDL-9006)
INFO: analyzing entity 'flt_fma_addsub_dsp1' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_fma_addsub_dsp1' (VHDL-9006)
INFO: analyzing entity 'flt_fma_addsub_dsp2' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_fma_addsub_dsp2' (VHDL-9006)
INFO: analyzing entity 'flt_fma_addsub' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_addsub' (VHDL-9006)
INFO: analyzing entity 'flt_fma_align_add' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_align_add' (VHDL-9006)
INFO: analyzing entity 'flt_fma_norm_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_norm_logic' (VHDL-9006)
INFO: analyzing entity 'flt_fma_add_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_add_logic' (VHDL-9006)
INFO: analyzing entity 'flt_fma_add' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_add' (VHDL-9006)
INFO: analyzing entity 'flt_fma_mul' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_mul' (VHDL-9006)
INFO: analyzing entity 'flt_fma' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma' (VHDL-9006)
INFO: analyzing entity 'flt_accum_flt_to_fix' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_accum_flt_to_fix' (VHDL-9006)
INFO: analyzing entity 'flt_accum_bit_encode' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_accum_bit_encode' (VHDL-9006)
INFO: analyzing entity 'flt_accum' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_accum' (VHDL-9006)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83188): ERROR: 'axi_utils_v2_0_5_pkg' is not compiled in library 'axi_utils_v2_0_5' (VHDL-1240)
INFO: analyzing entity 'floating_point_v7_0_15_viv' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'floating_point_v7_0_15_viv' (VHDL-9006)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83626): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83626): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83626): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83626): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83626): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83626): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83626): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83626): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83757): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83757): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83757): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83758): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83758): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83796): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83796): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83796): ERROR: 0 definitions of operator "and" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83800): ERROR: 'axi_slave_2to1' is not compiled in library 'axi_utils_v2_0_5' (VHDL-1240)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83841): ERROR: 'axi_slave_3to1' is not compiled in library 'axi_utils_v2_0_5' (VHDL-1240)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83895): ERROR: 'axi_slave_3to1' is not compiled in library 'axi_utils_v2_0_5' (VHDL-1240)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(83949): ERROR: 'axi_slave_4to1' is not compiled in library 'axi_utils_v2_0_5' (VHDL-1240)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84023): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84023): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84025): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84025): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84028): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84028): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84037): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84037): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84047): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84047): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84050): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84050): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84075): ERROR: 'ci_and_tvalid_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84075): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84075): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84073): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84073): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84073): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84086): ERROR: 'ci_and_tvalid_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84086): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84089): ERROR: 'ci_and_tvalid_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84089): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84157): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84157): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84160): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84160): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84716): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84716): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84716): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84716): ERROR: 'ci_and_tvalid_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84716): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84716): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84716): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84716): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84720): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84720): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(84728): ERROR: 'glb_ifx_master' is not compiled in library 'axi_utils_v2_0_5' (VHDL-1240)
INFO: analyzing entity 'floating_point_v7_0_15' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'floating_point_v7_0_15' (VHDL-9006)
-- Analyzing VHDL file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd" into library div_gen_v5_1_14 (VHDL-9003)
INFO: analyzing package 'div_gen_v5_1_14_viv_comp'

INFO: analyzing package 'div_gen_v5_1_14_comp'

/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(330): ERROR: 'axi_utils_v2_0_5_pkg' is not compiled in library 'axi_utils_v2_0_5' (VHDL-1240)
INFO: analyzing package 'div_gen_pkg'

INFO: analyzing package body 'div_gen_pkg'

/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(890): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(890): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(888): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(888): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(888): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(888): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(888): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
INFO: analyzing package 'pkg_addsub'

INFO: analyzing package body 'pkg_addsub'

INFO: analyzing entity 'c_addsub_lut6' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'c_addsub_lut6' (VHDL-9006)
INFO: analyzing entity 'c_addsub_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'c_addsub_viv' (VHDL-9006)
INFO: analyzing package 'c_twos_comp_viv_comp'

INFO: analyzing entity 'c_twos_comp_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'c_twos_comp_viv' (VHDL-9006)
INFO: analyzing entity 'cmp2s_v' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'cmp2s_v' (VHDL-9006)
INFO: analyzing entity 'addsubreg_v' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'addsubreg_v' (VHDL-9006)
INFO: analyzing entity 'dividervdc_v' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'dividervdc_v' (VHDL-9006)
INFO: analyzing entity 'div_lutmult' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'div_lutmult' (VHDL-9006)
INFO: analyzing entity 'bip_sdivider_synth' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'bip_sdivider_synth' (VHDL-9006)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(9056): ERROR: 'axi_utils_v2_0_5_pkg' is not compiled in library 'axi_utils_v2_0_5' (VHDL-1240)
INFO: analyzing entity 'fixed_to_float' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'fixed_to_float' (VHDL-9006)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(9103): ERROR: 'byte_roundup' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(9104): ERROR: 'byte_roundup' is not declared (VHDL-1241)
INFO: analyzing entity 'flow_ctrl' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flow_ctrl' (VHDL-9006)
INFO: analyzing entity 'estimator' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'estimator' (VHDL-9006)
INFO: analyzing entity 'prescaler' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'prescaler' (VHDL-9006)
INFO: analyzing entity 'prenormalizer' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'prenormalizer' (VHDL-9006)
INFO: analyzing entity 'iterative_unit' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'iterative_unit' (VHDL-9006)
INFO: analyzing entity 'quot_addsub' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'quot_addsub' (VHDL-9006)
INFO: analyzing entity 'quotient_collector' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'quotient_collector' (VHDL-9006)
INFO: analyzing entity 'hrdiv_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'hrdiv_viv' (VHDL-9006)
INFO: analyzing entity 'div_gen_synth' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'div_gen_synth' (VHDL-9006)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13075): ERROR: 'axi_utils_v2_0_5_pkg' is not compiled in library 'axi_utils_v2_0_5' (VHDL-1240)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13076): ERROR: 'axi_utils_comps' is not compiled in library 'axi_utils_v2_0_5' (VHDL-1240)
INFO: analyzing entity 'div_gen_v5_1_14_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'div_gen_v5_1_14_viv' (VHDL-9006)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13172): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13172): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13172): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13326): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13326): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13384): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13384): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13387): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13387): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13393): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13393): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13396): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13396): ERROR: found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13405): ERROR: 'ci_and_tvalid_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13405): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13430): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13430): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13430): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13430): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13430): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13430): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13430): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13430): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13434): ERROR: 'axi_slave_2to1' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13701): ERROR: 'ci_and_tvalid_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13701): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13701): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13701): ERROR: 'ci_gen_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13701): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13705): ERROR: 'ci_ce_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13705): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13705): ERROR: 0 definitions of operator "or" match here (VHDL-9029)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13705): ERROR: 'ci_rfd_throttle' is not declared (VHDL-1241)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13705): ERROR: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" (VHDL-1052)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13712): ERROR: 'glb_ifx_master' is not declared (VHDL-1241)
INFO: analyzing entity 'div_gen_v5_1_14' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'div_gen_v5_1_14' (VHDL-9006)
-- Analyzing VHDL file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'div_gen_0' (VHDL-1012)
INFO: analyzing architecture 'div_gen_0_arch' of entity 'div_gen_0' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:div_gen_0 arch:
VHDLTop: library:xil_defaultlib entity:div_gen_0 arch:
VHDLTop: library:div_gen_v5_1_14 entity:prescaler arch:
VHDLTop: library:div_gen_v5_1_14 entity:prescaler arch:
VHDLTop: library:div_gen_v5_1_14 entity:div_gen_v5_1_14 arch:
VHDLTop: library:div_gen_v5_1_14 entity:div_gen_v5_1_14 arch:
VHDLTop: library:floating_point_v7_0_15 entity:fix_to_flt_conv arch:
VHDLTop: library:floating_point_v7_0_15 entity:fix_to_flt_conv arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_to_flt_conv arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_to_flt_conv arch:
VHDLTop: library:floating_point_v7_0_15 entity:fp_cmp arch:
VHDLTop: library:floating_point_v7_0_15 entity:fp_cmp arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_sqrt arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_sqrt arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_div arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_div arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_mult arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_mult arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_add arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_add arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_recip arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_recip arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_log arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_log arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_exp arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_exp arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_fma_special_detect arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_fma_special_detect arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_fma arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_fma arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_accum arch:
VHDLTop: library:floating_point_v7_0_15 entity:flt_accum arch:
VHDLTop: library:mult_gen_v12_0_14 entity:cc_compare arch:
VHDLTop: library:mult_gen_v12_0_14 entity:cc_compare arch:
VHDLTop: library:mult_gen_v12_0_14 entity:mult_gen_v12_0_14 arch:
VHDLTop: library:mult_gen_v12_0_14 entity:mult_gen_v12_0_14 arch:
VHDLTop: library:xbip_bram18k_v3_0_5 entity:xbip_bram18k_v3_0_5 arch:
VHDLTop: library:xbip_bram18k_v3_0_5 entity:xbip_bram18k_v3_0_5 arch:
VHDLTop: library:xbip_dsp48_addsub_v3_0_5 entity:xbip_dsp48_addsub_v3_0_5 arch:
VHDLTop: library:xbip_dsp48_addsub_v3_0_5 entity:xbip_dsp48_addsub_v3_0_5 arch:
VHDLTop: library:xbip_dsp48_mult_v3_0_5 entity:xbip_dsp48_mult_v3_0_5 arch:
VHDLTop: library:xbip_dsp48_mult_v3_0_5 entity:xbip_dsp48_mult_v3_0_5 arch:
VHDLTop: library:xbip_dsp48_multadd_v3_0_5 entity:xbip_dsp48_multadd_v3_0_5 arch:
VHDLTop: library:xbip_dsp48_multadd_v3_0_5 entity:xbip_dsp48_multadd_v3_0_5 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48a_wrapper_v3_0 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48a_wrapper_v3_0 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48a1_wrapper_v3_0 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48a1_wrapper_v3_0 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48e_wrapper_v3_0 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48e_wrapper_v3_0 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48_wrapper_v3_0_4 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48_wrapper_v3_0_4 arch:
VHDLTop: library:xbip_pipe_v3_0_5 entity:xbip_pipe_v3_0_5 arch:
VHDLTop: library:xbip_pipe_v3_0_5 entity:xbip_pipe_v3_0_5 arch:
END of tops
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd(59): INFO: executing 'div_gen_0_default(div_gen_0_arch)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13859): INFO: executing '\div_gen_v5_1_14(c_xdevicefamily="artix7",c_latency=37,signed_b=1,fractional_b=1,fractional_width=17,c_throttle_scheme=3,c_m_axis_dout_tdata_width=40)(1,6)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13085): INFO: executing '\div_gen_v5_1_14_viv(c_xdevicefamily="artix7",c_latency=37,signed_b=1,fractional_b=1,fractional_width=17,c_throttle_scheme=3,c_m_axis_dout_tdata_width=40)(1,6)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13393): ERROR: generate condition is not constant (VHDL-1089)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13396): ERROR: generate condition is not constant (VHDL-1089)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13405): ERROR: generate condition is not constant (VHDL-1089)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13430): ERROR: generate condition is not constant (VHDL-1089)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(12720): INFO: executing '\div_gen_synth(c_xdevicefamily="artix7",signed_b=1,fractional_b=1,fractional_width=17)(1,6)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(8440): INFO: executing '\bip_sdivider_synth(c_xdevicefamily="artix7",c_latency=1,algorithm_type=1,dividend_width=16,divisor_width=16,fractional_b=1,fractional_width=17,signed_b=1)(1,6)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(6430): INFO: executing '\cmp2s_v(c_bus_width=16,c_registered=1)(1,0)(1,0)\(virtex)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(5953): INFO: executing '\c_twos_comp_viv(c_width=16,c_ainit_val="",c_sinit_val="",c_bypass_enable=1,c_bypass_low=1,c_sync_priority=0,c_sync_enable=0,c_pipe_stages=0,c_has_bypass=1,c_has_ce=0,c_has_sclr=0,c_has_sset=0,c_has_sinit=0,c_has_s=0,c_has_q=1)(1,0)(1,0)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_utils_v3_0_vh_rfs.vhd(549): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_utils_v3_0_vh_rfs.vhd(550): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(6430): INFO: executing '\cmp2s_v(c_bus_width=16,c_ainit_val="0000000000000001",c_sinit_val="0000000000000001",c_registered=1)(16,1)(16,1)\(virtex)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(5953): INFO: executing '\c_twos_comp_viv(c_width=16,c_ainit_val="0000000000000001",c_sinit_val="0000000000000001",c_bypass_enable=1,c_bypass_low=1,c_sync_priority=0,c_sync_enable=0,c_pipe_stages=0,c_has_bypass=1,c_has_ce=0,c_has_sclr=0,c_has_sset=0,c_has_sinit=0,c_has_s=0,c_has_q=1)(16,1)(16,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(6842): INFO: executing '\dividervdc_v(bus_num=16,bus_div=16,bus_fract=17,div_clock=1,signed_b=1,fractional=1,c_has_ce=0,c_has_sclr=0,c_has_nd=0,c_has_rdy=0,c_pipe=(0,(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)))\(virtex)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=16)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="0000000000000001",c_ainit_val="0000000000000001",c_width=16)(16,1)(16,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(6623): INFO: executing '\addsubreg_v(c_bus_width=17,c_ainit_val="11111111111111111",c_sinit_val="11111111111111111",c_has_c_in=1)(17,1)(17,1)\(virtex)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(5003): INFO: executing '\c_addsub_viv(c_a_width=17,c_b_width=17,c_out_width=17,c_low_bit=0,c_high_bit=16,c_add_mode=2,c_a_type=1,c_b_type=1,c_b_constant=0,c_b_value="0",c_ainit_val="11111111111111111",c_sinit_val="11111111111111111",c_bypass_enable=0,c_bypass_low=0,c_sync_enable=0,c_sync_priority=1,c_pipe_stages=0,c_has_s=1,c_has_q=0,c_has_c_in=1,c_has_c_out=1,c_has_q_c_out=0,c_has_b_in=0,c_has_b_out=0,c_has_q_b_out=0,c_has_ovfl=0,c_has_q_ovfl=0,c_has_ce=0,c_has_add=1,c_has_bypass=0,c_has_a_signed=0,c_has_b_signed=0,c_has_sclr=0,c_has_sset=0,c_has_sinit=0,c_enable_rlocs=0)(1,9)(1,1)(17,1)(17,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(3618): INFO: executing '\c_addsub_lut6(c_width=17,c_add_mode=2,c_b_constant=0,ci_b_value="00000000000000000",c_ainit_val="11111111111111111",c_sinit_val="11111111111111111",c_bypass_enable=0,c_bypass_low=0,c_sync_enable=0,c_sync_priority=1,c_has_s=1,c_has_q=0,c_has_c_in=1,c_has_c_out=1,c_has_q_c_out=0,c_has_ovfl=0,c_has_q_ovfl=0,c_has_ce=0,c_has_bypass=0,c_has_aclr=0,c_has_aset=0,c_has_ainit=0,c_has_sclr=0,c_has_sset=0,c_has_sinit=0)(16,0)(17,1)(17,1)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_sinit_val="11111111111111111",c_ainit_val="11111111111111111",c_width=17)(17,1)(17,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=15)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="1",c_ainit_val="1")(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=14)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="11",c_ainit_val="11",c_width=2)(2,1)(2,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=13)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="111",c_ainit_val="111",c_width=3)(3,1)(3,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=12)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="1111",c_ainit_val="1111",c_width=4)(4,1)(4,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=11)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="11111",c_ainit_val="11111",c_width=5)(5,1)(5,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=10)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="111111",c_ainit_val="111111",c_width=6)(6,1)(6,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=9)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="1111111",c_ainit_val="1111111",c_width=7)(7,1)(7,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=8)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="11111111",c_ainit_val="11111111",c_width=8)(8,1)(8,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=7)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="111111111",c_ainit_val="111111111",c_width=9)(9,1)(9,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=6)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="1111111111",c_ainit_val="1111111111",c_width=10)(10,1)(10,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=5)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="11111111111",c_ainit_val="11111111111",c_width=11)(11,1)(11,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=4)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="111111111111",c_ainit_val="111111111111",c_width=12)(12,1)(12,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=3)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="1111111111111",c_ainit_val="1111111111111",c_width=13)(13,1)(13,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="11111111111111",c_ainit_val="11111111111111",c_width=14)(14,1)(14,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="111111111111111",c_ainit_val="111111111111111",c_width=15)(15,1)(15,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="1111111111111111",c_ainit_val="1111111111111111",c_width=16)(16,1)(16,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="11111111111111111",c_ainit_val="11111111111111111",c_width=17)(17,1)(17,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="111111111111111111",c_ainit_val="111111111111111111",c_width=18)(18,1)(18,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="1111111111111111111",c_ainit_val="1111111111111111111",c_width=19)(19,1)(19,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="11111111111111111111",c_ainit_val="11111111111111111111",c_width=20)(20,1)(20,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="111111111111111111111",c_ainit_val="111111111111111111111",c_width=21)(21,1)(21,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="1111111111111111111111",c_ainit_val="1111111111111111111111",c_width=22)(22,1)(22,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="11111111111111111111111",c_ainit_val="11111111111111111111111",c_width=23)(23,1)(23,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="111111111111111111111111",c_ainit_val="111111111111111111111111",c_width=24)(24,1)(24,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="1111111111111111111111111",c_ainit_val="1111111111111111111111111",c_width=25)(25,1)(25,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="11111111111111111111111111",c_ainit_val="11111111111111111111111111",c_width=26)(26,1)(26,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="111111111111111111111111111",c_ainit_val="111111111111111111111111111",c_width=27)(27,1)(27,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="1111111111111111111111111111",c_ainit_val="1111111111111111111111111111",c_width=28)(28,1)(28,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="11111111111111111111111111111",c_ainit_val="11111111111111111111111111111",c_width=29)(29,1)(29,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="111111111111111111111111111111",c_ainit_val="111111111111111111111111111111",c_width=30)(30,1)(30,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="1111111111111111111111111111111",c_ainit_val="1111111111111111111111111111111",c_width=31)(31,1)(31,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_sinit_val="11111111111111111111111111111111",c_ainit_val="11111111111111111111111111111111",c_width=32)(32,1)(32,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_width=33)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(6430): INFO: executing '\cmp2s_v(c_bus_width=17)(1,0)(1,0)\(virtex)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(5953): INFO: executing '\c_twos_comp_viv(c_width=17,c_ainit_val="",c_sinit_val="",c_bypass_enable=1,c_bypass_low=1,c_sync_priority=0,c_sync_enable=0,c_pipe_stages=0,c_has_bypass=1,c_has_ce=0,c_has_sclr=0,c_has_sset=0,c_has_sinit=0,c_has_s=1,c_has_q=0)(1,0)(1,0)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_utils_v3_0_vh_rfs.vhd(549): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_utils_v3_0_vh_rfs.vhd(550): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13701): ERROR: generate condition is not constant (VHDL-1089)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13705): ERROR: generate condition is not constant (VHDL-1089)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd(143): ERROR: library name 'div_gen_v5_1_14' of instantiated unit conflicts with visible identifier (VHDL-1605)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(9680): INFO: executing 'prescaler_default(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=15)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd(1092): INFO: executing '\xbip_dsp48_multadd_v3_0_5_viv(c_xdevicefamily="virtex7",c_latency=24)(1,7)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd(790): INFO: executing '\xbip_dsp48_multadd_synth(c_xdevicefamily="virtex7",c_latency=24)(1,7)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1601): INFO: executing '\xbip_dsp48e1_wrapper_v3_0(preg=1,acascreg=-1,bcascreg=-1,use_mult="MULTIPLY",use_dport=false)(1,8)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=48)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13859): INFO: executing 'div_gen_v5_1_14_default(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13085): INFO: executing '\div_gen_v5_1_14_viv(1,4)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13393): ERROR: generate condition is not constant (VHDL-1089)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13396): ERROR: generate condition is not constant (VHDL-1089)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13405): ERROR: generate condition is not constant (VHDL-1089)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13430): ERROR: generate condition is not constant (VHDL-1089)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(12720): INFO: executing '\div_gen_synth(1,4)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(8440): INFO: executing '\bip_sdivider_synth(c_xdevicefamily="null",c_latency=1,algorithm_type=1,dividend_width=16,divisor_width=16,fractional_width=16)(1,4)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(6842): INFO: executing '\dividervdc_v(bus_num=16,bus_div=16,bus_fract=16,div_clock=1,c_has_ce=0,c_has_sclr=0,c_has_nd=0,c_has_rdy=0,c_pipe=(1,(1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)))\(virtex)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_width=16)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_sinit_val="0000000000000001",c_ainit_val="0000000000000001",c_width=16)(16,1)(16,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(6623): INFO: executing '\addsubreg_v(c_bus_width=17,c_has_c_in=1,c_has_bypass=1,c_bypass_low=1)(1,1)(1,1)\(virtex)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(5003): INFO: executing '\c_addsub_viv(c_a_width=17,c_b_width=17,c_out_width=17,c_low_bit=0,c_high_bit=16,c_add_mode=2,c_a_type=1,c_b_type=1,c_b_constant=0,c_b_value="0",c_ainit_val="0",c_sinit_val="0",c_bypass_enable=0,c_bypass_low=1,c_sync_enable=0,c_sync_priority=1,c_pipe_stages=0,c_has_s=1,c_has_q=0,c_has_c_in=1,c_has_c_out=1,c_has_q_c_out=0,c_has_b_in=0,c_has_b_out=0,c_has_q_b_out=0,c_has_ovfl=0,c_has_q_ovfl=0,c_has_ce=0,c_has_add=1,c_has_bypass=1,c_has_a_signed=0,c_has_b_signed=0,c_has_sclr=0,c_has_sset=0,c_has_sinit=0,c_enable_rlocs=0)(1,9)(1,1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(3618): INFO: executing '\c_addsub_lut6(c_width=17,c_add_mode=2,c_b_constant=0,ci_b_value="00000000000000000",c_ainit_val="0",c_sinit_val="0",c_bypass_enable=0,c_bypass_low=1,c_sync_enable=0,c_sync_priority=1,c_has_s=1,c_has_q=0,c_has_c_in=1,c_has_c_out=1,c_has_q_c_out=0,c_has_ovfl=0,c_has_q_ovfl=0,c_has_ce=0,c_has_bypass=1,c_has_aclr=0,c_has_aset=0,c_has_ainit=0,c_has_sclr=0,c_has_sset=0,c_has_sinit=0)(16,0)(1,1)(1,1)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_width=17)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13701): ERROR: generate condition is not constant (VHDL-1089)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd(13705): ERROR: generate condition is not constant (VHDL-1089)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(39012): INFO: executing 'fix_to_flt_conv_default(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",q_delay=1,carry_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=31,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=31,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=32)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=32,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(31321): INFO: executing '\lead_zero_encode(c_xdevicefamily="no_family",data_width=32,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=8,carry_delay=1,carrys_req=true,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=8,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=8)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing 'delay_default(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27681): INFO: executing '\mux4(c_xdevicefamily="no_family",width=4,three_sel=true,length=1)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=4,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=4)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=2,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27681): INFO: executing '\mux4(c_xdevicefamily="no_family",width=1,three_sel=true,length=1)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=2,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(29055): INFO: executing '\norm_zero_det(data_width=7,norm_width=32,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false))\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=4)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=4,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(29824): INFO: executing '\shift_msb_first(a_width=32,result_width=26,distance_width=8,shift_left=true,last_stages_to_omit=1,skewed_dist=true,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false))\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(34720): INFO: executing '\renorm_and_round_logic(c_xdevicefamily="no_family",config=(flt_pt_imp_logic,1,2,2,true,false,-2147483648,false),registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false),no_shift_inc=true,speed=1)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=14,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=14,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=25,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=25,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=3,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=3,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=2,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=8)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=8,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=8,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=8,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(34288): INFO: executing '\flt_round_bit(c_xdevicefamily="no_family",registers=(false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=3,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=12,q_delay=1)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=11,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=11,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=12)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=12,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=12,q_delay=1,carry_delay=1,carry_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=11)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=11,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(38696): INFO: executing '\fix_to_flt_conv_exp(c_xdevicefamily="no_family",a_fw=24,norm_w=8,norm_stages=3,registers=(others=>true))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=5)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=5,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(30169): INFO: executing '\flt_dec_op(c_xdevicefamily="no_family",exp_adder=false)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(40713): INFO: executing 'flt_to_flt_conv_default(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(40217): INFO: executing '\flt_to_flt_conv_exp(registers=(others=>true))\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28736): INFO: executing '\special_detect(c_xdevicefamily="no_family",a_fw=24)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=23,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=4,carry_delay=1,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=4,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=4,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=4,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=4)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=23)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=23,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(30169): INFO: executing '\flt_dec_op(c_xdevicefamily="no_family",speed=0,exp_adder=false)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41090): INFO: executing 'fp_cmp_default(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=16,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=3,carry_delay=1,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28201): INFO: executing '\compare_ne_im(c_xdevicefamily="no_family",width=23)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=4,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=8,value=(others=>'1'),op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=2,carry_delay=1,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28376): INFO: executing '\compare_eq(c_xdevicefamily="no_family",op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=11,carry_delay=1,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27833): INFO: executing '\compare_gt(c_xdevicefamily="no_family",op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=16,carry_delay=1,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=16,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=16,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=3)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=3,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(42652): INFO: executing 'flt_sqrt_default(virtex)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=25)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=25,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41883): INFO: executing '\flt_sqrt_mant(c_xdevicefamily="no_family",fw=24,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=26)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=26,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=3,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=5,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=5,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=5)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=24)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=24,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=4,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=6,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=5,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=5,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=6,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=6)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=22)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=22,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=5,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=7,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=6,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=6,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=7,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=7)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=20)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=20,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=6,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=8,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=7,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=7,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=8,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=8)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=5)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=5,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=18)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=18,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=7,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=9,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=9,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=9)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=6)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=6,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=16)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=16,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=10,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=9,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=9,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=10,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=10)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=7)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=7,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=14)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=14,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=9,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=11,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=10,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=10,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=11,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=11)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=10,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=12,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=12,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=12)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=9,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=10)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=10,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=11,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=13,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=12,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=12,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=13,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=13)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=12,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=14,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=13,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=13,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=14,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=14)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=13,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=15,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=15,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=15)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=14,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=16,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=15,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=15,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=16,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=16)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=13)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=13,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=15,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=17,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=17,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=17)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=16,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=18,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=17,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=17,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=18,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=18)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=15)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=15,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=17,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=19,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=18,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=18,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=19,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=19)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=18,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=20,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=19,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=19,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=20,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=20)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=17)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=17,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=19,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=21,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=20,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=20,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=21,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=21)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=20,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=22,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=21,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=21,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=22,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=22)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=19)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=19,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=21,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=23,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=22,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=22,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=23,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=23)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=22,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=24,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=23,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=23,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=24,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=24)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=21)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=21,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=23,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=25,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=24,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=24,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=25,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=25)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=24,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=26,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=26,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=26)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=25,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=27,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=26,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=26,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=27,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=27)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=26,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=28,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=27,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=27,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=28,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=28)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(41566): INFO: executing '\flt_sqrt_mant_addsub(c_xdevicefamily="no_family",w=27,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=29,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=28,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=28,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=29,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=29)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(42256): INFO: executing '\flt_sqrt_exp(c_xdevicefamily="no_family",sqrt_stages=25,registers=(others=>true))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=8,length=27,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=27,c_has_ce=1,c_width=8)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28736): INFO: executing '\special_detect(c_xdevicefamily="no_family",a_fw=24,fast=true)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=25,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=25,c_has_ce=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=26,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=26,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(34720): INFO: executing '\renorm_and_round_logic(c_xdevicefamily="no_family",config=(flt_pt_imp_dsp48,1,1,2,true,false,-2147483648,false),registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),norm_bits=0)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=25,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=25)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(34288): INFO: executing '\flt_round_bit(c_xdevicefamily="no_family",norm_bits=0,registers=(false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=1,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(44275): INFO: executing 'flt_div_default(virtex)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(43195): INFO: executing '\flt_div_mant(c_xdevicefamily="no_family",fw=24,registers=(others=>true))(1,9)\(virtex)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(42941): INFO: executing '\flt_div_mant_addsub(c_xdevicefamily="no_family",w=25,length=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(43573): INFO: executing '\flt_div_exp(c_xdevicefamily="no_family",div_stages=26,registers=(others=>true))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=10,length=2,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=10)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=25,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=25,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=2,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=2,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=8,length=24)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=24,c_has_ce=1,c_width=8,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=24,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=24,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=3,length=23,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=23,c_has_ce=1,c_width=3)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=4,length=24,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=24,c_has_ce=1,c_width=4)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=23,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=23,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(34720): INFO: executing '\renorm_and_round_logic(c_xdevicefamily="no_family",config=(flt_pt_imp_dsp48,1,1,2,true,false,-2147483648,false),registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),exp_adder=true,exp_inc=true)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=8,carry_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(30718): INFO: executing '\flt_dec_op_lat(c_xdevicefamily="no_family",exp_adder=false,has_divide_by_zero=true)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(49315): INFO: executing 'flt_mult_default(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(47169): INFO: executing '\fix_mult(c_xdevicefamily="no_family",variant=flt_pt_fix_mult_gen,mult_usage=2,fraction_width=24,mult_stages=-2147483648,cascade_result=false,registers=(others=>true))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(46904): INFO: executing '\fix_mult_xx(c_xdevicefamily="no_family",mult_usage=2,fraction_width=24,mult_stages=-2147483648,registers=(others=>true))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(46986): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(46952): WARNING: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(20680): INFO: executing '\mult_gen_v12_0_14_viv(c_verbosity=0,c_model_type=1,c_optimize_goal=1,c_xdevicefamily="no_family",c_has_ce=0,c_has_sclr=0,c_latency=1000000000,c_a_width=24,c_a_type=1,c_b_width=24,c_b_type=1,c_out_high=47,c_out_low=22,c_mult_type=1,c_ce_overrides_sclr=0,c_ccm_imp=0,c_b_value="111111111111111111",c_has_zero_detect=1,c_round_output=0,c_round_pt=0)(1,9)(1,18)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(9808): INFO: executing '\dsp(c_xdevicefamily="no_family",c_a_width=24,c_a_type=1,c_b_width=24,c_b_type=1,c_has_ce=0,c_has_sclr=0,c_latency=1000000000,c_has_zero_detect=1,c_round_output=0,c_round_pt=0,c_use_ls_creg=0,c_output_width=48)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(3950): INFO: executing '\op_resize(ai_width=24,bi_width=24,ai_type=1,bi_type=1,ao_width=25)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4077): INFO: executing '\delay_line(c_xdevicefamily="no_family",c_width=25)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4077): INFO: executing '\delay_line(c_xdevicefamily="no_family",c_width=18)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4077): INFO: executing '\delay_line(c_xdevicefamily="no_family",c_width=1)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(47030): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(47030): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=26,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=26)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(47041): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(47041): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(48573): INFO: executing '\flt_mult_exp(c_xdevicefamily="no_family",mult_config=(-2147483645,(flt_pt_fix_mult_gen,-2147483648,flt_pt_imp_dsp48,-2147483648,true,false),-2147483648,2,(flt_pt_imp_logic,2,2,2,false,false,-2147483648,false)),registers=(others=>true))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=32,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=32,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=8,q_delay=1,carry_delay=1,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26509): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26509): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26509): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26509): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26509): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26509): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26509): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26509): ERROR: value -2147483649 is out of target constraint range -2147483648 to 2147483647 (VHDL-1291)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12389): ERROR: index value <-2147483648> is out of range [0:199] of array <reg> (VHDL-9015)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12389): ERROR: index value <-2147483648> is out of range [0:199] of array <reg> (VHDL-9015)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12389): ERROR: index value <-2147483648> is out of range [0:199] of array <reg> (VHDL-9015)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=3,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=3)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12389): ERROR: index value <-2147483648> is out of range [0:199] of array <reg> (VHDL-9015)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12389): ERROR: index value <-2147483648> is out of range [0:199] of array <reg> (VHDL-9015)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12389): ERROR: index value <-2147483648> is out of range [0:199] of array <reg> (VHDL-9015)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12389): ERROR: index value <-2147483647> is out of range [0:199] of array <reg> (VHDL-9015)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(48270): INFO: executing '\flt_mult_round(c_xdevicefamily="no_family",round_config=(flt_pt_imp_logic,2,2,2,false,false,-2147483648,false),registers=(others=>true),ip_stage=-2147483648,exp_stage=-2147483646,exp_adder=true,exp_inc=true)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12415): ERROR: index value <-2147483648> is out of range [0:199] of array <reg> (VHDL-9015)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12415): WARNING: index 200 is out of array constraint 0 to 199 for target 'reg_blk' (VHDL-1123)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12415): ERROR: index value <-2147483648> is out of range [0:199] of array <reg> (VHDL-9015)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12415): WARNING: index 200 is out of array constraint 0 to 199 for target 'reg_blk' (VHDL-1123)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(34720): INFO: executing '\renorm_and_round_logic(c_xdevicefamily="no_family",config=(flt_pt_imp_logic,2,2,2,false,false,-2147483648,false),registers=(others=>true),exp_adder=true,exp_inc=true)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=8,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=8,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(34288): INFO: executing '\flt_round_bit(c_xdevicefamily="no_family",registers=(false,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=12,q_delay=2,carry_delay=1,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=12,length=2,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=12)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=12,q_delay=1,carry_delay=1,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(49486): ERROR: index value <-2147483646> is out of range [0:199] of array <registers> (VHDL-9015)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(49486): ERROR: index value <-2147483646> is out of range [0:199] of array <registers> (VHDL-9015)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(30718): INFO: executing '\flt_dec_op_lat(c_xdevicefamily="no_family",exp_adder=false)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(55832): INFO: executing 'flt_add_default(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(50760): INFO: executing '\flt_add_logic(c_xdevicefamily="no_family",c_mult_usage=2,c_a_width=32,c_a_fraction_width=24,c_b_width=32,c_b_fraction_width=24,c_result_width=32,c_result_fraction_width=24,registers=(others=>true))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(37144): INFO: executing '\align_add(c_xdevicefamily="no_family",c_mult_usage=0,ab_fw=24,dist_width=9,z_det_width=7,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=3)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=3,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(36118): INFO: executing '\alignment(c_xdevicefamily="no_family",ab_fw=24,ip_width=25,op_width=26,dist_width=8,z_det_width=7,poss_last_bits=2,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(29421): INFO: executing '\zero_det_sel(c_xdevicefamily="no_family",ip_width=26,op_width=26,distance_width=5,chunks=7,no_last_stage_delay=true,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=28,chunk=4,carrys_width=7,carrys_req=true,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=7,carry_delay=1,carrys_req=true,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(29824): INFO: executing '\shift_msb_first(a_width=25,result_width=26,distance_width=5,last_stages_to_omit=1,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false))\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(34058): INFO: executing '\addsub(c_xdevicefamily="no_family",c_mult_usage=0,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false),legacy=false,lrg_delay=3,fw=24,speed=0)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(33137): INFO: executing '\addsub_logic(c_xdevicefamily="no_family",c_mult_usage=0,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false),legacy=false,lrg_delay=3,fw=24,speed=0)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=11,length=3)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=3,c_has_ce=1,c_width=11,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=13,q_delay=2,carry_delay=1)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=13,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=13,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=13,length=4)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=4,c_has_ce=1,c_width=13,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=14,carry_req=false,fast_ip=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(35843): INFO: executing '\norm_and_round_logic(c_xdevicefamily="no_family",c_mult_usage=0,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(31321): INFO: executing '\lead_zero_encode(c_xdevicefamily="no_family",data_width=27,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=6,carry_delay=1,carrys_req=true,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=6,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=6)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=27)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=27,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(29824): INFO: executing '\shift_msb_first(a_width=27,result_width=29,distance_width=8,shift_left=true,last_stages_to_omit=1,skewed_dist=true,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false))\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(34720): INFO: executing '\renorm_and_round_logic(c_xdevicefamily="no_family",config=(flt_pt_imp_logic,2,2,2,false,false,-2147483648,false),registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false),exp_delay=false,no_shift_inc=true,exp_adder=true,speed=0)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=12,q_delay=2,carry_delay=1)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=12,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=12,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=12,q_delay=1,carry_delay=1)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(49690): INFO: executing '\flt_add_exp(c_xdevicefamily="no_family",config=(-2147483648,-2147483648,-2147483648,1,-2147483648,-2147483648,-2147483648,-2147483648,6,9,8,-2147483648,9,10,-2147483648,-2147483648,11,11,-2147483648,(flt_pt_imp_logic,2,2,2,false,false,-2147483648,false),0,0),registers=(others=>true))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28529): INFO: executing '\compare(c_xdevicefamily="no_family",fast=true,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=8,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=8,c_has_ce=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=9,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=9,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=8,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=8,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=9,carry_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=9,length=7)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=7,c_has_ce=1,c_width=9,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=7)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=7,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=3)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=3,c_has_ce=1,c_width=2,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(30169): INFO: executing '\flt_dec_op(c_xdevicefamily="no_family")(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(60525): INFO: executing 'flt_recip_default(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2240): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2255): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(60646): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(60646): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(60651): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(60651): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(60668): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(60668): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=9,length=3)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=3,c_has_ce=1,c_width=9,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(58005): INFO: executing '\flt_recip_specialcase(c_xdevicefamily="no_family",c_a_width=32,c_a_fraction_width=24,registers=(true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28736): INFO: executing '\special_detect(c_xdevicefamily="no_family",use_rtl=true,a_fw=24)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(56371): INFO: executing '\flt_recip_nr(c_xdevicefamily="no_family",c_operation=23,c_mult_usage=2,c_a_width=32,c_a_fraction_width=24,k=7,r_width=8,registers=(true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2240): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2255): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(56087): INFO: executing '\flt_recip_approx(c_xdevicefamily="no_family",c_mult_usage=2,c_a_width=32,c_a_fraction_width=24,k=7,ra_width=8,registers=(true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2240): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(20680): INFO: executing '\mult_gen_v12_0_14_viv(c_verbosity=0,c_model_type=1,c_optimize_goal=1,c_xdevicefamily="no_family",c_has_ce=1,c_has_sclr=0,c_latency=0,c_a_width=10,c_a_type=1,c_b_width=9,c_b_type=1,c_out_high=18,c_out_low=0,c_mult_type=1,c_ce_overrides_sclr=0,c_ccm_imp=0,c_b_value="111111111111111111",c_has_zero_detect=0,c_round_output=0,c_round_pt=0)(1,9)(1,18)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(9808): INFO: executing '\dsp(c_xdevicefamily="no_family",c_a_width=10,c_a_type=1,c_b_width=9,c_b_type=1,c_has_ce=0,c_has_sclr=0,c_latency=0,c_has_zero_detect=0,c_round_output=0,c_round_pt=0,c_use_ls_creg=0,c_output_width=19)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(3950): INFO: executing '\op_resize(ai_width=10,bi_width=9,ai_type=1,bi_type=1,ao_width=25)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(20680): INFO: executing '\mult_gen_v12_0_14_viv(c_verbosity=0,c_model_type=1,c_optimize_goal=1,c_xdevicefamily="no_family",c_has_ce=1,c_has_sclr=0,c_latency=0,c_a_width=8,c_a_type=1,c_b_width=8,c_b_type=1,c_out_high=9,c_out_low=0,c_mult_type=1,c_ce_overrides_sclr=0,c_ccm_imp=0,c_b_value="111111111111111111",c_has_zero_detect=0,c_round_output=0,c_round_pt=0)(1,9)(1,18)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(9808): INFO: executing '\dsp(c_xdevicefamily="no_family",c_a_width=8,c_a_type=1,c_b_width=8,c_b_type=1,c_has_ce=0,c_has_sclr=0,c_latency=0,c_has_zero_detect=0,c_round_output=0,c_round_pt=0,c_use_ls_creg=0,c_output_width=16)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(3950): INFO: executing '\op_resize(ai_width=8,bi_width=8,ai_type=1,bi_type=1,ao_width=25)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=23,length=3)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=3,c_has_ce=1,c_width=23,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(56872): INFO: executing '\flt_recip_reduction_calc(c_xdevicefamily="no_family",w=24,k=7,r_width=8,y_width=23,a_width=22,c_mult_usage=2,registers=(others=>false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(37602): INFO: executing '\multadd(c_xdevicefamily="no_family",a_width=25,b_width=9,c_width=34,d_width=1,p_width=34,mult_usage=2,registers=(others=>false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2255): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12401): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=34,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=34,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(9808): INFO: executing '\dsp(c_xdevicefamily="no_family",c_a_width=25,c_a_type=0,c_b_width=9,c_b_type=0,c_has_ce=1,c_has_sclr=0,c_latency=1000000000,c_has_zero_detect=0,c_round_output=0,c_round_pt=0,c_standalone=0,c_use_ls_creg=0,c_use_subtract=0,c_output_width=34)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(3950): INFO: executing '\op_resize(ai_width=25,bi_width=9,ao_width=25)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4077): INFO: executing '\delay_line(c_xdevicefamily="no_family",c_has_ce=1,c_width=25)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4077): INFO: executing '\delay_line(c_xdevicefamily="no_family",c_has_ce=1,c_width=18)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(57071): INFO: executing '\flt_recip_eval(c_xdevicefamily="no_family",c_operation=23,c_a_width=32,c_a_fraction_width=24,k=7,a_width=22,b1_width=23,c_mult_usage=2,registers=(true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2255): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(57255): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(57255): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(57260): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(57260): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(57263): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(57263): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(37602): INFO: executing '\multadd(c_xdevicefamily="no_family",a_width=9,b_width=8,c_width=17,d_width=1,p_width=17,mult_usage=2,registers=(others=>false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2255): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12401): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(9808): INFO: executing '\dsp(c_xdevicefamily="no_family",c_a_width=9,c_a_type=0,c_b_width=8,c_b_type=0,c_has_ce=1,c_has_sclr=0,c_latency=1000000000,c_has_zero_detect=0,c_round_output=0,c_round_pt=0,c_standalone=0,c_use_ls_creg=0,c_use_subtract=0,c_output_width=17)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(3950): INFO: executing '\op_resize(ai_width=9,bi_width=8,ao_width=25)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(37602): INFO: executing '\multadd(c_xdevicefamily="no_family",a_width=9,b_width=8,c_width=22,d_width=1,p_width=23,mult_usage=2,registers=(others=>false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2255): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12401): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(37602): INFO: executing '\multadd(c_xdevicefamily="no_family",a_width=8,b_width=8,c_width=23,d_width=1,p_width=24,mult_usage=2,subtract=true,registers=(others=>false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2255): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12401): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(57761): INFO: executing '\flt_recip_postprocess(c_xdevicefamily="no_family",c_operation=23,use_preadder=false,w=24,k=7,m_width=8,b1_preadd_a_width=23,b1_preadd_b_width=1,gy_width=23,c_mult_usage=2,registers=(others=>false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(37602): INFO: executing '\multadd(c_xdevicefamily="no_family",a_width=23,b_width=9,c_width=37,d_width=1,p_width=38,mult_usage=2,registers=(others=>false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2255): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12401): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=37,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=37,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=38,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=38,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(58203): INFO: executing '\flt_recip_recomb(c_xdevicefamily="no_family",c_operation=23,c_result_width=32,c_result_fraction_width=24,exponent_width=8,mantissa_width=23,registers=(true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),underflow_detect_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27833): INFO: executing '\compare_gt(c_xdevicefamily="no_family",width=8,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(68816): INFO: executing 'flt_log_default(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2240): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(69021): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(69021): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(68367): INFO: executing '\flt_log_specialcase(c_xdevicefamily="no_family",c_a_width=32,c_a_fraction_width=24,exponent_width=8,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=22,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=22,c_has_ce=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28376): INFO: executing '\compare_eq(c_xdevicefamily="no_family",width=8,fast=true,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=3,carry_delay=1,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=3,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=3)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=22,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=22,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=23)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=23,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(62256): INFO: executing '\flt_log_inproc(c_xdevicefamily="no_family",c_mult_usage=2,c_a_width=32,c_a_fraction_width=24,exponent_width=8,mantissa_width=23,y0_width=25,y0_hp_width=12,pl=12,alpha=(5,4,6,0,0,0,0,0,0),registers=(true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26947): INFO: executing '\mux_bus2(c_width=25)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27122): INFO: executing '\twos_comp(c_data_width=25,c_has_ce=1,c_has_bypass=1)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28376): INFO: executing '\compare_eq(c_xdevicefamily="no_family",width=12,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(31321): INFO: executing '\lead_zero_encode(c_xdevicefamily="no_family",dist_width=4,data_width=12,no_last_two_stages=true,registers=(true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=2,carry_delay=1,carrys_req=true,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=1,carry_delay=1,carrys_req=true,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27681): INFO: executing '\mux4(c_xdevicefamily="no_family",width=2,three_sel=true,length=1)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(62116): INFO: executing '\flt_log_single_one_detect(width=12,count_width=4,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=8,length=15)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=15,c_has_ce=1,c_width=8,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=9,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=12,length=9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=9,c_has_ce=1,c_width=12,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(62622): INFO: executing '\flt_log_exp(c_xdevicefamily="no_family",c_mult_usage=2,c_a_width=32,c_a_fraction_width=24,exponent_width=8,mantissa_width=23,elog2_width=47,elog2_zeros_width=6,c_alpha=(5,4,6,0,0,0,0,0,0),pipe=(11,3,1,1,1,33,2,1,1,1,8,10,2,10))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(62657): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=10)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=10,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=8,length=10)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=10,c_has_ce=1,c_width=8,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28376): INFO: executing '\compare_eq(c_xdevicefamily="no_family",width=9,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=8)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=8,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(20680): INFO: executing '\mult_gen_v12_0_14_viv(c_verbosity=0,c_model_type=0,c_optimize_goal=1,c_xdevicefamily="no_family",c_has_ce=1,c_has_sclr=0,c_latency=2,c_a_width=8,c_a_type=1,c_b_width=33,c_b_type=1,c_out_high=40,c_out_low=0,c_mult_type=2,c_ce_overrides_sclr=0,c_ccm_imp=0,c_b_value="101100010111001000010111111110000",c_has_zero_detect=0,c_round_output=0,c_round_pt=0)(1,9)(1,33)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(18543): INFO: executing '\ccm(c_xdevicefamily="no_family",c_a_width=8,c_a_type=1,c_b_width=33,c_b_type=1,c_has_ce=1,c_has_sclr=0,c_mult_type=2,c_latency=2,c_b_value="101100010111001000010111111110000",c_ccm_imp=0)(1,9)(1,33)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(15345): INFO: executing '\ccm_operation(c_xdevicefamily="no_family",c_a_width=8,b_width=29,c_out_width=41,c_a_type=1,c_b_type=1,b_value="10110001011100100001011111111",c_has_sclr=0,c_has_ce=1,mem_type=0,c_latency=2,pp_width=33,last_pp_width=33,shift_bits=4)(1,9)(1,29)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2591): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(17369): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(14602): INFO: executing '\ccm_syncmem(c_xdevicefamily="no_family",width=33,reqd_depth=16,c_mem_type=0,rom_vector="101001100101101011110110011110001100110110100001111010100111110010100100000010110010110011011110011100001010001010110010001111110100011110011111111001110000011110101011011101110011101001110111110110011000111101000000101101011110111010110001011100100001011111111000010011011010000111101010011111001010000101000101011001000111111010001101110111001110100111011111011001011000101110010000101111111100001000010100010101100100011111101000101100010111001000010111111110000010110001011100100001011111111000000000000000000000000000000000",last_rom_vector="101001100101101011110110011110001100110110100001111010100111110010100100000010110010110011011110011100001010001010110010001111110100011110011111111001110000011110101011011101110011101001110111110110011000111101000000101101011110111010110001011100100001011111111000010011011010000111101010011111001010000101000101011001000111111010001101110111001110100111011111011001011000101110010000101111111100001000010100010101100100011111101000101100010111001000010111111110000010110001011100100001011111111000000000000000000000000000000000",is_last_rom=false,c_has_ce=1,c_has_sclr=0,c_latency=1)(1,9)(527,0)(527,0)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(13929): INFO: executing '\ccm_dist_mem(c_addr_width=4,c_depth=16,c_has_ce=1,c_has_sclr=0,c_has_we=0,rom_vector="101001100101101011110110011110001100110110100001111010100111110010100100000010110010110011011110011100001010001010110010001111110100011110011111111001110000011110101011011101110011101001110111110110011000111101000000101101011110111010110001011100100001011111111000010011011010000111101010011111001010000101000101011001000111111010001101110111001110100111011111011001011000101110010000101111111100001000010100010101100100011111101000101100010111001000010111111110000010110001011100100001011111111000000000000000000000000000000000",last_rom_vector="101001100101101011110110011110001100110110100001111010100111110010100100000010110010110011011110011100001010001010110010001111110100011110011111111001110000011110101011011101110011101001110111110110011000111101000000101101011110111010110001011100100001011111111000010011011010000111101010011111001010000101000101011001000111111010001101110111001110100111011111011001011000101110010000101111111100001000010100010101100100011111101000101100010111001000010111111110000010110001011100100001011111111000000000000000000000000000000000",is_last_rom=false,c_width=33,c_latency=1)(527,0)(527,0)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(14831): INFO: executing '\ccm_scaled_adder(a_width=33,b_width=33,out_width=38,lsbs_to_drop=0,c_a_type=1,c_b_type=1,scale=4,c_has_add=0,c_has_ce=1,rom_has_ce=true,add_in_has_ce=1,add_delay=1,c_has_sclr=0,last_adder=true,c_latency=1)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4077): INFO: executing '\delay_line(c_xdevicefamily="no_family",c_has_ce=1,c_width=41)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=11)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=11,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(66395): INFO: executing '\flt_log_rr(c_xdevicefamily="no_family",c_mult_usage=2,c_a_width=32,c_a_fraction_width=24,alpha=(5,4,6,0,0,0,0,0,0),iterations=3,rr_iter_config=((30,4,21,30,29,30,31,4,25,37,39,38,29,30,38,30,0,0,0),(27,6,24,25,25,26,27,7,30,39,52,39,37,26,39,25,9,2,12),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648)),y0_width=25,l_width=41,z_plus_l_width=41,z_width=27,registers=(true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),mantissa_width=23)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2240): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(66100): INFO: executing '\flt_log_rr_mul(c_xdevicefamily="no_family",c_mult_usage=2,c_a_width=32,c_a_fraction_width=24,alpha=(5,4,6,0,0,0,0,0,0),iterations=3,rr_iter_config=((30,4,21,30,29,30,31,4,25,37,39,38,29,30,38,30,0,0,0),(27,6,24,25,25,26,27,7,30,39,52,39,37,26,39,25,9,2,12),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648)),y0_width=25,z_plus_l_width=41,z_width=27,registers=(true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2240): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(20680): INFO: executing '\mult_gen_v12_0_14_viv(c_verbosity=0,c_model_type=0,c_optimize_goal=1,c_xdevicefamily="no_family",c_has_ce=1,c_has_sclr=0,c_latency=0,c_a_width=25,c_a_type=0,c_b_width=6,c_b_type=1,c_out_high=29,c_out_low=0,c_mult_type=1,c_ce_overrides_sclr=0,c_ccm_imp=0,c_b_value="111111111111111111",c_has_zero_detect=0,c_round_output=0,c_round_pt=0)(1,9)(1,18)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(9808): INFO: executing '\dsp(c_xdevicefamily="no_family",c_a_width=25,c_a_type=0,c_b_width=6,c_b_type=1,c_has_ce=0,c_has_sclr=0,c_latency=0,c_has_zero_detect=0,c_round_output=0,c_round_pt=0,c_use_ls_creg=0,c_output_width=31)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(3950): INFO: executing '\op_resize(ai_width=25,bi_width=6,bi_type=1,ao_width=25)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(65258): INFO: executing '\flt_log_rr_mul_iter(c_xdevicefamily="no_family",c_mult_usage=2,c_a_width=32,c_a_fraction_width=24,iter=1,alpha=(5,4,6,0,0,0,0,0,0),rr_iter_config=((30,4,21,30,29,30,31,4,25,37,39,38,29,30,38,30,0,0,0),(27,6,24,25,25,26,27,7,30,39,52,39,37,26,39,25,9,2,12),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648)),registers=(true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2240): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(20680): INFO: executing '\mult_gen_v12_0_14_viv(c_verbosity=0,c_model_type=0,c_optimize_goal=0,c_xdevicefamily="no_family",c_has_ce=1,c_has_sclr=0,c_latency=0,c_a_width=4,c_a_type=1,c_b_width=25,c_b_type=1,c_out_high=28,c_out_low=0,c_mult_type=1,c_ce_overrides_sclr=0,c_ccm_imp=0,c_b_value="111111111111111111",c_has_zero_detect=0,c_round_output=0,c_round_pt=0)(1,9)(1,18)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(12635): INFO: executing '\hybrid(c_xdevicefamily="no_family",c_a_width=4,c_a_type=1,c_b_width=25,c_b_type=1,c_has_ce=0,c_has_sclr=0,c_latency=0,c_has_zero_detect=0)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(13209): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(13210): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(3950): INFO: executing '\op_resize(ai_width=4,bi_width=25,ai_type=1,bi_type=1,swap_operands=1,ao_width=25,bo_width=4)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4077): INFO: executing '\delay_line(c_xdevicefamily="no_family",c_width=4)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4614): INFO: executing '\luts(c_xdevicefamily="no_family",c_a_width=1,c_a_type=1,c_b_width=4,c_b_type=1,c_has_ce=0,c_has_sclr=0,c_latency=0,c_has_zero_detect=0,c_optimize_goal=1)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(3950): INFO: executing '\op_resize(ai_width=1,bi_width=4,ai_type=1,bi_type=1,swap_operands=1,ao_width=7,bo_width=1)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4077): INFO: executing '\delay_line(c_xdevicefamily="no_family",c_width=24,c_delay=-1)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4077): INFO: executing '\delay_line(c_xdevicefamily="no_family",c_width=4,c_delay=-1)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4077): INFO: executing '\delay_line(c_xdevicefamily="no_family",c_width=29)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=30)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=30,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=21,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=21,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=31,b_width=31,sum_width=31,registers=(true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),use_rtl_for_fabric=true)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(32086): INFO: executing '\dsp48e1_wrapper(a_width=30,b_width=18,c_width=48,p_width=48,a_signed=true,b_signed=true,c_signed=true,a_reg=1,b_reg=1,c_reg=1,p_reg=1,op_reg=1,use_multiply=false)(0,47)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=48,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=48,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=30,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=30,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=30,length=4)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=4,c_has_ce=1,c_width=30,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=32,b_width=31,sum_width=30,registers=(true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(65258): INFO: executing '\flt_log_rr_mul_iter(c_xdevicefamily="no_family",c_mult_usage=2,c_a_width=32,c_a_fraction_width=24,iter=2,alpha=(5,4,6,0,0,0,0,0,0),rr_iter_config=((30,4,21,30,29,30,31,4,25,37,39,38,29,30,38,30,0,0,0),(27,6,24,25,25,26,27,7,30,39,52,39,37,26,39,25,9,2,12),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648),(-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648,-2147483648)),registers=(true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2240): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(20680): INFO: executing '\mult_gen_v12_0_14_viv(c_verbosity=0,c_model_type=0,c_optimize_goal=1,c_xdevicefamily="no_family",c_has_ce=1,c_has_sclr=0,c_latency=0,c_a_width=6,c_a_type=1,c_b_width=21,c_b_type=1,c_out_high=26,c_out_low=0,c_mult_type=1,c_ce_overrides_sclr=0,c_ccm_imp=0,c_b_value="111111111111111111",c_has_zero_detect=0,c_round_output=0,c_round_pt=0)(1,9)(1,18)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(9808): INFO: executing '\dsp(c_xdevicefamily="no_family",c_a_width=6,c_a_type=1,c_b_width=21,c_b_type=1,c_has_ce=0,c_has_sclr=0,c_latency=0,c_has_zero_detect=0,c_round_output=0,c_round_pt=0,c_use_ls_creg=0,c_output_width=27)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(3950): INFO: executing '\op_resize(ai_width=6,bi_width=21,ai_type=1,bi_type=1,ao_width=25)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=27,b_width=27,sum_width=27,registers=(true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),use_rtl_for_fabric=true)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=25,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=25,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=28,b_width=26,sum_width=27,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(64887): INFO: executing '\flt_pt_log_L_block(c_xdevicefamily="no_family",c_alphas=(5,4,6,0,0,0,0,0,0),c_wf=23,c_has_ce=true,c_mult_usage=2,c_use_brams=false,c_stage_info=((0,0,0,1,(true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false)),(1,0,1,6,(true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false)),(2,0,7,4,(true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false)),(-2147483648,-2147483648,-2147483648,-2147483648,(others=>false)),(-2147483648,-2147483648,-2147483648,-2147483648,(others=>false)),(-2147483648,-2147483648,-2147483648,-2147483648,(others=>false)),(-2147483648,-2147483648,-2147483648,-2147483648,(others=>false)),(-2147483648,-2147483648,-2147483648,-2147483648,(others=>false)),(-2147483648,-2147483648,-2147483648,-2147483648,(others=>false))),c_l_width=41)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=6,length=3)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=3,c_has_ce=1,c_width=6,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=4,length=4)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=4,c_has_ce=1,c_width=4,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(64369): INFO: executing '\flt_log_L_block_memory(c_xdevicefamily="no_family",c_has_ce=true,c_stage=0,c_alphas=(5,4,6,0,0,0,0,0,0),c_wf=23,c_addr_width=6,c_data_width=38,c_latency=4)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=6,length=4)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=4,c_has_ce=1,c_width=6,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=4)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=4,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(64369): INFO: executing '\flt_log_L_block_memory(c_xdevicefamily="no_family",c_has_ce=true,c_stage=1,c_alphas=(5,4,6,0,0,0,0,0,0),c_wf=23,c_addr_width=4,c_data_width=31,c_latency=2)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=4,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=4,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(64369): INFO: executing '\flt_log_L_block_memory(c_xdevicefamily="no_family",c_has_ce=true,c_stage=2,c_alphas=(5,4,6,0,0,0,0,0,0),c_wf=23,c_addr_width=6,c_data_width=24,c_latency=2)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=6,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=6,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=42,b_width=36,sum_width=41,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=42,b_width=33,sum_width=41,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(66593): INFO: executing '\flt_log_taylor(c_xdevicefamily="no_family",c_mult_usage=2,c_a_width=32,c_a_fraction_width=24,taylor_widths=(12,21,21,0,41,21,41),iterations=3,alpha=(5,4,6,0,0,0,0,0,0),rr_z_sum_width=41,rr_z_width=27,rr_l_width=41,rr_z_plus_l_width=41,hp_y0_width=12,elog2_zeros_width=6,elog2_width=47,result_width=47,pipe=(7,2,1,2,5,1,0,0,1,1,2,5,2,0,2,3,0,5,4,4,(true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),(true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),2,1,2,2,2,1,3,1,0,4,1,5,0,0,3,5,3),registers=(true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=28,b_width=41,sum_width=41,registers=(true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26947): INFO: executing '\mux_bus2(c_width=41)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=47,b_width=41,sum_width=47,registers=(true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=47,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=47,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26947): INFO: executing '\mux_bus2(c_width=12)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=12,length=3)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=3,c_has_ce=1,c_width=12,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(20680): INFO: executing '\mult_gen_v12_0_14_viv(c_verbosity=0,c_model_type=0,c_optimize_goal=1,c_xdevicefamily="no_family",c_has_ce=1,c_has_sclr=0,c_latency=0,c_a_width=12,c_a_type=1,c_b_width=12,c_b_type=1,c_out_high=23,c_out_low=0,c_mult_type=1,c_ce_overrides_sclr=0,c_ccm_imp=0,c_b_value="111111111111111111",c_has_zero_detect=0,c_round_output=0,c_round_pt=0)(1,9)(1,18)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(9808): INFO: executing '\dsp(c_xdevicefamily="no_family",c_a_width=12,c_a_type=1,c_b_width=12,c_b_type=1,c_has_ce=0,c_has_sclr=0,c_latency=0,c_has_zero_detect=0,c_round_output=0,c_round_pt=0,c_use_ls_creg=0,c_output_width=24)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(3950): INFO: executing '\op_resize(ai_width=12,bi_width=12,ai_type=1,bi_type=1,ao_width=25)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=5,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=5,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=47,b_width=21,sum_width=47,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(68069): INFO: executing '\flt_log_norm(c_xdevicefamily="no_family",c_mult_usage=2,width=47,norm_count_width=6,registers=(true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(67877): INFO: executing '\flt_log_normalize(c_xdevicefamily="no_family",data_width=47,dist_width=6,result_width=47,poss_last_bits=0,registers=(true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=47)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=47,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(67517): INFO: executing '\flt_log_lead_zero_encode(c_xdevicefamily="no_family",dist_width=6,data_width=47,no_last_two_stages=true,registers=(true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=4,carry_delay=1,carrys_req=true,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27681): INFO: executing '\mux4(c_xdevicefamily="no_family",width=8,three_sel=true,length=1)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(67243): INFO: executing '\flt_log_shift_msb_first(a_width=47,result_width=47,shift_left=true,last_stages_to_omit=0,skewed_dist=true,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(68183): INFO: executing '\flt_log_rnd(c_xdevicefamily="no_family",c_mult_usage=2,c_a_width=32,c_a_fraction_width=24,norm_width=47,exponent_width=8,out_width=31,round=0,registers=(others=>false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=0,a_width=8,b_width=8,sum_width=8,registers=(true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(68560): INFO: executing '\flt_log_recomb(c_xdevicefamily="no_family",c_a_width=32,c_a_fraction_width=24,exponent_width=8,mantissa_width=23,c_result_width=32,c_result_fraction_width=24,registers=(true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(72208): INFO: executing 'flt_exp_default(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13897): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(13897): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(70305): INFO: executing '\flt_exp_specialcase(c_xdevicefamily="no_family",c_a_width=32,c_a_fraction_width=24,c_we=8,c_wf=23,c_g=3,registers=(true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27833): INFO: executing '\compare_gt(c_xdevicefamily="no_family",width=8,op_delay=28)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=4,carry_delay=28,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=27)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=27,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=27,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=27,c_has_ce=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=28)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=28,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(39413): INFO: executing '\flt_to_fix_conv(c_xdevicefamily="no_family",c_result_width=34,c_result_fraction_width=26,c_has_rounding=false,c_registers=(true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26845): INFO: executing '\delay_s(width=10)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26845): INFO: executing '\delay_s(width=9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=4,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=4,c_has_ce=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=4,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=4,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(29421): INFO: executing '\zero_det_sel(c_xdevicefamily="no_family",op_width=34,distance_width=5,registers=(true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=24,chunk=4,carrys_width=6,carrys_req=true,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=6,carry_delay=1,carrys_req=true,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(29824): INFO: executing '\shift_msb_first(a_width=24,result_width=34,last_stages_to_omit=0,registers=(true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=34)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=34,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=36,q_delay=1,carry_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=35,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=35,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=36)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=36,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=6)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=6,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(70732): INFO: executing '\flt_exp_ccm(c_xdevicefamily="no_family",c_mult_usage=2,c_table_name="ccm_recip_ln2",c_wf=23,c_x_width=10,c_result_width=8,registers=(true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)(1,13)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(70775): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=11,b_width=11,sum_width=11,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=5,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=5,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(70732): INFO: executing '\flt_exp_ccm(c_xdevicefamily="no_family",c_mult_usage=2,c_table_name="ccm_ln2",c_wf=23,c_x_width=8,c_result_width=34,c_has_2s_comp_op=true,c_negate_op=true,registers=(true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)(1,7)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(70775): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=36,b_width=36,sum_width=36,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=33,length=10)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=10,c_has_ce=1,c_width=33,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=34,b_width=34,sum_width=34,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(71012): INFO: executing '\flt_exp_e2A(c_xdevicefamily="no_family",c_wf=23,c_a_width=10,c_result_width=27,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(71938): INFO: executing '\flt_exp_e2zmzm1(c_xdevicefamily="no_family",c_mult_usage=2,c_we=8,c_wf=23,c_g=3,c_k=10,c_z_width=6,c_result_width=6,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=16,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=16,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(32086): INFO: executing '\dsp48e1_wrapper(a_width=17,b_width=17,c_width=43,d_width=17,p_width=43,a_reg=1,ad_reg=1,b_reg=2,c_reg=3,d_reg=1,m_reg=1,p_reg=1,use_dport=true)(0,47)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=43,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=43,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=8,length=16)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=16,c_has_ce=1,c_width=8,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(34720): INFO: executing '\renorm_and_round_logic(c_xdevicefamily="no_family",config=(flt_pt_imp_dsp48,-2147483648,-2147483648,-2147483648,false,false,-2147483648,false),registers=(true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),exp_inc=true)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=14,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=14,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=8,length=3)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=3,c_has_ce=1,c_width=8,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(34288): INFO: executing '\flt_round_bit(c_xdevicefamily="no_family",registers=(true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=0,a_width=9,b_width=9,sum_width=9,registers=(true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=8,value="00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111")(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=2,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28201): INFO: executing '\compare_ne_im(c_xdevicefamily="no_family",width=7)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27833): INFO: executing '\compare_gt(c_xdevicefamily="no_family",width=9)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=5,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(70511): INFO: executing '\flt_exp_recomb(c_xdevicefamily="no_family",exponent_width=8,mantissa_width=23,c_result_width=32,c_result_fraction_width=24,registers=(true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(74712): INFO: executing 'flt_fma_special_detect_default(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=22,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79377): INFO: executing 'flt_fma_default(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2240): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79509): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79509): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79521): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79534): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79534): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79544): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79544): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79551): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79551): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79556): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79556): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79566): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79581): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79581): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79589): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(73120): INFO: executing '\flt_fma_specialcase(c_xdevicefamily="no_family",c_a_width=32,c_a_fraction_width=24,exponent_width=8,registers_ab=(others=>false),registers_c=(others=>false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28736): INFO: executing '\special_detect(c_xdevicefamily="no_family",a_fw=24,op_delay=0)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=23)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(79144): INFO: executing '\flt_fma_mul(c_xdevicefamily="no_family",c_a_width=32,c_a_fraction_width=24,c_b_width=32,c_b_fraction_width=24,product_width=48,c_optimization=1,c_mult_usage=2,registers=(others=>false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(2240): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12401): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(20680): INFO: executing '\mult_gen_v12_0_14_viv(c_verbosity=0,c_model_type=1,c_optimize_goal=1,c_xdevicefamily="no_family",c_has_ce=1,c_has_sclr=0,c_latency=1000000000,c_a_width=24,c_a_type=1,c_b_width=24,c_b_type=1,c_out_high=47,c_out_low=0,c_mult_type=1,c_ce_overrides_sclr=0,c_ccm_imp=0,c_b_value="111111111111111111",c_has_zero_detect=0,c_round_output=0,c_round_pt=0)(1,9)(1,18)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(9808): INFO: executing '\dsp(c_xdevicefamily="no_family",c_a_width=24,c_a_type=1,c_b_width=24,c_b_type=1,c_has_ce=1,c_has_sclr=0,c_latency=1000000000,c_has_zero_detect=0,c_round_output=0,c_round_pt=0,c_use_ls_creg=0,c_output_width=48)(1,9)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=9,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=9)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(78988): INFO: executing '\flt_fma_add(c_xdevicefamily="no_family",c_a_width=57,c_a_fraction_width=48,c_b_width=57,c_b_fraction_width=48,c_result_width=32,c_result_fraction_width=24,c_optimization=1,c_mult_usage=2,registers=(true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(78554): INFO: executing '\flt_fma_add_logic(c_xdevicefamily="no_family",c_mult_usage=2,c_a_width=57,c_a_fraction_width=48,c_b_width=57,c_b_fraction_width=48,c_result_width=32,c_result_fraction_width=24,registers=(true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=47,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=47)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(77931): INFO: executing '\flt_fma_align_add(c_xdevicefamily="no_family",c_mult_usage=2,ab_fw=48,dist_width=10,registers=(true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=49)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=49,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(76183): INFO: executing '\flt_fma_alignment(c_xdevicefamily="no_family",ab_fw=48,ip_width=49,op_width=50,dist_width=9,poss_last_bits=2,registers=(true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(76289): ERROR: attempt to divide by 0 (VHDL-1020)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(76295): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(29421): INFO: executing '\zero_det_sel(c_xdevicefamily="no_family",ip_width=50,op_width=50,distance_width=6,chunks=13,no_last_stage_delay=true,registers=(true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=52,chunk=4,carrys_width=13,carrys_req=true,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=13,carry_delay=1,carrys_req=true,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=49,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=49,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=49,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(38478): INFO: executing '\compare_ge(c_xdevicefamily="no_family",width=9,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=5,carry_delay=1,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(29824): INFO: executing '\shift_msb_first(a_width=49,result_width=50,registers=(true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=50)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=50,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=50,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=50,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=3,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=3,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(77717): INFO: executing '\flt_fma_addsub(c_xdevicefamily="no_family",c_mult_usage=2,registers=(true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),legacy=false,lrg_delay=3,fw=48,speed=0)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(76642): INFO: executing '\flt_fma_addsub_dsp1(c_xdevicefamily="no_family",c_mult_usage=2,registers=(true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),legacy=false,lrg_delay=3,fw=48,speed=0)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=48,length=3)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=3,c_has_ce=1,c_width=48,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=4,q_delay=1,carry_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=51)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=51,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(78331): INFO: executing '\flt_fma_norm_logic(c_xdevicefamily="no_family",c_mult_usage=2,ab_fw=48,ab_ew=9,res_fw=24,res_ew=8,registers=(true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(31321): INFO: executing '\lead_zero_encode(c_xdevicefamily="no_family",dist_width=9,data_width=51,registers=(true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=5,carry_delay=1,carrys_req=true,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=5,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=5)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(29824): INFO: executing '\shift_msb_first(a_width=51,result_width=53,distance_width=9,shift_left=true,last_stages_to_omit=0,skewed_dist=true,registers=(true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(74026): INFO: executing '\flt_fma_renorm_and_round_logic(c_xdevicefamily="no_family",config=(flt_pt_imp_dsp48,3,1,2,false,false,-2147483648,false),fw=48,ew=9,res_fw=24,res_ew=8,registers=(true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),exp_delay=false,no_shift_inc=true,norm_bits=0,exp_adder=true,speed=0)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(73426): INFO: executing '\flt_fma_round_bit(c_xdevicefamily="no_family",res_fw=24,norm_bits=0,registers=(true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=1,carry_delay=1,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28201): INFO: executing '\compare_ne_im(c_xdevicefamily="no_family",width=24)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(75035): INFO: executing '\flt_fma_add_exp(c_xdevicefamily="no_family",ab_w=57,ab_ew=9,ab_fw=48,res_w=32,res_ew=8,res_fw=24,config=(-2147483648,-2147483648,-2147483648,1,-2147483648,-2147483648,-2147483648,-2147483648,7,11,9,-2147483648,11,13,-2147483648,-2147483648,14,14,-2147483648,(flt_pt_imp_dsp48,3,1,2,false,false,-2147483648,false),2,2),registers=(true,true,true,true,true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28529): INFO: executing '\compare(c_xdevicefamily="no_family",width=57,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27833): INFO: executing '\compare_gt(c_xdevicefamily="no_family",width=57,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=29,carry_delay=1,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=29,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=29,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=10,q_delay=1,carry_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=10,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=10,c_has_ce=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=10,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=10,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=10,carry_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=10,length=9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=9,c_has_ce=1,c_width=10,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=4)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=4,c_has_ce=1,c_width=2,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(40217): INFO: executing '\flt_to_flt_conv_exp(a_w=57,a_ew=9,a_fw=48,rnd_stages=0,registers=(false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28736): INFO: executing '\special_detect(c_xdevicefamily="no_family",a_w=57,a_fw=48,op_delay=0)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=47)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=8,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(30169): INFO: executing '\flt_dec_op(c_xdevicefamily="no_family",registered=false)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(81123): INFO: executing 'flt_accum_default(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28736): INFO: executing '\special_detect(c_xdevicefamily="no_family",use_rtl=true,a_fw=24,op_delay=36)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=36,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=36,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=36)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=36,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80027): INFO: executing '\flt_accum_flt_to_fix(c_xdevicefamily="no_family",c_result_width=278,c_result_fraction_width=149,c_has_rounding=false,c_registers=(true,true,true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=23,length=2)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=2,c_has_ce=1,c_width=23,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=2,length=6,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=6,c_has_ce=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(length=6,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=6,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(29824): INFO: executing '\shift_msb_first(a_width=24,result_width=278,distance_width=9,last_stages_to_omit=0,registers=(true,true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=278)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=278,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=3,length=8)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=8,c_has_ce=1,c_width=3,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=4,length=3)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=3,c_has_ce=1,c_width=4,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=48)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=48,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(32086): INFO: executing '\dsp48e1_wrapper(a_width=30,b_width=18,c_width=48,d_width=1,p_width=48,c_signed=true,c_reg=1,p_reg=1,op_reg=1,use_multiply=false)(0,47)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=48,op_delay=3)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=8,carry_delay=3,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80620): INFO: executing '\flt_accum_bit_encode(c_xdevicefamily="no_family",data_width=47,encode_width=10,delay=3)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=12,carry_delay=3,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=12,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=12)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=3,carry_delay=2,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80620): INFO: executing '\flt_accum_bit_encode(c_xdevicefamily="no_family",data_width=47,encode_width=10,data_lsb_weight=24,lsb_detect=true,delay=3)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=12,carry_delay=1,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=3,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=1,carry_delay=2,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=48,length=15)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=15,c_has_ce=1,c_width=48,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=48,length=4)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=4,c_has_ce=1,c_width=48,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80620): INFO: executing '\flt_accum_bit_encode(c_xdevicefamily="no_family",encode_width=10,data_lsb_weight=47,delay=3)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=13,carry_delay=3,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=13,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=13)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80620): INFO: executing '\flt_accum_bit_encode(c_xdevicefamily="no_family",encode_width=10,data_lsb_weight=71,lsb_detect=true,delay=3)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=13,carry_delay=1,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=48,length=12)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=12,c_has_ce=1,c_width=48,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=48,length=7)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=7,c_has_ce=1,c_width=48,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80620): INFO: executing '\flt_accum_bit_encode(c_xdevicefamily="no_family",encode_width=10,data_lsb_weight=95,delay=3)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80620): INFO: executing '\flt_accum_bit_encode(c_xdevicefamily="no_family",encode_width=10,data_lsb_weight=119,lsb_detect=true,delay=3)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=48,length=9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=9,c_has_ce=1,c_width=48,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=48,length=10)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=10,c_has_ce=1,c_width=48,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80620): INFO: executing '\flt_accum_bit_encode(c_xdevicefamily="no_family",encode_width=10,data_lsb_weight=143,delay=3)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80620): INFO: executing '\flt_accum_bit_encode(c_xdevicefamily="no_family",encode_width=10,data_lsb_weight=167,lsb_detect=true,delay=3)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=48,length=6)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=6,c_has_ce=1,c_width=48,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=48,length=13)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=13,c_has_ce=1,c_width=48,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80620): INFO: executing '\flt_accum_bit_encode(c_xdevicefamily="no_family",encode_width=10,data_lsb_weight=191,delay=3)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80620): INFO: executing '\flt_accum_bit_encode(c_xdevicefamily="no_family",encode_width=10,data_lsb_weight=215,lsb_detect=true,delay=3)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=38,length=16)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=16,c_has_ce=1,c_width=38,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(32086): INFO: executing '\dsp48e1_wrapper(a_width=30,b_width=18,c_width=40,d_width=1,p_width=40,c_signed=true,c_reg=1,p_reg=1,op_reg=1,use_multiply=false)(0,47)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=40,length=0)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=40,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=38)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=7,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=1,carry_delay=10,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=1,op_delay=8)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=1,carry_delay=8,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28376): INFO: executing '\compare_eq(c_xdevicefamily="no_family",width=2,op_delay=1)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80620): INFO: executing '\flt_accum_bit_encode(c_xdevicefamily="no_family",data_width=38,encode_width=10,data_lsb_weight=239)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=11,carry_delay=2,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=11,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=11)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(80620): INFO: executing '\flt_accum_bit_encode(c_xdevicefamily="no_family",data_width=38,encode_width=10,data_lsb_weight=263,lsb_detect=true)(1,9)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=11,carry_delay=1,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=1,carry_delay=1,q_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27833): INFO: executing '\compare_gt(c_xdevicefamily="no_family",width=10,op_delay=6)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=5,carry_delay=6,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=277,length=3)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=3,c_has_ce=1,c_width=277,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(29824): INFO: executing '\shift_msb_first(a_width=277,result_width=24,distance_width=10,shift_left=true,last_stages_to_omit=0,registers=(true,true,true,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(12388): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=277)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=1,c_has_ce=1,c_width=277,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(26783): INFO: executing '\delay(width=10,length=5)\(rtl)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_latency=5,c_has_ce=1,c_width=10,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=25,b_width=25,sum_width=25,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(61147): INFO: executing '\flt_log_addsub(c_xdevicefamily="no_family",c_mult_usage=2,a_width=9,b_width=11,sum_width=9,registers=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=10,op_delay=2)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(27374): INFO: executing '\carry_chain(c_xdevicefamily="no_family",width=2,carry_delay=2,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/floating_point_v7_0_vh_rfs.vhd(28020): INFO: executing '\compare_eq_im(c_xdevicefamily="no_family",width=11,value="00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110",op_delay=2)(1,9)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4415): INFO: executing 'cc_compare_default(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(21013): INFO: executing 'mult_gen_v12_0_14_default(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(20680): INFO: executing '\mult_gen_v12_0_14_viv(c_verbosity=0,c_model_type=0,c_optimize_goal=1,c_xdevicefamily="virtex7",c_has_ce=0,c_has_sclr=0,c_latency=1,c_a_width=18,c_a_type=0,c_b_width=18,c_b_type=0,c_out_high=35,c_out_low=0,c_mult_type=0,c_ce_overrides_sclr=0,c_ccm_imp=0,c_b_value="10000001",c_has_zero_detect=0,c_round_output=0,c_round_pt=0)(1,7)(1,8)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(4614): INFO: executing '\luts(c_xdevicefamily="virtex7",c_a_width=18,c_a_type=0,c_b_width=18,c_b_type=0,c_has_ce=0,c_has_sclr=0,c_latency=1,c_has_zero_detect=0,c_optimize_goal=1)(1,7)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd(3950): INFO: executing '\op_resize(ai_width=18,bi_width=18,ao_width=21)\(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(1646): INFO: executing 'xbip_bram18k_v3_0_5_default(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(1491): INFO: executing '\xbip_bram18k_v3_0_5_viv(1,7)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd(615): INFO: executing '\xbip_bram18k_synth(c_latency=1,c_model_type=0)(1,7)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: executing '\xbip_pipe_v3_0_5_viv(c_has_ce=1,c_width=18)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd(1407): INFO: executing 'xbip_dsp48_addsub_v3_0_5_default(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd(1208): INFO: executing '\xbip_dsp48_addsub_v3_0_5_viv(c_xdevicefamily="virtex7")(1,7)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd(950): INFO: executing '\xbip_dsp48_addsub_synth(c_xdevicefamily="virtex7")(1,7)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1601): INFO: executing '\xbip_dsp48e1_wrapper_v3_0(areg=1,breg=1,creg=1,preg=1,acascreg=-1,bcascreg=-1,carryinreg=1,carryinselreg=1,opmodereg=1,alumodereg=1,use_dport=false)(1,4)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd(1342): INFO: executing 'xbip_dsp48_mult_v3_0_5_default(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd(1138): INFO: executing '\xbip_dsp48_mult_v3_0_5_viv(c_xdevicefamily="virtex7")(1,7)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd(877): INFO: executing '\xbip_dsp48_mult_synth(1,7)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1601): INFO: executing '\xbip_dsp48e1_wrapper_v3_0(areg=2,breg=2,mreg=1,creg=1,preg=1,acascreg=-1,bcascreg=-1,carryinreg=1,alumodereg=1,use_mult="MULTIPLY",use_dport=false)(1,8)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd(1284): INFO: executing 'xbip_dsp48_multadd_v3_0_5_default(xilinx)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd(1092): INFO: executing '\xbip_dsp48_multadd_v3_0_5_viv(c_xdevicefamily="virtex7")(1,7)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd(790): INFO: executing '\xbip_dsp48_multadd_synth(c_xdevicefamily="virtex7")(1,7)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1601): INFO: executing '\xbip_dsp48e1_wrapper_v3_0(areg=1,breg=1,mreg=1,creg=1,preg=1,acascreg=-1,bcascreg=-1,carryinreg=1,alumodereg=1,use_mult="MULTIPLY",use_dport=false)(1,8)\(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(519): INFO: executing 'xbip_dsp48a_wrapper_v3_0_default(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(841): INFO: executing 'xbip_dsp48a1_wrapper_v3_0_default(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1174): INFO: executing 'xbip_dsp48e_wrapper_v3_0_default(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(3111): INFO: executing 'xbip_dsp48_wrapper_v3_0_4_default(synth)' (VHDL-1067)
/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/ip/div_gen_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd(453): INFO: executing 'xbip_pipe_v3_0_5_default(xilinx)' (VHDL-1067)
CANT FIND PRIMARY: /floating_point_v7_0_15/floating_point_v7_0_15/xilinx
srcscan exits with return value 0
