// Seed: 2833044031
`timescale 1ps / 1ps
module module_0 (
    output id_0
    , id_8,
    output reg id_1,
    input logic id_2,
    output logic id_3,
    output id_4,
    output id_5,
    input id_6,
    output id_7
);
  logic id_9;
  logic id_10;
  always @(posedge id_2) begin
    id_1 <= ~id_10 & id_6;
  end
  type_18(
      1'b0, id_4, 1'd0, id_1
  );
  logic id_11;
  logic id_12;
endmodule
