[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2712580 heartbeat IPC: 3.687 cumulative IPC: 3.687 (Simulation time: 00 hr 00 min 15 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2712580 cumulative IPC: 3.687 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2712580 cumulative IPC: 3.687 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 10733996 heartbeat IPC: 1.247 cumulative IPC: 1.247 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 18781781 heartbeat IPC: 1.243 cumulative IPC: 1.245 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 26812744 heartbeat IPC: 1.245 cumulative IPC: 1.245 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 34657434 heartbeat IPC: 1.275 cumulative IPC: 1.252 (Simulation time: 00 hr 02 min 09 sec)
Simulation finished CPU 0 instructions: 50000004 cycles: 39766995 cumulative IPC: 1.257 (Simulation time: 00 hr 02 min 38 sec)
Simulation complete CPU 0 instructions: 50000004 cycles: 39766995 cumulative IPC: 1.257 (Simulation time: 00 hr 02 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.257 instructions: 50000004 cycles: 39766995
CPU 0 Branch Prediction Accuracy: 96.69% MPKI: 3.79 Average ROB Occupancy at Mispredict: 92.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 3.737
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      44009 HIT:      41544 MISS:       2465 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      44009 HIT:      41544 MISS:       2465 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 460.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1493896 HIT:    1040956 MISS:     452940 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     812332 HIT:     465732 MISS:     346600 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     273728 HIT:     170275 MISS:     103453 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     404704 HIT:     404665 MISS:         39 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3132 HIT:        284 MISS:       2848 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 79.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3838516 HIT:    3728413 MISS:     110103 MSHR_MERGE:      50974
cpu0->cpu0_L1I LOAD         ACCESS:    3838516 HIT:    3728413 MISS:     110103 MSHR_MERGE:      50974
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13015002 HIT:   10681747 MISS:    2333255 MSHR_MERGE:    1303189
cpu0->cpu0_L1D LOAD         ACCESS:    9224217 HIT:    7811659 MISS:    1412558 MSHR_MERGE:     659355
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3787420 HIT:    2869925 MISS:     917495 MSHR_MERGE:     643764
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3365 HIT:        163 MISS:       3202 MSHR_MERGE:         70
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 42.58 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3126216 HIT:    3119965 MISS:       6251 MSHR_MERGE:       3772
cpu0->cpu0_ITLB LOAD         ACCESS:    3126216 HIT:    3119965 MISS:       6251 MSHR_MERGE:       3772
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12525599 HIT:   12454581 MISS:      71018 MSHR_MERGE:      29488
cpu0->cpu0_DTLB LOAD         ACCESS:   12525599 HIT:   12454581 MISS:      71018 MSHR_MERGE:      29488
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 32.4 cycles
cpu0->LLC TOTAL        ACCESS:     622721 HIT:     469965 MISS:     152756 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     346600 HIT:     207743 MISS:     138857 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     103453 HIT:      92602 MISS:      10851 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     169820 HIT:     168642 MISS:       1178 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2848 HIT:        978 MISS:       1870 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 190.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4092
  ROW_BUFFER_MISS:     147485
  AVG DBUS CONGESTED CYCLE: 15.24
Channel 0 WQ ROW_BUFFER_HIT:      11527
  ROW_BUFFER_MISS:      33816
  FULL:          0
Channel 0 REFRESHES ISSUED:       3313
