`$timescale 1ns $end
$scope module top $end
$var wire 4 count count $end
$var wire 4 count_out count_out $end
$var wire 1 reset reset $end
$var wire 1 clk_en clk_en $end
$var wire 4 count_in count_in $end
$upscope $end
$enddefinitions $end
$dumpvars
b0000 count
b0000 count_out
0reset
0clk_en
b0000 count_in
$end
#0
b0000 count
b0000 count_out
1reset
0clk_en
b0000 count_in
#1
b0000 count
b0000 count_out
1reset
0clk_en
b0000 count_in
#2
b0000 count
b0000 count_out
0reset
1clk_en
b0001 count_in
#3
b0001 count
b0001 count_out
0reset
0clk_en
b0001 count_in
#4
b0001 count
b0001 count_out
0reset
1clk_en
b0010 count_in
#5
b0010 count
b0010 count_out
0reset
0clk_en
b0010 count_in
#6
b0010 count
b0010 count_out
0reset
1clk_en
b0011 count_in
#7
b0011 count
b0011 count_out
0reset
0clk_en
b0011 count_in
#8
b0011 count
b0011 count_out
0reset
1clk_en
b0100 count_in
#9
b0100 count
b0100 count_out
0reset
0clk_en
b0100 count_in
#10
b0100 count
b0100 count_out
0reset
1clk_en
b0101 count_in
#11
b0101 count
b0101 count_out
0reset
0clk_en
b0101 count_in
#12
b0101 count
b0101 count_out
0reset
1clk_en
b0110 count_in
#13
b0110 count
b0110 count_out
0reset
0clk_en
b0110 count_in
#14
b0110 count
b0110 count_out
0reset
1clk_en
b0111 count_in
#15
b0111 count
b0111 count_out
0reset
0clk_en
b0111 count_in
#16
b0111 count
b0111 count_out
0reset
1clk_en
b1000 count_in
#17
b1000 count
b1000 count_out
0reset
0clk_en
b1000 count_in
#18
b1000 count
b1000 count_out
0reset
1clk_en
b1001 count_in
#19
b1001 count
b1001 count_out
0reset
0clk_en
b1001 count_in
