// Seed: 2334790234
module module_0;
  always id_1 = -1;
  bit  id_2 = id_1;
  reg  id_3;
  tri0 id_4;
  assign id_2 = id_1;
  parameter id_5 = 1;
  assign id_3.id_2 = -1;
  bit id_6;
  assign module_1.id_5 = 0;
  always id_3 = id_5;
  always
    if (1) $display(id_4 - -1, 1);
    else begin : LABEL_0
      wait (-1) id_2 = -1;
    end
  always
    if (-1) begin : LABEL_0
      id_3 <= id_6;
    end
  initial
    if (id_1 && id_1) id_2 <= id_4 * id_6;
    else id_4 = 1'b0;
  supply0 id_7, id_8, id_9, id_10;
  tri1 id_11 = id_9 & id_1, id_12;
  generate
    assign id_8 = -1;
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2
);
  reg id_4, id_5, id_6;
  module_0 modCall_1 ();
  assign id_5 = -1;
  always_comb id_4 <= 1;
  id_7(
      1, 1'd0, id_6
  );
endmodule
