/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 2.1.8
 * XML versions: atj213x:1.0
 *
 * Copyright (C) 2015 by Marcin Bukat
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN__ATJ213X__RTCWDT__H__
#define __HEADERGEN__ATJ213X__RTCWDT__H__
#include "regs-macro.h"

#define REGS_RTCWDT_BASE (0xb0018000)

#define REGS_RTCWDT_VERSION "1.0"

/**
 * Register: RTCWDT_CTL
 * Address: 0
 * SCT: no
 */
#define RTCWDT_CTL  (*(volatile unsigned long *)(REGS_RTCWDT_BASE + 0x0))

/**
 * Register: RTCWDT_DHMS
 * Address: 0x4
 * SCT: no
 */
#define RTCWDT_DHMS                     (*(volatile unsigned long *)(REGS_RTCWDT_BASE + 0x4))
#define BP_RTCWDT_DHMS_RESERVED31_27    27
#define BM_RTCWDT_DHMS_RESERVED31_27    0xf8000000
#define BF_RTCWDT_DHMS_RESERVED31_27(v) (((v) << 27) & 0xf8000000)
#define BP_RTCWDT_DHMS_DAY              24
#define BM_RTCWDT_DHMS_DAY              0x7000000
#define BF_RTCWDT_DHMS_DAY(v)           (((v) << 24) & 0x7000000)
#define BP_RTCWDT_DHMS_RESERVED23_21    21
#define BM_RTCWDT_DHMS_RESERVED23_21    0xe00000
#define BF_RTCWDT_DHMS_RESERVED23_21(v) (((v) << 21) & 0xe00000)
#define BP_RTCWDT_DHMS_HOUR             16
#define BM_RTCWDT_DHMS_HOUR             0x1f0000
#define BF_RTCWDT_DHMS_HOUR(v)          (((v) << 16) & 0x1f0000)
#define BP_RTCWDT_DHMS_RESERVED15_14    14
#define BM_RTCWDT_DHMS_RESERVED15_14    0xc000
#define BF_RTCWDT_DHMS_RESERVED15_14(v) (((v) << 14) & 0xc000)
#define BP_RTCWDT_DHMS_MIN              8
#define BM_RTCWDT_DHMS_MIN              0x3f00
#define BF_RTCWDT_DHMS_MIN(v)           (((v) << 8) & 0x3f00)
#define BP_RTCWDT_DHMS_RESERVED7_6      6
#define BM_RTCWDT_DHMS_RESERVED7_6      0xc0
#define BF_RTCWDT_DHMS_RESERVED7_6(v)   (((v) << 6) & 0xc0)
#define BP_RTCWDT_DHMS_SEC              0
#define BM_RTCWDT_DHMS_SEC              0x3f
#define BF_RTCWDT_DHMS_SEC(v)           (((v) << 0) & 0x3f)

/**
 * Register: RTCWDT_YMD
 * Address: 0x8
 * SCT: no
 */
#define RTCWDT_YMD                      (*(volatile unsigned long *)(REGS_RTCWDT_BASE + 0x8))
#define BP_RTCWDT_YMD_RESERVED31        31
#define BM_RTCWDT_YMD_RESERVED31        0x80000000
#define BF_RTCWDT_YMD_RESERVED31(v)     (((v) << 31) & 0x80000000)
#define BP_RTCWDT_YMD_CENT              24
#define BM_RTCWDT_YMD_CENT              0x7f000000
#define BF_RTCWDT_YMD_CENT(v)           (((v) << 24) & 0x7f000000)
#define BP_RTCWDT_YMD_RESERVED23        23
#define BM_RTCWDT_YMD_RESERVED23        0x800000
#define BF_RTCWDT_YMD_RESERVED23(v)     (((v) << 23) & 0x800000)
#define BP_RTCWDT_YMD_YEAR              16
#define BM_RTCWDT_YMD_YEAR              0x7f0000
#define BF_RTCWDT_YMD_YEAR(v)           (((v) << 16) & 0x7f0000)
#define BP_RTCWDT_YMD_RESERVED15_12     12
#define BM_RTCWDT_YMD_RESERVED15_12     0xf000
#define BF_RTCWDT_YMD_RESERVED15_12(v)  (((v) << 12) & 0xf000)
#define BP_RTCWDT_YMD_MON               8
#define BM_RTCWDT_YMD_MON               0xf00
#define BF_RTCWDT_YMD_MON(v)            (((v) << 8) & 0xf00)
#define BP_RTCWDT_YMD_RESERVED7_5       5
#define BM_RTCWDT_YMD_RESERVED7_5       0xe0
#define BF_RTCWDT_YMD_RESERVED7_5(v)    (((v) << 5) & 0xe0)
#define BP_RTCWDT_YMD_DATE              0
#define BM_RTCWDT_YMD_DATE              0x1f
#define BF_RTCWDT_YMD_DATE(v)           (((v) << 0) & 0x1f)

/**
 * Register: RTCWDT_DHMSALM
 * Address: 0xc
 * SCT: no
 */
#define RTCWDT_DHMSALM                      (*(volatile unsigned long *)(REGS_RTCWDT_BASE + 0xc))
#define BP_RTCWDT_DHMSALM_RESERVED31_21     21
#define BM_RTCWDT_DHMSALM_RESERVED31_21     0xffe00000
#define BF_RTCWDT_DHMSALM_RESERVED31_21(v)  (((v) << 21) & 0xffe00000)
#define BP_RTCWDT_DHMSALM_HOURAL            16
#define BM_RTCWDT_DHMSALM_HOURAL            0x1f0000
#define BF_RTCWDT_DHMSALM_HOURAL(v)         (((v) << 16) & 0x1f0000)
#define BP_RTCWDT_DHMSALM_RESERVED15_14     14
#define BM_RTCWDT_DHMSALM_RESERVED15_14     0xc000
#define BF_RTCWDT_DHMSALM_RESERVED15_14(v)  (((v) << 14) & 0xc000)
#define BP_RTCWDT_DHMSALM_MINAL             8
#define BM_RTCWDT_DHMSALM_MINAL             0x3f00
#define BF_RTCWDT_DHMSALM_MINAL(v)          (((v) << 8) & 0x3f00)
#define BP_RTCWDT_DHMSALM_RESERVED7_6       6
#define BM_RTCWDT_DHMSALM_RESERVED7_6       0xc0
#define BF_RTCWDT_DHMSALM_RESERVED7_6(v)    (((v) << 6) & 0xc0)
#define BP_RTCWDT_DHMSALM_SECAL             0
#define BM_RTCWDT_DHMSALM_SECAL             0x3f
#define BF_RTCWDT_DHMSALM_SECAL(v)          (((v) << 0) & 0x3f)

/**
 * Register: RTCWDT_YMDALM
 * Address: 0x10
 * SCT: no
 */
#define RTCWDT_YMDALM                       (*(volatile unsigned long *)(REGS_RTCWDT_BASE + 0x10))
#define BP_RTCWDT_YMDALM_RESERVED31_23      23
#define BM_RTCWDT_YMDALM_RESERVED31_23      0xff800000
#define BF_RTCWDT_YMDALM_RESERVED31_23(v)   (((v) << 23) & 0xff800000)
#define BP_RTCWDT_YMDALM_YEARAL             16
#define BM_RTCWDT_YMDALM_YEARAL             0x7f0000
#define BF_RTCWDT_YMDALM_YEARAL(v)          (((v) << 16) & 0x7f0000)
#define BP_RTCWDT_YMDALM_RESERVED15_12      12
#define BM_RTCWDT_YMDALM_RESERVED15_12      0xf000
#define BF_RTCWDT_YMDALM_RESERVED15_12(v)   (((v) << 12) & 0xf000)
#define BP_RTCWDT_YMDALM_MONAL              8
#define BM_RTCWDT_YMDALM_MONAL              0xf00
#define BF_RTCWDT_YMDALM_MONAL(v)           (((v) << 8) & 0xf00)
#define BP_RTCWDT_YMDALM_RESERVED7_5        5
#define BM_RTCWDT_YMDALM_RESERVED7_5        0xe0
#define BF_RTCWDT_YMDALM_RESERVED7_5(v)     (((v) << 5) & 0xe0)
#define BP_RTCWDT_YMDALM_DATEAL             0
#define BM_RTCWDT_YMDALM_DATEAL             0x1f
#define BF_RTCWDT_YMDALM_DATEAL(v)          (((v) << 0) & 0x1f)

/**
 * Register: RTCWDT_WDCTL
 * Address: 0x14
 * SCT: no
 */
#define RTCWDT_WDCTL    (*(volatile unsigned long *)(REGS_RTCWDT_BASE + 0x14))

/**
 * Register: RTCWDT_TxCTL
 * Address: 0x18+n*8
 * SCT: no
 */
#define RTCWDT_TxCTL(n) (*(volatile unsigned long *)(REGS_RTCWDT_BASE + 0x18+(n)*8))

/**
 * Register: RTCWDT_Tx
 * Address: 0x1c+8*n
 * SCT: no
 */
#define RTCWDT_Tx(n)    (*(volatile unsigned long *)(REGS_RTCWDT_BASE + 0x1c+8*(n)))

#endif /* __HEADERGEN__ATJ213X__RTCWDT__H__ */
