5 18 1fd81 37 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (fsm9.1.vcd) 2 -o (fsm9.1.cdd) 2 -v (fsm9.1.v) 2 -F (main=state,next_state[1:0]) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 fsm9.1.v 1 59 1 
2 1 16 16 16 110013 25 1 100c 0 0 1 1 clk
2 2 16 16 16 90013 38 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 16 16 16 34003d 4 1 100c 0 0 2 1 next_state
2 4 16 16 16 270030 1 32 1004 0 0 2 1 STATE_IDLE
2 5 16 16 16 1f0030 6 1a 100c 3 4 2 18 0 3 3 3 0 0
2 6 16 16 16 1f0023 2 1 100c 0 0 1 1 reset
2 7 16 16 16 1f003d 6 19 100c 5 6 2 18 0 3 3 3 0 0
2 8 16 16 16 16001a 0 1 1410 0 0 2 1 state
2 9 16 16 16 16003d 12 38 e 7 8
2 10 19 19 19 230026 3 1 100c 0 0 1 1 tail
2 11 19 19 19 230026 3 29 1008 10 0 1 18 0 1 0 0 0 0
2 12 19 19 19 1a001e 3 1 100c 0 0 1 1 valid
2 13 19 19 19 1a001e 3 29 1008 12 0 1 18 0 1 0 0 0 0
2 14 19 19 19 120015 3 1 100c 0 0 1 1 head
2 15 19 19 19 120015 3 29 1008 14 0 1 18 0 1 0 0 0 0
2 16 19 19 19 9000d 4 1 100c 0 0 2 1 state
2 17 19 19 19 9000d 4 29 1008 16 0 1 18 0 1 0 0 0 0
2 18 19 19 19 90015 6 2b 1008 15 17 1 18 0 1 0 0 0 0
2 19 19 19 19 9001e 6 2b 1008 13 18 1 18 0 1 0 0 0 0
2 20 19 19 19 90026 d 2b 100a 11 19 1 18 0 1 0 0 0 0
2 21 20 20 20 20006 6 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 22 54 54 54 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
2 23 0 0 0 0 6 1 100e 0 0 2 1 next_state
2 24 0 0 0 0 5 1 100e 0 0 2 1 state
2 25 0 0 0 0 1 0 1004 0 0 32 48 0 0
2 26 0 0 0 0 6 0 1008 0 0 32 48 1 0
2 27 0 0 0 0 6 24 100e 25 26 2 18 0 3 0 0 0 0 next_state
2 28 0 0 0 0 5 1 100e 0 0 2 1 state
1 clk 1 8 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 9 7000b 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 10 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 11 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 12 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 state 6 13 7000b 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 7 14 107000b 1 0 1 0 2 17 0 3 0 3 3 0
1 STATE_IDLE 8 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 9 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 10 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 11 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 23 f 23 23 0
4 24 f 24 24 0
4 27 f 27 27 0
4 28 f 28 28 0
4 2 1 9 0 2
4 9 6 2 2 2
4 20 1 21 0 20
4 21 6 20 0 20
4 22 1 0 0 22
6 24 23 1  0 3 3 2 16 0 0  2 16 1 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 3 0   4  0 0 1  0 1 1  1 2 1  2 0 1
6 28 27 1  0 3 3 2 16 0 0  2 16 1 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 3 0   4  0 0 1  0 1 1  1 2 1  2 0 1
3 1 main.u$0 "main.u$0" 0 fsm9.1.v 20 27 1 
2 29 22 22 22 5000e 1 32 1004 0 0 2 1 STATE_IDLE
2 30 21 21 21 9000d d 1 100e 0 0 2 1 state
2 31 22 22 22 0 6 2d 100e 29 30 1 18 0 1 1 1 0 0
2 32 23 23 23 5000e 1 32 1008 0 0 2 1 STATE_HEAD
2 33 23 23 23 0 3 2d 100e 32 30 1 18 0 1 1 1 0 0
2 34 24 24 24 5000e 1 32 1008 0 0 2 1 STATE_DATA
2 35 24 24 24 0 2 2d 1006 34 30 1 18 0 1 1 0 0 0
2 36 25 25 25 5000e 1 32 1008 0 0 2 1 STATE_TAIL
2 37 25 25 25 0 2 2d 100e 36 30 1 18 0 1 1 1 0 0
2 38 25 25 25 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 39 25 25 25 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 40 25 25 25 1f0039 1 1a 1004 38 39 2 18 0 3 3 0 0 0
2 41 25 25 25 28002b 1 1 1004 0 0 1 1 head
2 42 25 25 25 200024 1 1 1004 0 0 1 1 valid
2 43 25 25 25 1f002c 1 8 201184 41 42 1 18 0 1 1 1 0 0
2 44 25 25 25 1f0046 1 19 1004 40 43 2 18 0 3 3 0 0 0
2 45 25 25 25 12001b 0 1 1410 0 0 2 1 next_state
2 46 25 25 25 120046 1 37 16 44 45
2 47 24 24 24 3d0046 0 32 1010 0 0 2 1 STATE_DATA
2 48 24 24 24 300039 0 32 1010 0 0 2 1 STATE_TAIL
2 49 24 24 24 1f0039 0 1a 1030 47 48 2 18 0 3 0 0 0 0
2 50 24 24 24 28002b 0 1 1010 0 0 1 1 tail
2 51 24 24 24 200024 0 1 1010 0 0 1 1 valid
2 52 24 24 24 1f002c 0 8 201030 50 51 1 18 0 1 0 0 0 0
2 53 24 24 24 1f0046 0 19 1030 49 52 2 18 0 3 0 0 0 0
2 54 24 24 24 12001b 0 1 1410 0 0 2 1 next_state
2 55 24 24 24 120046 0 37 32 53 54
2 56 23 23 23 3d0046 1 32 1008 0 0 2 1 STATE_DATA
2 57 23 23 23 300039 1 32 1008 0 0 2 1 STATE_TAIL
2 58 23 23 23 1f0039 1 1a 1008 56 57 2 18 0 3 0 3 0 0
2 59 23 23 23 28002b 1 1 1018 0 0 1 1 tail
2 60 23 23 23 200024 1 1 1018 0 0 1 1 valid
2 61 23 23 23 1f002c 1 8 201238 59 60 1 18 0 1 0 0 1 0
2 62 23 23 23 1f0046 1 19 1038 58 61 2 18 0 3 0 3 0 0
2 63 23 23 23 12001b 0 1 1410 0 0 2 1 next_state
2 64 23 23 23 120046 1 37 3a 62 63
2 65 22 22 22 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 66 22 22 22 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 67 22 22 22 1f0039 3 1a 100c 65 66 2 18 0 3 3 1 0 0
2 68 22 22 22 28002b 3 1 100c 0 0 1 1 head
2 69 22 22 22 200024 3 1 100c 0 0 1 1 valid
2 70 22 22 22 1f002c 3 8 20138c 68 69 1 18 0 1 1 1 1 0
2 71 22 22 22 1f0046 3 19 100c 67 70 2 18 0 3 3 1 0 0
2 72 22 22 22 12001b 0 1 1410 0 0 2 1 next_state
2 73 22 22 22 120046 3 37 e 71 72
4 31 11 73 33 31
4 73 0 0 0 31
4 33 0 64 35 31
4 64 0 0 0 31
4 35 0 55 37 31
4 55 0 0 0 31
4 37 0 46 0 31
4 46 0 0 0 31
3 1 main.u$1 "main.u$1" 0 fsm9.1.v 29 52 1 
3 1 main.u$2 "main.u$2" 0 fsm9.1.v 54 57 1 
2 74 55 55 55 7000a 1 0 21004 0 0 1 16 0 0
2 75 55 55 55 10003 0 1 1410 0 0 1 1 clk
2 76 55 55 55 1000a 1 37 16 74 75
2 77 56 56 56 8000e 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 78 56 56 56 120012 1 0 1008 0 0 32 48 2 0
2 79 56 56 56 100013 49 2c 900a 78 0 32 18 0 ffffffff 0 0 0 0
2 80 56 56 56 1c001e 24 1 101c 0 0 1 1 clk
2 81 56 56 56 1b001e 24 1b 102c 80 0 1 18 0 1 1 1 0 0
2 82 56 56 56 150017 0 1 1410 0 0 1 1 clk
2 83 56 56 56 15001e 24 37 3e 81 82
4 76 11 77 77 76
4 77 0 0 79 76
4 79 0 83 0 76
4 83 6 79 79 76
