// Seed: 3065616300
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_3;
  wire id_4;
  assign id_2 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    output tri   id_6,
    output wire  id_7,
    output wire  id_8,
    input  tri0  id_9
);
  wire id_11;
  module_0(
      id_11, id_11
  );
endmodule
