$date
	Mon Aug 25 10:29:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top_module $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ expected_out $end
$var integer 32 % num_tests_passed [31:0] $end
$var integer 32 & total_tests [31:0] $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$scope module instance1 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$scope task check_result $end
$var reg 1 ' exp_out $end
$var reg 160 ( test_name [160:1] $end
$upscope $end
$upscope $end
$scope module tb_top_module $end
$scope module dut $end
$scope module instance1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
x'
b0 &
b0 %
x$
0#
0"
0!
$end
#10000
1#
#20000
0#
1"
#30000
1!
1#
#40000
0!
0#
0"
#50000
1#
#60000
0#
1"
#70000
1!
1#
#80000
0!
0#
0"
#90000
1"
b1 %
b1 &
0'
b100001001101111011101000110100000100000011011000110111101110111 (
0$
#100000
1#
0"
b10 %
b10 &
b110000100111101001100010010110000100000011000100011110100110000 (
#110000
1!
1"
b11 %
b11 &
b110000100111101001100000010110000100000011000100011110100110001 (
#120000
0!
0"
0#
b100 %
b100 &
1'
b10000100110111101110100011010000010000001101000011010010110011101101000 (
1$
#130000
1"
#140000
0"
1#
#150000
1!
1"
#160000
0!
0#
0"
#170000
1#
#180000
0#
1"
#190000
1!
1#
#200000
0!
0#
0"
#205000
1"
#210000
1!
1#
#215000
0!
0"
#220000
0#
#225000
