// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// if the input value is greater than the output value,
// assign the input value as the output value and
// assign the input value to the output value

// Design a module that outputs the sum of the input values
module sum_adder( input[5:0] in, output sum );
// assign sum to the sum of the input values
// if the inputs are all 0, then output 0
// if the inputs are all 1, then output 1

// Design a module that outputs the output value of the
// sum of the input values if the sum is greater than the
// input value, otherwise output 0

// Design a module that outputs the output value of the
// sum of the input values if the sum is greater than the
// input value, otherwise output 0

// Design a module that outputs the sum of the input values
// if the sum is greater than the input value,
// otherwise output 0endmodule
