// Seed: 1270693091
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    output uwire id_2,
    output tri   id_3,
    input  wire  id_4,
    input  tri0  id_5,
    input  wire  id_6,
    output wire  id_7,
    input  wand  id_8,
    input  wor   id_9,
    output uwire id_10,
    output tri1  id_11
);
  bit id_13;
  assign id_2 = 1 - id_8;
  assign id_3 = id_13;
  assign id_3 = id_5;
  always @(posedge 1'b0) id_13 <= id_5;
  logic [1 : 1] id_14;
  wire id_15;
  parameter id_16 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd90,
    parameter id_8  = 32'd41,
    parameter id_9  = 32'd70
) (
    input supply1 id_0,
    output supply0 id_1,
    input wand id_2,
    input wire id_3,
    output supply0 id_4,
    input supply1 id_5,
    output uwire id_6,
    input supply0 id_7,
    input tri0 _id_8,
    input supply1 _id_9
);
  always @(-1) $signed(96);
  ;
  localparam id_11 = -1;
  logic _id_12;
  wire [id_12 : id_9] id_13;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_1,
      id_1,
      id_3,
      id_0,
      id_5,
      id_1,
      id_0,
      id_7,
      id_1,
      id_4
  );
  assign modCall_1.id_5 = 0;
  wire [id_8 : 1  &&  1] id_14;
  wire id_15;
  always @(1 or id_5);
  logic id_16;
endmodule
