Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Jan 16 12:11:07 2024
| Host         : cimeld106.cime.inpg.fr running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_control_sets -verbose -file pgcd_simple_top_control_sets_placed.rpt
| Design       : pgcd_simple_top
| Device       : xc7z020
-----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              22 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           30 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                         | RST_IBUF         |                1 |              6 |
|  CLK_IBUF_BUFG |                         | rst_sync_i/Q[0]  |                7 |             16 |
|  CLK_IBUF_BUFG | pgcd_i/pc/E[0]          | rst_sync_i/Q[0]  |               15 |             32 |
|  CLK_IBUF_BUFG | pgcd_i/pc/Q_S_reg[0][0] | rst_sync_i/Q[0]  |               15 |             32 |
+----------------+-------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 6      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


