// Seed: 3782141768
module module_0 ();
  wire id_1;
  ;
  assign module_2.id_19 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_3 = id_1;
endmodule
module module_2 (
    input supply1 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    output wand id_8,
    input tri id_9,
    output uwire id_10,
    output wire id_11,
    output logic id_12,
    input supply0 id_13,
    input supply0 id_14,
    input wor id_15,
    input supply0 id_16,
    input supply0 id_17,
    output tri id_18,
    input supply0 id_19,
    input supply1 id_20,
    input tri0 id_21,
    input wire id_22
    , id_25,
    output logic id_23
);
  always @(-1)
    if (-1) id_12 <= id_9;
    else id_23 <= 1;
  module_0 modCall_1 ();
endmodule
