

================================================================
== Vitis HLS Report for 'mp_mul_89_90'
================================================================
* Date:           Tue May 20 14:38:02 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      227|      325|  2.270 us|  3.250 us|  227|  325|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_89_90_Pipeline_VITIS_LOOP_144_2_fu_148  |mp_mul_89_90_Pipeline_VITIS_LOOP_144_2  |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_89_90_Pipeline_VITIS_LOOP_157_4_fu_168  |mp_mul_89_90_Pipeline_VITIS_LOOP_157_4  |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1  |      120|      176|   15 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_156_3  |      105|      147|   15 ~ 21|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    3036|   3175|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    417|    -|
|Register         |        -|    -|     312|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    3348|   3670|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |grp_mp_mul_89_90_Pipeline_VITIS_LOOP_144_2_fu_148  |mp_mul_89_90_Pipeline_VITIS_LOOP_144_2  |        0|   0|  1188|  1480|    0|
    |grp_mp_mul_89_90_Pipeline_VITIS_LOOP_157_4_fu_168  |mp_mul_89_90_Pipeline_VITIS_LOOP_157_4  |        0|   0|  1188|  1495|    0|
    |mul_32ns_32ns_64_2_1_U2954                         |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U2955                         |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U2956                         |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U2957                         |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |        0|  16|  3036|  3175|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln143_2_fu_290_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln143_fu_251_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln156_2_fu_341_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln156_fu_318_p2    |         +|   0|  0|  13|           4|           1|
    |icmp_ln143_fu_245_p2   |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln156_fu_312_p2   |      icmp|   0|  0|  13|           4|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  78|          24|          11|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |a_0_address0        |  14|          3|    3|          9|
    |a_0_ce0             |  14|          3|    1|          3|
    |a_1_address0        |  14|          3|    3|          9|
    |a_1_ce0             |  14|          3|    1|          3|
    |ap_NS_fsm           |  53|         10|    1|         10|
    |b_address0          |  14|          3|    4|         12|
    |b_ce0               |  14|          3|    1|          3|
    |c_address0_local    |  20|          4|    4|         16|
    |c_d0_local          |  20|          4|   64|        256|
    |grp_fu_518_ce       |  14|          3|    1|          3|
    |grp_fu_518_p0       |  14|          3|   32|         96|
    |grp_fu_518_p1       |  14|          3|   32|         96|
    |grp_fu_522_ce       |  14|          3|    1|          3|
    |grp_fu_522_p0       |  14|          3|   32|         96|
    |grp_fu_522_p1       |  14|          3|   32|         96|
    |grp_fu_526_ce       |  14|          3|    1|          3|
    |grp_fu_526_p0       |  14|          3|   32|         96|
    |grp_fu_526_p1       |  14|          3|   32|         96|
    |grp_fu_530_ce       |  14|          3|    1|          3|
    |grp_fu_530_p0       |  14|          3|   32|         96|
    |grp_fu_530_p1       |  14|          3|   32|         96|
    |i_14_fu_96          |   9|          2|    4|          8|
    |i_fu_60             |   9|          2|    4|          8|
    |indvars_iv31_fu_56  |   9|          2|    4|          8|
    |indvars_iv_fu_92    |   9|          2|    4|          8|
    |u_016_fu_64         |   9|          2|    4|          8|
    |u_29_fu_84          |   9|          2|    4|          8|
    |v_017_fu_68         |   9|          2|   64|        128|
    |v_fu_88             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 417|         88|  494|       1405|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   9|   0|    9|          0|
    |grp_mp_mul_89_90_Pipeline_VITIS_LOOP_144_2_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |grp_mp_mul_89_90_Pipeline_VITIS_LOOP_157_4_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |i_14_fu_96                                                      |   4|   0|    4|          0|
    |i_26_reg_496                                                    |   4|   0|    4|          0|
    |i_fu_60                                                         |   4|   0|    4|          0|
    |indvars_iv31_fu_56                                              |   4|   0|    4|          0|
    |indvars_iv31_load_reg_491                                       |   4|   0|    4|          0|
    |indvars_iv_fu_92                                                |   4|   0|    4|          0|
    |tmp_155_reg_434                                                 |   1|   0|    3|          2|
    |tmp_156_reg_439                                                 |   1|   0|    3|          2|
    |tmp_s_reg_428                                                   |   1|   0|    4|          3|
    |trunc_ln143_reg_457                                             |   3|   0|    3|          0|
    |trunc_ln156_reg_513                                             |   3|   0|    3|          0|
    |u_016_fu_64                                                     |   4|   0|    4|          0|
    |u_29_fu_84                                                      |   4|   0|    4|          0|
    |u_reg_444                                                       |   4|   0|    4|          0|
    |v_017_fu_68                                                     |  64|   0|   64|          0|
    |v_117_reg_449                                                   |  64|   0|   64|          0|
    |v_fu_88                                                         |  64|   0|   64|          0|
    |v_load_reg_505                                                  |  64|   0|   64|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 312|   0|  319|          7|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  mp_mul.89.90|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  mp_mul.89.90|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  mp_mul.89.90|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  mp_mul.89.90|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  mp_mul.89.90|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  mp_mul.89.90|  return value|
|a_0_address0  |  out|    3|   ap_memory|           a_0|         array|
|a_0_ce0       |  out|    1|   ap_memory|           a_0|         array|
|a_0_q0        |   in|   64|   ap_memory|           a_0|         array|
|a_0_offset    |   in|    1|     ap_none|    a_0_offset|        scalar|
|a_1_address0  |  out|    3|   ap_memory|           a_1|         array|
|a_1_ce0       |  out|    1|   ap_memory|           a_1|         array|
|a_1_q0        |   in|   64|   ap_memory|           a_1|         array|
|a_1_offset    |   in|    1|     ap_none|    a_1_offset|        scalar|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|   64|   ap_memory|             b|         array|
|b_offset      |   in|    1|     ap_none|      b_offset|        scalar|
|c_address0    |  out|    4|   ap_memory|             c|         array|
|c_ce0         |  out|    1|   ap_memory|             c|         array|
|c_we0         |  out|    1|   ap_memory|             c|         array|
|c_d0          |  out|   64|   ap_memory|             c|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvars_iv31 = alloca i32 1"   --->   Operation 10 'alloca' 'indvars_iv31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%u_016 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'u_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_017 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_offset"   --->   Operation 14 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_1_offset"   --->   Operation 15 'read' 'a_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_0_offset"   --->   Operation 16 'read' 'a_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%t_33_loc = alloca i32 1"   --->   Operation 17 'alloca' 't_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_35_loc = alloca i32 1"   --->   Operation 18 'alloca' 'v_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v_73_loc = alloca i32 1"   --->   Operation 19 'alloca' 'v_73_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %b_offset_read, i3 0" [src/generic/fp_generic.c:145]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_155 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %a_1_offset_read, i2 0" [src/generic/fp_generic.c:145]   --->   Operation 21 'bitconcatenate' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_156 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %a_0_offset_read, i2 0" [src/generic/fp_generic.c:145]   --->   Operation 22 'bitconcatenate' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln140 = store i64 0, i64 %v_017" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln140 = store i4 0, i4 %u_016" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %i" [src/generic/fp_generic.c:139]   --->   Operation 25 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv31"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_144_2" [src/generic/fp_generic.c:143]   --->   Operation 27 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_25 = load i4 %i" [src/generic/fp_generic.c:143]   --->   Operation 28 'load' 'i_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%u = load i4 %u_016"   --->   Operation 29 'load' 'u' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%v_117 = load i64 %v_017"   --->   Operation 30 'load' 'v_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%icmp_ln143 = icmp_eq  i4 %i_25, i4 8" [src/generic/fp_generic.c:143]   --->   Operation 31 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln143 = add i4 %i_25, i4 1" [src/generic/fp_generic.c:143]   --->   Operation 32 'add' 'add_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %VITIS_LOOP_144_2.split, void %VITIS_LOOP_157_4.preheader" [src/generic/fp_generic.c:143]   --->   Operation 33 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i4 %i_25" [src/generic/fp_generic.c:143]   --->   Operation 34 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln143, i4 %i" [src/generic/fp_generic.c:139]   --->   Operation 35 'store' 'store_ln139' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%u_29 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 36 'alloca' 'u_29' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 37 'alloca' 'v' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 38 'alloca' 'indvars_iv' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 39 'alloca' 'i_14' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 8, i4 %i_14" [src/generic/fp_generic.c:139]   --->   Operation 40 'store' 'store_ln139' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv"   --->   Operation 41 'store' 'store_ln0' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln140 = store i64 %v_117, i64 %v" [src/generic/fp_generic.c:140]   --->   Operation 42 'store' 'store_ln140' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %u_29" [src/generic/fp_generic.c:140]   --->   Operation 43 'store' 'store_ln140' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_4" [src/generic/fp_generic.c:156]   --->   Operation 44 'br' 'br_ln156' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%indvars_iv31_load = load i4 %indvars_iv31" [src/generic/fp_generic.c:143]   --->   Operation 45 'load' 'indvars_iv31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.32ns)   --->   "%call_ln143 = call void @mp_mul.89.90_Pipeline_VITIS_LOOP_144_2, i64 %v_117, i4 %u, i4 %indvars_iv31_load, i1 %a_0_offset_read, i64 %a_0, i1 %a_1_offset_read, i64 %a_1, i3 %trunc_ln143, i4 %tmp_s, i64 %b, i64 %v_73_loc, i64 %v_017, i4 %u_016" [src/generic/fp_generic.c:143]   --->   Operation 46 'call' 'call_ln143' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln143_2 = add i4 %indvars_iv31_load, i4 1" [src/generic/fp_generic.c:143]   --->   Operation 47 'add' 'add_ln143_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln143 = store i4 %add_ln143_2, i4 %indvars_iv31" [src/generic/fp_generic.c:143]   --->   Operation 48 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln143 = call void @mp_mul.89.90_Pipeline_VITIS_LOOP_144_2, i64 %v_117, i4 %u, i4 %indvars_iv31_load, i1 %a_0_offset_read, i64 %a_0, i1 %a_1_offset_read, i64 %a_1, i3 %trunc_ln143, i4 %tmp_s, i64 %b, i64 %v_73_loc, i64 %v_017, i4 %u_016" [src/generic/fp_generic.c:143]   --->   Operation 49 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:140]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/generic/fp_generic.c:143]   --->   Operation 51 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%v_73_loc_load = load i64 %v_73_loc"   --->   Operation 52 'load' 'v_73_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i3 %trunc_ln143" [src/generic/fp_generic.c:150]   --->   Operation 53 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr i64 %c, i32 0, i32 %zext_ln150" [src/generic/fp_generic.c:150]   --->   Operation 54 'getelementptr' 'c_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln150 = store i64 %v_73_loc_load, i4 %c_addr_3" [src/generic/fp_generic.c:150]   --->   Operation 55 'store' 'store_ln150' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_144_2" [src/generic/fp_generic.c:143]   --->   Operation 56 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 4.98>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%i_26 = load i4 %i_14" [src/generic/fp_generic.c:156]   --->   Operation 57 'load' 'i_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.73ns)   --->   "%icmp_ln156 = icmp_eq  i4 %i_26, i4 15" [src/generic/fp_generic.c:156]   --->   Operation 58 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %VITIS_LOOP_157_4.split, void %for.end65" [src/generic/fp_generic.c:156]   --->   Operation 59 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 60 'load' 'v_load' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln156 = add i4 %i_26, i4 1" [src/generic/fp_generic.c:156]   --->   Operation 61 'add' 'add_ln156' <Predicate = (!icmp_ln156)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln156, i4 %i_14" [src/generic/fp_generic.c:139]   --->   Operation 62 'store' 'store_ln139' <Predicate = (!icmp_ln156)> <Delay = 1.58>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%v_load62 = load i64 %v" [src/generic/fp_generic.c:168]   --->   Operation 63 'load' 'v_load62' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 15" [src/generic/fp_generic.c:168]   --->   Operation 64 'getelementptr' 'c_addr' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln168 = store i64 %v_load62, i4 %c_addr" [src/generic/fp_generic.c:168]   --->   Operation 65 'store' 'store_ln168' <Predicate = (icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln169 = ret" [src/generic/fp_generic.c:169]   --->   Operation 66 'ret' 'ret_ln169' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.91>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%u_29_load = load i4 %u_29"   --->   Operation 67 'load' 'u_29_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [src/generic/fp_generic.c:156]   --->   Operation 68 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i4 %indvars_iv_load" [src/generic/fp_generic.c:156]   --->   Operation 69 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (4.91ns)   --->   "%call_ln156 = call void @mp_mul.89.90_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i3 %tmp_156, i64 %a_0, i3 %tmp_155, i64 %a_1, i4 %i_26, i4 %tmp_s, i64 %b, i64 %v_35_loc, i64 %v, i3 %t_33_loc" [src/generic/fp_generic.c:156]   --->   Operation 70 'call' 'call_ln156' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln156_2 = add i4 %indvars_iv_load, i4 1" [src/generic/fp_generic.c:156]   --->   Operation 71 'add' 'add_ln156_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln156 = store i4 %add_ln156_2, i4 %indvars_iv" [src/generic/fp_generic.c:156]   --->   Operation 72 'store' 'store_ln156' <Predicate = true> <Delay = 1.58>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln156 = call void @mp_mul.89.90_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i3 %tmp_156, i64 %a_0, i3 %tmp_155, i64 %a_1, i4 %i_26, i4 %tmp_s, i64 %b, i64 %v_35_loc, i64 %v, i3 %t_33_loc" [src/generic/fp_generic.c:156]   --->   Operation 73 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/generic/fp_generic.c:139]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74" [src/generic/fp_generic.c:156]   --->   Operation 75 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%v_35_loc_load = load i64 %v_35_loc"   --->   Operation 76 'load' 'v_35_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%t_33_loc_load = load i3 %t_33_loc"   --->   Operation 77 'load' 't_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i3 %t_33_loc_load" [src/generic/fp_generic.c:157]   --->   Operation 78 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i4 %i_26" [src/generic/fp_generic.c:163]   --->   Operation 79 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%c_addr_4 = getelementptr i64 %c, i32 0, i32 %zext_ln163" [src/generic/fp_generic.c:163]   --->   Operation 80 'getelementptr' 'c_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln163 = store i64 %v_35_loc_load, i4 %c_addr_4" [src/generic/fp_generic.c:163]   --->   Operation 81 'store' 'store_ln163' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %zext_ln157, i4 %u_29" [src/generic/fp_generic.c:140]   --->   Operation 82 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_4" [src/generic/fp_generic.c:156]   --->   Operation 83 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv31            (alloca           ) [ 0111110000]
i                       (alloca           ) [ 0111110000]
u_016                   (alloca           ) [ 0111110000]
v_017                   (alloca           ) [ 0111110000]
b_offset_read           (read             ) [ 0000000000]
a_1_offset_read         (read             ) [ 0011110000]
a_0_offset_read         (read             ) [ 0011110000]
t_33_loc                (alloca           ) [ 0011111111]
v_35_loc                (alloca           ) [ 0011111111]
v_73_loc                (alloca           ) [ 0011110000]
tmp_s                   (bitconcatenate   ) [ 0011111111]
tmp_155                 (bitconcatenate   ) [ 0011111111]
tmp_156                 (bitconcatenate   ) [ 0011111111]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
br_ln143                (br               ) [ 0000000000]
i_25                    (load             ) [ 0000000000]
u                       (load             ) [ 0001100000]
v_117                   (load             ) [ 0001100000]
icmp_ln143              (icmp             ) [ 0011110000]
add_ln143               (add              ) [ 0000000000]
br_ln143                (br               ) [ 0000000000]
trunc_ln143             (trunc            ) [ 0001110000]
store_ln139             (store            ) [ 0000000000]
u_29                    (alloca           ) [ 0011111111]
v                       (alloca           ) [ 0011111111]
indvars_iv              (alloca           ) [ 0011111111]
i_14                    (alloca           ) [ 0011111111]
store_ln139             (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln156                (br               ) [ 0000000000]
indvars_iv31_load       (load             ) [ 0000100000]
add_ln143_2             (add              ) [ 0000000000]
store_ln143             (store            ) [ 0000000000]
call_ln143              (call             ) [ 0000000000]
speclooptripcount_ln140 (speclooptripcount) [ 0000000000]
specloopname_ln143      (specloopname     ) [ 0000000000]
v_73_loc_load           (load             ) [ 0000000000]
zext_ln150              (zext             ) [ 0000000000]
c_addr_3                (getelementptr    ) [ 0000000000]
store_ln150             (store            ) [ 0000000000]
br_ln143                (br               ) [ 0000000000]
i_26                    (load             ) [ 0000000111]
icmp_ln156              (icmp             ) [ 0000001111]
br_ln156                (br               ) [ 0000000000]
v_load                  (load             ) [ 0000000110]
add_ln156               (add              ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
v_load62                (load             ) [ 0000000000]
c_addr                  (getelementptr    ) [ 0000000000]
store_ln168             (store            ) [ 0000000000]
ret_ln169               (ret              ) [ 0000000000]
u_29_load               (load             ) [ 0000000010]
indvars_iv_load         (load             ) [ 0000000000]
trunc_ln156             (trunc            ) [ 0000000010]
add_ln156_2             (add              ) [ 0000000000]
store_ln156             (store            ) [ 0000000000]
call_ln156              (call             ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln156      (specloopname     ) [ 0000000000]
v_35_loc_load           (load             ) [ 0000000000]
t_33_loc_load           (load             ) [ 0000000000]
zext_ln157              (zext             ) [ 0000000000]
zext_ln163              (zext             ) [ 0000000000]
c_addr_4                (getelementptr    ) [ 0000000000]
store_ln163             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln156                (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_0_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_1_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.89.90_Pipeline_VITIS_LOOP_144_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.89.90_Pipeline_VITIS_LOOP_157_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="indvars_iv31_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv31/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="u_016_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_016/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="v_017_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_017/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="t_33_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v_35_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="v_73_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_73_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="u_29_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_29/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvars_iv_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_14_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_14/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_offset_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="a_1_offset_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_offset_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="a_0_offset_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_offset_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c_addr_3_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_3/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/5 store_ln168/6 store_ln163/9 "/>
</bind>
</comp>

<comp id="131" class="1004" name="c_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="c_addr_4_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_4/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_mp_mul_89_90_Pipeline_VITIS_LOOP_144_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="2"/>
<pin id="151" dir="0" index="2" bw="4" slack="2"/>
<pin id="152" dir="0" index="3" bw="4" slack="0"/>
<pin id="153" dir="0" index="4" bw="1" slack="2"/>
<pin id="154" dir="0" index="5" bw="64" slack="0"/>
<pin id="155" dir="0" index="6" bw="1" slack="2"/>
<pin id="156" dir="0" index="7" bw="64" slack="0"/>
<pin id="157" dir="0" index="8" bw="3" slack="1"/>
<pin id="158" dir="0" index="9" bw="4" slack="2"/>
<pin id="159" dir="0" index="10" bw="64" slack="0"/>
<pin id="160" dir="0" index="11" bw="64" slack="2"/>
<pin id="161" dir="0" index="12" bw="64" slack="2"/>
<pin id="162" dir="0" index="13" bw="4" slack="2"/>
<pin id="163" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln143/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_mp_mul_89_90_Pipeline_VITIS_LOOP_157_4_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="0" index="2" bw="64" slack="1"/>
<pin id="172" dir="0" index="3" bw="4" slack="0"/>
<pin id="173" dir="0" index="4" bw="3" slack="3"/>
<pin id="174" dir="0" index="5" bw="64" slack="0"/>
<pin id="175" dir="0" index="6" bw="3" slack="3"/>
<pin id="176" dir="0" index="7" bw="64" slack="0"/>
<pin id="177" dir="0" index="8" bw="4" slack="1"/>
<pin id="178" dir="0" index="9" bw="4" slack="3"/>
<pin id="179" dir="0" index="10" bw="64" slack="0"/>
<pin id="180" dir="0" index="11" bw="64" slack="3"/>
<pin id="181" dir="0" index="12" bw="64" slack="2"/>
<pin id="182" dir="0" index="13" bw="3" slack="3"/>
<pin id="183" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln156/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/6 v_load62/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_s_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_155_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_155/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_156_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_156/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln140_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln140_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln139_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_25_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_25/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="u_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="v_117_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_117/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln143_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln143_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln143_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln139_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="1"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln139_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln0_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln140_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln140_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="indvars_iv31_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="2"/>
<pin id="288" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv31_load/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln143_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_2/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln143_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="2"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="v_73_loc_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="4"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_73_loc_load/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln150_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="3"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_26_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_26/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln156_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln156_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln139_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="1"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="u_29_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="2"/>
<pin id="331" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_29_load/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="indvars_iv_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="2"/>
<pin id="335" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln156_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln156_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156_2/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln156_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="2"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="v_35_loc_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="5"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_loc_load/9 "/>
</bind>
</comp>

<comp id="356" class="1004" name="t_33_loc_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="5"/>
<pin id="358" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_loc_load/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln157_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/9 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln163_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="3"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln140_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="4"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="372" class="1005" name="indvars_iv31_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv31 "/>
</bind>
</comp>

<comp id="379" class="1005" name="i_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="386" class="1005" name="u_016_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_016 "/>
</bind>
</comp>

<comp id="393" class="1005" name="v_017_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_017 "/>
</bind>
</comp>

<comp id="400" class="1005" name="a_1_offset_read_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="2"/>
<pin id="402" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="a_1_offset_read "/>
</bind>
</comp>

<comp id="405" class="1005" name="a_0_offset_read_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="2"/>
<pin id="407" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="a_0_offset_read "/>
</bind>
</comp>

<comp id="410" class="1005" name="t_33_loc_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="3"/>
<pin id="412" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_33_loc "/>
</bind>
</comp>

<comp id="416" class="1005" name="v_35_loc_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="3"/>
<pin id="418" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v_35_loc "/>
</bind>
</comp>

<comp id="422" class="1005" name="v_73_loc_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="2"/>
<pin id="424" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_73_loc "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_s_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="2"/>
<pin id="430" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_155_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="3"/>
<pin id="436" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="tmp_155 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_156_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="3"/>
<pin id="441" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="tmp_156 "/>
</bind>
</comp>

<comp id="444" class="1005" name="u_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="2"/>
<pin id="446" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="449" class="1005" name="v_117_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="2"/>
<pin id="451" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_117 "/>
</bind>
</comp>

<comp id="457" class="1005" name="trunc_ln143_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="1"/>
<pin id="459" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln143 "/>
</bind>
</comp>

<comp id="463" class="1005" name="u_29_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_29 "/>
</bind>
</comp>

<comp id="470" class="1005" name="v_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="477" class="1005" name="indvars_iv_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="484" class="1005" name="i_14_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="491" class="1005" name="indvars_iv31_load_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="1"/>
<pin id="493" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv31_load "/>
</bind>
</comp>

<comp id="496" class="1005" name="i_26_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="1"/>
<pin id="498" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_26 "/>
</bind>
</comp>

<comp id="505" class="1005" name="v_load_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="513" class="1005" name="trunc_ln156_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="1"/>
<pin id="515" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln156 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="520" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="521" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 albl/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="524" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="525" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 albh/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="528" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="529" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 ahbl/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="532" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="533" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 ahbh/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="131" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="148" pin=5"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="148" pin=7"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="148" pin=10"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="168" pin=10"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="100" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="106" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="112" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="249"><net_src comp="236" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="236" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="236" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="251" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="242" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="239" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="309" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="30" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="168" pin=3"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="345"><net_src comp="333" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="30" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="371"><net_src comp="359" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="56" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="382"><net_src comp="60" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="389"><net_src comp="64" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="148" pin=13"/></net>

<net id="396"><net_src comp="68" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="148" pin=12"/></net>

<net id="403"><net_src comp="106" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="148" pin=6"/></net>

<net id="408"><net_src comp="112" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="413"><net_src comp="72" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="168" pin=13"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="419"><net_src comp="76" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="168" pin=11"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="425"><net_src comp="80" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="148" pin=11"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="431"><net_src comp="192" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="148" pin=9"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="168" pin=9"/></net>

<net id="437"><net_src comp="200" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="168" pin=6"/></net>

<net id="442"><net_src comp="208" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="447"><net_src comp="239" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="452"><net_src comp="242" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="460"><net_src comp="257" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="148" pin=8"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="466"><net_src comp="84" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="473"><net_src comp="88" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="168" pin=12"/></net>

<net id="480"><net_src comp="92" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="487"><net_src comp="96" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="494"><net_src comp="286" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="499"><net_src comp="309" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="168" pin=8"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="508"><net_src comp="188" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="516"><net_src comp="336" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="168" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_0 | {}
	Port: a_1 | {}
	Port: b | {}
	Port: c | {5 6 9 }
 - Input state : 
	Port: mp_mul.89.90 : a_0 | {3 4 7 8 }
	Port: mp_mul.89.90 : a_0_offset | {1 }
	Port: mp_mul.89.90 : a_1 | {3 4 7 8 }
	Port: mp_mul.89.90 : a_1_offset | {1 }
	Port: mp_mul.89.90 : b | {3 4 7 8 }
	Port: mp_mul.89.90 : b_offset | {1 }
  - Chain level:
	State 1
		store_ln140 : 1
		store_ln140 : 1
		store_ln139 : 1
		store_ln0 : 1
	State 2
		icmp_ln143 : 1
		add_ln143 : 1
		br_ln143 : 2
		trunc_ln143 : 1
		store_ln139 : 2
		store_ln139 : 1
		store_ln0 : 1
		store_ln140 : 1
		store_ln140 : 1
	State 3
		call_ln143 : 1
		add_ln143_2 : 1
		store_ln143 : 2
	State 4
	State 5
		c_addr_3 : 1
		store_ln150 : 2
	State 6
		icmp_ln156 : 1
		br_ln156 : 2
		add_ln156 : 1
		store_ln139 : 2
		store_ln168 : 1
	State 7
		trunc_ln156 : 1
		call_ln156 : 2
		add_ln156_2 : 1
		store_ln156 : 2
	State 8
	State 9
		zext_ln157 : 1
		c_addr_4 : 1
		store_ln163 : 2
		store_ln140 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_mp_mul_89_90_Pipeline_VITIS_LOOP_144_2_fu_148 |    16   |  17.468 |   1718  |   1603  |
|          | grp_mp_mul_89_90_Pipeline_VITIS_LOOP_157_4_fu_168 |    16   |  17.468 |   1725  |   1623  |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                     grp_fu_518                    |    4    |    0    |   165   |    50   |
|    mul   |                     grp_fu_522                    |    4    |    0    |   165   |    50   |
|          |                     grp_fu_526                    |    4    |    0    |   165   |    50   |
|          |                     grp_fu_530                    |    4    |    0    |   165   |    50   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  add_ln143_fu_251                 |    0    |    0    |    0    |    13   |
|    add   |                 add_ln143_2_fu_290                |    0    |    0    |    0    |    13   |
|          |                  add_ln156_fu_318                 |    0    |    0    |    0    |    13   |
|          |                 add_ln156_2_fu_341                |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                 icmp_ln143_fu_245                 |    0    |    0    |    0    |    13   |
|          |                 icmp_ln156_fu_312                 |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |             b_offset_read_read_fu_100             |    0    |    0    |    0    |    0    |
|   read   |            a_1_offset_read_read_fu_106            |    0    |    0    |    0    |    0    |
|          |            a_0_offset_read_read_fu_112            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    tmp_s_fu_192                   |    0    |    0    |    0    |    0    |
|bitconcatenate|                   tmp_155_fu_200                  |    0    |    0    |    0    |    0    |
|          |                   tmp_156_fu_208                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                 trunc_ln143_fu_257                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln156_fu_336                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln150_fu_305                 |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln157_fu_359                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln163_fu_363                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    48   |  34.936 |   4103  |   3504  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| a_0_offset_read_reg_405 |    1   |
| a_1_offset_read_reg_400 |    1   |
|       i_14_reg_484      |    4   |
|       i_26_reg_496      |    4   |
|        i_reg_379        |    4   |
|indvars_iv31_load_reg_491|    4   |
|   indvars_iv31_reg_372  |    4   |
|    indvars_iv_reg_477   |    4   |
|     t_33_loc_reg_410    |    3   |
|     tmp_155_reg_434     |    3   |
|     tmp_156_reg_439     |    3   |
|      tmp_s_reg_428      |    4   |
|   trunc_ln143_reg_457   |    3   |
|   trunc_ln156_reg_513   |    3   |
|      u_016_reg_386      |    4   |
|       u_29_reg_463      |    4   |
|        u_reg_444        |    4   |
|      v_017_reg_393      |   64   |
|      v_117_reg_449      |   64   |
|     v_35_loc_reg_416    |   64   |
|     v_73_loc_reg_422    |   64   |
|      v_load_reg_505     |   64   |
|        v_reg_470        |   64   |
+-------------------------+--------+
|          Total          |   441  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                 grp_access_fu_125                 |  p0  |   3  |   4  |   12   ||    0    ||    14   |
|                 grp_access_fu_125                 |  p1  |   3  |  64  |   192  ||    0    ||    14   |
| grp_mp_mul_89_90_Pipeline_VITIS_LOOP_144_2_fu_148 |  p3  |   2  |   4  |    8   ||    0    ||    9    |
| grp_mp_mul_89_90_Pipeline_VITIS_LOOP_157_4_fu_168 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |   218  ||  6.5906 ||    0    ||    46   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   34   |  4103  |  3504  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   46   |
|  Register |    -   |    -   |   441  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   41   |  4544  |  3550  |
+-----------+--------+--------+--------+--------+
