
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000884  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a0c  08000a14  00001a14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a0c  08000a0c  00001a14  2**0
                  CONTENTS
  4 .ARM          00000000  08000a0c  08000a0c  00001a14  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a0c  08000a14  00001a14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a0c  08000a0c  00001a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000a10  08000a10  00001a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001a14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001a14  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001a14  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000a7d  00000000  00000000  00001a3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002e6  00000000  00000000  000024bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  000027a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000008c  00000000  00000000  00002870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001fb9  00000000  00000000  000028fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000113b  00000000  00000000  000048b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00008d19  00000000  00000000  000059f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000e709  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000028c  00000000  00000000  0000e74c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  0000e9d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080009f4 	.word	0x080009f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080009f4 	.word	0x080009f4

080001c8 <delay>:
#include <string.h>
#include "stm32f407xx.h"


void delay(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i<250000; i++);
 80001ce:	2300      	movs	r3, #0
 80001d0:	607b      	str	r3, [r7, #4]
 80001d2:	e002      	b.n	80001da <delay+0x12>
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	3301      	adds	r3, #1
 80001d8:	607b      	str	r3, [r7, #4]
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4a04      	ldr	r2, [pc, #16]	@ (80001f0 <delay+0x28>)
 80001de:	4293      	cmp	r3, r2
 80001e0:	d9f8      	bls.n	80001d4 <delay+0xc>
}
 80001e2:	bf00      	nop
 80001e4:	bf00      	nop
 80001e6:	370c      	adds	r7, #12
 80001e8:	46bd      	mov	sp, r7
 80001ea:	bc80      	pop	{r7}
 80001ec:	4770      	bx	lr
 80001ee:	bf00      	nop
 80001f0:	0003d08f 	.word	0x0003d08f

080001f4 <main>:

int main(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b086      	sub	sp, #24
 80001f8:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIO_Led , GPIO_Button;
	memset(&GPIO_Led,0,sizeof(GPIO_Led));
 80001fa:	f107 030c 	add.w	r3, r7, #12
 80001fe:	220c      	movs	r2, #12
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f000 fbca 	bl	800099c <memset>
	memset(&GPIO_Button,0,sizeof(GPIO_Button));
 8000208:	463b      	mov	r3, r7
 800020a:	220c      	movs	r2, #12
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f000 fbc4 	bl	800099c <memset>


	GPIO_Led.pGPIOx = GPIOD;
 8000214:	4b15      	ldr	r3, [pc, #84]	@ (800026c <main+0x78>)
 8000216:	60fb      	str	r3, [r7, #12]
	GPIO_Led.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000218:	230c      	movs	r3, #12
 800021a:	743b      	strb	r3, [r7, #16]
	GPIO_Led.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 800021c:	2301      	movs	r3, #1
 800021e:	747b      	strb	r3, [r7, #17]
	GPIO_Led.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000220:	2302      	movs	r3, #2
 8000222:	74bb      	strb	r3, [r7, #18]
	GPIO_Led.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000224:	2300      	movs	r3, #0
 8000226:	753b      	strb	r3, [r7, #20]
	GPIO_Led.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000228:	2300      	movs	r3, #0
 800022a:	74fb      	strb	r3, [r7, #19]

	GPIO_Init(&GPIO_Led);
 800022c:	f107 030c 	add.w	r3, r7, #12
 8000230:	4618      	mov	r0, r3
 8000232:	f000 f941 	bl	80004b8 <GPIO_Init>

	GPIO_Button.pGPIOx = GPIOA;
 8000236:	4b0e      	ldr	r3, [pc, #56]	@ (8000270 <main+0x7c>)
 8000238:	603b      	str	r3, [r7, #0]
	GPIO_Button.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800023a:	2300      	movs	r3, #0
 800023c:	713b      	strb	r3, [r7, #4]
	GPIO_Button.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 800023e:	2304      	movs	r3, #4
 8000240:	717b      	strb	r3, [r7, #5]
	GPIO_Button.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000242:	2302      	movs	r3, #2
 8000244:	71bb      	strb	r3, [r7, #6]
	GPIO_Led.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000246:	2301      	movs	r3, #1
 8000248:	74fb      	strb	r3, [r7, #19]


	GPIO_Init(&GPIO_Button);
 800024a:	463b      	mov	r3, r7
 800024c:	4618      	mov	r0, r3
 800024e:	f000 f933 	bl	80004b8 <GPIO_Init>

	//IRQ configurations
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI0, ENABLE);
 8000252:	2101      	movs	r1, #1
 8000254:	2006      	movs	r0, #6
 8000256:	f000 fadf 	bl	8000818 <GPIO_IRQInterruptConfig>
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI0, NVIC_IRQ_PRI6 );
 800025a:	2106      	movs	r1, #6
 800025c:	2006      	movs	r0, #6
 800025e:	f000 fb53 	bl	8000908 <GPIO_IRQPriorityConfig>

	return 0;
 8000262:	2300      	movs	r3, #0
}
 8000264:	4618      	mov	r0, r3
 8000266:	3718      	adds	r7, #24
 8000268:	46bd      	mov	sp, r7
 800026a:	bd80      	pop	{r7, pc}
 800026c:	40020c00 	.word	0x40020c00
 8000270:	40020000 	.word	0x40020000

08000274 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
	delay();
 8000278:	f7ff ffa6 	bl	80001c8 <delay>
	GPIO_IRQHandling(GPIO_PIN_NO_0);
 800027c:	2000      	movs	r0, #0
 800027e:	f000 fb6d 	bl	800095c <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOD, 12);
 8000282:	210c      	movs	r1, #12
 8000284:	4802      	ldr	r0, [pc, #8]	@ (8000290 <EXTI0_IRQHandler+0x1c>)
 8000286:	f000 fab3 	bl	80007f0 <GPIO_ToggleOutputPin>
}
 800028a:	bf00      	nop
 800028c:	bd80      	pop	{r7, pc}
 800028e:	bf00      	nop
 8000290:	40020c00 	.word	0x40020c00

08000294 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000294:	480d      	ldr	r0, [pc, #52]	@ (80002cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000296:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000298:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800029c:	480c      	ldr	r0, [pc, #48]	@ (80002d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800029e:	490d      	ldr	r1, [pc, #52]	@ (80002d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002a0:	4a0d      	ldr	r2, [pc, #52]	@ (80002d8 <LoopForever+0xe>)
  movs r3, #0
 80002a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002a4:	e002      	b.n	80002ac <LoopCopyDataInit>

080002a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002aa:	3304      	adds	r3, #4

080002ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002b0:	d3f9      	bcc.n	80002a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002b2:	4a0a      	ldr	r2, [pc, #40]	@ (80002dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80002b4:	4c0a      	ldr	r4, [pc, #40]	@ (80002e0 <LoopForever+0x16>)
  movs r3, #0
 80002b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002b8:	e001      	b.n	80002be <LoopFillZerobss>

080002ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002bc:	3204      	adds	r2, #4

080002be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002c0:	d3fb      	bcc.n	80002ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002c2:	f000 fb73 	bl	80009ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002c6:	f7ff ff95 	bl	80001f4 <main>

080002ca <LoopForever>:

LoopForever:
  b LoopForever
 80002ca:	e7fe      	b.n	80002ca <LoopForever>
  ldr   r0, =_estack
 80002cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002d4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002d8:	08000a14 	.word	0x08000a14
  ldr r2, =_sbss
 80002dc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002e0:	2000001c 	.word	0x2000001c

080002e4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002e4:	e7fe      	b.n	80002e4 <ADC_IRQHandler>
	...

080002e8 <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	460b      	mov	r3, r1
 80002f2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80002f4:	78fb      	ldrb	r3, [r7, #3]
 80002f6:	2b01      	cmp	r3, #1
 80002f8:	d162      	bne.n	80003c0 <GPIO_PeriClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	4a64      	ldr	r2, [pc, #400]	@ (8000490 <GPIO_PeriClockControl+0x1a8>)
 80002fe:	4293      	cmp	r3, r2
 8000300:	d106      	bne.n	8000310 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000302:	4b64      	ldr	r3, [pc, #400]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000306:	4a63      	ldr	r2, [pc, #396]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000308:	f043 0301 	orr.w	r3, r3, #1
 800030c:	6313      	str	r3, [r2, #48]	@ 0x30
		}else if (pGPIOx == GPIOI)
		{
			GPIOI_PCLK_DI();
		}
	}
}
 800030e:	e0b9      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOB)
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	4a61      	ldr	r2, [pc, #388]	@ (8000498 <GPIO_PeriClockControl+0x1b0>)
 8000314:	4293      	cmp	r3, r2
 8000316:	d106      	bne.n	8000326 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000318:	4b5e      	ldr	r3, [pc, #376]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 800031a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800031c:	4a5d      	ldr	r2, [pc, #372]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 800031e:	f043 0302 	orr.w	r3, r3, #2
 8000322:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000324:	e0ae      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOC)
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4a5c      	ldr	r2, [pc, #368]	@ (800049c <GPIO_PeriClockControl+0x1b4>)
 800032a:	4293      	cmp	r3, r2
 800032c:	d106      	bne.n	800033c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800032e:	4b59      	ldr	r3, [pc, #356]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000332:	4a58      	ldr	r2, [pc, #352]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000334:	f043 0304 	orr.w	r3, r3, #4
 8000338:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800033a:	e0a3      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOD)
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	4a58      	ldr	r2, [pc, #352]	@ (80004a0 <GPIO_PeriClockControl+0x1b8>)
 8000340:	4293      	cmp	r3, r2
 8000342:	d106      	bne.n	8000352 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000344:	4b53      	ldr	r3, [pc, #332]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000348:	4a52      	ldr	r2, [pc, #328]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 800034a:	f043 0308 	orr.w	r3, r3, #8
 800034e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000350:	e098      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOE)
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	4a53      	ldr	r2, [pc, #332]	@ (80004a4 <GPIO_PeriClockControl+0x1bc>)
 8000356:	4293      	cmp	r3, r2
 8000358:	d106      	bne.n	8000368 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800035a:	4b4e      	ldr	r3, [pc, #312]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 800035c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800035e:	4a4d      	ldr	r2, [pc, #308]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000360:	f043 0310 	orr.w	r3, r3, #16
 8000364:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000366:	e08d      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOF)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	4a4f      	ldr	r2, [pc, #316]	@ (80004a8 <GPIO_PeriClockControl+0x1c0>)
 800036c:	4293      	cmp	r3, r2
 800036e:	d106      	bne.n	800037e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000370:	4b48      	ldr	r3, [pc, #288]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000374:	4a47      	ldr	r2, [pc, #284]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000376:	f043 0320 	orr.w	r3, r3, #32
 800037a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800037c:	e082      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOG)
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	4a4a      	ldr	r2, [pc, #296]	@ (80004ac <GPIO_PeriClockControl+0x1c4>)
 8000382:	4293      	cmp	r3, r2
 8000384:	d106      	bne.n	8000394 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000386:	4b43      	ldr	r3, [pc, #268]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800038a:	4a42      	ldr	r2, [pc, #264]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 800038c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000390:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000392:	e077      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOH)
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	4a46      	ldr	r2, [pc, #280]	@ (80004b0 <GPIO_PeriClockControl+0x1c8>)
 8000398:	4293      	cmp	r3, r2
 800039a:	d106      	bne.n	80003aa <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 800039c:	4b3d      	ldr	r3, [pc, #244]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 800039e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003a0:	4a3c      	ldr	r2, [pc, #240]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 80003a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80003a6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003a8:	e06c      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOI)
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	4a41      	ldr	r2, [pc, #260]	@ (80004b4 <GPIO_PeriClockControl+0x1cc>)
 80003ae:	4293      	cmp	r3, r2
 80003b0:	d168      	bne.n	8000484 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 80003b2:	4b38      	ldr	r3, [pc, #224]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 80003b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003b6:	4a37      	ldr	r2, [pc, #220]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 80003b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80003bc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003be:	e061      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA)
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	4a33      	ldr	r2, [pc, #204]	@ (8000490 <GPIO_PeriClockControl+0x1a8>)
 80003c4:	4293      	cmp	r3, r2
 80003c6:	d106      	bne.n	80003d6 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 80003c8:	4b32      	ldr	r3, [pc, #200]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 80003ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003cc:	4a31      	ldr	r2, [pc, #196]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 80003ce:	f023 0301 	bic.w	r3, r3, #1
 80003d2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003d4:	e056      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOB)
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	4a2f      	ldr	r2, [pc, #188]	@ (8000498 <GPIO_PeriClockControl+0x1b0>)
 80003da:	4293      	cmp	r3, r2
 80003dc:	d106      	bne.n	80003ec <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 80003de:	4b2d      	ldr	r3, [pc, #180]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 80003e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003e2:	4a2c      	ldr	r2, [pc, #176]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 80003e4:	f023 0302 	bic.w	r3, r3, #2
 80003e8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003ea:	e04b      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOC)
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	4a2b      	ldr	r2, [pc, #172]	@ (800049c <GPIO_PeriClockControl+0x1b4>)
 80003f0:	4293      	cmp	r3, r2
 80003f2:	d106      	bne.n	8000402 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 80003f4:	4b27      	ldr	r3, [pc, #156]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 80003f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003f8:	4a26      	ldr	r2, [pc, #152]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 80003fa:	f023 0304 	bic.w	r3, r3, #4
 80003fe:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000400:	e040      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOD)
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	4a26      	ldr	r2, [pc, #152]	@ (80004a0 <GPIO_PeriClockControl+0x1b8>)
 8000406:	4293      	cmp	r3, r2
 8000408:	d106      	bne.n	8000418 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 800040a:	4b22      	ldr	r3, [pc, #136]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 800040c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800040e:	4a21      	ldr	r2, [pc, #132]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000410:	f023 0308 	bic.w	r3, r3, #8
 8000414:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000416:	e035      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOE)
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	4a22      	ldr	r2, [pc, #136]	@ (80004a4 <GPIO_PeriClockControl+0x1bc>)
 800041c:	4293      	cmp	r3, r2
 800041e:	d106      	bne.n	800042e <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 8000420:	4b1c      	ldr	r3, [pc, #112]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000424:	4a1b      	ldr	r2, [pc, #108]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000426:	f023 0310 	bic.w	r3, r3, #16
 800042a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800042c:	e02a      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOF)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	4a1d      	ldr	r2, [pc, #116]	@ (80004a8 <GPIO_PeriClockControl+0x1c0>)
 8000432:	4293      	cmp	r3, r2
 8000434:	d106      	bne.n	8000444 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 8000436:	4b17      	ldr	r3, [pc, #92]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800043a:	4a16      	ldr	r2, [pc, #88]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 800043c:	f023 0320 	bic.w	r3, r3, #32
 8000440:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000442:	e01f      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOG)
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	4a19      	ldr	r2, [pc, #100]	@ (80004ac <GPIO_PeriClockControl+0x1c4>)
 8000448:	4293      	cmp	r3, r2
 800044a:	d106      	bne.n	800045a <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 800044c:	4b11      	ldr	r3, [pc, #68]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 800044e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000450:	4a10      	ldr	r2, [pc, #64]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000452:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000456:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000458:	e014      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOH)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	4a14      	ldr	r2, [pc, #80]	@ (80004b0 <GPIO_PeriClockControl+0x1c8>)
 800045e:	4293      	cmp	r3, r2
 8000460:	d106      	bne.n	8000470 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 8000462:	4b0c      	ldr	r3, [pc, #48]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000466:	4a0b      	ldr	r2, [pc, #44]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 8000468:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800046c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800046e:	e009      	b.n	8000484 <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOI)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	4a10      	ldr	r2, [pc, #64]	@ (80004b4 <GPIO_PeriClockControl+0x1cc>)
 8000474:	4293      	cmp	r3, r2
 8000476:	d105      	bne.n	8000484 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 8000478:	4b06      	ldr	r3, [pc, #24]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 800047a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800047c:	4a05      	ldr	r2, [pc, #20]	@ (8000494 <GPIO_PeriClockControl+0x1ac>)
 800047e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000482:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000484:	bf00      	nop
 8000486:	370c      	adds	r7, #12
 8000488:	46bd      	mov	sp, r7
 800048a:	bc80      	pop	{r7}
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop
 8000490:	40020000 	.word	0x40020000
 8000494:	40023800 	.word	0x40023800
 8000498:	40020400 	.word	0x40020400
 800049c:	40020800 	.word	0x40020800
 80004a0:	40020c00 	.word	0x40020c00
 80004a4:	40021000 	.word	0x40021000
 80004a8:	40021400 	.word	0x40021400
 80004ac:	40021800 	.word	0x40021800
 80004b0:	40021c00 	.word	0x40021c00
 80004b4:	40022000 	.word	0x40022000

080004b8 <GPIO_Init>:
 * @return          - None
 *
 * @Note            - None
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b086      	sub	sp, #24
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
	 uint32_t temp = 0; //temporary register
 80004c0:	2300      	movs	r3, #0
 80004c2:	617b      	str	r3, [r7, #20]

	 //enable the peripheral clock

	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	2101      	movs	r1, #1
 80004ca:	4618      	mov	r0, r3
 80004cc:	f7ff ff0c 	bl	80002e8 <GPIO_PeriClockControl>

	//1 . configure the mode of GPIO pin

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	795b      	ldrb	r3, [r3, #5]
 80004d4:	2b03      	cmp	r3, #3
 80004d6:	d820      	bhi.n	800051a <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ) );
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	795b      	ldrb	r3, [r3, #5]
 80004dc:	461a      	mov	r2, r3
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	791b      	ldrb	r3, [r3, #4]
 80004e2:	005b      	lsls	r3, r3, #1
 80004e4:	fa02 f303 	lsl.w	r3, r2, r3
 80004e8:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	681a      	ldr	r2, [r3, #0]
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	791b      	ldrb	r3, [r3, #4]
 80004f4:	005b      	lsls	r3, r3, #1
 80004f6:	2103      	movs	r1, #3
 80004f8:	fa01 f303 	lsl.w	r3, r1, r3
 80004fc:	43db      	mvns	r3, r3
 80004fe:	4619      	mov	r1, r3
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	400a      	ands	r2, r1
 8000506:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	6819      	ldr	r1, [r3, #0]
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	697a      	ldr	r2, [r7, #20]
 8000514:	430a      	orrs	r2, r1
 8000516:	601a      	str	r2, [r3, #0]
 8000518:	e0cb      	b.n	80006b2 <GPIO_Init+0x1fa>

	}else
	{
		//( interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_FT )
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	795b      	ldrb	r3, [r3, #5]
 800051e:	2b04      	cmp	r3, #4
 8000520:	d117      	bne.n	8000552 <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000522:	4b4b      	ldr	r3, [pc, #300]	@ (8000650 <GPIO_Init+0x198>)
 8000524:	68db      	ldr	r3, [r3, #12]
 8000526:	687a      	ldr	r2, [r7, #4]
 8000528:	7912      	ldrb	r2, [r2, #4]
 800052a:	4611      	mov	r1, r2
 800052c:	2201      	movs	r2, #1
 800052e:	408a      	lsls	r2, r1
 8000530:	4611      	mov	r1, r2
 8000532:	4a47      	ldr	r2, [pc, #284]	@ (8000650 <GPIO_Init+0x198>)
 8000534:	430b      	orrs	r3, r1
 8000536:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000538:	4b45      	ldr	r3, [pc, #276]	@ (8000650 <GPIO_Init+0x198>)
 800053a:	689b      	ldr	r3, [r3, #8]
 800053c:	687a      	ldr	r2, [r7, #4]
 800053e:	7912      	ldrb	r2, [r2, #4]
 8000540:	4611      	mov	r1, r2
 8000542:	2201      	movs	r2, #1
 8000544:	408a      	lsls	r2, r1
 8000546:	43d2      	mvns	r2, r2
 8000548:	4611      	mov	r1, r2
 800054a:	4a41      	ldr	r2, [pc, #260]	@ (8000650 <GPIO_Init+0x198>)
 800054c:	400b      	ands	r3, r1
 800054e:	6093      	str	r3, [r2, #8]
 8000550:	e035      	b.n	80005be <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT )
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	795b      	ldrb	r3, [r3, #5]
 8000556:	2b05      	cmp	r3, #5
 8000558:	d117      	bne.n	800058a <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800055a:	4b3d      	ldr	r3, [pc, #244]	@ (8000650 <GPIO_Init+0x198>)
 800055c:	689b      	ldr	r3, [r3, #8]
 800055e:	687a      	ldr	r2, [r7, #4]
 8000560:	7912      	ldrb	r2, [r2, #4]
 8000562:	4611      	mov	r1, r2
 8000564:	2201      	movs	r2, #1
 8000566:	408a      	lsls	r2, r1
 8000568:	4611      	mov	r1, r2
 800056a:	4a39      	ldr	r2, [pc, #228]	@ (8000650 <GPIO_Init+0x198>)
 800056c:	430b      	orrs	r3, r1
 800056e:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000570:	4b37      	ldr	r3, [pc, #220]	@ (8000650 <GPIO_Init+0x198>)
 8000572:	68db      	ldr	r3, [r3, #12]
 8000574:	687a      	ldr	r2, [r7, #4]
 8000576:	7912      	ldrb	r2, [r2, #4]
 8000578:	4611      	mov	r1, r2
 800057a:	2201      	movs	r2, #1
 800057c:	408a      	lsls	r2, r1
 800057e:	43d2      	mvns	r2, r2
 8000580:	4611      	mov	r1, r2
 8000582:	4a33      	ldr	r2, [pc, #204]	@ (8000650 <GPIO_Init+0x198>)
 8000584:	400b      	ands	r3, r1
 8000586:	60d3      	str	r3, [r2, #12]
 8000588:	e019      	b.n	80005be <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT )
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	795b      	ldrb	r3, [r3, #5]
 800058e:	2b06      	cmp	r3, #6
 8000590:	d115      	bne.n	80005be <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000592:	4b2f      	ldr	r3, [pc, #188]	@ (8000650 <GPIO_Init+0x198>)
 8000594:	689b      	ldr	r3, [r3, #8]
 8000596:	687a      	ldr	r2, [r7, #4]
 8000598:	7912      	ldrb	r2, [r2, #4]
 800059a:	4611      	mov	r1, r2
 800059c:	2201      	movs	r2, #1
 800059e:	408a      	lsls	r2, r1
 80005a0:	4611      	mov	r1, r2
 80005a2:	4a2b      	ldr	r2, [pc, #172]	@ (8000650 <GPIO_Init+0x198>)
 80005a4:	430b      	orrs	r3, r1
 80005a6:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005a8:	4b29      	ldr	r3, [pc, #164]	@ (8000650 <GPIO_Init+0x198>)
 80005aa:	68db      	ldr	r3, [r3, #12]
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	7912      	ldrb	r2, [r2, #4]
 80005b0:	4611      	mov	r1, r2
 80005b2:	2201      	movs	r2, #1
 80005b4:	408a      	lsls	r2, r1
 80005b6:	4611      	mov	r1, r2
 80005b8:	4a25      	ldr	r2, [pc, #148]	@ (8000650 <GPIO_Init+0x198>)
 80005ba:	430b      	orrs	r3, r1
 80005bc:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	791b      	ldrb	r3, [r3, #4]
 80005c2:	089b      	lsrs	r3, r3, #2
 80005c4:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	791b      	ldrb	r3, [r3, #4]
 80005ca:	f003 0303 	and.w	r3, r3, #3
 80005ce:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a1f      	ldr	r2, [pc, #124]	@ (8000654 <GPIO_Init+0x19c>)
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d04e      	beq.n	8000678 <GPIO_Init+0x1c0>
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4a1e      	ldr	r2, [pc, #120]	@ (8000658 <GPIO_Init+0x1a0>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d032      	beq.n	800064a <GPIO_Init+0x192>
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a1c      	ldr	r2, [pc, #112]	@ (800065c <GPIO_Init+0x1a4>)
 80005ea:	4293      	cmp	r3, r2
 80005ec:	d02b      	beq.n	8000646 <GPIO_Init+0x18e>
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a1b      	ldr	r2, [pc, #108]	@ (8000660 <GPIO_Init+0x1a8>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d024      	beq.n	8000642 <GPIO_Init+0x18a>
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a19      	ldr	r2, [pc, #100]	@ (8000664 <GPIO_Init+0x1ac>)
 80005fe:	4293      	cmp	r3, r2
 8000600:	d01d      	beq.n	800063e <GPIO_Init+0x186>
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4a18      	ldr	r2, [pc, #96]	@ (8000668 <GPIO_Init+0x1b0>)
 8000608:	4293      	cmp	r3, r2
 800060a:	d016      	beq.n	800063a <GPIO_Init+0x182>
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a16      	ldr	r2, [pc, #88]	@ (800066c <GPIO_Init+0x1b4>)
 8000612:	4293      	cmp	r3, r2
 8000614:	d00f      	beq.n	8000636 <GPIO_Init+0x17e>
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4a15      	ldr	r2, [pc, #84]	@ (8000670 <GPIO_Init+0x1b8>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d008      	beq.n	8000632 <GPIO_Init+0x17a>
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a13      	ldr	r2, [pc, #76]	@ (8000674 <GPIO_Init+0x1bc>)
 8000626:	4293      	cmp	r3, r2
 8000628:	d101      	bne.n	800062e <GPIO_Init+0x176>
 800062a:	2308      	movs	r3, #8
 800062c:	e025      	b.n	800067a <GPIO_Init+0x1c2>
 800062e:	2300      	movs	r3, #0
 8000630:	e023      	b.n	800067a <GPIO_Init+0x1c2>
 8000632:	2307      	movs	r3, #7
 8000634:	e021      	b.n	800067a <GPIO_Init+0x1c2>
 8000636:	2306      	movs	r3, #6
 8000638:	e01f      	b.n	800067a <GPIO_Init+0x1c2>
 800063a:	2305      	movs	r3, #5
 800063c:	e01d      	b.n	800067a <GPIO_Init+0x1c2>
 800063e:	2304      	movs	r3, #4
 8000640:	e01b      	b.n	800067a <GPIO_Init+0x1c2>
 8000642:	2303      	movs	r3, #3
 8000644:	e019      	b.n	800067a <GPIO_Init+0x1c2>
 8000646:	2302      	movs	r3, #2
 8000648:	e017      	b.n	800067a <GPIO_Init+0x1c2>
 800064a:	2301      	movs	r3, #1
 800064c:	e015      	b.n	800067a <GPIO_Init+0x1c2>
 800064e:	bf00      	nop
 8000650:	40013c00 	.word	0x40013c00
 8000654:	40020000 	.word	0x40020000
 8000658:	40020400 	.word	0x40020400
 800065c:	40020800 	.word	0x40020800
 8000660:	40020c00 	.word	0x40020c00
 8000664:	40021000 	.word	0x40021000
 8000668:	40021400 	.word	0x40021400
 800066c:	40021800 	.word	0x40021800
 8000670:	40021c00 	.word	0x40021c00
 8000674:	40022000 	.word	0x40022000
 8000678:	2300      	movs	r3, #0
 800067a:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 800067c:	4b59      	ldr	r3, [pc, #356]	@ (80007e4 <GPIO_Init+0x32c>)
 800067e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000680:	4a58      	ldr	r2, [pc, #352]	@ (80007e4 <GPIO_Init+0x32c>)
 8000682:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000686:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 8000688:	7c7a      	ldrb	r2, [r7, #17]
 800068a:	7cbb      	ldrb	r3, [r7, #18]
 800068c:	009b      	lsls	r3, r3, #2
 800068e:	fa02 f103 	lsl.w	r1, r2, r3
 8000692:	4a55      	ldr	r2, [pc, #340]	@ (80007e8 <GPIO_Init+0x330>)
 8000694:	7cfb      	ldrb	r3, [r7, #19]
 8000696:	3302      	adds	r3, #2
 8000698:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 800069c:	4b53      	ldr	r3, [pc, #332]	@ (80007ec <GPIO_Init+0x334>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	687a      	ldr	r2, [r7, #4]
 80006a2:	7912      	ldrb	r2, [r2, #4]
 80006a4:	4611      	mov	r1, r2
 80006a6:	2201      	movs	r2, #1
 80006a8:	408a      	lsls	r2, r1
 80006aa:	4611      	mov	r1, r2
 80006ac:	4a4f      	ldr	r2, [pc, #316]	@ (80007ec <GPIO_Init+0x334>)
 80006ae:	430b      	orrs	r3, r1
 80006b0:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	799b      	ldrb	r3, [r3, #6]
 80006b6:	461a      	mov	r2, r3
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	791b      	ldrb	r3, [r3, #4]
 80006bc:	005b      	lsls	r3, r3, #1
 80006be:	fa02 f303 	lsl.w	r3, r2, r3
 80006c2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	689a      	ldr	r2, [r3, #8]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	791b      	ldrb	r3, [r3, #4]
 80006ce:	005b      	lsls	r3, r3, #1
 80006d0:	2103      	movs	r1, #3
 80006d2:	fa01 f303 	lsl.w	r3, r1, r3
 80006d6:	43db      	mvns	r3, r3
 80006d8:	4619      	mov	r1, r3
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	400a      	ands	r2, r1
 80006e0:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	6899      	ldr	r1, [r3, #8]
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	697a      	ldr	r2, [r7, #20]
 80006ee:	430a      	orrs	r2, r1
 80006f0:	609a      	str	r2, [r3, #8]

	//3. configure the pull up pull down settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	79db      	ldrb	r3, [r3, #7]
 80006f6:	461a      	mov	r2, r3
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	791b      	ldrb	r3, [r3, #4]
 80006fc:	005b      	lsls	r3, r3, #1
 80006fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000702:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	68da      	ldr	r2, [r3, #12]
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	791b      	ldrb	r3, [r3, #4]
 800070e:	005b      	lsls	r3, r3, #1
 8000710:	2103      	movs	r1, #3
 8000712:	fa01 f303 	lsl.w	r3, r1, r3
 8000716:	43db      	mvns	r3, r3
 8000718:	4619      	mov	r1, r3
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	400a      	ands	r2, r1
 8000720:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	68d9      	ldr	r1, [r3, #12]
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	697a      	ldr	r2, [r7, #20]
 800072e:	430a      	orrs	r2, r1
 8000730:	60da      	str	r2, [r3, #12]


	//4. configure the out put type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	7a1b      	ldrb	r3, [r3, #8]
 8000736:	461a      	mov	r2, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	791b      	ldrb	r3, [r3, #4]
 800073c:	fa02 f303 	lsl.w	r3, r2, r3
 8000740:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	685a      	ldr	r2, [r3, #4]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	791b      	ldrb	r3, [r3, #4]
 800074c:	4619      	mov	r1, r3
 800074e:	2301      	movs	r3, #1
 8000750:	408b      	lsls	r3, r1
 8000752:	43db      	mvns	r3, r3
 8000754:	4619      	mov	r1, r3
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	400a      	ands	r2, r1
 800075c:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	6859      	ldr	r1, [r3, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	697a      	ldr	r2, [r7, #20]
 800076a:	430a      	orrs	r2, r1
 800076c:	605a      	str	r2, [r3, #4]

	//5. configure the alternate functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	795b      	ldrb	r3, [r3, #5]
 8000772:	2b02      	cmp	r3, #2
 8000774:	d131      	bne.n	80007da <GPIO_Init+0x322>
	{
		//configure the alternate function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	791b      	ldrb	r3, [r3, #4]
 800077a:	08db      	lsrs	r3, r3, #3
 800077c:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber  % 8;
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	791b      	ldrb	r3, [r3, #4]
 8000782:	f003 0307 	and.w	r3, r3, #7
 8000786:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	7c3a      	ldrb	r2, [r7, #16]
 800078e:	3208      	adds	r2, #8
 8000790:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000794:	7bfb      	ldrb	r3, [r7, #15]
 8000796:	009b      	lsls	r3, r3, #2
 8000798:	220f      	movs	r2, #15
 800079a:	fa02 f303 	lsl.w	r3, r2, r3
 800079e:	43db      	mvns	r3, r3
 80007a0:	4618      	mov	r0, r3
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	7c3a      	ldrb	r2, [r7, #16]
 80007a8:	4001      	ands	r1, r0
 80007aa:	3208      	adds	r2, #8
 80007ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	7c3a      	ldrb	r2, [r7, #16]
 80007b6:	3208      	adds	r2, #8
 80007b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	7a5b      	ldrb	r3, [r3, #9]
 80007c0:	461a      	mov	r2, r3
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ca:	4618      	mov	r0, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	7c3a      	ldrb	r2, [r7, #16]
 80007d2:	4301      	orrs	r1, r0
 80007d4:	3208      	adds	r2, #8
 80007d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80007da:	bf00      	nop
 80007dc:	3718      	adds	r7, #24
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40013800 	.word	0x40013800
 80007ec:	40013c00 	.word	0x40013c00

080007f0 <GPIO_ToggleOutputPin>:
 * @param[in]       - pGPIOx: GPIO port to modify
 * @param[in]       - PinNumber: Pin to toggle (0-15)
 * @Note            - Pin must be in output mode. Uses ODR XOR operation.
 */
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	460b      	mov	r3, r1
 80007fa:	70fb      	strb	r3, [r7, #3]
    pGPIOx->ODR ^= (1 << PinNumber);
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	695b      	ldr	r3, [r3, #20]
 8000800:	78fa      	ldrb	r2, [r7, #3]
 8000802:	2101      	movs	r1, #1
 8000804:	fa01 f202 	lsl.w	r2, r1, r2
 8000808:	405a      	eors	r2, r3
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	615a      	str	r2, [r3, #20]
}
 800080e:	bf00      	nop
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	bc80      	pop	{r7}
 8000816:	4770      	bx	lr

08000818 <GPIO_IRQInterruptConfig>:
 *
 * @Note            - Handles ISER/ICER registers for all 3 NVIC groups
 *                  - No input validation for performance
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	460a      	mov	r2, r1
 8000822:	71fb      	strb	r3, [r7, #7]
 8000824:	4613      	mov	r3, r2
 8000826:	71bb      	strb	r3, [r7, #6]
    if(EnorDi == ENABLE)
 8000828:	79bb      	ldrb	r3, [r7, #6]
 800082a:	2b01      	cmp	r3, #1
 800082c:	d12d      	bne.n	800088a <GPIO_IRQInterruptConfig+0x72>
    {
        if(IRQNumber <= 31)
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	2b1f      	cmp	r3, #31
 8000832:	d80a      	bhi.n	800084a <GPIO_IRQInterruptConfig+0x32>
        {
            *NVIC_ISER0 |= (1 << IRQNumber);       // Enable in ISER0
 8000834:	4b2e      	ldr	r3, [pc, #184]	@ (80008f0 <GPIO_IRQInterruptConfig+0xd8>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	79fa      	ldrb	r2, [r7, #7]
 800083a:	2101      	movs	r1, #1
 800083c:	fa01 f202 	lsl.w	r2, r1, r2
 8000840:	4611      	mov	r1, r2
 8000842:	4a2b      	ldr	r2, [pc, #172]	@ (80008f0 <GPIO_IRQInterruptConfig+0xd8>)
 8000844:	430b      	orrs	r3, r1
 8000846:	6013      	str	r3, [r2, #0]
        else if(IRQNumber < 96)
        {
            *NVIC_ICER2 |= (1 << (IRQNumber % 64)); // Disable in ICER2
        }
    }
}
 8000848:	e04c      	b.n	80008e4 <GPIO_IRQInterruptConfig+0xcc>
        else if(IRQNumber < 64)
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	2b3f      	cmp	r3, #63	@ 0x3f
 800084e:	d80c      	bhi.n	800086a <GPIO_IRQInterruptConfig+0x52>
            *NVIC_ISER1 |= (1 << (IRQNumber % 32)); // Enable in ISER1
 8000850:	4b28      	ldr	r3, [pc, #160]	@ (80008f4 <GPIO_IRQInterruptConfig+0xdc>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	79fa      	ldrb	r2, [r7, #7]
 8000856:	f002 021f 	and.w	r2, r2, #31
 800085a:	2101      	movs	r1, #1
 800085c:	fa01 f202 	lsl.w	r2, r1, r2
 8000860:	4611      	mov	r1, r2
 8000862:	4a24      	ldr	r2, [pc, #144]	@ (80008f4 <GPIO_IRQInterruptConfig+0xdc>)
 8000864:	430b      	orrs	r3, r1
 8000866:	6013      	str	r3, [r2, #0]
}
 8000868:	e03c      	b.n	80008e4 <GPIO_IRQInterruptConfig+0xcc>
        else if(IRQNumber < 96)
 800086a:	79fb      	ldrb	r3, [r7, #7]
 800086c:	2b5f      	cmp	r3, #95	@ 0x5f
 800086e:	d839      	bhi.n	80008e4 <GPIO_IRQInterruptConfig+0xcc>
            *NVIC_ISER2 |= (1 << (IRQNumber % 64)); // Enable in ISER2
 8000870:	4b21      	ldr	r3, [pc, #132]	@ (80008f8 <GPIO_IRQInterruptConfig+0xe0>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	79fa      	ldrb	r2, [r7, #7]
 8000876:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800087a:	2101      	movs	r1, #1
 800087c:	fa01 f202 	lsl.w	r2, r1, r2
 8000880:	4611      	mov	r1, r2
 8000882:	4a1d      	ldr	r2, [pc, #116]	@ (80008f8 <GPIO_IRQInterruptConfig+0xe0>)
 8000884:	430b      	orrs	r3, r1
 8000886:	6013      	str	r3, [r2, #0]
}
 8000888:	e02c      	b.n	80008e4 <GPIO_IRQInterruptConfig+0xcc>
        if(IRQNumber <= 31)
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	2b1f      	cmp	r3, #31
 800088e:	d80a      	bhi.n	80008a6 <GPIO_IRQInterruptConfig+0x8e>
            *NVIC_ICER0 |= (1 << IRQNumber);        // Disable in ICER0
 8000890:	4b1a      	ldr	r3, [pc, #104]	@ (80008fc <GPIO_IRQInterruptConfig+0xe4>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	79fa      	ldrb	r2, [r7, #7]
 8000896:	2101      	movs	r1, #1
 8000898:	fa01 f202 	lsl.w	r2, r1, r2
 800089c:	4611      	mov	r1, r2
 800089e:	4a17      	ldr	r2, [pc, #92]	@ (80008fc <GPIO_IRQInterruptConfig+0xe4>)
 80008a0:	430b      	orrs	r3, r1
 80008a2:	6013      	str	r3, [r2, #0]
}
 80008a4:	e01e      	b.n	80008e4 <GPIO_IRQInterruptConfig+0xcc>
        else if(IRQNumber < 64)
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80008aa:	d80c      	bhi.n	80008c6 <GPIO_IRQInterruptConfig+0xae>
            *NVIC_ICER1 |= (1 << (IRQNumber % 32)); // Disable in ICER1
 80008ac:	4b14      	ldr	r3, [pc, #80]	@ (8000900 <GPIO_IRQInterruptConfig+0xe8>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	79fa      	ldrb	r2, [r7, #7]
 80008b2:	f002 021f 	and.w	r2, r2, #31
 80008b6:	2101      	movs	r1, #1
 80008b8:	fa01 f202 	lsl.w	r2, r1, r2
 80008bc:	4611      	mov	r1, r2
 80008be:	4a10      	ldr	r2, [pc, #64]	@ (8000900 <GPIO_IRQInterruptConfig+0xe8>)
 80008c0:	430b      	orrs	r3, r1
 80008c2:	6013      	str	r3, [r2, #0]
}
 80008c4:	e00e      	b.n	80008e4 <GPIO_IRQInterruptConfig+0xcc>
        else if(IRQNumber < 96)
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b5f      	cmp	r3, #95	@ 0x5f
 80008ca:	d80b      	bhi.n	80008e4 <GPIO_IRQInterruptConfig+0xcc>
            *NVIC_ICER2 |= (1 << (IRQNumber % 64)); // Disable in ICER2
 80008cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000904 <GPIO_IRQInterruptConfig+0xec>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	79fa      	ldrb	r2, [r7, #7]
 80008d2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80008d6:	2101      	movs	r1, #1
 80008d8:	fa01 f202 	lsl.w	r2, r1, r2
 80008dc:	4611      	mov	r1, r2
 80008de:	4a09      	ldr	r2, [pc, #36]	@ (8000904 <GPIO_IRQInterruptConfig+0xec>)
 80008e0:	430b      	orrs	r3, r1
 80008e2:	6013      	str	r3, [r2, #0]
}
 80008e4:	bf00      	nop
 80008e6:	370c      	adds	r7, #12
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bc80      	pop	{r7}
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	e000e100 	.word	0xe000e100
 80008f4:	e000e104 	.word	0xe000e104
 80008f8:	e000e108 	.word	0xe000e108
 80008fc:	e000e180 	.word	0xe000e180
 8000900:	e000e184 	.word	0xe000e184
 8000904:	e000e188 	.word	0xe000e188

08000908 <GPIO_IRQPriorityConfig>:
 *
 * @Note            - Calculates correct IPR register and bit position
 *                  - Priority bits implementation dependent (NO_PR_BITS_IMPLEMENTED)
 */
void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority)
{
 8000908:	b480      	push	{r7}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	6039      	str	r1, [r7, #0]
 8000912:	71fb      	strb	r3, [r7, #7]
    uint8_t iprx = IRQNumber / 4;                  // Determine IPR register
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	089b      	lsrs	r3, r3, #2
 8000918:	73fb      	strb	r3, [r7, #15]
    uint8_t iprx_section = IRQNumber % 4;          // Determine priority field
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	f003 0303 	and.w	r3, r3, #3
 8000920:	73bb      	strb	r3, [r7, #14]
    uint8_t shift = (8 * iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);
 8000922:	7bbb      	ldrb	r3, [r7, #14]
 8000924:	00db      	lsls	r3, r3, #3
 8000926:	b2db      	uxtb	r3, r3
 8000928:	3304      	adds	r3, #4
 800092a:	737b      	strb	r3, [r7, #13]

    *(NVIC_PR_BASE_ADDR + iprx ) |= (IRQPriority << shift); // Set priority
 800092c:	7bfb      	ldrb	r3, [r7, #15]
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000934:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000938:	6819      	ldr	r1, [r3, #0]
 800093a:	7b7b      	ldrb	r3, [r7, #13]
 800093c:	683a      	ldr	r2, [r7, #0]
 800093e:	409a      	lsls	r2, r3
 8000940:	7bfb      	ldrb	r3, [r7, #15]
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000948:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 800094c:	430a      	orrs	r2, r1
 800094e:	601a      	str	r2, [r3, #0]
}
 8000950:	bf00      	nop
 8000952:	3714      	adds	r7, #20
 8000954:	46bd      	mov	sp, r7
 8000956:	bc80      	pop	{r7}
 8000958:	4770      	bx	lr
	...

0800095c <GPIO_IRQHandling>:
 *
 * @Note            - Clears EXTI PR register by writing 1 to corresponding bit
 *                  - Must be called from ISR to prevent retriggering
 */
void GPIO_IRQHandling(uint8_t PinNumber)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	71fb      	strb	r3, [r7, #7]
    if(EXTI->PR & (1 << PinNumber))
 8000966:	4b0c      	ldr	r3, [pc, #48]	@ (8000998 <GPIO_IRQHandling+0x3c>)
 8000968:	695b      	ldr	r3, [r3, #20]
 800096a:	79fa      	ldrb	r2, [r7, #7]
 800096c:	2101      	movs	r1, #1
 800096e:	fa01 f202 	lsl.w	r2, r1, r2
 8000972:	4013      	ands	r3, r2
 8000974:	2b00      	cmp	r3, #0
 8000976:	d009      	beq.n	800098c <GPIO_IRQHandling+0x30>
    {
        EXTI->PR |= (1 << PinNumber);  // Clear pending bit
 8000978:	4b07      	ldr	r3, [pc, #28]	@ (8000998 <GPIO_IRQHandling+0x3c>)
 800097a:	695b      	ldr	r3, [r3, #20]
 800097c:	79fa      	ldrb	r2, [r7, #7]
 800097e:	2101      	movs	r1, #1
 8000980:	fa01 f202 	lsl.w	r2, r1, r2
 8000984:	4611      	mov	r1, r2
 8000986:	4a04      	ldr	r2, [pc, #16]	@ (8000998 <GPIO_IRQHandling+0x3c>)
 8000988:	430b      	orrs	r3, r1
 800098a:	6153      	str	r3, [r2, #20]
    }
}
 800098c:	bf00      	nop
 800098e:	370c      	adds	r7, #12
 8000990:	46bd      	mov	sp, r7
 8000992:	bc80      	pop	{r7}
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	40013c00 	.word	0x40013c00

0800099c <memset>:
 800099c:	4402      	add	r2, r0
 800099e:	4603      	mov	r3, r0
 80009a0:	4293      	cmp	r3, r2
 80009a2:	d100      	bne.n	80009a6 <memset+0xa>
 80009a4:	4770      	bx	lr
 80009a6:	f803 1b01 	strb.w	r1, [r3], #1
 80009aa:	e7f9      	b.n	80009a0 <memset+0x4>

080009ac <__libc_init_array>:
 80009ac:	b570      	push	{r4, r5, r6, lr}
 80009ae:	4d0d      	ldr	r5, [pc, #52]	@ (80009e4 <__libc_init_array+0x38>)
 80009b0:	4c0d      	ldr	r4, [pc, #52]	@ (80009e8 <__libc_init_array+0x3c>)
 80009b2:	1b64      	subs	r4, r4, r5
 80009b4:	10a4      	asrs	r4, r4, #2
 80009b6:	2600      	movs	r6, #0
 80009b8:	42a6      	cmp	r6, r4
 80009ba:	d109      	bne.n	80009d0 <__libc_init_array+0x24>
 80009bc:	4d0b      	ldr	r5, [pc, #44]	@ (80009ec <__libc_init_array+0x40>)
 80009be:	4c0c      	ldr	r4, [pc, #48]	@ (80009f0 <__libc_init_array+0x44>)
 80009c0:	f000 f818 	bl	80009f4 <_init>
 80009c4:	1b64      	subs	r4, r4, r5
 80009c6:	10a4      	asrs	r4, r4, #2
 80009c8:	2600      	movs	r6, #0
 80009ca:	42a6      	cmp	r6, r4
 80009cc:	d105      	bne.n	80009da <__libc_init_array+0x2e>
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80009d4:	4798      	blx	r3
 80009d6:	3601      	adds	r6, #1
 80009d8:	e7ee      	b.n	80009b8 <__libc_init_array+0xc>
 80009da:	f855 3b04 	ldr.w	r3, [r5], #4
 80009de:	4798      	blx	r3
 80009e0:	3601      	adds	r6, #1
 80009e2:	e7f2      	b.n	80009ca <__libc_init_array+0x1e>
 80009e4:	08000a0c 	.word	0x08000a0c
 80009e8:	08000a0c 	.word	0x08000a0c
 80009ec:	08000a0c 	.word	0x08000a0c
 80009f0:	08000a10 	.word	0x08000a10

080009f4 <_init>:
 80009f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009f6:	bf00      	nop
 80009f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009fa:	bc08      	pop	{r3}
 80009fc:	469e      	mov	lr, r3
 80009fe:	4770      	bx	lr

08000a00 <_fini>:
 8000a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a02:	bf00      	nop
 8000a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a06:	bc08      	pop	{r3}
 8000a08:	469e      	mov	lr, r3
 8000a0a:	4770      	bx	lr
