
---------- Begin Simulation Statistics ----------
final_tick                               9266462671202500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                      8                       # Simulator instruction rate (inst/s)
host_mem_usage                                 737204                       # Number of bytes of host memory used
host_op_rate                                        8                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17749.06                       # Real time elapsed on the host
host_tick_rate                           522081997836                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      133455                       # Number of instructions simulated
sim_ops                                        133740                       # Number of ops (including micro ops) simulated
sim_seconds                               9266.462671                       # Number of seconds simulated
sim_ticks                                9266462671202500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            57.067885                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  20117                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               35251                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             8125                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted            27138                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              2540                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           5599                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3059                       # Number of indirect misses.
system.cpu0.branchPred.lookups                  40142                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1859                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           163                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             5232                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                     27036                       # Number of branches committed
system.cpu0.commit.bw_lim_events                 3750                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          27964                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              125947                       # Number of instructions committed
system.cpu0.commit.committedOps                126103                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples       303727                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.415185                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.193308                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       243894     80.30%     80.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        35762     11.77%     92.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         9208      3.03%     95.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         6577      2.17%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         2044      0.67%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1398      0.46%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          630      0.21%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          464      0.15%     98.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         3750      1.23%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       303727                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                6146                       # Number of function calls committed.
system.cpu0.commit.int_insts                   124113                       # Number of committed integer instructions.
system.cpu0.commit.loads                        26606                       # Number of loads committed
system.cpu0.commit.membars                        443                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          443      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           78500     62.25%     62.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult             31      0.02%     62.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              26      0.02%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          26769     21.23%     83.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         20322     16.12%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           12      0.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           126103                       # Class of committed instruction
system.cpu0.commit.refs                         47103                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     125947                       # Number of Instructions Simulated
system.cpu0.committedOps                       126103                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.655411                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.655411                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                30666                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2973                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               19567                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                167802                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                  165841                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   108476                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  5328                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 5743                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                  673                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                      40142                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                    30303                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       131733                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 3252                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                        182824                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            9                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  16444                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.047889                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles            170825                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches             22657                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.218107                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples            310984                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.588619                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.002272                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  191989     61.74%     61.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   84622     27.21%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   17397      5.59%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   10831      3.48%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    2983      0.96%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    1353      0.44%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     766      0.25%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     495      0.16%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                     548      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              310984                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu0.idleCycles                         527245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                5450                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                   30815                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.173147                       # Inst execution rate
system.cpu0.iew.exec_refs                       53279                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                     22366                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   4658                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts                31985                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               440                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             3582                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts               23442                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts             154057                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts                30913                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             4370                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts               145137                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     9                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 2056                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  5328                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 2094                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          245                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1387                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads         5379                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         2945                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            47                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         2986                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          2464                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                    55783                       # num instructions consuming a value
system.cpu0.iew.wb_count                       142593                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.862790                       # average fanout of values written-back
system.cpu0.iew.wb_producers                    48129                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.170112                       # insts written-back per cycle
system.cpu0.iew.wb_sent                        142875                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                  175329                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  93308                       # number of integer regfile writes
system.cpu0.ipc                              0.150254                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.150254                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              497      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                94107     62.94%     63.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                  42      0.03%     63.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   29      0.02%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     63.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               32203     21.54%     84.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              22617     15.13%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            12      0.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                149507                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                       1005                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006722                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    121     12.04%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   429     42.69%     54.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  453     45.07%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                150001                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads            611331                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses       142581                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes           182044                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                    153116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                   149507                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                941                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          27953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              354                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           114                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        11617                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples       310984                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.480755                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.836950                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             205866     66.20%     66.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              76848     24.71%     90.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              18232      5.86%     96.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               6314      2.03%     98.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               2224      0.72%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                861      0.28%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                504      0.16%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                 52      0.02%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                 83      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         310984                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.178361                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              825                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             706                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads               31985                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              23442                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                     53                       # number of misc regfile reads
system.cpu0.numCycles                          838229                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                   7446                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps                81575                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                   117                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                  171821                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                  2739                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                   14                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups               196364                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                162464                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             107081                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   103103                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  3823                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  5328                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                 6908                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   25506                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups          196352                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         16378                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               281                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                     2073                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           277                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                      453355                       # The number of ROB reads
system.cpu0.rob.rob_writes                     315398                       # The number of ROB writes
system.cpu0.timesIdled                           6347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   53                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            27.284264                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                    215                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                 788                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              151                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              474                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                62                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            151                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              89                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    870                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                            23                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              104                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                       518                       # Number of branches committed
system.cpu1.commit.bw_lim_events                   20                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            121                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts            383                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts                2211                       # Number of instructions committed
system.cpu1.commit.committedOps                  2248                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples         7588                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.296257                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.950329                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         6439     84.86%     84.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1          713      9.40%     94.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          169      2.23%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          125      1.65%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           34      0.45%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5           19      0.25%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           52      0.69%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           17      0.22%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8           20      0.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         7588                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                 180                       # Number of function calls committed.
system.cpu1.commit.int_insts                     2148                       # Number of committed integer instructions.
system.cpu1.commit.loads                          402                       # Number of loads committed
system.cpu1.commit.membars                         53                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass           53      2.36%      2.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            1412     62.81%     65.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              2      0.09%     65.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               4      0.18%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead            425     18.91%     84.34% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           340     15.12%     99.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.53%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total             2248                       # Class of committed instruction
system.cpu1.commit.refs                           777                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                       2211                       # Number of Instructions Simulated
system.cpu1.committedOps                         2248                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.015378                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.015378                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                 2412                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                   53                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                 233                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                  3073                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                    3291                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                     1871                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   120                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                   72                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                   26                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                        870                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                      526                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                         2809                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                   48                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                          3690                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                    334                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049092                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles              4743                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches               277                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208216                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples              7720                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.488342                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.903488                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    5120     66.32%     66.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1939     25.12%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     399      5.17%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     156      2.02%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      27      0.35%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                      56      0.73%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       2      0.03%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.04%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      18      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                7720                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          10002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 106                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                     558                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.139826                       # Inst execution rate
system.cpu1.iew.exec_refs                         856                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                       393                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                     12                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                  488                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                86                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts               87                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                 431                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts               2632                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                  463                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               53                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                 2478                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   120                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads           86                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores           56                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect             9                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                      772                       # num instructions consuming a value
system.cpu1.iew.wb_count                         2433                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827720                       # average fanout of values written-back
system.cpu1.iew.wb_producers                      639                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.137287                       # insts written-back per cycle
system.cpu1.iew.wb_sent                          2449                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                    2852                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   1658                       # number of integer regfile writes
system.cpu1.ipc                              0.124760                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.124760                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass               69      2.73%      2.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 1581     62.47%     65.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   3      0.12%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    4      0.16%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                 492     19.44%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                370     14.62%     99.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.47%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                  2531                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                         19                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007507                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      5     26.32%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     7     36.84%     63.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    5     26.32%     89.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     89.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2     10.53%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                  2467                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads             12775                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses         2421                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes             3003                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                      2490                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                     2531                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                142                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined            383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedNonSpecRemoved            21                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples         7720                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.327850                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.736692                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               5923     76.72%     76.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               1344     17.41%     94.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                301      3.90%     98.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                 87      1.13%     99.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                 29      0.38%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                 16      0.21%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                 12      0.16%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  8      0.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           7720                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.142817                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads               48                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              10                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                 488                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                431                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     16                       # number of misc regfile reads
system.cpu1.numCycles                           17722                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                      819185                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                     12                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                 1448                       # Number of HB maps that are committed
system.cpu1.rename.IdleCycles                    3442                       # Number of cycles rename is idle
system.cpu1.rename.RenameLookups                 3003                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                  2787                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands               1811                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                     1747                       # Number of cycles rename is running
system.cpu1.rename.SquashCycles                   120                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                   28                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                     363                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups            2991                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          2371                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                64                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                      219                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            63                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                       10121                       # The number of ROB reads
system.cpu1.rob.rob_writes                       5394                       # The number of ROB writes
system.cpu1.timesIdled                            124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            34.982332                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                    297                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                 849                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              174                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted              548                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                85                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            173                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses              88                       # Number of indirect misses.
system.cpu2.branchPred.lookups                    999                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                            30                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              119                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                       602                       # Number of branches committed
system.cpu2.commit.bw_lim_events                   25                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            145                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts            411                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts                2525                       # Number of instructions committed
system.cpu2.commit.committedOps                  2572                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples         8200                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.313659                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.960449                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         6851     83.55%     83.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1          844     10.29%     93.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          217      2.65%     96.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          134      1.63%     98.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           39      0.48%     98.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5           20      0.24%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           54      0.66%     99.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           16      0.20%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8           25      0.30%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total         8200                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                 205                       # Number of function calls committed.
system.cpu2.commit.int_insts                     2447                       # Number of committed integer instructions.
system.cpu2.commit.loads                          463                       # Number of loads committed
system.cpu2.commit.membars                         65                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass           65      2.53%      2.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu            1611     62.64%     65.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              3      0.12%     65.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               6      0.23%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead            493     19.17%     84.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           382     14.85%     99.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.47%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total             2572                       # Class of committed instruction
system.cpu2.commit.refs                           887                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                       2525                       # Number of Instructions Simulated
system.cpu2.committedOps                         2572                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.685545                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.685545                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                 2154                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                   60                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                 296                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                  3498                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                    3886                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                     2143                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   136                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                   83                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                   30                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                        999                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                      650                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                         3314                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                   69                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                          4188                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                    382                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.051479                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles              4843                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches               382                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.215810                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples              8349                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.513954                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.898918                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    5343     64.00%     64.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    2275     27.25%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     432      5.17%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     179      2.14%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                      38      0.46%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                      62      0.74%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       2      0.02%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       3      0.04%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      15      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                8349                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          11057                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 122                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                     640                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.145161                       # Inst execution rate
system.cpu2.iew.exec_refs                         967                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                       445                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                     13                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                  548                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               102                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              120                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                 484                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts               2984                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                  522                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               66                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                 2817                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   136                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads           85                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores           60                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          102                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect            20                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                      884                       # num instructions consuming a value
system.cpu2.iew.wb_count                         2762                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.834842                       # average fanout of values written-back
system.cpu2.iew.wb_producers                      738                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.142327                       # insts written-back per cycle
system.cpu2.iew.wb_sent                          2780                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                    3228                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   1860                       # number of integer regfile writes
system.cpu2.ipc                              0.130114                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.130114                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass               82      2.84%      2.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                 1806     62.64%     65.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   3      0.10%     65.59% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    6      0.21%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                 559     19.39%     85.19% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                415     14.39%     99.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%     99.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.42%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                  2883                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                         24                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008325                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      6     25.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     9     37.50%     62.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    7     29.17%     91.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     91.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      8.33%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                  2811                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads             14113                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses         2750                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes             3383                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                      2809                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                     2883                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                175                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined            411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedNonSpecRemoved            30                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          160                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples         8349                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.345311                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.746295                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               6285     75.28%     75.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               1554     18.61%     93.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                340      4.07%     97.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                102      1.22%     99.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                 30      0.36%     99.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                 15      0.18%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                 13      0.16%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                 10      0.12%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total           8349                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.148562                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads               66                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              16                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                 548                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                484                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     17                       # number of misc regfile reads
system.cpu2.numCycles                           19406                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                      818821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                     13                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                 1650                       # Number of HB maps that are committed
system.cpu2.rename.IdleCycles                    4051                       # Number of cycles rename is idle
system.cpu2.rename.RenameLookups                 3384                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                  3172                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands               2052                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                     2008                       # Number of cycles rename is running
system.cpu2.rename.SquashCycles                   136                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                   33                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                     402                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups            3372                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          2108                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                72                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                      243                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts            71                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                       11054                       # The number of ROB reads
system.cpu2.rob.rob_writes                       6115                       # The number of ROB writes
system.cpu2.timesIdled                            140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            32.716650                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                    336                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                1027                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              217                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted              675                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                83                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            210                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             127                       # Number of indirect misses.
system.cpu3.branchPred.lookups                   1214                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           70                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                            32                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              147                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                       662                       # Number of branches committed
system.cpu3.commit.bw_lim_events                   26                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts            610                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts                2772                       # Number of instructions committed
system.cpu3.commit.committedOps                  2817                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples         8697                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.323905                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.970740                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         7223     83.05%     83.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1          911     10.47%     93.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          252      2.90%     96.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          134      1.54%     97.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           50      0.57%     98.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           32      0.37%     98.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           51      0.59%     99.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           18      0.21%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           26      0.30%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         8697                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                 220                       # Number of function calls committed.
system.cpu3.commit.int_insts                     2700                       # Number of committed integer instructions.
system.cpu3.commit.loads                          490                       # Number of loads committed
system.cpu3.commit.membars                         60                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass           60      2.13%      2.13% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            1822     64.68%     66.81% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              3      0.11%     66.92% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               6      0.21%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead            522     18.53%     85.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           392     13.92%     99.57% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.57% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.43%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total             2817                       # Class of committed instruction
system.cpu3.commit.refs                           926                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                       2772                       # Number of Instructions Simulated
system.cpu3.committedOps                         2817                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.726551                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.726551                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                 2289                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                   75                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                 336                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                  4112                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                    3876                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                     2520                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   174                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  110                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                   39                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                       1214                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                      740                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                         3788                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                   87                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                          5012                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                    488                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065108                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles              4865                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches               419                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.268798                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples              8898                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.575523                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.951076                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    5378     60.44%     60.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    2575     28.94%     89.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     600      6.74%     96.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     220      2.47%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                      34      0.38%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                      56      0.63%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       3      0.03%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       4      0.04%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      28      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                8898                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                           9748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 150                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                     731                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.169152                       # Inst execution rate
system.cpu3.iew.exec_refs                        1005                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                       454                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                     27                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                  630                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               123                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              125                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                 508                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts               3428                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                  551                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               82                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                 3154                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   174                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          140                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores           72                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect            24                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                     1000                       # num instructions consuming a value
system.cpu3.iew.wb_count                         3095                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.828000                       # average fanout of values written-back
system.cpu3.iew.wb_producers                      828                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.165987                       # insts written-back per cycle
system.cpu3.iew.wb_sent                          3121                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                    3653                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   2150                       # number of integer regfile writes
system.cpu3.ipc                              0.148665                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148665                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass               86      2.66%      2.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 2111     65.23%     67.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   3      0.09%     67.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    6      0.19%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     68.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                 595     18.39%     86.56% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                423     13.07%     99.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%     99.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.37%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                  3236                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                         22                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.006799                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      4     18.18%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    13     59.09%     77.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    3     13.64%     90.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     90.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      9.09%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                  3158                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads             15366                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses         3083                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes             4027                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                      3241                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                     3236                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                187                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined            610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedNonSpecRemoved            30                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          281                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples         8898                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.363677                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.765029                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               6587     74.03%     74.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               1737     19.52%     93.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                383      4.30%     97.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                113      1.27%     99.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                 38      0.43%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                 11      0.12%     99.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                 17      0.19%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 11      0.12%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  1      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           8898                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.173549                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              117                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              23                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                 630                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                508                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     26                       # number of misc regfile reads
system.cpu3.numCycles                           18646                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                      819603                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                     27                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                 1846                       # Number of HB maps that are committed
system.cpu3.rename.IdleCycles                    4076                       # Number of cycles rename is idle
system.cpu3.rename.RenameLookups                 3893                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                  3656                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands               2416                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                     2369                       # Number of cycles rename is running
system.cpu3.rename.SquashCycles                   174                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                   29                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                     570                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups            3881                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          2223                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                94                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                      336                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts            93                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                       11903                       # The number of ROB reads
system.cpu3.rob.rob_writes                       7056                       # The number of ROB writes
system.cpu3.timesIdled                            133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15157                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          352                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        11009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7308                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        22824                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7660                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6877                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1150                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6139                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               76                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             47                       # Transaction distribution
system.membus.trans_dist::ReadExReq               857                       # Transaction distribution
system.membus.trans_dist::ReadExResp              853                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6877                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            11                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       568320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  568320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              118                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7868                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7868    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7868                       # Request fanout histogram
system.membus.respLayer1.occupancy           41011750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            21862500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 17                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1029606921554888.875000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   3088820748950292                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            8     88.89%     88.89% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1     11.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       134500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 9266462252089000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      377208500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 9266462293994000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst          460                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             460                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst          460                       # number of overall hits
system.cpu2.icache.overall_hits::total            460                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          190                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           190                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          190                       # number of overall misses
system.cpu2.icache.overall_misses::total          190                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     11349000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11349000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     11349000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11349000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst          650                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          650                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst          650                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          650                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.292308                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.292308                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.292308                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.292308                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 59731.578947                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59731.578947                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 59731.578947                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59731.578947                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          138                       # number of writebacks
system.cpu2.icache.writebacks::total              138                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           20                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          170                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          170                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          170                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          170                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     10114000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10114000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     10114000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10114000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.261538                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.261538                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.261538                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.261538                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 59494.117647                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59494.117647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 59494.117647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59494.117647                       # average overall mshr miss latency
system.cpu2.icache.replacements                   138                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst          460                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            460                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          190                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          190                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     11349000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11349000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst          650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.292308                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.292308                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 59731.578947                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59731.578947                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          170                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          170                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     10114000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10114000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.261538                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.261538                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 59494.117647                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59494.117647                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                630                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              170                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             3.705882                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        367583500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.999999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             1470                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            1470                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data          625                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             625                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data          625                       # number of overall hits
system.cpu2.dcache.overall_hits::total            625                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data          201                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           201                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data          201                       # number of overall misses
system.cpu2.dcache.overall_misses::total          201                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data      7453500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      7453500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data      7453500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      7453500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data          826                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          826                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data          826                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          826                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.243341                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.243341                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.243341                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.243341                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 37082.089552                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37082.089552                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 37082.089552                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37082.089552                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks           23                       # number of writebacks
system.cpu2.dcache.writebacks::total               23                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data           82                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data           82                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          119                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          119                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          119                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          119                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data      3287000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3287000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data      3287000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3287000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.144068                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.144068                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.144068                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.144068                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 27621.848739                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27621.848739                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 27621.848739                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27621.848739                       # average overall mshr miss latency
system.cpu2.dcache.replacements                    23                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data          335                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            335                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data          130                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          130                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data      3804500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3804500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data          465                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total          465                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.279570                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.279570                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 29265.384615                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29265.384615                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data           45                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data           85                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           85                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      2145500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      2145500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.182796                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.182796                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 25241.176471                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25241.176471                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data          290                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           290                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data           71                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data      3649000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3649000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data          361                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          361                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.196676                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.196676                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 51394.366197                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 51394.366197                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data           37                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data           34                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           34                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      1141500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1141500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.094183                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.094183                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 33573.529412                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 33573.529412                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           32                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           32                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           20                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       277500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       277500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.384615                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.384615                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        13875                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        13875                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           14                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data        25000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        25000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.115385                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.115385                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4166.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4166.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           18                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           11                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data        43500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        43500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.379310                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.379310                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  3954.545455                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  3954.545455                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           11                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data        35500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        35500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.379310                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.379310                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  3227.272727                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3227.272727                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        45500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        45500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data            9                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total              9                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data           21                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total           21                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       170500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       170500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data           30                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total           30                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.700000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.700000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  8119.047619                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  8119.047619                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data           21                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total           21                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       149500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       149500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.700000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  7119.047619                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  7119.047619                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           13.000000                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                853                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              124                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             6.879032                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        367595000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    13.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.406250                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.406250                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             1998                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            1998                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 21                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    842405662584090.875000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2793943492007226                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           10     90.91%     90.91% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      9.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        54000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 9266462252078000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      382777500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 9266462288425000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst          546                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             546                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst          546                       # number of overall hits
system.cpu3.icache.overall_hits::total            546                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          194                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           194                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          194                       # number of overall misses
system.cpu3.icache.overall_misses::total          194                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     10542500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     10542500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     10542500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     10542500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst          740                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          740                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst          740                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          740                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.262162                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.262162                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.262162                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.262162                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 54342.783505                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54342.783505                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 54342.783505                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54342.783505                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          140                       # number of writebacks
system.cpu3.icache.writebacks::total              140                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          172                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          172                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          172                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          172                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      9433500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9433500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      9433500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9433500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.232432                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.232432                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.232432                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.232432                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 54845.930233                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54845.930233                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 54845.930233                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54845.930233                       # average overall mshr miss latency
system.cpu3.icache.replacements                   140                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst          546                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            546                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          194                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          194                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     10542500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     10542500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst          740                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          740                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.262162                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.262162                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 54342.783505                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54342.783505                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          172                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      9433500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9433500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.232432                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.232432                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 54845.930233                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54845.930233                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                718                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              172                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             4.174419                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        373533500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.999999                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             1652                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            1652                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data          659                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             659                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data          659                       # number of overall hits
system.cpu3.dcache.overall_hits::total            659                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          190                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           190                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          190                       # number of overall misses
system.cpu3.dcache.overall_misses::total          190                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data      5839500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      5839500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data      5839500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      5839500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data          849                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          849                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data          849                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          849                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.223793                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.223793                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.223793                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.223793                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 30734.210526                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30734.210526                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 30734.210526                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30734.210526                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks           20                       # number of writebacks
system.cpu3.dcache.writebacks::total               20                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data           74                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data           74                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          116                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          116                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          116                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          116                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      2961000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      2961000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      2961000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      2961000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.136631                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.136631                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.136631                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.136631                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 25525.862069                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25525.862069                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 25525.862069                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25525.862069                       # average overall mshr miss latency
system.cpu3.dcache.replacements                    20                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data          366                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total            366                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data          118                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          118                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data      2212500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      2212500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data          484                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total          484                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.243802                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.243802                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data        18750                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total        18750                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data           38                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data           80                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      1627500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1627500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.165289                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.165289                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 20343.750000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20343.750000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data          293                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           293                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data           72                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data      3627000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3627000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data          365                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          365                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.197260                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.197260                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data        50375                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        50375                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data           36                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data           36                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           36                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      1333500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1333500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.098630                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.098630                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 37041.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 37041.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data           43                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           19                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       126500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       126500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.306452                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.306452                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  6657.894737                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6657.894737                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           13                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        34000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        34000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.096774                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.096774                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5666.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5666.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           21                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           16                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data        81000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        81000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data           37                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           37                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.432432                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.432432                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5062.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5062.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           16                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data        68000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        68000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.432432                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.432432                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         4250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         4250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        17000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        17000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data            9                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total              9                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data           23                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total           23                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       136000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       136000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data           32                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total           32                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.718750                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.718750                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5913.043478                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5913.043478                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data           23                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total           23                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       113000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       113000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.718750                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.718750                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4913.043478                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4913.043478                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           17.999999                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                903                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              122                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.401639                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        373545000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    17.999999                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.562500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.562500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             2082                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            2082                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9266462252088500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value 9266462252088500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 9266462252088500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      419114000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 9266462252088500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst        22782                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           22782                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst        22782                       # number of overall hits
system.cpu0.icache.overall_hits::total          22782                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         7520                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7520                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         7520                       # number of overall misses
system.cpu0.icache.overall_misses::total         7520                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    461438497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    461438497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    461438497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    461438497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst        30302                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        30302                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst        30302                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        30302                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.248168                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.248168                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.248168                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.248168                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 61361.502261                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61361.502261                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 61361.502261                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61361.502261                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1905                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.486486                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6793                       # number of writebacks
system.cpu0.icache.writebacks::total             6793                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          694                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          694                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          694                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          694                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         6826                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6826                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         6826                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6826                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    421352999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    421352999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    421352999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    421352999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.225266                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.225266                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.225266                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.225266                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61727.658805                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61727.658805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61727.658805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61727.658805                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6793                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst        22782                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          22782                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         7520                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7520                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    461438497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    461438497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst        30302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        30302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.248168                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.248168                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 61361.502261                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61361.502261                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          694                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          694                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         6826                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6826                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    421352999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    421352999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.225266                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.225266                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61727.658805                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61727.658805                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              29608                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6826                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.337533                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            67430                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           67430                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data        39457                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           39457                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data        39457                       # number of overall hits
system.cpu0.dcache.overall_hits::total          39457                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         9267                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9267                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         9267                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9267                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    486809886                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    486809886                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    486809886                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    486809886                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data        48724                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        48724                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data        48724                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        48724                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.190194                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.190194                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.190194                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.190194                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 52531.551311                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52531.551311                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 52531.551311                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52531.551311                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        12141                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          310                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              311                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.038585                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         3844                       # number of writebacks
system.cpu0.dcache.writebacks::total             3844                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         5345                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5345                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         5345                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5345                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         3922                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3922                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         3922                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3922                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    220699969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    220699969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    220699969                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    220699969                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.080494                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.080494                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.080494                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.080494                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 56272.302142                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56272.302142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 56272.302142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56272.302142                       # average overall mshr miss latency
system.cpu0.dcache.replacements                  3844                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data        23232                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          23232                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         5326                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5326                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    271964000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    271964000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data        28558                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        28558                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.186498                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.186498                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 51063.462261                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51063.462261                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         2490                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         2490                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         2836                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2836                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    156861000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    156861000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.099307                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.099307                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 55310.648801                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55310.648801                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data        16225                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         16225                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         3941                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3941                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    214845886                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    214845886                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data        20166                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        20166                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.195428                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.195428                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54515.576250                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54515.576250                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         2855                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2855                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1086                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1086                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     63838969                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     63838969                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053853                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053853                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58783.581031                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58783.581031                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           32                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1255500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1255500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.178771                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.178771                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39234.375000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39234.375000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           14                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       922000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       922000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.100559                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.100559                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 51222.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51222.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          143                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          143                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           25                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       121000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       121000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.148810                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.148810                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4840                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4840                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           22                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data        99000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        99000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.130952                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.130952                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          154                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            154                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data            9                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total            9                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       142500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       142500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          163                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          163                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.055215                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.055215                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15833.333333                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15833.333333                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data            9                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total            9                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       133500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       133500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.055215                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.055215                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14833.333333                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14833.333333                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           30.000000                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              43885                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             3919                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.198010                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    30.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.937500                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           102387                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          102387                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2011                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                1280                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                   8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                  58                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  72                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3505                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2011                       # number of overall hits
system.l2.overall_hits::.cpu0.data               1280                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 52                       # number of overall hits
system.l2.overall_hits::.cpu1.data                  8                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                 58                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 13                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 72                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 11                       # number of overall hits
system.l2.overall_hits::total                    3505                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4814                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              2553                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                94                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                45                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                42                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               100                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                26                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7786                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4814                       # number of overall misses
system.l2.overall_misses::.cpu0.data             2553                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               94                       # number of overall misses
system.l2.overall_misses::.cpu1.data               45                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              112                       # number of overall misses
system.l2.overall_misses::.cpu2.data               42                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              100                       # number of overall misses
system.l2.overall_misses::.cpu3.data               26                       # number of overall misses
system.l2.overall_misses::total                  7786                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    389026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    199276500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      8352500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data      3458000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      9166000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data      2758000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst      8308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      2331500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        622677500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    389026500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    199276500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      8352500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data      3458000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      9166000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data      2758000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst      8308500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      2331500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       622677500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            6825                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            3833                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             146                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             170                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             172                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data              37                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11291                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           6825                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           3833                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            146                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            170                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            172                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data             37                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11291                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.705348                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.666058                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.643836                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.849057                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.658824                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.763636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.581395                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.702703                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.689576                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.705348                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.666058                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.643836                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.849057                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.658824                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.763636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.581395                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.702703                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.689576                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80811.487329                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 78055.816686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88856.382979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 76844.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 81839.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 65666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst        83085                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 89673.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79973.991780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80811.487329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 78055.816686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88856.382979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 76844.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 81839.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 65666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst        83085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 89673.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79973.991780                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1150                       # number of writebacks
system.l2.writebacks::total                      1150                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  56                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 56                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         4813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         2553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7730                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         2553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7730                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    340881500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    173746500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      6731000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      2988000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      6480500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data      2115500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst      6633000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      2059000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    541635000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    340881500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    173746500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      6731000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      2988000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      6480500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data      2115500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst      6633000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      2059000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    541635000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.705201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.666058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.575342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.830189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.505882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.654545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.517442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.675676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.684616                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.705201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.666058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.575342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.830189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.505882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.654545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.517442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.675676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.684616                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70825.161022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 68055.816686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80130.952381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 67909.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 75354.651163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 58763.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 74528.089888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data        82360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70069.210867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70825.161022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 68055.816686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80130.952381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 67909.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 75354.651163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 58763.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 74528.089888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data        82360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70069.210867                       # average overall mshr miss latency
system.l2.replacements                          14922                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1870                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1870                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         8765                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8765                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         8765                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8765                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   24                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.225806                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8428.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        61000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        23000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       142500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.225806                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        23000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20357.142857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data              218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   223                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             16                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 853                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     58857500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      1276500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data       978000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      1042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      62154000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.788555                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.941176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.933333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.769231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.792751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 72395.448954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79781.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 69857.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data       104200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72865.181712                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     50727500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      1116500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data       838000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data       942000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     53624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.788555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.941176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.933333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.769231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.792751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 62395.448954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69781.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 59857.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data        94200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62865.181712                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2011                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst            58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst            72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4814                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           94                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5120                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    389026500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      8352500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      9166000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst      8308500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    414853500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         6825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          146                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          172                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.705348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.643836                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.658824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.581395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.700123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80811.487329                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88856.382979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 81839.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst        83085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81026.074219                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           84                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           86                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst           89                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5072                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    340881500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      6731000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      6480500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst      6633000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    360726000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.705201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.575342                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.505882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.517442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.693559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70825.161022                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80130.952381                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 75354.651163                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 74528.089888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71121.056782                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         1062                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data            7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data            8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1089                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         1740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data           29                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data           28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data           16                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1813                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    140419000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      2181500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data      1780000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data      1289500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    145670000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         2802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2902                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.620985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.805556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.700000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.666667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.624742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80700.574713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 75224.137931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 63571.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 80593.750000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80347.490347                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         1740                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data           22                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data           15                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1805                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    123019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      1871500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data      1277500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data      1117000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    127285000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.620985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.550000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.625000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.621985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70700.574713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 66839.285714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 58068.181818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 74466.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70518.005540                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              11                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.916667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       154000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       212500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19318.181818                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                       21902                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     14987                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.461400                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        6.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        5.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.640625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.093750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.015625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.093750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.078125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.031250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.015625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.015625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    190795                       # Number of tag accesses
system.l2.tags.data_accesses                   190795                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        308032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        163392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             494720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       308032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         5696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        324608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           2553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data             44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data             36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1150                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1150                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst               33                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data               18                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data                0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data                0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data                0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                    53                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst           33                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               35                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks              8                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                    8                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks              8                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst              33                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data              18                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data               0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data               0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data               0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                   61                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      2085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        84.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        86.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        89.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000203058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           53                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           53                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2380227029                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                824                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7730                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1150                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7730                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1150                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    499                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   246                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     91967500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   36155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               227548750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12718.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31468.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5364                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     775                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7730                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1150                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.642276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.850427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.415977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          709     36.03%     36.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          548     27.85%     63.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          242     12.30%     76.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          133      6.76%     82.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           97      4.93%     87.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      2.85%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      1.73%     92.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      0.97%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          130      6.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1968                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           53                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     135.924528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    106.834420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    110.582000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1      1.89%      1.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             8     15.09%     16.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            17     32.08%     49.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            9     16.98%     66.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      7.55%     73.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      7.55%     81.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      3.77%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      5.66%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.89%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      1.89%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      1.89%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      1.89%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      1.89%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            53                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           53                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.528302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.500230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               39     73.58%     73.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      5.66%     79.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10     18.87%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            53                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 462784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   56064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  494720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                73600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     419174500                       # Total gap between requests
system.mem_ctrls.avgGap                      47204.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       308032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       133440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         5376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         2176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         5504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         1408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         5696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        56064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 33.241595086470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 14.400317007124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 0.580156656402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 0.234825313306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 0.593969910126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 0.151945790962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 0.614689790712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 0.124319283515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6.050205131051                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4813                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         2553                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           84                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           44                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           86                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data           36                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           89                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           25                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1150                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    142518500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     72917500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      3242250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      1259500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      2882750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data       758000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      2881750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      1088500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10419994000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29611.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28561.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38598.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     28625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     33520.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     21055.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     32379.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     43540.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9060864.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4890900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2599575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            18578280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1706940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     731486738317920.125000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     133637179030170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     3445785094021440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4310909039145225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.216253                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 8957034724201750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 309427554020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    392980750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9160620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4868985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33051060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2865780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     731486738317920.125000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     133637183427150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     3445785090318720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4310909062010235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.216255                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 8957034714733000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 309427554020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    402449500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 19                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    926646230169050                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2930312655346542.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            9     90.00%     90.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1     10.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        49500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 9266462252749000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      369512000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 9266462301690500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst          369                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             369                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst          369                       # number of overall hits
system.cpu1.icache.overall_hits::total            369                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          157                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           157                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          157                       # number of overall misses
system.cpu1.icache.overall_misses::total          157                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      9730500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9730500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      9730500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9730500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst          526                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          526                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst          526                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          526                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.298479                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.298479                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.298479                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.298479                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61977.707006                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61977.707006                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61977.707006                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61977.707006                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          114                       # number of writebacks
system.cpu1.icache.writebacks::total              114                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          146                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          146                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          146                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          146                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      9198000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9198000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      9198000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9198000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.277567                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.277567                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.277567                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.277567                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst        63000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        63000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst        63000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        63000                       # average overall mshr miss latency
system.cpu1.icache.replacements                   114                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst          369                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            369                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          157                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      9730500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9730500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst          526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.298479                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.298479                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61977.707006                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61977.707006                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          146                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          146                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      9198000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9198000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.277567                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.277567                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst        63000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        63000                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                515                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              146                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.527397                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360729500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             1198                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            1198                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data          553                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             553                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data          553                       # number of overall hits
system.cpu1.dcache.overall_hits::total            553                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          183                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           183                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          183                       # number of overall misses
system.cpu1.dcache.overall_misses::total          183                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data      8451500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      8451500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data      8451500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      8451500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data          736                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          736                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data          736                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          736                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.248641                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.248641                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.248641                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.248641                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 46183.060109                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46183.060109                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 46183.060109                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46183.060109                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks           21                       # number of writebacks
system.cpu1.dcache.writebacks::total               21                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data           82                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data           82                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          101                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          101                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data      3958500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      3958500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data      3958500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      3958500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.137228                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.137228                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.137228                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.137228                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 39193.069307                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39193.069307                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 39193.069307                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39193.069307                       # average overall mshr miss latency
system.cpu1.dcache.replacements                    21                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data          300                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            300                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          113                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          113                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data      4474500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      4474500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.273608                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.273608                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 39597.345133                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39597.345133                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data           43                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data           70                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      2430000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      2430000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.169492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.169492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34714.285714                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34714.285714                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data          253                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           253                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data           70                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data      3977000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3977000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data          323                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          323                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.216718                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.216718                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 56814.285714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56814.285714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data           39                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data           31                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      1528500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1528500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.095975                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.095975                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 49306.451613                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49306.451613                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           27                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           20                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       470500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       470500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.425532                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.425532                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        23525                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        23525                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           17                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.063830                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.063830                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           18                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            9                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data        75000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        75000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8333.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8333.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            9                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data        66000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        66000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7333.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7333.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data            9                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total              9                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data           14                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total           14                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data        81000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total        81000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data           23                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total           23                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.608696                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.608696                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5785.714286                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5785.714286                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data           14                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total           14                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data        67000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total        67000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.608696                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.608696                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4785.714286                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4785.714286                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            9.000000                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                748                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              100                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.480000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360741000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     9.000000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.281250                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.281250                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1766                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1766                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 9266462671202500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10418                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3020                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9223                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13772                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             100                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            52                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            152                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1143                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7314                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3104                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           12                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           12                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        20444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        11669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       871552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       491328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        16640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         4736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        19712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        19968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1432576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           15312                       # Total snoops (count)
system.tol2bus.snoopTraffic                     91264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            26653                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.377181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.625248                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  17982     67.47%     67.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7855     29.47%     96.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    379      1.42%     98.36% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    310      1.16%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    125      0.47%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26653                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22507994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            204993                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            267973                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            202499                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            263986                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5897497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10240996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            163498                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            225484                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
