ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7/Core/Src/stm32h7xx_hal_msp.c"
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB144:
   1:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
   3:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *
  10:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *
  13:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *
  17:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
  19:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  21:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  24:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  26:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  28:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  31:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 2


  32:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  33:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  36:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  38:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  41:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  43:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  46:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  48:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  51:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  53:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  56:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  58:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  60:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
  62:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  63:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
  64:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  65:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 65 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  66:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  68:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  70:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  39              		.loc 1 70 3 view .LVU1
  40              	.LBB2:
  41              		.loc 1 70 3 view .LVU2
  42              		.loc 1 70 3 view .LVU3
  43 0004 0A4B     		ldr	r3, .L3
  44 0006 D3F8F420 		ldr	r2, [r3, #244]
  45 000a 42F00202 		orr	r2, r2, #2
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 3


  46 000e C3F8F420 		str	r2, [r3, #244]
  47              		.loc 1 70 3 view .LVU4
  48 0012 D3F8F430 		ldr	r3, [r3, #244]
  49 0016 03F00203 		and	r3, r3, #2
  50 001a 0193     		str	r3, [sp, #4]
  51              		.loc 1 70 3 view .LVU5
  52 001c 019B     		ldr	r3, [sp, #4]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  72:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  73:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  74:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  55              		.loc 1 74 3 view .LVU7
  56 001e 0022     		movs	r2, #0
  57 0020 0F21     		movs	r1, #15
  58 0022 6FF00100 		mvn	r0, #1
  59 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  60              	.LVL0:
  75:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  76:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  78:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
  61              		.loc 1 79 1 is_stmt 0 view .LVU8
  62 002a 03B0     		add	sp, sp, #12
  63              	.LCFI2:
  64              		.cfi_def_cfa_offset 4
  65              		@ sp needed
  66 002c 5DF804FB 		ldr	pc, [sp], #4
  67              	.L4:
  68              		.align	2
  69              	.L3:
  70 0030 00440258 		.word	1476543488
  71              		.cfi_endproc
  72              	.LFE144:
  74              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  75              		.align	1
  76              		.global	HAL_RTC_MspInit
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  81              	HAL_RTC_MspInit:
  82              	.LVL1:
  83              	.LFB145:
  80:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  81:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
  82:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief RTC MSP Initialization
  83:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  85:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  86:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
  87:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  88:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
  84              		.loc 1 88 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 192
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 4


  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88              		.loc 1 88 1 is_stmt 0 view .LVU10
  89 0000 10B5     		push	{r4, lr}
  90              	.LCFI3:
  91              		.cfi_def_cfa_offset 8
  92              		.cfi_offset 4, -8
  93              		.cfi_offset 14, -4
  94 0002 B0B0     		sub	sp, sp, #192
  95              	.LCFI4:
  96              		.cfi_def_cfa_offset 200
  97 0004 0446     		mov	r4, r0
  89:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  98              		.loc 1 89 3 is_stmt 1 view .LVU11
  99              		.loc 1 89 28 is_stmt 0 view .LVU12
 100 0006 C022     		movs	r2, #192
 101 0008 0021     		movs	r1, #0
 102 000a 6846     		mov	r0, sp
 103              	.LVL2:
 104              		.loc 1 89 28 view .LVU13
 105 000c FFF7FEFF 		bl	memset
 106              	.LVL3:
  90:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 107              		.loc 1 90 3 is_stmt 1 view .LVU14
 108              		.loc 1 90 10 is_stmt 0 view .LVU15
 109 0010 2268     		ldr	r2, [r4]
 110              		.loc 1 90 5 view .LVU16
 111 0012 0D4B     		ldr	r3, .L11
 112 0014 9A42     		cmp	r2, r3
 113 0016 01D0     		beq	.L9
 114              	.L5:
  91:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
  92:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  93:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  94:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  95:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  96:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
  97:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
  99:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 104:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 105:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 106:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 107:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 108:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 109:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 110:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 111:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 112:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 115              		.loc 1 112 1 view .LVU17
 116 0018 30B0     		add	sp, sp, #192
 117              	.LCFI5:
 118              		.cfi_remember_state
 119              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 5


 120              		@ sp needed
 121 001a 10BD     		pop	{r4, pc}
 122              	.LVL4:
 123              	.L9:
 124              	.LCFI6:
 125              		.cfi_restore_state
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 126              		.loc 1 98 5 is_stmt 1 view .LVU18
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 127              		.loc 1 98 46 is_stmt 0 view .LVU19
 128 001c 4FF48002 		mov	r2, #4194304
 129 0020 0023     		movs	r3, #0
 130 0022 CDE90023 		strd	r2, [sp]
  99:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 131              		.loc 1 99 5 is_stmt 1 view .LVU20
  99:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 132              		.loc 1 99 43 is_stmt 0 view .LVU21
 133 0026 4FF40073 		mov	r3, #512
 134 002a 2D93     		str	r3, [sp, #180]
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 135              		.loc 1 100 5 is_stmt 1 view .LVU22
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 136              		.loc 1 100 9 is_stmt 0 view .LVU23
 137 002c 6846     		mov	r0, sp
 138 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 139              	.LVL5:
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 140              		.loc 1 100 8 view .LVU24
 141 0032 28B9     		cbnz	r0, .L10
 142              	.L7:
 106:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 143              		.loc 1 106 5 is_stmt 1 view .LVU25
 144 0034 054A     		ldr	r2, .L11+4
 145 0036 136F     		ldr	r3, [r2, #112]
 146 0038 43F40043 		orr	r3, r3, #32768
 147 003c 1367     		str	r3, [r2, #112]
 148              		.loc 1 112 1 is_stmt 0 view .LVU26
 149 003e EBE7     		b	.L5
 150              	.L10:
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 151              		.loc 1 102 7 is_stmt 1 view .LVU27
 152 0040 FFF7FEFF 		bl	Error_Handler
 153              	.LVL6:
 154 0044 F6E7     		b	.L7
 155              	.L12:
 156 0046 00BF     		.align	2
 157              	.L11:
 158 0048 00400058 		.word	1476411392
 159 004c 00440258 		.word	1476543488
 160              		.cfi_endproc
 161              	.LFE145:
 163              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 164              		.align	1
 165              		.global	HAL_RTC_MspDeInit
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 6


 170              	HAL_RTC_MspDeInit:
 171              	.LVL7:
 172              	.LFB146:
 113:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 114:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 115:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 116:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 117:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 118:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 119:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 120:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 121:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 173              		.loc 1 121 1 view -0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 122:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 178              		.loc 1 122 3 view .LVU29
 179              		.loc 1 122 10 is_stmt 0 view .LVU30
 180 0000 0268     		ldr	r2, [r0]
 181              		.loc 1 122 5 view .LVU31
 182 0002 054B     		ldr	r3, .L16
 183 0004 9A42     		cmp	r2, r3
 184 0006 00D0     		beq	.L15
 185              	.L13:
 123:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 124:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 125:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 126:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 127:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 128:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 129:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 130:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 131:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 132:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 133:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 134:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 186              		.loc 1 134 1 view .LVU32
 187 0008 7047     		bx	lr
 188              	.L15:
 128:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 189              		.loc 1 128 5 is_stmt 1 view .LVU33
 190 000a 044A     		ldr	r2, .L16+4
 191 000c 136F     		ldr	r3, [r2, #112]
 192 000e 23F40043 		bic	r3, r3, #32768
 193 0012 1367     		str	r3, [r2, #112]
 194              		.loc 1 134 1 is_stmt 0 view .LVU34
 195 0014 F8E7     		b	.L13
 196              	.L17:
 197 0016 00BF     		.align	2
 198              	.L16:
 199 0018 00400058 		.word	1476411392
 200 001c 00440258 		.word	1476543488
 201              		.cfi_endproc
 202              	.LFE146:
 204              		.section	.text.HAL_UART_MspInit,"ax",%progbits
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 7


 205              		.align	1
 206              		.global	HAL_UART_MspInit
 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 211              	HAL_UART_MspInit:
 212              	.LVL8:
 213              	.LFB147:
 135:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 136:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 137:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
 138:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 139:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 140:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 141:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 142:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 143:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 214              		.loc 1 143 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 224
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		.loc 1 143 1 is_stmt 0 view .LVU36
 219 0000 10B5     		push	{r4, lr}
 220              	.LCFI7:
 221              		.cfi_def_cfa_offset 8
 222              		.cfi_offset 4, -8
 223              		.cfi_offset 14, -4
 224 0002 B8B0     		sub	sp, sp, #224
 225              	.LCFI8:
 226              		.cfi_def_cfa_offset 232
 227 0004 0446     		mov	r4, r0
 144:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 228              		.loc 1 144 3 is_stmt 1 view .LVU37
 229              		.loc 1 144 20 is_stmt 0 view .LVU38
 230 0006 0021     		movs	r1, #0
 231 0008 3391     		str	r1, [sp, #204]
 232 000a 3491     		str	r1, [sp, #208]
 233 000c 3591     		str	r1, [sp, #212]
 234 000e 3691     		str	r1, [sp, #216]
 235 0010 3791     		str	r1, [sp, #220]
 145:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 236              		.loc 1 145 3 is_stmt 1 view .LVU39
 237              		.loc 1 145 28 is_stmt 0 view .LVU40
 238 0012 C022     		movs	r2, #192
 239 0014 02A8     		add	r0, sp, #8
 240              	.LVL9:
 241              		.loc 1 145 28 view .LVU41
 242 0016 FFF7FEFF 		bl	memset
 243              	.LVL10:
 146:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 244              		.loc 1 146 3 is_stmt 1 view .LVU42
 245              		.loc 1 146 11 is_stmt 0 view .LVU43
 246 001a 2268     		ldr	r2, [r4]
 247              		.loc 1 146 5 view .LVU44
 248 001c 1B4B     		ldr	r3, .L24
 249 001e 9A42     		cmp	r2, r3
 250 0020 01D0     		beq	.L22
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 8


 251              	.L18:
 147:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 148:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 149:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 150:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 151:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 152:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 153:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
 154:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 155:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 156:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 157:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 158:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 159:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 160:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 161:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 162:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 163:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 164:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 165:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 166:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 167:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 168:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 169:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 170:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 171:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 173:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 174:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 175:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 176:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 177:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 178:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 179:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 180:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 181:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 252              		.loc 1 181 1 view .LVU45
 253 0022 38B0     		add	sp, sp, #224
 254              	.LCFI9:
 255              		.cfi_remember_state
 256              		.cfi_def_cfa_offset 8
 257              		@ sp needed
 258 0024 10BD     		pop	{r4, pc}
 259              	.LVL11:
 260              	.L22:
 261              	.LCFI10:
 262              		.cfi_restore_state
 154:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 263              		.loc 1 154 5 is_stmt 1 view .LVU46
 154:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 264              		.loc 1 154 46 is_stmt 0 view .LVU47
 265 0026 0222     		movs	r2, #2
 266 0028 0023     		movs	r3, #0
 267 002a CDE90223 		strd	r2, [sp, #8]
 155:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 268              		.loc 1 155 5 is_stmt 1 view .LVU48
 156:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 9


 269              		.loc 1 156 5 view .LVU49
 156:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 270              		.loc 1 156 9 is_stmt 0 view .LVU50
 271 002e 02A8     		add	r0, sp, #8
 272 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 273              	.LVL12:
 156:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 274              		.loc 1 156 8 view .LVU51
 275 0034 38BB     		cbnz	r0, .L23
 276              	.L20:
 162:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 277              		.loc 1 162 5 is_stmt 1 view .LVU52
 278              	.LBB3:
 162:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 279              		.loc 1 162 5 view .LVU53
 162:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 280              		.loc 1 162 5 view .LVU54
 281 0036 164B     		ldr	r3, .L24+4
 282 0038 D3F8E820 		ldr	r2, [r3, #232]
 283 003c 42F48022 		orr	r2, r2, #262144
 284 0040 C3F8E820 		str	r2, [r3, #232]
 162:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 285              		.loc 1 162 5 view .LVU55
 286 0044 D3F8E820 		ldr	r2, [r3, #232]
 287 0048 02F48022 		and	r2, r2, #262144
 288 004c 0092     		str	r2, [sp]
 162:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 289              		.loc 1 162 5 view .LVU56
 290 004e 009A     		ldr	r2, [sp]
 291              	.LBE3:
 162:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 292              		.loc 1 162 5 view .LVU57
 164:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 293              		.loc 1 164 5 view .LVU58
 294              	.LBB4:
 164:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 295              		.loc 1 164 5 view .LVU59
 164:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 296              		.loc 1 164 5 view .LVU60
 297 0050 D3F8E020 		ldr	r2, [r3, #224]
 298 0054 42F00802 		orr	r2, r2, #8
 299 0058 C3F8E020 		str	r2, [r3, #224]
 164:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 300              		.loc 1 164 5 view .LVU61
 301 005c D3F8E030 		ldr	r3, [r3, #224]
 302 0060 03F00803 		and	r3, r3, #8
 303 0064 0193     		str	r3, [sp, #4]
 164:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 304              		.loc 1 164 5 view .LVU62
 305 0066 019B     		ldr	r3, [sp, #4]
 306              	.LBE4:
 164:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 307              		.loc 1 164 5 view .LVU63
 169:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 308              		.loc 1 169 5 view .LVU64
 169:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 309              		.loc 1 169 25 is_stmt 0 view .LVU65
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 10


 310 0068 4FF44073 		mov	r3, #768
 311 006c 3393     		str	r3, [sp, #204]
 170:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 170 5 is_stmt 1 view .LVU66
 170:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 313              		.loc 1 170 26 is_stmt 0 view .LVU67
 314 006e 0223     		movs	r3, #2
 315 0070 3493     		str	r3, [sp, #208]
 171:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 316              		.loc 1 171 5 is_stmt 1 view .LVU68
 171:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 317              		.loc 1 171 26 is_stmt 0 view .LVU69
 318 0072 0023     		movs	r3, #0
 319 0074 3593     		str	r3, [sp, #212]
 172:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 320              		.loc 1 172 5 is_stmt 1 view .LVU70
 172:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 321              		.loc 1 172 27 is_stmt 0 view .LVU71
 322 0076 3693     		str	r3, [sp, #216]
 173:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 323              		.loc 1 173 5 is_stmt 1 view .LVU72
 173:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 324              		.loc 1 173 31 is_stmt 0 view .LVU73
 325 0078 0723     		movs	r3, #7
 326 007a 3793     		str	r3, [sp, #220]
 174:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 327              		.loc 1 174 5 is_stmt 1 view .LVU74
 328 007c 33A9     		add	r1, sp, #204
 329 007e 0548     		ldr	r0, .L24+8
 330 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 331              	.LVL13:
 332              		.loc 1 181 1 is_stmt 0 view .LVU75
 333 0084 CDE7     		b	.L18
 334              	.L23:
 158:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 335              		.loc 1 158 7 is_stmt 1 view .LVU76
 336 0086 FFF7FEFF 		bl	Error_Handler
 337              	.LVL14:
 338 008a D4E7     		b	.L20
 339              	.L25:
 340              		.align	2
 341              	.L24:
 342 008c 00480040 		.word	1073760256
 343 0090 00440258 		.word	1476543488
 344 0094 000C0258 		.word	1476529152
 345              		.cfi_endproc
 346              	.LFE147:
 348              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 349              		.align	1
 350              		.global	HAL_UART_MspDeInit
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 355              	HAL_UART_MspDeInit:
 356              	.LVL15:
 357              	.LFB148:
 182:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 11


 183:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 184:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
 185:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 186:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 187:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 188:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 189:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 190:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 358              		.loc 1 190 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		.loc 1 190 1 is_stmt 0 view .LVU78
 363 0000 08B5     		push	{r3, lr}
 364              	.LCFI11:
 365              		.cfi_def_cfa_offset 8
 366              		.cfi_offset 3, -8
 367              		.cfi_offset 14, -4
 191:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 368              		.loc 1 191 3 is_stmt 1 view .LVU79
 369              		.loc 1 191 11 is_stmt 0 view .LVU80
 370 0002 0268     		ldr	r2, [r0]
 371              		.loc 1 191 5 view .LVU81
 372 0004 084B     		ldr	r3, .L30
 373 0006 9A42     		cmp	r2, r3
 374 0008 00D0     		beq	.L29
 375              	.LVL16:
 376              	.L26:
 192:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 193:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 194:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 195:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 196:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 197:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 198:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 199:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 200:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 201:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 202:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 203:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, STLINK_RX_Pin|STLINK_TX_Pin);
 204:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 205:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 206:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 207:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 208:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 209:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 210:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 377              		.loc 1 210 1 view .LVU82
 378 000a 08BD     		pop	{r3, pc}
 379              	.LVL17:
 380              	.L29:
 197:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 381              		.loc 1 197 5 is_stmt 1 view .LVU83
 382 000c 074A     		ldr	r2, .L30+4
 383 000e D2F8E830 		ldr	r3, [r2, #232]
 384 0012 23F48023 		bic	r3, r3, #262144
 385 0016 C2F8E830 		str	r3, [r2, #232]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 12


 203:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 386              		.loc 1 203 5 view .LVU84
 387 001a 4FF44071 		mov	r1, #768
 388 001e 0448     		ldr	r0, .L30+8
 389              	.LVL18:
 203:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 390              		.loc 1 203 5 is_stmt 0 view .LVU85
 391 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 392              	.LVL19:
 393              		.loc 1 210 1 view .LVU86
 394 0024 F1E7     		b	.L26
 395              	.L31:
 396 0026 00BF     		.align	2
 397              	.L30:
 398 0028 00480040 		.word	1073760256
 399 002c 00440258 		.word	1476543488
 400 0030 000C0258 		.word	1476529152
 401              		.cfi_endproc
 402              	.LFE148:
 404              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 405              		.align	1
 406              		.global	HAL_PCD_MspInit
 407              		.syntax unified
 408              		.thumb
 409              		.thumb_func
 411              	HAL_PCD_MspInit:
 412              	.LVL20:
 413              	.LFB149:
 211:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 212:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 213:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief PCD MSP Initialization
 214:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 215:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 216:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 217:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 218:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 219:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 414              		.loc 1 219 1 is_stmt 1 view -0
 415              		.cfi_startproc
 416              		@ args = 0, pretend = 0, frame = 224
 417              		@ frame_needed = 0, uses_anonymous_args = 0
 418              		.loc 1 219 1 is_stmt 0 view .LVU88
 419 0000 70B5     		push	{r4, r5, r6, lr}
 420              	.LCFI12:
 421              		.cfi_def_cfa_offset 16
 422              		.cfi_offset 4, -16
 423              		.cfi_offset 5, -12
 424              		.cfi_offset 6, -8
 425              		.cfi_offset 14, -4
 426 0002 B8B0     		sub	sp, sp, #224
 427              	.LCFI13:
 428              		.cfi_def_cfa_offset 240
 429 0004 0446     		mov	r4, r0
 220:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 430              		.loc 1 220 3 is_stmt 1 view .LVU89
 431              		.loc 1 220 20 is_stmt 0 view .LVU90
 432 0006 0021     		movs	r1, #0
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 13


 433 0008 3391     		str	r1, [sp, #204]
 434 000a 3491     		str	r1, [sp, #208]
 435 000c 3591     		str	r1, [sp, #212]
 436 000e 3691     		str	r1, [sp, #216]
 437 0010 3791     		str	r1, [sp, #220]
 221:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 438              		.loc 1 221 3 is_stmt 1 view .LVU91
 439              		.loc 1 221 28 is_stmt 0 view .LVU92
 440 0012 C022     		movs	r2, #192
 441 0014 02A8     		add	r0, sp, #8
 442              	.LVL21:
 443              		.loc 1 221 28 view .LVU93
 444 0016 FFF7FEFF 		bl	memset
 445              	.LVL22:
 222:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 446              		.loc 1 222 3 is_stmt 1 view .LVU94
 447              		.loc 1 222 10 is_stmt 0 view .LVU95
 448 001a 2268     		ldr	r2, [r4]
 449              		.loc 1 222 5 view .LVU96
 450 001c 244B     		ldr	r3, .L38
 451 001e 9A42     		cmp	r2, r3
 452 0020 01D0     		beq	.L36
 453              	.LVL23:
 454              	.L32:
 223:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 224:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 225:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 226:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 227:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 228:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 229:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
 230:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 231:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 232:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 233:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 234:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 235:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 236:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 237:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /** Enable USB Voltage detector
 238:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
 239:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_PWREx_EnableUSBVoltageDetector();
 240:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 241:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 242:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 243:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 244:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 245:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 246:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 247:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 248:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 249:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 250:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 251:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 252:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 253:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 254:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 255:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 14


 256:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 257:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 258:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 259:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 260:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 261:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 262:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 263:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 264:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 265:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 266:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 267:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 455              		.loc 1 267 1 view .LVU97
 456 0022 38B0     		add	sp, sp, #224
 457              	.LCFI14:
 458              		.cfi_remember_state
 459              		.cfi_def_cfa_offset 16
 460              		@ sp needed
 461 0024 70BD     		pop	{r4, r5, r6, pc}
 462              	.LVL24:
 463              	.L36:
 464              	.LCFI15:
 465              		.cfi_restore_state
 230:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 466              		.loc 1 230 5 is_stmt 1 view .LVU98
 230:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 467              		.loc 1 230 46 is_stmt 0 view .LVU99
 468 0026 4FF48022 		mov	r2, #262144
 469 002a 0023     		movs	r3, #0
 470 002c CDE90223 		strd	r2, [sp, #8]
 231:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 471              		.loc 1 231 5 is_stmt 1 view .LVU100
 231:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 472              		.loc 1 231 43 is_stmt 0 view .LVU101
 473 0030 4FF48013 		mov	r3, #1048576
 474 0034 2493     		str	r3, [sp, #144]
 232:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 475              		.loc 1 232 5 is_stmt 1 view .LVU102
 232:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 476              		.loc 1 232 9 is_stmt 0 view .LVU103
 477 0036 02A8     		add	r0, sp, #8
 478 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 479              	.LVL25:
 232:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 480              		.loc 1 232 8 view .LVU104
 481 003c 0028     		cmp	r0, #0
 482 003e 33D1     		bne	.L37
 483              	.L34:
 239:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 484              		.loc 1 239 5 is_stmt 1 view .LVU105
 485 0040 FFF7FEFF 		bl	HAL_PWREx_EnableUSBVoltageDetector
 486              	.LVL26:
 241:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 487              		.loc 1 241 5 view .LVU106
 488              	.LBB5:
 241:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 489              		.loc 1 241 5 view .LVU107
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 15


 241:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 490              		.loc 1 241 5 view .LVU108
 491 0044 1B4C     		ldr	r4, .L38+4
 492              	.LVL27:
 241:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 493              		.loc 1 241 5 is_stmt 0 view .LVU109
 494 0046 D4F8E030 		ldr	r3, [r4, #224]
 495 004a 43F00103 		orr	r3, r3, #1
 496 004e C4F8E030 		str	r3, [r4, #224]
 241:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 497              		.loc 1 241 5 is_stmt 1 view .LVU110
 498 0052 D4F8E030 		ldr	r3, [r4, #224]
 499 0056 03F00103 		and	r3, r3, #1
 500 005a 0093     		str	r3, [sp]
 241:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 501              		.loc 1 241 5 view .LVU111
 502 005c 009B     		ldr	r3, [sp]
 503              	.LBE5:
 241:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 504              		.loc 1 241 5 view .LVU112
 248:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 505              		.loc 1 248 5 view .LVU113
 248:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 506              		.loc 1 248 25 is_stmt 0 view .LVU114
 507 005e 4FF4C853 		mov	r3, #6400
 508 0062 3393     		str	r3, [sp, #204]
 249:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 509              		.loc 1 249 5 is_stmt 1 view .LVU115
 249:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 510              		.loc 1 249 26 is_stmt 0 view .LVU116
 511 0064 0223     		movs	r3, #2
 512 0066 3493     		str	r3, [sp, #208]
 250:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 513              		.loc 1 250 5 is_stmt 1 view .LVU117
 250:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 514              		.loc 1 250 26 is_stmt 0 view .LVU118
 515 0068 0025     		movs	r5, #0
 516 006a 3595     		str	r5, [sp, #212]
 251:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 517              		.loc 1 251 5 is_stmt 1 view .LVU119
 251:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 518              		.loc 1 251 27 is_stmt 0 view .LVU120
 519 006c 3695     		str	r5, [sp, #216]
 252:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 520              		.loc 1 252 5 is_stmt 1 view .LVU121
 252:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 521              		.loc 1 252 31 is_stmt 0 view .LVU122
 522 006e 0A23     		movs	r3, #10
 523 0070 3793     		str	r3, [sp, #220]
 253:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 524              		.loc 1 253 5 is_stmt 1 view .LVU123
 525 0072 114E     		ldr	r6, .L38+8
 526 0074 33A9     		add	r1, sp, #204
 527 0076 3046     		mov	r0, r6
 528 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 529              	.LVL28:
 255:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 16


 530              		.loc 1 255 5 view .LVU124
 255:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 531              		.loc 1 255 25 is_stmt 0 view .LVU125
 532 007c 4FF40073 		mov	r3, #512
 533 0080 3393     		str	r3, [sp, #204]
 256:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 534              		.loc 1 256 5 is_stmt 1 view .LVU126
 256:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 535              		.loc 1 256 26 is_stmt 0 view .LVU127
 536 0082 3495     		str	r5, [sp, #208]
 257:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 537              		.loc 1 257 5 is_stmt 1 view .LVU128
 257:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 538              		.loc 1 257 26 is_stmt 0 view .LVU129
 539 0084 3595     		str	r5, [sp, #212]
 258:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 540              		.loc 1 258 5 is_stmt 1 view .LVU130
 541 0086 33A9     		add	r1, sp, #204
 542 0088 3046     		mov	r0, r6
 543 008a FFF7FEFF 		bl	HAL_GPIO_Init
 544              	.LVL29:
 261:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 545              		.loc 1 261 5 view .LVU131
 546              	.LBB6:
 261:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 547              		.loc 1 261 5 view .LVU132
 261:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 548              		.loc 1 261 5 view .LVU133
 549 008e D4F8D830 		ldr	r3, [r4, #216]
 550 0092 43F00063 		orr	r3, r3, #134217728
 551 0096 C4F8D830 		str	r3, [r4, #216]
 261:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 552              		.loc 1 261 5 view .LVU134
 553 009a D4F8D830 		ldr	r3, [r4, #216]
 554 009e 03F00063 		and	r3, r3, #134217728
 555 00a2 0193     		str	r3, [sp, #4]
 261:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 556              		.loc 1 261 5 view .LVU135
 557 00a4 019B     		ldr	r3, [sp, #4]
 558              	.LBE6:
 261:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 559              		.loc 1 261 5 view .LVU136
 560              		.loc 1 267 1 is_stmt 0 view .LVU137
 561 00a6 BCE7     		b	.L32
 562              	.LVL30:
 563              	.L37:
 234:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 564              		.loc 1 234 7 is_stmt 1 view .LVU138
 565 00a8 FFF7FEFF 		bl	Error_Handler
 566              	.LVL31:
 567 00ac C8E7     		b	.L34
 568              	.L39:
 569 00ae 00BF     		.align	2
 570              	.L38:
 571 00b0 00000840 		.word	1074266112
 572 00b4 00440258 		.word	1476543488
 573 00b8 00000258 		.word	1476526080
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 17


 574              		.cfi_endproc
 575              	.LFE149:
 577              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 578              		.align	1
 579              		.global	HAL_PCD_MspDeInit
 580              		.syntax unified
 581              		.thumb
 582              		.thumb_func
 584              	HAL_PCD_MspDeInit:
 585              	.LVL32:
 586              	.LFB150:
 268:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 269:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 270:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 271:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 272:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 273:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 274:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 275:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 276:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 587              		.loc 1 276 1 view -0
 588              		.cfi_startproc
 589              		@ args = 0, pretend = 0, frame = 0
 590              		@ frame_needed = 0, uses_anonymous_args = 0
 591              		.loc 1 276 1 is_stmt 0 view .LVU140
 592 0000 08B5     		push	{r3, lr}
 593              	.LCFI16:
 594              		.cfi_def_cfa_offset 8
 595              		.cfi_offset 3, -8
 596              		.cfi_offset 14, -4
 277:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 597              		.loc 1 277 3 is_stmt 1 view .LVU141
 598              		.loc 1 277 10 is_stmt 0 view .LVU142
 599 0002 0268     		ldr	r2, [r0]
 600              		.loc 1 277 5 view .LVU143
 601 0004 084B     		ldr	r3, .L44
 602 0006 9A42     		cmp	r2, r3
 603 0008 00D0     		beq	.L43
 604              	.LVL33:
 605              	.L40:
 278:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 279:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 280:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 281:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 282:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 283:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 284:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 285:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 286:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 287:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 288:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 289:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 290:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 291:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12);
 292:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 293:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 294:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 18


 295:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 296:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 297:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 298:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 606              		.loc 1 298 1 view .LVU144
 607 000a 08BD     		pop	{r3, pc}
 608              	.LVL34:
 609              	.L43:
 283:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 610              		.loc 1 283 5 is_stmt 1 view .LVU145
 611 000c 074A     		ldr	r2, .L44+4
 612 000e D2F8D830 		ldr	r3, [r2, #216]
 613 0012 23F00063 		bic	r3, r3, #134217728
 614 0016 C2F8D830 		str	r3, [r2, #216]
 291:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 615              		.loc 1 291 5 view .LVU146
 616 001a 4FF4D851 		mov	r1, #6912
 617 001e 0448     		ldr	r0, .L44+8
 618              	.LVL35:
 291:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 619              		.loc 1 291 5 is_stmt 0 view .LVU147
 620 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 621              	.LVL36:
 622              		.loc 1 298 1 view .LVU148
 623 0024 F1E7     		b	.L40
 624              	.L45:
 625 0026 00BF     		.align	2
 626              	.L44:
 627 0028 00000840 		.word	1074266112
 628 002c 00440258 		.word	1476543488
 629 0030 00000258 		.word	1476526080
 630              		.cfi_endproc
 631              	.LFE150:
 633              		.text
 634              	.Letext0:
 635              		.file 2 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 636              		.file 3 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 637              		.file 4 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 638              		.file 5 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 639              		.file 6 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 640              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 641              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 642              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rtc.h"
 643              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 644              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_usb.h"
 645              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pcd.h"
 646              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 647              		.file 14 "../../CM7/Core/Inc/main.h"
 648              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 649              		.file 16 "<built-in>"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:70     .text.HAL_MspInit:00000030 $d
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:75     .text.HAL_RTC_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:81     .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:158    .text.HAL_RTC_MspInit:00000048 $d
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:164    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:170    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:199    .text.HAL_RTC_MspDeInit:00000018 $d
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:205    .text.HAL_UART_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:211    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:342    .text.HAL_UART_MspInit:0000008c $d
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:349    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:355    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:398    .text.HAL_UART_MspDeInit:00000028 $d
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:405    .text.HAL_PCD_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:411    .text.HAL_PCD_MspInit:00000000 HAL_PCD_MspInit
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:571    .text.HAL_PCD_MspInit:000000b0 $d
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:578    .text.HAL_PCD_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:584    .text.HAL_PCD_MspDeInit:00000000 HAL_PCD_MspDeInit
C:\Users\gigig\AppData\Local\Temp\ccV9n85U.s:627    .text.HAL_PCD_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_PWREx_EnableUSBVoltageDetector
