Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 12 15:15:58 2025
| Host         : DESKTOP-09Q6E0D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file morse_top_control_sets_placed.rpt
| Design       : morse_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      6 |            1 |
|      8 |            7 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              36 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |             122 |           22 |
| Yes          | Yes                   | No                     |             120 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG | db0/btn_prev_i_1_n_0          |                         |                1 |              2 |
|  clk_IBUF_BUFG | db1/btn_prev_i_1__0_n_0       |                         |                1 |              2 |
|  clk_IBUF_BUFG | db2/btn_prev_i_1__1_n_0       |                         |                1 |              2 |
|  clk_IBUF_BUFG | encoder/led_i_1_n_0           | db0/btn0_db             |                1 |              2 |
|  clk_IBUF_BUFG |                               |                         |                3 |              6 |
|  clk_IBUF_BUFG | encoder/fifo[4][3]_i_1_n_0    | db0/btn0_db             |                2 |              8 |
|  clk_IBUF_BUFG | encoder/temp_digit[3]_i_1_n_0 | db0/btn0_db             |                2 |              8 |
|  clk_IBUF_BUFG | encoder/fifo[3][3]_i_1_n_0    | db0/btn0_db             |                1 |              8 |
|  clk_IBUF_BUFG | encoder/fifo[5][3]_i_1_n_0    | db0/btn0_db             |                3 |              8 |
|  clk_IBUF_BUFG | encoder/fifo[1][3]_i_1_n_0    | db0/btn0_db             |                1 |              8 |
|  clk_IBUF_BUFG | encoder/fifo[0][3]_i_1_n_0    | db0/btn0_db             |                1 |              8 |
|  clk_IBUF_BUFG | encoder/fifo[2][3]_i_1_n_0    | db0/btn0_db             |                1 |              8 |
|  clk_IBUF_BUFG |                               | db0/btn0_db             |                6 |             36 |
|  clk_IBUF_BUFG | db0/counter[0]_i_1_n_0        | db0/btn_prev_i_1_n_0    |                5 |             40 |
|  clk_IBUF_BUFG | db1/counter[0]_i_1__0_n_0     | db1/btn_prev_i_1__0_n_0 |                5 |             40 |
|  clk_IBUF_BUFG | db2/counter[0]_i_1__1_n_0     | db2/btn_prev_i_1__1_n_0 |                5 |             40 |
|  clk_IBUF_BUFG | encoder/counter_0             | db0/btn0_db             |               10 |             64 |
+----------------+-------------------------------+-------------------------+------------------+----------------+


