b'' b'actually detecting a break is done by watching for a "character" containing' b'all zero bits with the framing error resulting from its receipt. this' b'' b'true enough, but...' b'' b'means that the line stayed in the zero bit state even past the stop bit' b'time slot, which basically indicates a break. there is no special way to' b"detect break that i have found other than this there's no magic signal" b'generated by uarts, etc.' b'' b'zilog scc:' b'---------' b'rr0[7]: break detect' b'' b'this is a very popular part, but it has a number of quirks, especially' b'in hdlc mode.' b'' b'signetics duscc:' b'---------------------' b'rsr[2]: break start detect' b'rsr[3]: break end detect' b'' b'two of the bits in the receiver status register. you can enable an interrupt' b'on either of these bits going high, too. also, only one null will be put' b'in the fifo per break detected.' b'' b"this is simply the best serial chip i've ever worked with. _many_ less" b'quirks than the scc, which is imho second-best. (death to devices!)' b'' b'--' b'+----------------+' b'! ii cccccc jim cathey' b'! ii sssscc isc-bunker ramo' b'! ii cc taf-c8; spokane, wa b'! ii cccccc b'+----------------+' b'one design to rule them all; one design to find them.' b'one design to bring them all and in the darkness bind' b"them. in the land of mediocrity where the pc's lie." 