{
    "id": "1491520029",
    "title": "Masking at gate level in the presence of glitches",
    "venue": "cryptographic hardware and embedded systems",
    "year": 2005,
    "authors": [
        {
            "name": "Wieland Fischer",
            "id": "2135426620",
            "org": "Infineon Technologies AG, Munich, Germany#TAB#"
        },
        {
            "name": "Berndt Gammel",
            "id": "295323216",
            "org": "Infineon Technologies AG, Munich, Germany#TAB#"
        }
    ],
    "fields_of_study": [
        "CMOS",
        "Theoretical computer science",
        "Side channel attack",
        "Algorithm",
        "Logic gate",
        "Computer science",
        "NOR logic",
        "Glitch",
        "Electronic circuit",
        "Real-time computing",
        "Digital electronics",
        "Three-input universal logic gate"
    ],
    "references": [
        "83781150",
        "108606907",
        "130371449",
        "154749848",
        "1511843316",
        "1512062395",
        "1548656471",
        "1560093457",
        "1560519124",
        "1565369953",
        "1569151289",
        "1575446397",
        "1592625985",
        "2099724084",
        "2105114022",
        "2144630005",
        "2148862943",
        "2154909745",
        "2612208439"
    ]
}