C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/right.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/right.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module right

Top level modules:
	right

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/xor2.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/xor2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module xor2

Top level modules:
	xor2

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module proc_hier

Top level modules:
	proc_hier

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/nand2.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/nand2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nand2

Top level modules:
	nand2

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/left.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/left.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module left

Top level modules:
	left

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/clkrst.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/clkrst.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module clkrst

Top level modules:
	clkrst

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux2_1.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux2_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2_1

Top level modules:
	mux2_1

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/register.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register

Top level modules:
	register

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/shifter.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/shifter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/memory2c.syn.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/memory2c.syn.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/memory2c.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/memory2c.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux4_1

Top level modules:
	mux4_1

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/regFile_bypass.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/regFile_bypass.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module regFile_bypass

Top level modules:
	regFile_bypass

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/dff.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/dff.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dff

Top level modules:
	dff

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/cla_16b.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/cla_16b.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cla_16b

Top level modules:
	cla_16b

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/fullAdder_1b.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/fullAdder_1b.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fullAdder_1b

Top level modules:
	fullAdder_1b

} {} {}} C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/cla_4b.v {1 {vlog -work work -stats=none C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/cla_4b.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cla_4b

Top level modules:
	cla_4b

} {} {}}
