

================================================================
== Vivado HLS Report for 'memcachedPipeline_receive'
================================================================
* Date:           Wed Oct 21 12:18:37 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      5.75|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 5.37ns
ST_1: getState_load [1/1] 0.00ns
codeRepl:5  %getState_load = load i1* @getState, align 1

ST_1: getValueLength_V_1_load [1/1] 0.00ns
codeRepl:6  %getValueLength_V_1_load = load i12* @getValueLength_V_1, align 2

ST_1: getCounter_1_load [1/1] 0.00ns
codeRepl:7  %getCounter_1_load = load i8* @getCounter_1, align 1

ST_1: stg_6 [1/1] 0.00ns
codeRepl:8  br i1 %getState_load, label %._crit_edge117, label %0

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i12P(i12* @disp2rec_V_V, i32 1)

ST_1: stg_8 [1/1] 0.00ns
:1  br i1 %tmp, label %1, label %._crit_edge115

ST_1: tmp_28 [1/1] 0.00ns
:0  %tmp_28 = call i1 @_ssdm_op_NbReadReq.axis.i512P(i512* %memRdData_V_V, i32 1)

ST_1: stg_10 [1/1] 0.00ns
:1  br i1 %tmp_28, label %2, label %._crit_edge115

ST_1: tmp_V_20 [1/1] 2.91ns
:0  %tmp_V_20 = call i12 @_ssdm_op_Read.ap_fifo.volatile.i12P(i12* @disp2rec_V_V)

ST_1: tmp_V_23 [1/1] 0.00ns
:1  %tmp_V_23 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %memRdData_V_V)

ST_1: stg_13 [1/1] 0.89ns
:2  store i512 %tmp_V_23, i512* @memInputWord_V, align 64

ST_1: tmp_V_22 [1/1] 0.00ns
:3  %tmp_V_22 = trunc i512 %tmp_V_23 to i64

ST_1: tmp_68 [1/1] 1.30ns
:5  %tmp_68 = add i12 -8, %tmp_V_20

ST_1: stg_16 [1/1] 0.89ns
:6  store i12 %tmp_68, i12* @getValueLength_V_1, align 2

ST_1: tmp_69 [1/1] 1.24ns
:7  %tmp_69 = add i8 1, %getCounter_1_load

ST_1: stg_18 [1/1] 0.89ns
:8  store i8 %tmp_69, i8* @getCounter_1, align 1

ST_1: stg_19 [1/1] 0.89ns
:9  store i1 true, i1* @getState, align 1

ST_1: tmp_99 [1/1] 0.00ns
._crit_edge117:0  %tmp_99 = trunc i8 %getCounter_1_load to i4

ST_1: Lo_assign [1/1] 0.00ns
._crit_edge117:1  %Lo_assign = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %getCounter_1_load, i6 0)

ST_1: Hi_assign [1/1] 0.00ns
._crit_edge117:2  %Hi_assign = or i14 %Lo_assign, 63

ST_1: p_Val2_s [1/1] 0.00ns
._crit_edge117:3  %p_Val2_s = load i512* @memInputWord_V, align 64

ST_1: tmp_100 [1/1] 1.28ns
._crit_edge117:4  %tmp_100 = icmp ugt i14 %Lo_assign, %Hi_assign

ST_1: tmp_101 [1/1] 0.00ns
._crit_edge117:5  %tmp_101 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_99, i6 0)

ST_1: tmp_102 [1/1] 0.00ns
._crit_edge117:6  %tmp_102 = trunc i14 %Hi_assign to i10

ST_1: tmp_103 [1/1] 0.00ns
._crit_edge117:7  %tmp_103 = call i512 @llvm.part.select.i512(i512 %p_Val2_s, i32 511, i32 0)

ST_1: tmp_104 [1/1] 1.30ns
._crit_edge117:8  %tmp_104 = sub i10 %tmp_101, %tmp_102

ST_1: tmp_105 [1/1] 1.30ns
._crit_edge117:9  %tmp_105 = sub i10 511, %tmp_101

ST_1: tmp_106 [1/1] 1.30ns
._crit_edge117:10  %tmp_106 = sub i10 %tmp_102, %tmp_101

ST_1: tmp_107 [1/1] 0.71ns
._crit_edge117:11  %tmp_107 = select i1 %tmp_100, i10 %tmp_104, i10 %tmp_106

ST_1: tmp_108 [1/1] 0.71ns
._crit_edge117:12  %tmp_108 = select i1 %tmp_100, i512 %tmp_103, i512 %p_Val2_s

ST_1: tmp_109 [1/1] 0.71ns
._crit_edge117:13  %tmp_109 = select i1 %tmp_100, i10 %tmp_105, i10 %tmp_101

ST_1: tmp_111 [1/1] 0.00ns
._crit_edge117:15  %tmp_111 = zext i10 %tmp_109 to i512

ST_1: tmp_113 [1/1] 3.36ns
._crit_edge117:17  %tmp_113 = lshr i512 %tmp_108, %tmp_111

ST_1: tmp_117 [1/1] 0.00ns
._crit_edge117:22  %tmp_117 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %getValueLength_V_1_load, i32 3, i32 11)

ST_1: icmp [1/1] 1.33ns
._crit_edge117:23  %icmp = icmp ne i9 %tmp_117, 0

ST_1: tmp_s [1/1] 1.30ns
._crit_edge117:24  %tmp_s = add i12 %getValueLength_V_1_load, -8

ST_1: storemerge [1/1] 0.71ns
._crit_edge117:25  %storemerge = select i1 %icmp, i12 %tmp_s, i12 0

ST_1: stg_40 [1/1] 0.89ns
._crit_edge117:26  store i12 %storemerge, i12* @getValueLength_V_1, align 2

ST_1: tmp_65 [1/1] 1.30ns
._crit_edge117:27  %tmp_65 = icmp eq i12 %storemerge, 0

ST_1: stg_42 [1/1] 0.00ns
._crit_edge117:28  br i1 %tmp_65, label %3, label %4

ST_1: tmp_66 [1/1] 1.34ns
:0  %tmp_66 = icmp eq i8 %getCounter_1_load, 7

ST_1: stg_44 [1/1] 0.00ns
:1  br i1 %tmp_66, label %5, label %6

ST_1: tmp_67 [1/1] 1.24ns
:0  %tmp_67 = add i8 %getCounter_1_load, 1

ST_1: stg_46 [1/1] 0.89ns
:1  br label %7

ST_1: tmp_V_19 [1/1] 0.00ns
:0  %tmp_V_19 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %memRdData_V_V)

ST_1: stg_48 [1/1] 0.89ns
:1  store i512 %tmp_V_19, i512* @memInputWord_V, align 64

ST_1: stg_49 [1/1] 0.89ns
:2  br label %7

ST_1: stg_50 [1/1] 0.89ns
:1  store i1 false, i1* @getState, align 1

ST_1: stg_51 [1/1] 0.89ns
:2  br label %7

ST_1: storemerge8 [1/1] 0.00ns
:0  %storemerge8 = phi i8 [ 0, %3 ], [ %tmp_67, %6 ], [ 0, %5 ]

ST_1: stg_53 [1/1] 0.89ns
:1  store i8 %storemerge8, i8* @getCounter_1, align 1


 <State 2>: 5.75ns
ST_2: stg_54 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i512* %memRdData_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_55 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i1* @filterPopGet_V_V, [8 x i8]* @str1502, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1503, [1 x i8]* @str1503, [8 x i8]* @str1502)

ST_2: stg_56 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i64* @getPath2remux_V_V, [8 x i8]* @str1454, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1455, [1 x i8]* @str1455, [8 x i8]* @str1454)

ST_2: stg_57 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i12* @disp2rec_V_V, [8 x i8]* @str1438, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1439, [1 x i8]* @str1439, [8 x i8]* @str1438)

ST_2: stg_58 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1128) nounwind

ST_2: stg_59 [1/1] 2.91ns
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V, i64 %tmp_V_22)

ST_2: stg_60 [1/1] 0.00ns
:10  br label %._crit_edge115

ST_2: stg_61 [1/1] 0.00ns
._crit_edge115:0  br label %._crit_edge114

ST_2: tmp_110 [1/1] 1.30ns
._crit_edge117:14  %tmp_110 = sub i10 511, %tmp_107

ST_2: tmp_112 [1/1] 0.00ns
._crit_edge117:16  %tmp_112 = zext i10 %tmp_110 to i512

ST_2: tmp_114 [1/1] 0.82ns
._crit_edge117:18  %tmp_114 = lshr i512 -1, %tmp_112

ST_2: p_Result_s [1/1] 0.71ns
._crit_edge117:19  %p_Result_s = and i512 %tmp_113, %tmp_114

ST_2: tmp_V [1/1] 0.00ns
._crit_edge117:20  %tmp_V = trunc i512 %p_Result_s to i64

ST_2: stg_67 [1/1] 2.91ns
._crit_edge117:21  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V, i64 %tmp_V)

ST_2: stg_68 [1/1] 1.66ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @filterPopGet_V_V, i1 true)

ST_2: stg_69 [1/1] 0.00ns
:2  br label %._crit_edge114

ST_2: stg_70 [1/1] 0.00ns
._crit_edge114:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ memRdData_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fa53ecf2c60; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ getState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ed08a70; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ getValueLength_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ed08ad0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ getCounter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ed08b30; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ disp2rec_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; mode=0x7fa53ed08b90; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ memInputWord_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ed08bf0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ getPath2remux_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7fa53ed08c50; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ filterPopGet_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7fa53ed08cb0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
getState_load           (load          ) [ 011]
getValueLength_V_1_load (load          ) [ 000]
getCounter_1_load       (load          ) [ 000]
stg_6                   (br            ) [ 000]
tmp                     (nbreadreq     ) [ 011]
stg_8                   (br            ) [ 000]
tmp_28                  (nbreadreq     ) [ 011]
stg_10                  (br            ) [ 000]
tmp_V_20                (read          ) [ 000]
tmp_V_23                (read          ) [ 000]
stg_13                  (store         ) [ 000]
tmp_V_22                (trunc         ) [ 011]
tmp_68                  (add           ) [ 000]
stg_16                  (store         ) [ 000]
tmp_69                  (add           ) [ 000]
stg_18                  (store         ) [ 000]
stg_19                  (store         ) [ 000]
tmp_99                  (trunc         ) [ 000]
Lo_assign               (bitconcatenate) [ 000]
Hi_assign               (or            ) [ 000]
p_Val2_s                (load          ) [ 000]
tmp_100                 (icmp          ) [ 000]
tmp_101                 (bitconcatenate) [ 000]
tmp_102                 (trunc         ) [ 000]
tmp_103                 (partselect    ) [ 000]
tmp_104                 (sub           ) [ 000]
tmp_105                 (sub           ) [ 000]
tmp_106                 (sub           ) [ 000]
tmp_107                 (select        ) [ 011]
tmp_108                 (select        ) [ 000]
tmp_109                 (select        ) [ 000]
tmp_111                 (zext          ) [ 000]
tmp_113                 (lshr          ) [ 011]
tmp_117                 (partselect    ) [ 000]
icmp                    (icmp          ) [ 000]
tmp_s                   (add           ) [ 000]
storemerge              (select        ) [ 000]
stg_40                  (store         ) [ 000]
tmp_65                  (icmp          ) [ 011]
stg_42                  (br            ) [ 000]
tmp_66                  (icmp          ) [ 010]
stg_44                  (br            ) [ 000]
tmp_67                  (add           ) [ 000]
stg_46                  (br            ) [ 000]
tmp_V_19                (read          ) [ 000]
stg_48                  (store         ) [ 000]
stg_49                  (br            ) [ 000]
stg_50                  (store         ) [ 000]
stg_51                  (br            ) [ 000]
storemerge8             (phi           ) [ 000]
stg_53                  (store         ) [ 000]
stg_54                  (specinterface ) [ 000]
stg_55                  (specinterface ) [ 000]
stg_56                  (specinterface ) [ 000]
stg_57                  (specinterface ) [ 000]
stg_58                  (specpipeline  ) [ 000]
stg_59                  (write         ) [ 000]
stg_60                  (br            ) [ 000]
stg_61                  (br            ) [ 000]
tmp_110                 (sub           ) [ 000]
tmp_112                 (zext          ) [ 000]
tmp_114                 (lshr          ) [ 000]
p_Result_s              (and           ) [ 000]
tmp_V                   (trunc         ) [ 000]
stg_67                  (write         ) [ 000]
stg_68                  (write         ) [ 000]
stg_69                  (br            ) [ 000]
stg_70                  (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memRdData_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memRdData_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="getState">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getState"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="getValueLength_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getValueLength_V_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="getCounter_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getCounter_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="disp2rec_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="disp2rec_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="memInputWord_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memInputWord_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="getPath2remux_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getPath2remux_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filterPopGet_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filterPopGet_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i12P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i512"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1502"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1503"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1454"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1455"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1438"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1439"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1128"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="12" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_28_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="512" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_V_20_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="12" slack="0"/>
<pin id="113" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_20/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="512" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="0"/>
<pin id="119" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_23/1 tmp_V_19/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="64" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_59/2 stg_67/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="stg_68_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_68/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="storemerge8_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="139" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge8 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="storemerge8_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="4" bw="1" slack="0"/>
<pin id="146" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge8/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="512" slack="0"/>
<pin id="153" dir="0" index="1" bw="512" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_13/1 stg_48/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="getState_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="getState_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="getValueLength_V_1_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="getValueLength_V_1_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="getCounter_1_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="getCounter_1_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_V_22_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="512" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_22/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_68_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="12" slack="0"/>
<pin id="176" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="stg_16_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="12" slack="0"/>
<pin id="181" dir="0" index="1" bw="12" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_16/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_69_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_69/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="stg_18_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_18/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="stg_19_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_19/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_99_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_99/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="Lo_assign_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="14" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="Hi_assign_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_Val2_s_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="512" slack="0"/>
<pin id="223" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_100_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="14" slack="0"/>
<pin id="227" dir="0" index="1" bw="14" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_100/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_101_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_101/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_102_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="14" slack="0"/>
<pin id="241" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_102/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_103_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="512" slack="0"/>
<pin id="245" dir="0" index="1" bw="512" slack="0"/>
<pin id="246" dir="0" index="2" bw="10" slack="0"/>
<pin id="247" dir="0" index="3" bw="1" slack="0"/>
<pin id="248" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_103/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_104_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_104/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_105_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_105/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_106_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="10" slack="0"/>
<pin id="268" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_106/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_107_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="0"/>
<pin id="274" dir="0" index="2" bw="10" slack="0"/>
<pin id="275" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_107/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_108_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="512" slack="0"/>
<pin id="282" dir="0" index="2" bw="512" slack="0"/>
<pin id="283" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_108/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_109_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="10" slack="0"/>
<pin id="290" dir="0" index="2" bw="10" slack="0"/>
<pin id="291" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_109/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_111_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_111/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_113_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="512" slack="0"/>
<pin id="301" dir="0" index="1" bw="10" slack="0"/>
<pin id="302" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_113/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_117_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="0" index="1" bw="12" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="0" index="3" bw="5" slack="0"/>
<pin id="310" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_117/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="storemerge_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="12" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="stg_40_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="0" index="1" bw="12" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_40/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_65_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_65/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_66_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_66/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_67_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_67/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="stg_50_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_50/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="stg_53_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_110_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="10" slack="1"/>
<pin id="375" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_110/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_112_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_112/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_114_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="10" slack="0"/>
<pin id="384" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_114/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Result_s_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="512" slack="1"/>
<pin id="389" dir="0" index="1" bw="512" slack="0"/>
<pin id="390" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_V_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="512" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="getState_load_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="getState_load "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_28_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_V_22_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_22 "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_107_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="1"/>
<pin id="416" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_113_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="512" slack="1"/>
<pin id="421" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_113 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_65_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="88" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="92" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="155"><net_src comp="116" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="116" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="110" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="165" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="165" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="165" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="207" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="215" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="203" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="215" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="221" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="257"><net_src comp="231" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="239" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="231" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="239" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="231" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="225" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="253" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="265" pin="2"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="225" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="243" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="221" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="225" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="259" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="231" pin="3"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="279" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="161" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="319"><net_src comp="305" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="54" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="161" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="315" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="4" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="327" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="56" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="165" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="58" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="165" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="28" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="353" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="2" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="140" pin="6"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="6" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="90" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="387" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="400"><net_src comp="157" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="94" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="102" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="169" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="417"><net_src comp="271" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="422"><net_src comp="299" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="427"><net_src comp="341" pin="2"/><net_sink comp="424" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: getPath2remux_V_V | {2 }
	Port: filterPopGet_V_V | {2 }
  - Chain level:
	State 1
		stg_6 : 1
		stg_16 : 1
		tmp_69 : 1
		stg_18 : 2
		tmp_99 : 1
		Lo_assign : 1
		Hi_assign : 2
		tmp_100 : 2
		tmp_101 : 2
		tmp_102 : 2
		tmp_103 : 1
		tmp_104 : 3
		tmp_105 : 3
		tmp_106 : 3
		tmp_107 : 4
		tmp_108 : 3
		tmp_109 : 3
		tmp_111 : 4
		tmp_113 : 5
		tmp_117 : 1
		icmp : 2
		tmp_s : 1
		storemerge : 3
		stg_40 : 4
		tmp_65 : 4
		stg_42 : 5
		tmp_66 : 1
		stg_44 : 2
		tmp_67 : 1
		storemerge8 : 2
		stg_53 : 3
	State 2
		tmp_112 : 1
		tmp_114 : 2
		p_Result_s : 3
		tmp_V : 3
		stg_67 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   lshr   |      tmp_113_fu_299     |    0    |   1922  |
|          |      tmp_114_fu_381     |    0    |    19   |
|----------|-------------------------|---------|---------|
|    and   |    p_Result_s_fu_387    |    0    |   640   |
|----------|-------------------------|---------|---------|
|          |      tmp_107_fu_271     |    0    |    10   |
|  select  |      tmp_108_fu_279     |    0    |   512   |
|          |      tmp_109_fu_287     |    0    |    10   |
|          |    storemerge_fu_327    |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |      tmp_68_fu_173      |    0    |    12   |
|    add   |      tmp_69_fu_185      |    0    |    8    |
|          |       tmp_s_fu_321      |    0    |    12   |
|          |      tmp_67_fu_353      |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |      tmp_104_fu_253     |    0    |    10   |
|    sub   |      tmp_105_fu_259     |    0    |    10   |
|          |      tmp_106_fu_265     |    0    |    10   |
|          |      tmp_110_fu_372     |    0    |    10   |
|----------|-------------------------|---------|---------|
|          |      tmp_100_fu_225     |    0    |    5    |
|   icmp   |       icmp_fu_315       |    0    |    3    |
|          |      tmp_65_fu_341      |    0    |    5    |
|          |      tmp_66_fu_347      |    0    |    3    |
|----------|-------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_94   |    0    |    0    |
|          | tmp_28_nbreadreq_fu_102 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   read   |   tmp_V_20_read_fu_110  |    0    |    0    |
|          |     grp_read_fu_116     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_122    |    0    |    0    |
|          |   stg_68_write_fu_129   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     tmp_V_22_fu_169     |    0    |    0    |
|   trunc  |      tmp_99_fu_203      |    0    |    0    |
|          |      tmp_102_fu_239     |    0    |    0    |
|          |       tmp_V_fu_392      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|     Lo_assign_fu_207    |    0    |    0    |
|          |      tmp_101_fu_231     |    0    |    0    |
|----------|-------------------------|---------|---------|
|    or    |     Hi_assign_fu_215    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|      tmp_103_fu_243     |    0    |    0    |
|          |      tmp_117_fu_305     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |      tmp_111_fu_295     |    0    |    0    |
|          |      tmp_112_fu_377     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   3221  |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|getState_load_reg_397|    1   |
| storemerge8_reg_137 |    8   |
|   tmp_107_reg_414   |   10   |
|   tmp_113_reg_419   |   512  |
|    tmp_28_reg_405   |    1   |
|    tmp_65_reg_424   |    1   |
|   tmp_V_22_reg_409  |   64   |
|     tmp_reg_401     |    1   |
+---------------------+--------+
|        Total        |   598  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_122 |  p2  |   2  |  64  |   128  ||    64   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  0.892  ||    64   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3221  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   64   |
|  Register |    -   |   598  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   598  |  3285  |
+-----------+--------+--------+--------+
