;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 20/02/2017 4:02:50
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000040632  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x00059E  	1438
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x0005EA  	1514
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000788  	1928
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x0632	0x20AE2F  	MOV	#2786, W15
0x0634	0x20FFF0  	MOV	#4095, W0
0x0636	0xB7A020  	MOV	WREG, SPLIM
0x0638	0x200000  	MOV	#0, W0
0x063A	0xB7A034  	MOV	WREG, PSVPAG
0x063C	0x200040  	MOV	#4, W0
0x063E	0xB72044  	IOR	CORCON
;ADC_DAC.c,352 :: 		void main() {
;ADC_DAC.c,354 :: 		Configuracion();
0x0640	0x781F8A  	PUSH	W10
0x0642	0x781F8B  	PUSH	W11
0x0644	0x07FF30  	RCALL	_Configuracion
;ADC_DAC.c,356 :: 		UART1_Init(9600);                                           // Initialize UART module at 9600 bps
0x0646	0x22580A  	MOV	#9600, W10
0x0648	0x20000B  	MOV	#0, W11
0x064A	0x07FEAC  	RCALL	_UART1_Init
;ADC_DAC.c,357 :: 		Delay_ms(100);                                              // Wait for UART module to stabilize
0x064C	0x200158  	MOV	#21, W8
0x064E	0x2585B7  	MOV	#22619, W7
L_main25:
0x0650	0xED200E  	DEC	W7
0x0652	0x3AFFFE  	BRA NZ	L_main25
0x0654	0xED2010  	DEC	W8
0x0656	0x3AFFFC  	BRA NZ	L_main25
;ADC_DAC.c,364 :: 		TP = 0x01;
0x0658	0x2080D1  	MOV	#lo_addr(_TP), W1
0x065A	0xB3C010  	MOV.B	#1, W0
0x065C	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,365 :: 		Id = 0x07;
0x065E	0x2080C1  	MOV	#lo_addr(_Id), W1
0x0660	0xB3C070  	MOV.B	#7, W0
0x0662	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,367 :: 		Rspt[0] = Hdr;                                              //Se rellena el primer byte de la trama de respuesta con el delimitador de inicio de trama
0x0664	0x20ADB1  	MOV	#lo_addr(_Rspt), W1
0x0666	0xB3CEE0  	MOV.B	#238, W0
0x0668	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,368 :: 		Rspt[1] = Tp;                                               //Se rellena el segundo byte de la trama de repuesta con el Id del tipo de sensor
0x066A	0x20ADC1  	MOV	#lo_addr(_Rspt+1), W1
0x066C	0xB3C010  	MOV.B	#1, W0
0x066E	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,369 :: 		Rspt[2] = Id;                                               //Se rellena el tercer byte de la trama de repuesta con el Id de esclavo
0x0670	0x20ADD1  	MOV	#lo_addr(_Rspt+2), W1
0x0672	0xB3C070  	MOV.B	#7, W0
0x0674	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,370 :: 		Rspt[Rsize-1] = End;                                        //Se rellena el ultimo byte de la trama de repuesta con el delimitador de final de trama
0x0676	0x20AE01  	MOV	#lo_addr(_Rspt+5), W1
0x0678	0xB3CFF0  	MOV.B	#255, W0
0x067A	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,372 :: 		while(1){
L_main27:
;ADC_DAC.c,374 :: 		Ptcn[0]=Hdr;
0x067C	0x208081  	MOV	#lo_addr(_Ptcn), W1
0x067E	0xB3CEE0  	MOV.B	#238, W0
0x0680	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,375 :: 		Ptcn[Psize-1]=End;
0x0682	0x2080B1  	MOV	#lo_addr(_Ptcn+3), W1
0x0684	0xB3CFF0  	MOV.B	#255, W0
0x0686	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,376 :: 		Ptcn[1]=Tp;
0x0688	0x208091  	MOV	#lo_addr(_Ptcn+1), W1
0x068A	0x2080D0  	MOV	#lo_addr(_TP), W0
0x068C	0x784890  	MOV.B	[W0], [W1]
;ADC_DAC.c,377 :: 		Ptcn[2]=Id;
0x068E	0x2080A1  	MOV	#lo_addr(_Ptcn+2), W1
0x0690	0x2080C0  	MOV	#lo_addr(_Id), W0
0x0692	0x784890  	MOV.B	[W0], [W1]
;ADC_DAC.c,379 :: 		if (BanP==1){                                      //Verifica si se realizo una peticion
0x0694	0x208010  	MOV	#lo_addr(_BanP), W0
0x0696	0x784010  	MOV.B	[W0], W0
0x0698	0xE10461  	CP.B	W0, #1
0x069A	0x3A006C  	BRA NZ	L_main29
L__main76:
;ADC_DAC.c,380 :: 		if ((Ptcn[0]==Hdr)&&(Ptcn[Psize-1]==End)){      //Verifica que el primer y el ultimo elemento sean los delimitador de trama
0x069C	0x208080  	MOV	#lo_addr(_Ptcn), W0
0x069E	0x784090  	MOV.B	[W0], W1
0x06A0	0xB3CEE0  	MOV.B	#238, W0
0x06A2	0xE10C00  	CP.B	W1, W0
0x06A4	0x3A0050  	BRA NZ	L__main57
L__main77:
0x06A6	0x2080B0  	MOV	#lo_addr(_Ptcn+3), W0
0x06A8	0x784090  	MOV.B	[W0], W1
0x06AA	0xB3CFF0  	MOV.B	#255, W0
0x06AC	0xE10C00  	CP.B	W1, W0
0x06AE	0x3A004B  	BRA NZ	L__main56
L__main78:
L__main53:
;ADC_DAC.c,382 :: 		if ((Ptcn[1]==Tp)&&(Ptcn[2]==Id)){           //Verifica el identificador de tipo de sensor y el identificador de esclavo
0x06B0	0x208090  	MOV	#lo_addr(_Ptcn+1), W0
0x06B2	0xFB8090  	ZE	[W0], W1
0x06B4	0x2080D0  	MOV	#lo_addr(_TP), W0
0x06B6	0xFB0010  	SE	[W0], W0
0x06B8	0xE10800  	CP	W1, W0
0x06BA	0x3A0044  	BRA NZ	L__main55
L__main79:
0x06BC	0x2080A0  	MOV	#lo_addr(_Ptcn+2), W0
0x06BE	0xFB8090  	ZE	[W0], W1
0x06C0	0x2080C0  	MOV	#lo_addr(_Id), W0
0x06C2	0xFB0010  	SE	[W0], W0
0x06C4	0xE10800  	CP	W1, W0
0x06C6	0x3A003E  	BRA NZ	L__main54
L__main80:
L__main52:
;ADC_DAC.c,384 :: 		Distancia();                              //Realiza un calculo de distancia
0x06C8	0x07FE4E  	RCALL	_Distancia
;ADC_DAC.c,385 :: 		UART1_Write(0xAA);
0x06CA	0x200AAA  	MOV	#170, W10
0x06CC	0x07FE3F  	RCALL	_UART1_Write
;ADC_DAC.c,386 :: 		UART1_Write(0xEA);
0x06CE	0x200EAA  	MOV	#234, W10
0x06D0	0x07FE3D  	RCALL	_UART1_Write
;ADC_DAC.c,387 :: 		for (ir=0;ir<Rsize;ir++){
0x06D2	0x208001  	MOV	#lo_addr(_ir), W1
0x06D4	0xEF2000  	CLR	W0
0x06D6	0x784880  	MOV.B	W0, [W1]
L_main36:
0x06D8	0x208000  	MOV	#lo_addr(_ir), W0
0x06DA	0x784010  	MOV.B	[W0], W0
0x06DC	0xE10466  	CP.B	W0, #6
0x06DE	0x3D000A  	BRA GE	L_main37
L__main81:
;ADC_DAC.c,389 :: 		UART1_Write(Rspt[ir]);                //Envia la trama de respuesta
0x06E0	0x208000  	MOV	#lo_addr(_ir), W0
0x06E2	0xFB0090  	SE	[W0], W1
0x06E4	0x20ADB0  	MOV	#lo_addr(_Rspt), W0
0x06E6	0x400001  	ADD	W0, W1, W0
0x06E8	0xFB8510  	ZE	[W0], W10
0x06EA	0x07FE30  	RCALL	_UART1_Write
;ADC_DAC.c,387 :: 		for (ir=0;ir<Rsize;ir++){
0x06EC	0xB3C011  	MOV.B	#1, W1
0x06EE	0x208000  	MOV	#lo_addr(_ir), W0
0x06F0	0x40C810  	ADD.B	W1, [W0], [W0]
;ADC_DAC.c,390 :: 		}
0x06F2	0x37FFF2  	BRA	L_main36
L_main37:
;ADC_DAC.c,391 :: 		for (ip=0;ip<Psize;ip++){
0x06F4	0x20ADA1  	MOV	#lo_addr(_ip), W1
0x06F6	0xEF2000  	CLR	W0
0x06F8	0x784880  	MOV.B	W0, [W1]
L_main39:
0x06FA	0x20ADA0  	MOV	#lo_addr(_ip), W0
0x06FC	0x784010  	MOV.B	[W0], W0
0x06FE	0xE10464  	CP.B	W0, #4
0x0700	0x3D000A  	BRA GE	L_main40
L__main82:
;ADC_DAC.c,392 :: 		Ptcn[ip]=0;                           //Limpia la trama de peticion
0x0702	0x20ADA0  	MOV	#lo_addr(_ip), W0
0x0704	0xFB0090  	SE	[W0], W1
0x0706	0x208080  	MOV	#lo_addr(_Ptcn), W0
0x0708	0x400081  	ADD	W0, W1, W1
0x070A	0xEF2000  	CLR	W0
0x070C	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,391 :: 		for (ip=0;ip<Psize;ip++){
0x070E	0xB3C011  	MOV.B	#1, W1
0x0710	0x20ADA0  	MOV	#lo_addr(_ip), W0
0x0712	0x40C810  	ADD.B	W1, [W0], [W0]
;ADC_DAC.c,393 :: 		}
0x0714	0x37FFF2  	BRA	L_main39
L_main40:
;ADC_DAC.c,394 :: 		for (ip=3;ip<5;ip++){
0x0716	0x20ADA1  	MOV	#lo_addr(_ip), W1
0x0718	0xB3C030  	MOV.B	#3, W0
0x071A	0x784880  	MOV.B	W0, [W1]
L_main42:
0x071C	0x20ADA0  	MOV	#lo_addr(_ip), W0
0x071E	0x784010  	MOV.B	[W0], W0
0x0720	0xE10465  	CP.B	W0, #5
0x0722	0x3D000A  	BRA GE	L_main43
L__main83:
;ADC_DAC.c,395 :: 		Rspt[ip]=0;;                          //Limpia los bits de datos de la trama de respuesta
0x0724	0x20ADA0  	MOV	#lo_addr(_ip), W0
0x0726	0xFB0090  	SE	[W0], W1
0x0728	0x20ADB0  	MOV	#lo_addr(_Rspt), W0
0x072A	0x400081  	ADD	W0, W1, W1
0x072C	0xEF2000  	CLR	W0
0x072E	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,394 :: 		for (ip=3;ip<5;ip++){
0x0730	0xB3C011  	MOV.B	#1, W1
0x0732	0x20ADA0  	MOV	#lo_addr(_ip), W0
0x0734	0x40C810  	ADD.B	W1, [W0], [W0]
;ADC_DAC.c,396 :: 		}
0x0736	0x37FFF2  	BRA	L_main42
L_main43:
;ADC_DAC.c,400 :: 		BanP = 0;
0x0738	0x208011  	MOV	#lo_addr(_BanP), W1
0x073A	0xEF2000  	CLR	W0
0x073C	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,401 :: 		ip=0;                                     //Limpia el subindice de la trama de peticion
0x073E	0x20ADA1  	MOV	#lo_addr(_ip), W1
0x0740	0xEF2000  	CLR	W0
0x0742	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,382 :: 		if ((Ptcn[1]==Tp)&&(Ptcn[2]==Id)){           //Verifica el identificador de tipo de sensor y el identificador de esclavo
L__main55:
L__main54:
;ADC_DAC.c,404 :: 		}else{
0x0744	0x370017  	BRA	L_main45
;ADC_DAC.c,380 :: 		if ((Ptcn[0]==Hdr)&&(Ptcn[Psize-1]==End)){      //Verifica que el primer y el ultimo elemento sean los delimitador de trama
L__main57:
L__main56:
;ADC_DAC.c,405 :: 		for (ip=0;ip<Psize;ip++){
0x0746	0x20ADA1  	MOV	#lo_addr(_ip), W1
0x0748	0xEF2000  	CLR	W0
0x074A	0x784880  	MOV.B	W0, [W1]
L_main46:
0x074C	0x20ADA0  	MOV	#lo_addr(_ip), W0
0x074E	0x784010  	MOV.B	[W0], W0
0x0750	0xE10464  	CP.B	W0, #4
0x0752	0x3D000A  	BRA GE	L_main47
L__main84:
;ADC_DAC.c,406 :: 		Ptcn[ip]=0;                           //Limpia la trama de peticion
0x0754	0x20ADA0  	MOV	#lo_addr(_ip), W0
0x0756	0xFB0090  	SE	[W0], W1
0x0758	0x208080  	MOV	#lo_addr(_Ptcn), W0
0x075A	0x400081  	ADD	W0, W1, W1
0x075C	0xEF2000  	CLR	W0
0x075E	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,405 :: 		for (ip=0;ip<Psize;ip++){
0x0760	0xB3C011  	MOV.B	#1, W1
0x0762	0x20ADA0  	MOV	#lo_addr(_ip), W0
0x0764	0x40C810  	ADD.B	W1, [W0], [W0]
;ADC_DAC.c,407 :: 		}
0x0766	0x37FFF2  	BRA	L_main46
L_main47:
;ADC_DAC.c,408 :: 		BanP = 0;
0x0768	0x208011  	MOV	#lo_addr(_BanP), W1
0x076A	0xEF2000  	CLR	W0
0x076C	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,409 :: 		ip=0;                                     //Limpia el subindice de la trama de peticion
0x076E	0x20ADA1  	MOV	#lo_addr(_ip), W1
0x0770	0xEF2000  	CLR	W0
0x0772	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,410 :: 		}
L_main45:
;ADC_DAC.c,411 :: 		}
L_main29:
;ADC_DAC.c,415 :: 		Delay_ms(10);
0x0774	0x200038  	MOV	#3, W8
0x0776	0x208D57  	MOV	#2261, W7
L_main49:
0x0778	0xED200E  	DEC	W7
0x077A	0x3AFFFE  	BRA NZ	L_main49
0x077C	0xED2010  	DEC	W8
0x077E	0x3AFFFC  	BRA NZ	L_main49
;ADC_DAC.c,417 :: 		}
0x0780	0x37FF7D  	BRA	L_main27
;ADC_DAC.c,419 :: 		}
L_end_main:
0x0782	0x7805CF  	POP	W11
0x0784	0x78054F  	POP	W10
L__main_end_loop:
0x0786	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_Configuracion:
;ADC_DAC.c,284 :: 		void Configuracion(){
;ADC_DAC.c,287 :: 		CLKDIVbits.PLLPRE = 0;                      //PLLPRE<4:0> = 0  ->  N1 = 2    8MHz / 2 = 4MHz
0x04A6	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x04A8	0x784090  	MOV.B	[W0], W1
0x04AA	0xB3CE00  	MOV.B	#224, W0
0x04AC	0x60C080  	AND.B	W1, W0, W1
0x04AE	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x04B0	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,288 :: 		PLLFBD = 38;                                //PLLDIV<8:0> = 38 ->  M = 40    4MHz * 40 = 160MHz
0x04B2	0x200260  	MOV	#38, W0
0x04B4	0xB7A746  	MOV	WREG, PLLFBD
;ADC_DAC.c,289 :: 		CLKDIVbits.PLLPOST = 0;                     //PLLPOST<1:0> = 0 ->  N2 = 2    160MHz / 2 = 80MHz
0x04B6	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x04B8	0x784090  	MOV.B	[W0], W1
0x04BA	0xB3C3F0  	MOV.B	#63, W0
0x04BC	0x60C080  	AND.B	W1, W0, W1
0x04BE	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x04C0	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,292 :: 		AD1PCFGL = 0xFFFE;                          //Configura el puerto AN0 como entrada analogica y todas las demas como digitales
0x04C2	0x2FFFE0  	MOV	#65534, W0
0x04C4	0xB7A32C  	MOV	WREG, AD1PCFGL
;ADC_DAC.c,293 :: 		TRISA0_bit = 1;                             //Set RA0 pin as input
0x04C6	0xA802C0  	BSET	TRISA0_bit, BitPos(TRISA0_bit+0)
;ADC_DAC.c,294 :: 		TRISA4_bit = 1;                             //Set RA4 pin as input
0x04C8	0xA882C0  	BSET	TRISA4_bit, BitPos(TRISA4_bit+0)
;ADC_DAC.c,295 :: 		TRISB = 0xFF80;                             //TRISB = 11111111 10000000
0x04CA	0x2FF800  	MOV	#65408, W0
0x04CC	0xB7A2C8  	MOV	WREG, TRISB
;ADC_DAC.c,298 :: 		AD1CON1.AD12B = 0;                          //Configura el ADC en modo de 10 bits
0x04CE	0xA94321  	BCLR	AD1CON1, #10
;ADC_DAC.c,299 :: 		AD1CON1bits.FORM = 0x00;                    //Formato de la canversion: 00->(0_1023)|01->(-512_511)|02->(0_0.999)|03->(-1_0.999)
0x04D0	0x801901  	MOV	AD1CON1bits, W1
0x04D2	0x2FCFF0  	MOV	#64767, W0
0x04D4	0x608000  	AND	W1, W0, W0
0x04D6	0xB7A320  	MOV	WREG, AD1CON1bits
;ADC_DAC.c,300 :: 		AD1CON1.SIMSAM = 0;                         //0 -> Muestrea múltiples canales individualmente en secuencia
0x04D8	0xA96320  	BCLR	AD1CON1, #3
;ADC_DAC.c,301 :: 		AD1CON1.ADSIDL = 0;                         //Continua con la operacion del modulo durante el modo desocupado
0x04DA	0xA9A321  	BCLR	AD1CON1, #13
;ADC_DAC.c,302 :: 		AD1CON1.ASAM = 1;                           //Muestreo automatico
0x04DC	0xA84320  	BSET	AD1CON1, #2
;ADC_DAC.c,303 :: 		AD1CON1bits.SSRC = 0x00;                    //Conversion manual
0x04DE	0x203200  	MOV	#lo_addr(AD1CON1bits), W0
0x04E0	0x784090  	MOV.B	[W0], W1
0x04E2	0xB3C1F0  	MOV.B	#31, W0
0x04E4	0x60C080  	AND.B	W1, W0, W1
0x04E6	0x203200  	MOV	#lo_addr(AD1CON1bits), W0
0x04E8	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,305 :: 		AD1CON2bits.VCFG = 0;                       //Selecciona AVDD y AVSS como fuentes de voltaje de referencia
0x04EA	0x801911  	MOV	AD1CON2bits, W1
0x04EC	0x21FFF0  	MOV	#8191, W0
0x04EE	0x608000  	AND	W1, W0, W0
0x04F0	0xB7A322  	MOV	WREG, AD1CON2bits
;ADC_DAC.c,306 :: 		AD1CON2bits.CHPS = 0;                       //Selecciona unicamente el canal CH0
0x04F2	0x801911  	MOV	AD1CON2bits, W1
0x04F4	0x2FCFF0  	MOV	#64767, W0
0x04F6	0x608000  	AND	W1, W0, W0
0x04F8	0xB7A322  	MOV	WREG, AD1CON2bits
;ADC_DAC.c,307 :: 		AD1CON2.CSCNA = 0;                          //No escanea las entradas de CH0 durante la Muestra A
0x04FA	0xA94323  	BCLR	AD1CON2, #10
;ADC_DAC.c,308 :: 		AD1CON2.BUFM = 0;                           //Bit de selección del modo de relleno del búfer, 0 -> Siempre comienza a llenar el buffer desde el principio
0x04FC	0xA92322  	BCLR	AD1CON2, #1
;ADC_DAC.c,309 :: 		AD1CON2.ALTS = 0x00;                        //Utiliza siempre la selección de entrada de canal para la muestra A
0x04FE	0xA90322  	BCLR	AD1CON2, #0
;ADC_DAC.c,311 :: 		AD1CON3.ADRC = 0;                           //Selecciona el reloj de conversion del ADC derivado del reloj del sistema
0x0500	0xA9E325  	BCLR	AD1CON3, #15
;ADC_DAC.c,312 :: 		AD1CON3bits.ADCS = 0x02;                    //Configura el periodo del reloj del ADC fijando el valor de los bits ADCS segun la formula: TAD = TCY*(ADCS+1) = 75ns  -> ADCS = 2
0x0502	0xB3C020  	MOV.B	#2, W0
0x0504	0x784080  	MOV.B	W0, W1
0x0506	0x203240  	MOV	#lo_addr(AD1CON3bits), W0
0x0508	0x68C090  	XOR.B	W1, [W0], W1
0x050A	0xB3CFF0  	MOV.B	#255, W0
0x050C	0x60C080  	AND.B	W1, W0, W1
0x050E	0x203240  	MOV	#lo_addr(AD1CON3bits), W0
0x0510	0x68C090  	XOR.B	W1, [W0], W1
0x0512	0x203240  	MOV	#lo_addr(AD1CON3bits), W0
0x0514	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,313 :: 		AD1CON3bits.SAMC = 0x02;                    //Auto Sample Time bits, 2 -> 2*TAD (minimo periodo de muestreo para 10 bits)
0x0516	0x202000  	MOV	#512, W0
0x0518	0x780080  	MOV	W0, W1
0x051A	0x203240  	MOV	#lo_addr(AD1CON3bits), W0
0x051C	0x688090  	XOR	W1, [W0], W1
0x051E	0x21F000  	MOV	#7936, W0
0x0520	0x608080  	AND	W1, W0, W1
0x0522	0x203240  	MOV	#lo_addr(AD1CON3bits), W0
0x0524	0x688090  	XOR	W1, [W0], W1
0x0526	0x881921  	MOV	W1, AD1CON3bits
;ADC_DAC.c,315 :: 		AD1CHS0 = 0;                                //ADC1 INPUT CHANNEL 0 SELECT REGISTER
0x0528	0xEF2328  	CLR	AD1CHS0
;ADC_DAC.c,316 :: 		AD1CHS123 = 0;                              //AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER
0x052A	0xEF2326  	CLR	AD1CHS123
;ADC_DAC.c,318 :: 		AD1CSSL = 0x00;                             //Se salta todos los puertos ANx para los escaneos de entrada
0x052C	0xEF2330  	CLR	AD1CSSL
;ADC_DAC.c,320 :: 		AD1CON1.ADON = 1;                           //Enciende el modulo ADC
0x052E	0xA8E321  	BSET	AD1CON1, #15
;ADC_DAC.c,323 :: 		T1CON = 0x8000;                             //Habilita el TMR1, selecciona el reloj interno, desabilita el modo Gated Timer, selecciona el preescalador 1:1,
0x0530	0x280000  	MOV	#32768, W0
0x0532	0xB7A104  	MOV	WREG, T1CON
;ADC_DAC.c,324 :: 		IEC0.T1IE = 0;                              //Inicializa el programa con la interrupcion por desborde de TMR1 desabilitada para no interferir con la lectura del sensor de temperatura
0x0534	0xA96094  	BCLR	IEC0, #3
;ADC_DAC.c,325 :: 		T1IF_bit = 0;                               //Limpia la bandera de interrupcion
0x0536	0xA96084  	BCLR	T1IF_bit, BitPos(T1IF_bit+0)
;ADC_DAC.c,326 :: 		PR1 = 200;                                  //Genera una interrupcion cada 5us (Fs=200KHz)
0x0538	0x200C80  	MOV	#200, W0
0x053A	0xB7A102  	MOV	WREG, PR1
;ADC_DAC.c,329 :: 		T2CON = 0x8000;                             //Habilita el TMR2, selecciona el reloj interno, desabilita el modo Gated Timer, selecciona el preescalador 1:1,
0x053C	0x280000  	MOV	#32768, W0
0x053E	0xB7A110  	MOV	WREG, T2CON
;ADC_DAC.c,330 :: 		IEC0.T2IE = 0;                              //Inicializa el programa con la interrupcion por desborde de TMR2 desabilitada para no interferir con la lectura del sensor de temperatura
0x0540	0xA9E094  	BCLR	IEC0, #7
;ADC_DAC.c,331 :: 		T2IF_bit = 0;                               //Limpia la bandera de interrupcion
0x0542	0xA9E084  	BCLR	T2IF_bit, BitPos(T2IF_bit+0)
;ADC_DAC.c,332 :: 		PR2 = 500;                                  //Genera una interrupcion cada 12.5us
0x0544	0x201F40  	MOV	#500, W0
0x0546	0xB7A10C  	MOV	WREG, PR2
;ADC_DAC.c,335 :: 		RPINR18bits.U1RXR = 0x07;                   //Asisgna Rx a RP12
0x0548	0xB3C070  	MOV.B	#7, W0
0x054A	0x784080  	MOV.B	W0, W1
0x054C	0x206A40  	MOV	#lo_addr(RPINR18bits), W0
0x054E	0x68C090  	XOR.B	W1, [W0], W1
0x0550	0x60C0FF  	AND.B	W1, #31, W1
0x0552	0x206A40  	MOV	#lo_addr(RPINR18bits), W0
0x0554	0x68C090  	XOR.B	W1, [W0], W1
0x0556	0x206A40  	MOV	#lo_addr(RPINR18bits), W0
0x0558	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,336 :: 		RPOR3bits.RP6R = 0x03;                      //Asigna Tx a RP13
0x055A	0xB3C030  	MOV.B	#3, W0
0x055C	0x784080  	MOV.B	W0, W1
0x055E	0x206C60  	MOV	#lo_addr(RPOR3bits), W0
0x0560	0x68C090  	XOR.B	W1, [W0], W1
0x0562	0x60C0FF  	AND.B	W1, #31, W1
0x0564	0x206C60  	MOV	#lo_addr(RPOR3bits), W0
0x0566	0x68C090  	XOR.B	W1, [W0], W1
0x0568	0x206C60  	MOV	#lo_addr(RPOR3bits), W0
0x056A	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,337 :: 		IEC0.U1RXIE = 1;                            //Habilita la interrupcion por recepcion de dato por UART
0x056C	0xA86095  	BSET	IEC0, #11
;ADC_DAC.c,338 :: 		U1RXIF_bit = 0;                             //Limpia la bandera de interrupcion de UARTRX
0x056E	0xA96085  	BCLR	U1RXIF_bit, BitPos(U1RXIF_bit+0)
;ADC_DAC.c,342 :: 		IPC0bits.T1IP = 0x06;                       //Nivel de prioridad de la interrupcion por desbordamiento del TMR1
0x0570	0x260000  	MOV	#24576, W0
0x0572	0x780080  	MOV	W0, W1
0x0574	0x200A40  	MOV	#lo_addr(IPC0bits), W0
0x0576	0x688090  	XOR	W1, [W0], W1
0x0578	0x270000  	MOV	#28672, W0
0x057A	0x608080  	AND	W1, W0, W1
0x057C	0x200A40  	MOV	#lo_addr(IPC0bits), W0
0x057E	0x688090  	XOR	W1, [W0], W1
0x0580	0x880521  	MOV	W1, IPC0bits
;ADC_DAC.c,343 :: 		IPC1bits.T2IP = 0x05;                       //Nivel de prioridad de la interrupcion por desbordamiento del TMR2
0x0582	0x250000  	MOV	#20480, W0
0x0584	0x780080  	MOV	W0, W1
0x0586	0x200A60  	MOV	#lo_addr(IPC1bits), W0
0x0588	0x688090  	XOR	W1, [W0], W1
0x058A	0x270000  	MOV	#28672, W0
0x058C	0x608080  	AND	W1, W0, W1
0x058E	0x200A60  	MOV	#lo_addr(IPC1bits), W0
0x0590	0x688090  	XOR	W1, [W0], W1
0x0592	0x880531  	MOV	W1, IPC1bits
;ADC_DAC.c,344 :: 		IPC2bits.U1RXIP = 0x07;                     //Nivel de prioridad de la interrupcion UARTRX
0x0594	0x800541  	MOV	IPC2bits, W1
0x0596	0x270000  	MOV	#28672, W0
0x0598	0x708000  	IOR	W1, W0, W0
0x059A	0xB7A0A8  	MOV	WREG, IPC2bits
;ADC_DAC.c,348 :: 		}
L_end_Configuracion:
0x059C	0x060000  	RETURN
; end of _Configuracion
_UART1_Init:
0x03A4	0xFA0008  	LNK	#8
;__Lib_UART_1_p24_p33.c,118 :: 		
;__Lib_UART_1_p24_p33.c,121 :: 		
0x03A6	0x2034C0  	MOV	#lo_addr(_UART1_Write), W0
0x03A8	0x884030  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_1_p24_p33.c,122 :: 		
0x03AA	0x2035A0  	MOV	#lo_addr(_UART1_Read), W0
0x03AC	0x884020  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_1_p24_p33.c,123 :: 		
0x03AE	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x03B0	0x884010  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_1_p24_p33.c,124 :: 		
0x03B2	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x03B4	0x884070  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_1_p24_p33.c,129 :: 		
0x03B6	0xEF2220  	CLR	U1MODE
;__Lib_UART_1_p24_p33.c,130 :: 		
0x03B8	0x280000  	MOV	#32768, W0
0x03BA	0xB7A222  	MOV	WREG, U1STA
;__Lib_UART_1_p24_p33.c,134 :: 		
0x03BC	0xA96220  	BCLR	U1MODE, #3
;__Lib_UART_1_p24_p33.c,135 :: 		
0x03BE	0x07FFC1  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x03C0	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1_p24_p33.c,137 :: 		
0x03C2	0x203E80  	MOV	#1000, W0
0x03C4	0x200001  	MOV	#0, W1
0x03C6	0x07FF1C  	RCALL	__Multiply_32x32
0x03C8	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1_p24_p33.c,139 :: 		
0x03CA	0x07FFBE  	RCALL	_Get_Fosc_Per_Cyc
0x03CC	0xDE0041  	LSR	W0, #1, W0
0x03CE	0x400064  	ADD	W0, #4, W0
0x03D0	0x780080  	MOV	W0, W1
0x03D2	0x470060  	ADD	W14, #0, W0
0x03D4	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init54:
0x03D6	0xE90081  	DEC	W1, W1
0x03D8	0x350003  	BRA LT	L__UART1_Init55
0x03DA	0xD01810  	SL	[W0], [W0++]
0x03DC	0xD29010  	RLC	[W0], [W0--]
0x03DE	0x37FFFB  	BRA	L__UART1_Init54
L__UART1_Init55:
;__Lib_UART_1_p24_p33.c,141 :: 		
0x03E0	0xBE9F82  	PUSH.D	W2
0x03E2	0xBE9F8A  	PUSH.D	W10
0x03E4	0xBE0002  	MOV.D	W2, W0
0x03E6	0x90010E  	MOV	[W14+0], W2
0x03E8	0x90019E  	MOV	[W14+2], W3
0x03EA	0xEB0200  	CLR	W4
0x03EC	0x07FF19  	RCALL	__Modulus_32x32
0x03EE	0xBE054F  	POP.D	W10
0x03F0	0xBE014F  	POP.D	W2
0x03F2	0x980720  	MOV	W0, [W14+4]
0x03F4	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1_p24_p33.c,142 :: 		
0x03F6	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x03F8	0xBE0002  	MOV.D	W2, W0
0x03FA	0x90010E  	MOV	[W14+0], W2
0x03FC	0x90019E  	MOV	[W14+2], W3
0x03FE	0xEB0200  	CLR	W4
0x0400	0x07FF77  	RCALL	__Divide_32x32
0x0402	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x0404	0x780180  	MOV	W0, W3
0x0406	0x780201  	MOV	W1, W4
;__Lib_UART_1_p24_p33.c,144 :: 		
0x0408	0x470060  	ADD	W14, #0, W0
0x040A	0xD10150  	LSR	[++W0], W2
0x040C	0xD380C0  	RRC	[--W0], W1
0x040E	0x470064  	ADD	W14, #4, W0
0x0410	0xE10830  	CP	W1, [W0++]
0x0412	0xE19020  	CPB	W2, [W0--]
0x0414	0x310007  	BRA GEU	L__UART1_Init37
L__UART1_Init56:
;__Lib_UART_1_p24_p33.c,145 :: 		
0x0416	0x418061  	ADD	W3, #1, W0
0x0418	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x041A	0x780280  	MOV	W0, W5
0x041C	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x041E	0x780105  	MOV	W5, W2
0x0420	0x780186  	MOV	W6, W3
0x0422	0x370002  	BRA	L_UART1_Init13
L__UART1_Init37:
;__Lib_UART_1_p24_p33.c,144 :: 		
0x0424	0x780103  	MOV	W3, W2
0x0426	0x780184  	MOV	W4, W3
;__Lib_UART_1_p24_p33.c,145 :: 		
L_UART1_Init13:
;__Lib_UART_1_p24_p33.c,148 :: 		
; tmp start address is: 4 (W2)
0x0428	0x718002  	IOR	W3, W2, W0
0x042A	0x3A0033  	BRA NZ	L__UART1_Init39
L__UART1_Init57:
; tmp end address is: 4 (W2)
;__Lib_UART_1_p24_p33.c,150 :: 		
0x042C	0x07FF8A  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x042E	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1_p24_p33.c,152 :: 		
0x0430	0x203E80  	MOV	#1000, W0
0x0432	0x200001  	MOV	#0, W1
0x0434	0x07FEE5  	RCALL	__Multiply_32x32
0x0436	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1_p24_p33.c,154 :: 		
0x0438	0x07FF87  	RCALL	_Get_Fosc_Per_Cyc
0x043A	0xDE0041  	LSR	W0, #1, W0
0x043C	0xECA000  	INC2	W0
0x043E	0x780080  	MOV	W0, W1
0x0440	0x470060  	ADD	W14, #0, W0
0x0442	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init58:
0x0444	0xE90081  	DEC	W1, W1
0x0446	0x350003  	BRA LT	L__UART1_Init59
0x0448	0xD01810  	SL	[W0], [W0++]
0x044A	0xD29010  	RLC	[W0], [W0--]
0x044C	0x37FFFB  	BRA	L__UART1_Init58
L__UART1_Init59:
;__Lib_UART_1_p24_p33.c,156 :: 		
0x044E	0xBE9F82  	PUSH.D	W2
0x0450	0xBE0002  	MOV.D	W2, W0
0x0452	0x90010E  	MOV	[W14+0], W2
0x0454	0x90019E  	MOV	[W14+2], W3
0x0456	0xEB0200  	CLR	W4
0x0458	0x07FEE3  	RCALL	__Modulus_32x32
0x045A	0xBE014F  	POP.D	W2
0x045C	0x980720  	MOV	W0, [W14+4]
0x045E	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1_p24_p33.c,157 :: 		
0x0460	0xBE0002  	MOV.D	W2, W0
0x0462	0x90010E  	MOV	[W14+0], W2
0x0464	0x90019E  	MOV	[W14+2], W3
0x0466	0xEB0200  	CLR	W4
0x0468	0x07FF43  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x046A	0x780180  	MOV	W0, W3
0x046C	0x780201  	MOV	W1, W4
;__Lib_UART_1_p24_p33.c,159 :: 		
0x046E	0x470060  	ADD	W14, #0, W0
0x0470	0xD10150  	LSR	[++W0], W2
0x0472	0xD380C0  	RRC	[--W0], W1
0x0474	0x470064  	ADD	W14, #4, W0
0x0476	0xE10830  	CP	W1, [W0++]
0x0478	0xE19020  	CPB	W2, [W0--]
0x047A	0x310007  	BRA GEU	L__UART1_Init38
L__UART1_Init60:
;__Lib_UART_1_p24_p33.c,160 :: 		
0x047C	0x418061  	ADD	W3, #1, W0
0x047E	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0480	0x780280  	MOV	W0, W5
0x0482	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0484	0x780105  	MOV	W5, W2
0x0486	0x780186  	MOV	W6, W3
0x0488	0x370002  	BRA	L_UART1_Init15
L__UART1_Init38:
;__Lib_UART_1_p24_p33.c,159 :: 		
0x048A	0x780103  	MOV	W3, W2
0x048C	0x780184  	MOV	W4, W3
;__Lib_UART_1_p24_p33.c,160 :: 		
L_UART1_Init15:
;__Lib_UART_1_p24_p33.c,162 :: 		
; tmp start address is: 4 (W2)
0x048E	0xA86220  	BSET	U1MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_1_p24_p33.c,163 :: 		
0x0490	0x370000  	BRA	L_UART1_Init14
L__UART1_Init39:
;__Lib_UART_1_p24_p33.c,148 :: 		
;__Lib_UART_1_p24_p33.c,163 :: 		
L_UART1_Init14:
;__Lib_UART_1_p24_p33.c,165 :: 		
; tmp start address is: 4 (W2)
0x0492	0x510061  	SUB	W2, #1, W0
0x0494	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x0496	0x881140  	MOV	W0, U1BRG
; tmp end address is: 0 (W0)
;__Lib_UART_1_p24_p33.c,168 :: 		
0x0498	0xA92222  	BCLR	U1STA, #1
;__Lib_UART_1_p24_p33.c,170 :: 		
0x049A	0xA8E221  	BSET	U1MODE, #15
;__Lib_UART_1_p24_p33.c,171 :: 		
0x049C	0xA84223  	BSET	U1STA, #10
;__Lib_UART_1_p24_p33.c,173 :: 		
0x049E	0x07FEB9  	RCALL	_Delay_100ms
0x04A0	0x07FEB8  	RCALL	_Delay_100ms
;__Lib_UART_1_p24_p33.c,175 :: 		
L_end_UART1_Init:
0x04A2	0xFA8000  	ULNK
0x04A4	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x0342	0x238800  	MOV	#14464, W0
0x0344	0x200011  	MOV	#1, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x0346	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
;__Lib_Delays.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays.c,64 :: 		return __FOSC_PER_CYC;
0x0348	0x200020  	MOV	#2, W0
;__Lib_Delays.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x034A	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x0212	0x200158  	MOV	#21, W8
0x0214	0x2585B7  	MOV	#22619, W7
L_Delay_100ms33:
0x0216	0xED200E  	DEC	W7
0x0218	0x3AFFFE  	BRA NZ	L_Delay_100ms33
0x021A	0xED2010  	DEC	W8
0x021C	0x3AFFFC  	BRA NZ	L_Delay_100ms33
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x021E	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x0200	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x0202	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x0204	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x0206	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x0208	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x020A	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x020C	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x020E	0xFA8000  	ULNK
0x0210	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x0220	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x0222	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x0224	0x000000040274  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x0228	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x022A	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x022C	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x022E	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x0230	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x0232	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x0234	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x0236	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x0238	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x023A	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x023C	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x023E	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x0240	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x0242	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x0244	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x0246	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x0248	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x024A	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x024C	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x024E	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x0250	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x0252	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x0254	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x0256	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x0258	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x025A	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x025C	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x025E	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x0260	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x0262	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x0264	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x0266	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x0268	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x026A	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x026C	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x026E	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x0270	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x0272	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x0274	0xFA8000  	ULNK
0x0276	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x02F0	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x02F2	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x02F4	0x00000004033E  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x02F8	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x02FA	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x02FC	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x02FE	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x0300	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x0302	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x0304	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x0306	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x0308	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x030A	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x030C	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x030E	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x0310	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x0312	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x0314	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x0316	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x0318	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x031A	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x031C	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x031E	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x0320	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x0322	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x0324	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x0326	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x0328	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x032A	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x032C	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x032E	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x0330	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x0332	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x0334	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x0336	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x0338	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x033A	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x033C	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x033E	0xFA8000  	ULNK
0x0340	0x060000  	RETURN
; end of __Divide_32x32
_Distancia:
;ADC_DAC.c,192 :: 		void Distancia(){
;ADC_DAC.c,217 :: 		Dst = 345.5;
0x0366	0x2C0000  	MOV	#49152, W0
0x0368	0x243AC1  	MOV	#17324, W1
0x036A	0x8856B0  	MOV	W0, _Dst
0x036C	0x8856C1  	MOV	W1, _Dst+2
;ADC_DAC.c,218 :: 		IDst = (unsigned int)(Dst);              //Tranforma el dato de distancia de float a entero sin signo
0x036E	0x2C0000  	MOV	#49152, W0
0x0370	0x243AC1  	MOV	#17324, W1
0x0372	0x07FF82  	RCALL	__Float2Longint
0x0374	0x8856A0  	MOV	W0, _IDst
;ADC_DAC.c,219 :: 		chIDst = (unsigned char *) & IDst;       //Asocia el valor calculado de Dst al puntero chDst
0x0376	0x20AD40  	MOV	#lo_addr(_IDst), W0
0x0378	0x885690  	MOV	W0, _chIDst
;ADC_DAC.c,221 :: 		for (ip=3;ip<5;ip++){
0x037A	0x20ADA1  	MOV	#lo_addr(_ip), W1
0x037C	0xB3C030  	MOV.B	#3, W0
0x037E	0x784880  	MOV.B	W0, [W1]
L_Distancia15:
0x0380	0x20ADA0  	MOV	#lo_addr(_ip), W0
0x0382	0x784010  	MOV.B	[W0], W0
0x0384	0xE10465  	CP.B	W0, #5
0x0386	0x3D000D  	BRA GE	L_Distancia16
L__Distancia67:
;ADC_DAC.c,222 :: 		Rspt[ip]=(*chIDst++);                //Rellena los bytes 3 y 4 de la trama de respuesta con el dato de la distancia calculada
0x0388	0x20ADA0  	MOV	#lo_addr(_ip), W0
0x038A	0xFB0090  	SE	[W0], W1
0x038C	0x20ADB0  	MOV	#lo_addr(_Rspt), W0
0x038E	0x400081  	ADD	W0, W1, W1
0x0390	0x805690  	MOV	_chIDst, W0
0x0392	0x784890  	MOV.B	[W0], [W1]
0x0394	0x200011  	MOV	#1, W1
0x0396	0x20AD20  	MOV	#lo_addr(_chIDst), W0
0x0398	0x408810  	ADD	W1, [W0], [W0]
;ADC_DAC.c,221 :: 		for (ip=3;ip<5;ip++){
0x039A	0xB3C011  	MOV.B	#1, W1
0x039C	0x20ADA0  	MOV	#lo_addr(_ip), W0
0x039E	0x40C810  	ADD.B	W1, [W0], [W0]
;ADC_DAC.c,223 :: 		}
0x03A0	0x37FFEF  	BRA	L_Distancia15
L_Distancia16:
;ADC_DAC.c,225 :: 		}
L_end_Distancia:
0x03A2	0x060000  	RETURN
; end of _Distancia
__Float2Longint:
0x0278	0xFA0000  	LNK	#0
;__Lib_MathDouble.c,479 :: 		
;__Lib_MathDouble.c,481 :: 		
0x027A	0x070002  	RCALL	Float2Longint__fixsfsi
;__Lib_MathDouble.c,482 :: 		
0x027C	0x0000000402EC  	GOTO	the_end__Float2Longint
;__Lib_MathDouble.c,486 :: 		
Float2Longint__fixsfsi:
;__Lib_MathDouble.c,487 :: 		
0x0280	0xBE8100  	MOV.D	W0, W2
;__Lib_MathDouble.c,488 :: 		
0x0282	0x07001F  	RCALL	Float2Longint__funpack
;__Lib_MathDouble.c,489 :: 		
0x0284	0xA77004  	BTSC	W4, #7
;__Lib_MathDouble.c,490 :: 		
0x0286	0xA1F003  	BCLR	W3, #15
;__Lib_MathDouble.c,491 :: 		
0x0288	0xB10965  	SUB	#150, W5
;__Lib_MathDouble.c,492 :: 		
0x028A	0x320016  	BRA Z	Float2Longint_setsign
;__Lib_MathDouble.c,493 :: 		
0x028C	0x35000D  	BRA LT	Float2Longint_shiftright
;__Lib_MathDouble.c,494 :: 		
0x028E	0xE12868  	CP	W5, #8
;__Lib_MathDouble.c,495 :: 		
0x0290	0x350006  	BRA LT	Float2Longint_shiftleft
;__Lib_MathDouble.c,496 :: 		
0x0292	0x2FFFF0  	MOV	#65535, W0
;__Lib_MathDouble.c,497 :: 		
0x0294	0x27FFF1  	MOV	#32767, W1
;__Lib_MathDouble.c,498 :: 		
0x0296	0xE20006  	CP0	W3
;__Lib_MathDouble.c,499 :: 		
0x0298	0x3B0013  	BRA NN	Float2Longint_exit
;__Lib_MathDouble.c,500 :: 		
0x029A	0x280001  	MOV	#32768, W1
;__Lib_MathDouble.c,501 :: 		
0x029C	0x050000  	RETLW	#0, W0
;__Lib_MathDouble.c,502 :: 		
Float2Longint_shiftleft:
;__Lib_MathDouble.c,503 :: 		
0x029E	0x400000  	ADD	W0, W0, W0
;__Lib_MathDouble.c,504 :: 		
0x02A0	0x488081  	ADDC	W1, W1, W1
;__Lib_MathDouble.c,505 :: 		
0x02A2	0xE90285  	DEC	W5, W5
;__Lib_MathDouble.c,506 :: 		
0x02A4	0x3AFFFC  	BRA NZ	Float2Longint_shiftleft
;__Lib_MathDouble.c,507 :: 		
0x02A6	0x370008  	BRA	Float2Longint_setsign
;__Lib_MathDouble.c,508 :: 		
Float2Longint_shiftright:
;__Lib_MathDouble.c,509 :: 		
0x02A8	0x428FF8  	ADD	W5, #24, [W15]
;__Lib_MathDouble.c,510 :: 		
0x02AA	0x3C0002  	BRA GT	Float2Longint_shiftrightloop
;__Lib_MathDouble.c,511 :: 		
0x02AC	0xEB0080  	CLR	W1
;__Lib_MathDouble.c,512 :: 		
0x02AE	0x050000  	RETLW	#0, W0
;__Lib_MathDouble.c,513 :: 		
Float2Longint_shiftrightloop:
;__Lib_MathDouble.c,514 :: 		
0x02B0	0xD10081  	LSR	W1, W1
;__Lib_MathDouble.c,515 :: 		
0x02B2	0xD38000  	RRC	W0, W0
;__Lib_MathDouble.c,516 :: 		
0x02B4	0xE80285  	INC	W5, W5
;__Lib_MathDouble.c,517 :: 		
0x02B6	0x3AFFFC  	BRA NZ	Float2Longint_shiftrightloop
;__Lib_MathDouble.c,518 :: 		
Float2Longint_setsign:
;__Lib_MathDouble.c,519 :: 		
0x02B8	0xE20006  	CP0	W3
;__Lib_MathDouble.c,520 :: 		
0x02BA	0x3B0002  	BRA NN	Float2Longint_exit
;__Lib_MathDouble.c,521 :: 		
0x02BC	0x100060  	SUBR	W0, #0, W0
;__Lib_MathDouble.c,522 :: 		
0x02BE	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_MathDouble.c,523 :: 		
Float2Longint_exit:
;__Lib_MathDouble.c,524 :: 		
0x02C0	0x060000  	RETURN
;__Lib_MathDouble.c,525 :: 		
Float2Longint__funpack:
;__Lib_MathDouble.c,526 :: 		
0x02C2	0xDE0AC7  	LSR	W1, #7, W5
;__Lib_MathDouble.c,527 :: 		
0x02C4	0xB207F1  	AND	#127, W1
;__Lib_MathDouble.c,528 :: 		
0x02C6	0xB20FF5  	AND	#255, W5
;__Lib_MathDouble.c,529 :: 		
0x02C8	0x320008  	BRA Z	Float2Longint_zeroorsub
;__Lib_MathDouble.c,530 :: 		
0x02CA	0x42CFE1  	ADD.B	W5, #1, [W15]
;__Lib_MathDouble.c,531 :: 		
0x02CC	0x320002  	BRA Z	Float2Longint_nanorinf
;__Lib_MathDouble.c,532 :: 		
Float2Longint_finitereturn:
;__Lib_MathDouble.c,533 :: 		
0x02CE	0xA8E002  	BSET	W1, #7
;__Lib_MathDouble.c,534 :: 		
0x02D0	0x050024  	RETLW	#2, W4
;__Lib_MathDouble.c,535 :: 		
Float2Longint_nanorinf:
;__Lib_MathDouble.c,536 :: 		
0x02D2	0x700F81  	IOR	W0, W1, [W15]
;__Lib_MathDouble.c,537 :: 		
0x02D4	0x320001  	BRA Z	Float2Longint_infinite
;__Lib_MathDouble.c,538 :: 		
0x02D6	0x050804  	RETLW	#128, W4
;__Lib_MathDouble.c,539 :: 		
Float2Longint_infinite:
;__Lib_MathDouble.c,540 :: 		
0x02D8	0x050044  	RETLW	#4, W4
;__Lib_MathDouble.c,541 :: 		
Float2Longint_zeroorsub:
;__Lib_MathDouble.c,542 :: 		
0x02DA	0x700F81  	IOR	W0, W1, [W15]
;__Lib_MathDouble.c,543 :: 		
0x02DC	0x3A0002  	BRA NZ	Float2Longint_subnormal
;__Lib_MathDouble.c,544 :: 		
0x02DE	0x050014  	RETLW	#1, W4
;__Lib_MathDouble.c,545 :: 		
Float2Longint_normalize:
;__Lib_MathDouble.c,546 :: 		
0x02E0	0xE90285  	DEC	W5, W5
;__Lib_MathDouble.c,547 :: 		
Float2Longint_subnormal:
;__Lib_MathDouble.c,548 :: 		
0x02E2	0x400000  	ADD	W0, W0, W0
;__Lib_MathDouble.c,549 :: 		
0x02E4	0x48C081  	ADDC.B	W1, W1, W1
;__Lib_MathDouble.c,550 :: 		
0x02E6	0x3BFFFC  	BRA NN	Float2Longint_normalize
;__Lib_MathDouble.c,551 :: 		
0x02E8	0xA8E002  	BSET	W1, #7
;__Lib_MathDouble.c,552 :: 		
0x02EA	0x050024  	RETLW	#2, W4
;__Lib_MathDouble.c,555 :: 		
the_end__Float2Longint:
;__Lib_MathDouble.c,557 :: 		
L_end__Float2Longint:
0x02EC	0xFA8000  	ULNK
0x02EE	0x060000  	RETURN
; end of __Float2Longint
_UART1_Write:
0x034C	0xFA0000  	LNK	#0
;__Lib_UART_1_p24_p33.c,49 :: 		
;__Lib_UART_1_p24_p33.c,50 :: 		
L_UART1_Write0:
0x034E	0xAF0223  	BTSC	U1STA, #8
0x0350	0x370001  	BRA	L_UART1_Write1
0x0352	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_1_p24_p33.c,51 :: 		
0x0354	0x88112A  	MOV	W10, U1TXREG
;__Lib_UART_1_p24_p33.c,52 :: 		
L_end_UART1_Write:
0x0356	0xFA8000  	ULNK
0x0358	0x060000  	RETURN
; end of _UART1_Write
_UART1Interrupt:
0x0788	0xF80034  	PUSH	PSVPAG
0x078A	0xF80036  	PUSH	RCOUNT
0x078C	0x781F80  	PUSH	W0
0x078E	0x200020  	MOV	#2, W0
0x0790	0x09000C  	REPEAT	#12
0x0792	0x781FB0  	PUSH	[W0++]
;ADC_DAC.c,229 :: 		void UART1Interrupt() iv IVT_ADDR_U1RXINTERRUPT {
;ADC_DAC.c,230 :: 		RB2_bit = ~RB2_bit;
0x0794	0xAA42CA  	BTG	RB2_bit, BitPos(RB2_bit+0)
;ADC_DAC.c,236 :: 		dato = UART1_Read();
0x0796	0x07FDE1  	RCALL	_UART1_Read
0x0798	0x208111  	MOV	#lo_addr(_dato), W1
0x079A	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,237 :: 		BanP = 1;
0x079C	0x208011  	MOV	#lo_addr(_BanP), W1
0x079E	0xB3C010  	MOV.B	#1, W0
0x07A0	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,241 :: 		U1RXIF_bit = 0;                               //Limpia la bandera de interrupcion de UARTRX
0x07A2	0xA96085  	BCLR	U1RXIF_bit, BitPos(U1RXIF_bit+0)
;ADC_DAC.c,242 :: 		}
L_end_UART1Interrupt:
0x07A4	0x2001A0  	MOV	#26, W0
0x07A6	0x09000C  	REPEAT	#12
0x07A8	0x78104F  	POP	[W0--]
0x07AA	0x78004F  	POP	W0
0x07AC	0xF90036  	POP	RCOUNT
0x07AE	0xF90034  	POP	PSVPAG
0x07B0	0x064000  	RETFIE
; end of _UART1Interrupt
_UART1_Read:
0x035A	0xFA0000  	LNK	#0
;__Lib_UART_1_p24_p33.c,71 :: 		
;__Lib_UART_1_p24_p33.c,72 :: 		
0x035C	0x000000  	NOP
;__Lib_UART_1_p24_p33.c,73 :: 		
0x035E	0x000000  	NOP
;__Lib_UART_1_p24_p33.c,74 :: 		
0x0360	0xBF8226  	MOV	U1RXREG, WREG
;__Lib_UART_1_p24_p33.c,75 :: 		
L_end_UART1_Read:
0x0362	0xFA8000  	ULNK
0x0364	0x060000  	RETURN
; end of _UART1_Read
_Timer2Interrupt:
0x05EA	0xF80034  	PUSH	PSVPAG
0x05EC	0xF80036  	PUSH	RCOUNT
0x05EE	0x781F80  	PUSH	W0
0x05F0	0x200020  	MOV	#2, W0
0x05F2	0x09000C  	REPEAT	#12
0x05F4	0x781FB0  	PUSH	[W0++]
;ADC_DAC.c,261 :: 		void Timer2Interrupt() iv IVT_ADDR_T2INTERRUPT{
;ADC_DAC.c,262 :: 		if (contp<10){                                //Controla el numero total de pulsos de exitacion del transductor ultrasonico. (
0x05F6	0x805680  	MOV	_contp, W0
0x05F8	0xE1006A  	CP	W0, #10
0x05FA	0x310002  	BRA GEU	L_Timer2Interrupt22
L__Timer2Interrupt72:
;ADC_DAC.c,263 :: 		RB0_bit = ~RB0_bit;                      //Conmuta el valor del pin RB14
0x05FC	0xAA02CA  	BTG	RB0_bit, BitPos(RB0_bit+0)
;ADC_DAC.c,264 :: 		}else {
0x05FE	0x37000E  	BRA	L_Timer2Interrupt23
L_Timer2Interrupt22:
;ADC_DAC.c,265 :: 		RB0_bit = 0;                            //Pone a cero despues de enviar todos los pulsos de exitacion.
0x0600	0xA902CA  	BCLR	RB0_bit, BitPos(RB0_bit+0)
;ADC_DAC.c,267 :: 		if (contp==110){
0x0602	0x2006E1  	MOV	#110, W1
0x0604	0x20AD00  	MOV	#lo_addr(_contp), W0
0x0606	0xE10810  	CP	W1, [W0]
0x0608	0x3A0009  	BRA NZ	L_Timer2Interrupt24
L__Timer2Interrupt73:
;ADC_DAC.c,268 :: 		IEC0.T2IE = 0;                       //Desabilita la interrupcion por desborde del TMR2 para no interferir con las interrupciones por desborde de TMR1
0x060A	0xA9E094  	BCLR	IEC0, #7
;ADC_DAC.c,269 :: 		T2CON.TON = 0;                       //Apaga el TMR2
0x060C	0xA9E111  	BCLR	T2CON, #15
;ADC_DAC.c,270 :: 		IEC0.T1IE = 1;                       //Habilita la interrupcion por desborde del TMR1 para dar inicio al muestreo del ADC
0x060E	0xA86094  	BSET	IEC0, #3
;ADC_DAC.c,271 :: 		TMR1 = 0;                            //Encera el TMR1
0x0610	0xEF2100  	CLR	TMR1
;ADC_DAC.c,272 :: 		T1IF_bit = 0;                        //Limpia la bandera de interrupcion por desbordamiento del TMR1
0x0612	0xA96084  	BCLR	T1IF_bit, BitPos(T1IF_bit+0)
;ADC_DAC.c,273 :: 		T1CON.TON = 1;                       //Enciende el TMR1
0x0614	0xA8E105  	BSET	T1CON, #15
;ADC_DAC.c,274 :: 		bm=0;
0x0616	0x208101  	MOV	#lo_addr(_bm), W1
0x0618	0xEF2000  	CLR	W0
0x061A	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,275 :: 		}
L_Timer2Interrupt24:
;ADC_DAC.c,277 :: 		}
L_Timer2Interrupt23:
;ADC_DAC.c,278 :: 		contp++;                                      //Aumenta el contador en una unidad.
0x061C	0x200011  	MOV	#1, W1
0x061E	0x20AD00  	MOV	#lo_addr(_contp), W0
0x0620	0x408810  	ADD	W1, [W0], [W0]
;ADC_DAC.c,279 :: 		T2IF_bit = 0;                                 //Limpia la bandera de interrupcion por desbordamiento del TMR2
0x0622	0xA9E084  	BCLR	T2IF_bit, BitPos(T2IF_bit+0)
;ADC_DAC.c,280 :: 		}
L_end_Timer2Interrupt:
0x0624	0x2001A0  	MOV	#26, W0
0x0626	0x09000C  	REPEAT	#12
0x0628	0x78104F  	POP	[W0--]
0x062A	0x78004F  	POP	W0
0x062C	0xF90036  	POP	RCOUNT
0x062E	0xF90034  	POP	PSVPAG
0x0630	0x064000  	RETFIE
; end of _Timer2Interrupt
_Timer1Interrupt:
0x059E	0xF80034  	PUSH	PSVPAG
0x05A0	0xF80036  	PUSH	RCOUNT
0x05A2	0x781F80  	PUSH	W0
0x05A4	0x200020  	MOV	#2, W0
0x05A6	0x09000C  	REPEAT	#12
0x05A8	0x781FB0  	PUSH	[W0++]
;ADC_DAC.c,245 :: 		void Timer1Interrupt() iv IVT_ADDR_T1INTERRUPT{
;ADC_DAC.c,246 :: 		RB1_bit = ~RB1_bit;
0x05AA	0xAA22CA  	BTG	RB1_bit, BitPos(RB1_bit+0)
;ADC_DAC.c,247 :: 		SAMP_bit = 0;                                 //Limpia el bit SAMP para iniciar la conversion del ADC
0x05AC	0xA92320  	BCLR	SAMP_bit, BitPos(SAMP_bit+0)
;ADC_DAC.c,248 :: 		while (!AD1CON1bits.DONE);                    //Espera hasta que se complete la conversion
L_Timer1Interrupt18:
0x05AE	0xAF0320  	BTSC	AD1CON1bits, #0
0x05B0	0x370001  	BRA	L_Timer1Interrupt19
0x05B2	0x37FFFD  	BRA	L_Timer1Interrupt18
L_Timer1Interrupt19:
;ADC_DAC.c,249 :: 		if (i<nm){
0x05B4	0x805671  	MOV	_i, W1
0x05B6	0x2015E0  	MOV	#350, W0
0x05B8	0xE10800  	CP	W1, W0
0x05BA	0x31000A  	BRA GEU	L_Timer1Interrupt20
L__Timer1Interrupt70:
;ADC_DAC.c,250 :: 		M[i] = ADC1BUF0;                           //Almacena el valor actual de la conversion del ADC en el vector M
0x05BC	0x805670  	MOV	_i, W0
0x05BE	0xDD00C1  	SL	W0, #1, W1
0x05C0	0x208120  	MOV	#lo_addr(_M), W0
0x05C2	0x400081  	ADD	W0, W1, W1
0x05C4	0xBF8300  	MOV	ADC1BUF0, WREG
0x05C6	0x780880  	MOV	W0, [W1]
;ADC_DAC.c,251 :: 		i++;                                       //Aumenta en 1 el subindice del vector de Muestras
0x05C8	0x200011  	MOV	#1, W1
0x05CA	0x20ACE0  	MOV	#lo_addr(_i), W0
0x05CC	0x408810  	ADD	W1, [W0], [W0]
;ADC_DAC.c,252 :: 		} else {
0x05CE	0x370005  	BRA	L_Timer1Interrupt21
L_Timer1Interrupt20:
;ADC_DAC.c,253 :: 		bm = 1;                                    //Cambia el valor de la bandera bm para terminar con el muestreo y dar comienzo al procesamiento de la señal
0x05D0	0x208101  	MOV	#lo_addr(_bm), W1
0x05D2	0xB3C010  	MOV.B	#1, W0
0x05D4	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,254 :: 		T1CON.TON = 0;                             //Apaga el TMR1
0x05D6	0xA9E105  	BCLR	T1CON, #15
;ADC_DAC.c,255 :: 		IEC0.T1IE = 0;                             //Desabilita la interrupcion por desborde del TMR1
0x05D8	0xA96094  	BCLR	IEC0, #3
;ADC_DAC.c,256 :: 		}
L_Timer1Interrupt21:
;ADC_DAC.c,257 :: 		T1IF_bit = 0;                                 //Limpia la bandera de interrupcion por desbordamiento del TMR1
0x05DA	0xA96084  	BCLR	T1IF_bit, BitPos(T1IF_bit+0)
;ADC_DAC.c,258 :: 		}
L_end_Timer1Interrupt:
0x05DC	0x2001A0  	MOV	#26, W0
0x05DE	0x09000C  	REPEAT	#12
0x05E0	0x78104F  	POP	[W0--]
0x05E2	0x78004F  	POP	W0
0x05E4	0xF90036  	POP	RCOUNT
0x05E6	0xF90034  	POP	PSVPAG
0x05E8	0x064000  	RETFIE
; end of _Timer1Interrupt
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [18]    __Multiply_32x32
0x0212      [14]    _Delay_100ms
0x0220      [88]    __Modulus_32x32
0x0278     [120]    __Float2Longint
0x02F0      [82]    __Divide_32x32
0x0342       [6]    _Get_Fosc_kHz
0x0348       [4]    _Get_Fosc_Per_Cyc
0x034C      [14]    _UART1_Write
0x035A      [12]    _UART1_Read
0x0366      [62]    _Distancia
0x03A4     [258]    _UART1_Init
0x04A6     [248]    _Configuracion
0x059E      [76]    _Timer1Interrupt
0x05EA      [72]    _Timer2Interrupt
0x0632     [342]    _main
0x0788      [42]    _UART1Interrupt
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0222       [2]    U1STA
0x0800       [1]    _ir
0x0801       [1]    _BanP
0x0224       [2]    U1TXREG
0x0802       [2]    _UART_Rdy_Ptr
0x0804       [2]    _UART_Rd_Ptr
0x0806       [2]    _UART_Wr_Ptr
0x00A6       [2]    IPC1bits
0x00A4       [2]    IPC0bits
0x0084       [0]    U1RXIF_bit
0x00A8       [2]    IPC2bits
0x0808       [4]    _Ptcn
0x080C       [1]    _Id
0x080D       [1]    _TP
0x080E       [2]    _UART_Tx_Idle_Ptr
0x02CA       [0]    RB1_bit
0x0810       [1]    _bm
0x0100       [2]    TMR1
0x0320       [0]    SAMP_bit
0x0300       [2]    ADC1BUF0
0x0812     [700]    _M
0x0ACE       [2]    _i
0x02CA       [0]    RB2_bit
0x0228       [2]    U1BRG
0x0220       [2]    U1MODE
0x0811       [1]    _dato
0x02CA       [0]    RB0_bit
0x0AD0       [2]    _contp
0x0226       [2]    U1RXREG
0x02C0       [0]    TRISA4_bit
0x02C0       [0]    TRISA0_bit
0x032C       [2]    AD1PCFGL
0x02C8       [2]    TRISB
0x0322       [2]    AD1CON2bits
0x0320       [2]    AD1CON1bits
0x0320       [2]    AD1CON1
0x0AD2       [2]    _chIDst
0x0AD4       [2]    _IDst
0x0AD6       [4]    _Dst
0x0ADA       [1]    _ip
0x0746       [2]    PLLFBD
0x0744       [2]    CLKDIVbits
0x0ADB       [6]    _Rspt
0x0322       [2]    AD1CON2
0x0110       [2]    T2CON
0x0102       [2]    PR1
0x0084       [0]    T1IF_bit
0x0084       [0]    T2IF_bit
0x06C6       [2]    RPOR3bits
0x06A4       [2]    RPINR18bits
0x010C       [2]    PR2
0x0328       [2]    AD1CHS0
0x0324       [2]    AD1CON3bits
0x0324       [2]    AD1CON3
0x0326       [2]    AD1CHS123
0x0094       [2]    IEC0
0x0104       [2]    T1CON
0x0330       [2]    AD1CSSL
0x0094       [2]    IEC0
0x0100       [2]    TMR1
0x0102       [2]    PR1
0x0104       [2]    T1CON
0x010C       [2]    PR2
0x0110       [2]    T2CON
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0226       [2]    U1RXREG
0x0228       [2]    U1BRG
0x02C8       [2]    TRISB
0x0300       [2]    ADC1BUF0
0x0320       [2]    AD1CON1
0x0322       [2]    AD1CON2
0x0324       [2]    AD1CON3
0x0326       [2]    AD1CHS123
0x0328       [2]    AD1CHS0
0x032C       [2]    AD1PCFGL
0x0330       [2]    AD1CSSL
0x0014       [2]    FARG_UART1_Write__data
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0746       [2]    PLLFBD
//** Label List: ** 
//----------------------------------------------
  L_Velocidad0
  L_Velocidad2
  L_Velocidad4
  L_Pulse5
  L_Pulse6
  L_Pulse7
  L_Pulse8
  L_Pulse9
  L_Pulse10
  L_Pulse11
  L_Pulse12
  L_Pulse13
  L_Pulse14
  L_Distancia15
  L_Distancia16
  L_Distancia17
  L_Timer1Interrupt18
  L_Timer1Interrupt19
  L_Timer1Interrupt20
  L_Timer1Interrupt21
  L_Timer2Interrupt22
  L_Timer2Interrupt23
  L_Timer2Interrupt24
  L_main25
  L_main27
  L_main28
  L_main29
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main35
  L_main36
  L_main37
  L_main38
  L_main39
  L_main40
  L_main41
  L_main42
  L_main43
  L_main44
  L_main45
  L_main46
  L_main47
  L_main48
  L_main49
  L__Velocidad51
  L__main52
  L__main53
  L__main54
  L__main55
  L__main56
  L__main57
  L_end_Velocidad
  _Velocidad
  L_end_Pulse
  _Pulse
  L__Pulse60
  L__Pulse61
  L__Pulse62
  L__Pulse63
  L__Pulse64
  L__Pulse65
  L_end_Distancia
  _Distancia
  L__Distancia67
  L_end_UART1Interrupt
  _UART1Interrupt
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L__Timer1Interrupt70
  L_end_Timer2Interrupt
  _Timer2Interrupt
  L__Timer2Interrupt72
  L__Timer2Interrupt73
  L_end_Configuracion
  _Configuracion
  L_end_main
  _main
  L__main76
  L__main77
  L__main78
  L__main79
  L__main80
  L__main81
  L__main82
  L__main83
  L__main84
  L__main_end_loop
  Delay_Cyc_loop
  Delay_Cyc_rez
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_ms3
  L_VDelay_ms4
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_Advanced_ms7
  L_VDelay_Advanced_ms8
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_Delay_1us11
  L_Delay_10us13
  L_Delay_22us15
  L_Delay_50us17
  L_Delay_80us19
  L_Delay_500us21
  L_Delay_5500us23
  L_Delay_1ms25
  L_Delay_5ms27
  L_Delay_8ms29
  L_Delay_10ms31
  L_Delay_100ms33
  L_Delay_1sec35
  L_end_Get_Fosc_kHz
  _Get_Fosc_kHz
  L_end_Get_Fosc_Per_Cyc
  _Get_Fosc_Per_Cyc
  L_end_Delay_Cyc
  _Delay_Cyc
  L_end_Delay_Cyc_Long
  _Delay_Cyc_Long
  L_end_VDelay_ms
  _VDelay_ms
  L_end_VDelay_Advanced_ms
  _VDelay_Advanced_ms
  L_end_Delay_W0
  _Delay_W0
  L_end_Delay_1us
  _Delay_1us
  L_end_Delay_10us
  _Delay_10us
  L_end_Delay_22us
  _Delay_22us
  L_end_Delay_50us
  _Delay_50us
  L_end_Delay_80us
  _Delay_80us
  L_end_Delay_500us
  _Delay_500us
  L_end_Delay_5500us
  _Delay_5500us
  L_end_Delay_1ms
  _Delay_1ms
  L_end_Delay_5ms
  _Delay_5ms
  L_end_Delay_8ms
  _Delay_8ms
  L_end_Delay_10ms
  _Delay_10ms
  L_end_Delay_100ms
  _Delay_100ms
  L_end_Delay_1sec
  _Delay_1sec
  Divide_32x32___testsus
  the_end_Divide_32x32
  Divide_32x32___divsi3
  Divide_32x32___udivsi3
  Divide_32x32_divtestb
  Divide_32x32_calcquot
  Divide_32x32_returnq
  Divide_32x32_nextbit
  Divide_32x32_iterate
  Modulus_32x32___testsus
  the_end_Modulus_32x32
  Modulus_32x32___modsi3
  Modulus_32x32___umodsi3
  Modulus_32x32_modtestb
  Modulus_32x32_calcrem
  Modulus_32x32_exitr
  Modulus_32x32___udivsi3
  Modulus_32x32_nextbit
  Modulus_32x32_iterate
  L_end__Multiply_32x32
  __Multiply_32x32
  L_end__Divide_32x32
  __Divide_32x32
  L_end__Modulus_32x32
  __Modulus_32x32
  Float__fpack
  the_end_Float__fpack
  Float_notsubnormal
  Float_zerosig
  Float_subnormal
  Float_packupandgo
  Float_overflow
  LL_intro_Long2Float
  the_end__Long2Float
  Longint2Float__floatsisf
  Longword2Float__floatuisf
  Long2Float_notspecial
  Long2Float_return0
  Longint2Float_negative
  Long2Float_fixshift
  Long2Float_round
  Long2Float_shiftleft
  Long2Float_shiftright
  Long2Float__fpack
  Long2Float_notsubnormal
  Long2Float_zerosig
  Long2Float_subnormal
  Long2Float_packupandgo
  Long2Float_overflow
  Longlong2Float_floatdisf
  the_end__LongLong2Float
  Longlong2Float_negative
  Longlong2Float_notspecial
  Longlong2Float_return0
  Longlong2Float_fixshift
  Longlong2Float_round
  Longlong2Float_shiftleft
  Longlong2Float_shiftright
  Float2Longword_fixunssfsi
  the_end__Float2Longword
  Float2Longword_funpack
  Float2Longword_returnzero
  Float2Longword_exit
  Float2Longword_shiftright
  Float2Longword_shiftleft
  Float2Longword_shiftrightloop
  Float2Longword_zeroorsub
  Float2Longword_nanorinf
  Float2Longword_finitereturn
  Float2Longword_infinite
  Float2Longword_subnormal
  Float2Longword_normalize
  Float2Longint__fixsfsi
  the_end__Float2Longint
  Float2Longint__funpack
  Float2Longint_setsign
  Float2Longint_shiftright
  Float2Longint_shiftleft
  Float2Longint_exit
  Float2Longint_shiftrightloop
  Float2Longint_zeroorsub
  Float2Longint_nanorinf
  Float2Longint_finitereturn
  Float2Longint_infinite
  Float2Longint_subnormal
  Float2Longint_normalize
  AddSubFP__addsf3
  the_end__AddSub_FP
  AddSubFP__funpack2
  AddSubFP__fPropagateNaN
  AddSubFP_aisinfinite
  AddSubFP_checkspecialb
  AddSubFP_return2_3
  AddSubFP_getsign
  AddSubFP_gotsign
  AddSubFP_expcanonical
  AddSubFP_nonegate
  AddSubFP_aligniter
  AddSubFP_signoff
  AddSubFP_align
  AddSubFP_aligned
  AddSubFP_normalizesum
  AddSubFP_checknormal
  AddSubFP_round
  AddSubFP_discardguard
  AddSubFP_underflow
  AddSubFP_normalizeloop
  AddSubFP_normalizeexit
  AddSubFP_normalizetest
  AddSubFP__fpack
  AddSubFP__fbopExit
  AddSubFP_return8_3
  AddSubFP__fbopReturnNaN
  AddSubFP__funpack
  AddSubFP_return0_1
  AddSubFP_return8_1
  AddSubFP_notsubnormal_1
  AddSubFP_zerosig
  AddSubFP_subnormal_1
  AddSubFP_packupandgo
  AddSubFP_overflow
  AddSubFP_zeroorsub
  AddSubFP_nanorinf
  AddSubFP_finitereturn
  AddSubFP_infinite
  AddSubFP_subnormal_2
  AddSubFP_normalize
  MulFP___mulsf3
  the_end__Mul_FP
  MulFP__funpack2
  MulFP__fPropagateNaN
  MulFP_aisinfinite
  MulFP_bisinfinite
  MulFP_return8_1
  MulFP_return2_1
  MulFP_formsticky
  MulFP_formRandSig
  MulFP__fpack
  MulFP_return0_1
  MulFP__fbopExit
  MulFP__fbopReturnNaN
  MulFP__funpack
  MulFP_return0_2
  MulFP_return8_2
  MulFP_notsubnormal
  MulFP_zerosig
  MulFP_subnormal1
  MulFP_packupandgo
  MulFP_overflow
  MulFP_zeroorsub
  MulFP_nanorinf
  MulFP_finitereturn
  MulFP_infinite
  MulFP_subnormal2
  MulFP_normalize
  DivFP___divsf3
  the_end__Div_FP
  DivFP__funpack2
  DivFP__fPropagateNaN
  DivFP_aisinfinite
  DivFP_returnZero
  DivFP_aiszero
  DivFP_returnInf
  DivFP_finitenonzero
  DivFP_diventry
  DivFP_divnext
  DivFP_divdone
  DivFP_divloop
  DivFP_stickyok
  DivFP_guardused
  DivFP__fpack
  DivFP_return0_1
  DivFP__fbopExit
  DivFP__fbopReturnNaN
  DivFP_return8_1
  DivFP_return2_1
  DivFP__funpack
  DivFP_return0
  DivFP_return8
  DivFP_notsubnormal
  DivFP_zerosig
  DivFP_subnormal
  DivFP_packupandgo
  DivFP_overfloW
  DivFP_zeroorsub
  DivFP_nanorinf
  DivFP_finitereturn
  DivFP_infinite
  DivFP_subnormal2
  DivFP_normalize
  CompareFp__fcompare
  the_end__Compare_Fp
  CompareFp__funpack2
  CompareFp_exit
  CompareFp_comparemag
  CompareFp_returnEqual
  CompareFp_adjust
  CompareFp__funpack
  CompareFp_zeroorsub
  CompareFp_nanorinf
  CompareFp_finitereturn
  CompareFp_infinite
  CompareFp_subnormal
  CompareFp_normalize
  L_end_Float_fpack
  _Float_fpack
  L_end__Long2Float
  __Long2Float
  L_end__LongLong2Float
  __LongLong2Float
  L_end__Float2Longword
  __Float2Longword
  L_end__Float2Longint
  __Float2Longint
  L_end__AddSub_FP
  __AddSub_FP
  L_end__Sub_FP
  __Sub_FP
  L_end__Mul_FP
  __Mul_FP
  L_end__Div_FP
  __Div_FP
  L_end__Compare_Fp
  __Compare_Fp
  L_end__Compare_Le_Fp
  __Compare_Le_Fp
  L_end__Compare_Ge_Fp
  __Compare_Ge_Fp
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init14
  L_UART1_Init15
  L_UART1_Init_Advanced16
  L_UART1_Init_Advanced17
  L_UART1_Init_Advanced18
  L_UART1_Init_Advanced19
  L_UART1_Init_Advanced20
  L_UART1_Init_Advanced21
  L_UART1_Init_Advanced22
  L_UART1_Init_Advanced23
  L_UART1_Init_Advanced24
  L_UART_Write_Text25
  L_UART_Write_Text26
  L_UART_Read_Text27
  L_UART_Read_Text28
  L_UART_Read_Text29
  L_UART_Read_Text30
  L_UART_Read_Text31
  L_UART_Read_Text32
  L_UART_Read_Text33
  L_UART_Read_Text34
  L_UART_Read_Text35
  L__UART1_Read_Text36
  L__UART1_Init37
  L__UART1_Init38
  L__UART1_Init39
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text42
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text46
  L__UART1_Read_Text47
  L__UART1_Read_Text48
  L__UART1_Read_Text49
  L__UART1_Read_Text50
  L__UART1_Read_Text51
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init54
  L__UART1_Init55
  L__UART1_Init56
  L__UART1_Init57
  L__UART1_Init58
  L__UART1_Init59
  L__UART1_Init60
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced62
  L__UART1_Init_Advanced63
  L__UART1_Init_Advanced64
  L__UART1_Init_Advanced65
  L__UART1_Init_Advanced66
  L__UART1_Init_Advanced67
  L__UART1_Init_Advanced68
  L__UART1_Init_Advanced69
  L__UART1_Init_Advanced70
  L__UART1_Init_Advanced71
  L__UART1_Init_Advanced72
  L__UART1_Init_Advanced73
  L__UART1_Init_Advanced74
  L__UART1_Init_Advanced75
  L__UART1_Init_Advanced76
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text80
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text84
  L__UART_Read_Text85
  L__UART_Read_Text86
  L__UART_Read_Text87
  L__UART_Read_Text88
  L__UART_Read_Text89
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
  L_Velocidad0
  L_Velocidad2
  L_Velocidad4
  L_Pulse5
  L_Pulse6
  L_Pulse7
  L_Pulse8
  L_Pulse9
  L_Pulse10
  L_Pulse11
  L_Pulse12
  L_Pulse13
  L_Pulse14
  L_Distancia15
  L_Distancia16
  L_Distancia17
  L_Timer1Interrupt18
  L_Timer1Interrupt19
  L_Timer1Interrupt20
  L_Timer1Interrupt21
  L_Timer2Interrupt22
  L_Timer2Interrupt23
  L_Timer2Interrupt24
  L_main25
  L_main27
  L_main28
  L_main29
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main35
  L_main36
  L_main37
  L_main38
  L_main39
  L_main40
  L_main41
  L_main42
  L_main43
  L_main44
  L_main45
  L_main46
  L_main47
  L_main48
  L_main49
  L__Velocidad51
  L__main52
  L__main53
  L__main54
  L__main55
  L__main56
  L__main57
  L_end_Velocidad
  _Velocidad
  L_end_Pulse
  _Pulse
  L__Pulse60
  L__Pulse61
  L__Pulse62
  L__Pulse63
  L__Pulse64
  L__Pulse65
  L_end_Distancia
  _Distancia
  L__Distancia67
  L_end_UART1Interrupt
  _UART1Interrupt
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L__Timer1Interrupt70
  L_end_Timer2Interrupt
  _Timer2Interrupt
  L__Timer2Interrupt72
  L__Timer2Interrupt73
  L_end_Configuracion
  _Configuracion
  L_end_main
  _main
  L__main76
  L__main77
  L__main78
  L__main79
  L__main80
  L__main81
  L__main82
  L__main83
  L__main84
  L__main_end_loop
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init14
  L_UART1_Init15
  L_UART1_Init_Advanced16
  L_UART1_Init_Advanced17
  L_UART1_Init_Advanced18
  L_UART1_Init_Advanced19
  L_UART1_Init_Advanced20
  L_UART1_Init_Advanced21
  L_UART1_Init_Advanced22
  L_UART1_Init_Advanced23
  L_UART1_Init_Advanced24
  L_UART_Write_Text25
  L_UART_Write_Text26
  L_UART_Read_Text27
  L_UART_Read_Text28
  L_UART_Read_Text29
  L_UART_Read_Text30
  L_UART_Read_Text31
  L_UART_Read_Text32
  L_UART_Read_Text33
  L_UART_Read_Text34
  L_UART_Read_Text35
  L__UART1_Read_Text36
  L__UART1_Init37
  L__UART1_Init38
  L__UART1_Init39
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text42
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text46
  L__UART1_Read_Text47
  L__UART1_Read_Text48
  L__UART1_Read_Text49
  L__UART1_Read_Text50
  L__UART1_Read_Text51
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init54
  L__UART1_Init55
  L__UART1_Init56
  L__UART1_Init57
  L__UART1_Init58
  L__UART1_Init59
  L__UART1_Init60
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced62
  L__UART1_Init_Advanced63
  L__UART1_Init_Advanced64
  L__UART1_Init_Advanced65
  L__UART1_Init_Advanced66
  L__UART1_Init_Advanced67
  L__UART1_Init_Advanced68
  L__UART1_Init_Advanced69
  L__UART1_Init_Advanced70
  L__UART1_Init_Advanced71
  L__UART1_Init_Advanced72
  L__UART1_Init_Advanced73
  L__UART1_Init_Advanced74
  L__UART1_Init_Advanced75
  L__UART1_Init_Advanced76
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text80
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text84
  L__UART_Read_Text85
  L__UART_Read_Text86
  L__UART_Read_Text87
  L__UART_Read_Text88
  L__UART_Read_Text89
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
  L_Velocidad0
  L_Velocidad2
  L_Velocidad4
  L_Pulse5
  L_Pulse6
  L_Pulse7
  L_Pulse8
  L_Pulse9
  L_Pulse10
  L_Pulse11
  L_Pulse12
  L_Pulse13
  L_Pulse14
  L_Distancia15
  L_Distancia16
  L_Distancia17
  L_Timer1Interrupt18
  L_Timer1Interrupt19
  L_Timer1Interrupt20
  L_Timer1Interrupt21
  L_Timer2Interrupt22
  L_Timer2Interrupt23
  L_Timer2Interrupt24
  L_main25
  L_main27
  L_main28
  L_main29
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main35
  L_main36
  L_main37
  L_main38
  L_main39
  L_main40
  L_main41
  L_main42
  L_main43
  L_main44
  L_main45
  L_main46
  L_main47
  L_main48
  L_main49
  L__Velocidad51
  L__main52
  L__main53
  L__main54
  L__main55
  L__main56
  L__main57
  L_end_Velocidad
  _Velocidad
  L_end_Pulse
  _Pulse
  L__Pulse60
  L__Pulse61
  L__Pulse62
  L__Pulse63
  L__Pulse64
  L__Pulse65
  L_end_Distancia
  _Distancia
  L__Distancia67
  L_end_UART1Interrupt
  _UART1Interrupt
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L__Timer1Interrupt70
  L_end_Timer2Interrupt
  _Timer2Interrupt
  L__Timer2Interrupt72
  L__Timer2Interrupt73
  L_end_Configuracion
  _Configuracion
  L_end_main
  _main
  L__main76
  L__main77
  L__main78
  L__main79
  L__main80
  L__main81
  L__main82
  L__main83
  L__main84
  L__main_end_loop
  L_Velocidad0
  L_Velocidad2
  L_Velocidad4
  L_Pulse5
  L_Pulse6
  L_Pulse7
  L_Pulse8
  L_Pulse9
  L_Pulse10
  L_Pulse11
  L_Pulse12
  L_Pulse13
  L_Pulse14
  L_Distancia15
  L_Distancia16
  L_Distancia17
  L_Timer1Interrupt18
  L_Timer1Interrupt19
  L_Timer1Interrupt20
  L_Timer1Interrupt21
  L_Timer2Interrupt22
  L_Timer2Interrupt23
  L_Timer2Interrupt24
  L_main25
  L_main27
  L_main28
  L_main29
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main35
  L_main36
  L_main37
  L_main38
  L_main39
  L_main40
  L_main41
  L_main42
  L_main43
  L_main44
  L_main45
  L_main46
  L_main47
  L_main48
  L_main49
  L__Velocidad51
  L__main52
  L__main53
  L__main54
  L__main55
  L__main56
  L__main57
  L_end_Velocidad
  _Velocidad
  L_end_Pulse
  _Pulse
  L__Pulse60
  L__Pulse61
  L__Pulse62
  L__Pulse63
  L__Pulse64
  L__Pulse65
  L_end_Distancia
  _Distancia
  L__Distancia67
  L_end_UART1Interrupt
  _UART1Interrupt
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L__Timer1Interrupt70
  L_end_Timer2Interrupt
  _Timer2Interrupt
  L__Timer2Interrupt72
  L__Timer2Interrupt73
  L_end_Configuracion
  _Configuracion
  L_end_main
  _main
  L__main76
  L__main77
  L__main78
  L__main79
  L__main80
  L__main81
  L__main82
  L__main83
  L__main84
  L__main_end_loop
