**Asynchronous FIFO Design**
This repo contains verilog code for an asynchronous FIFO.

Table of Contents
Author
Introduction
Design Space Exploration and Design Strategies
Read and Write Operations
Operations
Full, empty and wrapping condition
Gray Code Counter
Signals Defination
Dividing System Into Modules
FIFO.v
FIFO_memory.v
two_ff_sync.v
rptr_empty
wptr_full.v
Testbench Case Implementation
Waveforms
Results
Conclusion
References
