Warning: Design 'vsdcaravel' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	chip_core/U39/I chip_core/U39/Z chip_core/housekeeping/U4186/I chip_core/housekeeping/U4186/Z chip_core/housekeeping/U4197/I chip_core/housekeeping/U4197/Z chip_core/housekeeping/wbbd_busy_reg/CP chip_core/housekeeping/wbbd_busy_reg/Q chip_core/housekeeping/U293/I chip_core/housekeeping/U293/ZN chip_core/housekeeping/U4136/A2 chip_core/housekeeping/U4136/ZN chip_core/housekeeping/U4135/A chip_core/housekeeping/U4135/ZN chip_core/housekeeping/U336/I chip_core/housekeeping/U336/Z chip_core/housekeeping/U333/I chip_core/housekeeping/U333/Z chip_core/housekeeping/U1033/I chip_core/housekeeping/U1033/Z chip_core/housekeeping/U1030/I chip_core/housekeeping/U1030/Z chip_core/housekeeping/U477/I chip_core/housekeeping/U477/Z chip_core/housekeeping/pll_trim_reg[5]/CP chip_core/housekeeping/pll_trim_reg[5]/Q chip_core/pll/U7/A1 chip_core/pll/U7/Z chip_core/pll/ringosc/dstage[5].id/delayenb0/EN chip_core/pll/ringosc/dstage[5].id/delayenb0/ZN chip_core/pll/ringosc/ibufp10/I chip_core/pll/ringosc/ibufp10/ZN chip_core/pll/ringosc/ibufp11/I chip_core/pll/ringosc/ibufp11/ZN chip_core/clock_ctrl/use_pll_second_reg/CP chip_core/clock_ctrl/use_pll_second_reg/Q chip_core/clock_ctrl/U8/A1 chip_core/clock_ctrl/U8/ZN chip_core/clock_ctrl/U16/I chip_core/clock_ctrl/U16/Z 
Information: Timing loop detected. (OPT-150)
	chip_core/housekeeping/U334/I chip_core/housekeeping/U334/Z chip_core/housekeeping/U1042/I chip_core/housekeeping/U1042/Z chip_core/housekeeping/U1016/I chip_core/housekeeping/U1016/Z chip_core/housekeeping/U964/I chip_core/housekeeping/U964/Z chip_core/housekeeping/gpio_configure_reg[3][3]/CP chip_core/housekeeping/gpio_configure_reg[3][3]/Q chip_core/housekeeping/U4142/A1 chip_core/housekeeping/U4142/ZN chip_core/housekeeping/U4138/A1 chip_core/housekeeping/U4138/ZN chip_core/housekeeping/U4137/I chip_core/housekeeping/U4137/ZN chip_core/housekeeping/U4136/A3 chip_core/housekeeping/U4136/ZN chip_core/housekeeping/U4135/A chip_core/housekeeping/U4135/ZN chip_core/housekeeping/U336/I chip_core/housekeeping/U336/Z 
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/wbbd_busy_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/gpio_configure_reg[3][3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[6]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[4]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[5]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/hkspi_disable_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/housekeeping/wbbd_sck_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Mon Dec 15 19:29:36 2025
****************************************


  Timing Path Group 'hk_serial_clk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.18
  Critical Path Slack:          49.03
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.14
  Total Hold Violation:        -24.64
  No. of Hold Violations:      336.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1437
  Hierarchical Port Count:      12801
  Leaf Cell Count:              30966
  Buf/Inv Cell Count:            6803
  Buf Cell Count:                 808
  Inv Cell Count:                5997
  CT Buf/Inv Cell Count:           82
  Combinational Cell Count:     24142
  Sequential Cell Count:         6824
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   447422.591200
  Noncombinational Area:
                        431654.119202
  Buf/Inv Area:          97905.871109
  Total Buffer Area:         48138.34
  Total Inverter Area:       49899.25
  Macro/Black Box Area:    100.320000
  Net Area:              35703.876426
  -----------------------------------
  Cell Area:            879177.030402
  Design Area:          914880.906827


  Design Rules
  -----------------------------------
  Total Number of Nets:         36304
  Nets With Violations:            79
  Max Trans Violations:             0
  Max Cap Violations:              79
  -----------------------------------


  Hostname: nanodc.iitgn.ac.in

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   10.44
  Logic Optimization:                  9.71
  Mapping Optimization:                4.97
  -----------------------------------------
  Overall Compile Time:               29.45
  Overall Compile Wall Clock Time:    30.21

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.14  TNS: 24.64  Number of Violating Paths: 336

  --------------------------------------------------------------------


1
