<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Generic control"><meta name="keywords" content="rust, rustlang, rust-lang, ctrl"><title>psoc6_01_pac::scb5::ctrl - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module ctrl</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li></ul></div><div id="sidebar-vars" data-name="ctrl" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img src="../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../index.html">psoc6_01_pac</a>::<wbr><a href="../index.html">scb5</a>::<wbr><a class="mod" href="#">ctrl</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/psoc6_01_pac/scb5/ctrl.rs.html#1-568" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Generic control</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.ADDR_ACCEPT_R.html" title="psoc6_01_pac::scb5::ctrl::ADDR_ACCEPT_R struct">ADDR_ACCEPT_R</a></td><td class="docblock-short"><p>Field <code>ADDR_ACCEPT</code> reader - Determines whether a received matching address is accepted in the RX FIFO (‘1’) or not (‘0’). In I2C mode, this field is used to allow the slave to put the received slave address or general call address in the RX FIFO. Note that a received matching address is put in the RX FIFO when ADDR_ACCEPT is ‘1’ for both I2C read and write transfers. In multi-processor UART receiver mode, this field is used to allow the receiver to put the received address in the RX FIFO. Note: non-matching addresses are never put in the RX FIFO.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ADDR_ACCEPT_W.html" title="psoc6_01_pac::scb5::ctrl::ADDR_ACCEPT_W struct">ADDR_ACCEPT_W</a></td><td class="docblock-short"><p>Field <code>ADDR_ACCEPT</code> writer - Determines whether a received matching address is accepted in the RX FIFO (‘1’) or not (‘0’). In I2C mode, this field is used to allow the slave to put the received slave address or general call address in the RX FIFO. Note that a received matching address is put in the RX FIFO when ADDR_ACCEPT is ‘1’ for both I2C read and write transfers. In multi-processor UART receiver mode, this field is used to allow the receiver to put the received address in the RX FIFO. Note: non-matching addresses are never put in the RX FIFO.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BLOCK_R.html" title="psoc6_01_pac::scb5::ctrl::BLOCK_R struct">BLOCK_R</a></td><td class="docblock-short"><p>Field <code>BLOCK</code> reader - Only used in externally clocked mode. If the externally clocked logic and the MMIO SW accesses to EZ memory coincide/collide, this bit determines whether a SW access should block and result in bus wait states (‘BLOCK is 1’) or not (BLOCK is ‘0’). IF BLOCK is ‘0’ and the accesses collide, MMIO read operations return 0xffff:ffff and MMIO write operations are ignored. Colliding accesses are registered as interrupt causes: field BLOCKED of MMIO registers INTR_TX and INTR_RX.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BLOCK_W.html" title="psoc6_01_pac::scb5::ctrl::BLOCK_W struct">BLOCK_W</a></td><td class="docblock-short"><p>Field <code>BLOCK</code> writer - Only used in externally clocked mode. If the externally clocked logic and the MMIO SW accesses to EZ memory coincide/collide, this bit determines whether a SW access should block and result in bus wait states (‘BLOCK is 1’) or not (BLOCK is ‘0’). IF BLOCK is ‘0’ and the accesses collide, MMIO read operations return 0xffff:ffff and MMIO write operations are ignored. Colliding accesses are registered as interrupt causes: field BLOCKED of MMIO registers INTR_TX and INTR_RX.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BYTE_MODE_R.html" title="psoc6_01_pac::scb5::ctrl::BYTE_MODE_R struct">BYTE_MODE_R</a></td><td class="docblock-short"><p>Field <code>BYTE_MODE</code> reader - Determines the number of bits per FIFO data element: ‘0’: 16-bit FIFO data elements. ‘1’: 8-bit FIFO data elements. This mode doubles the amount of FIFO entries, but TX_CTRL.DATA_WIDTH and RX_CTRL.DATA_WIDTH are restricted to [0, 7].</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BYTE_MODE_W.html" title="psoc6_01_pac::scb5::ctrl::BYTE_MODE_W struct">BYTE_MODE_W</a></td><td class="docblock-short"><p>Field <code>BYTE_MODE</code> writer - Determines the number of bits per FIFO data element: ‘0’: 16-bit FIFO data elements. ‘1’: 8-bit FIFO data elements. This mode doubles the amount of FIFO entries, but TX_CTRL.DATA_WIDTH and RX_CTRL.DATA_WIDTH are restricted to [0, 7].</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CMD_RESP_MODE_R.html" title="psoc6_01_pac::scb5::ctrl::CMD_RESP_MODE_R struct">CMD_RESP_MODE_R</a></td><td class="docblock-short"><p>Field <code>CMD_RESP_MODE</code> reader - Determines CMD_RESP mode of operation: ‘0’: CMD_RESP mode disabled. ‘1’: CMD_RESP mode enabled (also requires EC_AM_MODE and EC_OP_MODE to be set to ‘1’).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CMD_RESP_MODE_W.html" title="psoc6_01_pac::scb5::ctrl::CMD_RESP_MODE_W struct">CMD_RESP_MODE_W</a></td><td class="docblock-short"><p>Field <code>CMD_RESP_MODE</code> writer - Determines CMD_RESP mode of operation: ‘0’: CMD_RESP mode disabled. ‘1’: CMD_RESP mode enabled (also requires EC_AM_MODE and EC_OP_MODE to be set to ‘1’).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CTRL_SPEC.html" title="psoc6_01_pac::scb5::ctrl::CTRL_SPEC struct">CTRL_SPEC</a></td><td class="docblock-short"><p>Generic control</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EC_AM_MODE_R.html" title="psoc6_01_pac::scb5::ctrl::EC_AM_MODE_R struct">EC_AM_MODE_R</a></td><td class="docblock-short"><p>Field <code>EC_AM_MODE</code> reader - Internally clocked mode (‘0’) or externally clocked mode (‘1’) address matching (I2C) or selection (SPI). In internally clocked mode, the serial interface protocols run off the peripheral clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface. Externally clocked mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported. In UART mode this field should be ‘0’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EC_AM_MODE_W.html" title="psoc6_01_pac::scb5::ctrl::EC_AM_MODE_W struct">EC_AM_MODE_W</a></td><td class="docblock-short"><p>Field <code>EC_AM_MODE</code> writer - Internally clocked mode (‘0’) or externally clocked mode (‘1’) address matching (I2C) or selection (SPI). In internally clocked mode, the serial interface protocols run off the peripheral clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface. Externally clocked mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported. In UART mode this field should be ‘0’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EC_OP_MODE_R.html" title="psoc6_01_pac::scb5::ctrl::EC_OP_MODE_R struct">EC_OP_MODE_R</a></td><td class="docblock-short"><p>Field <code>EC_OP_MODE</code> reader - Internally clocked mode (‘0’) or externally clocked mode (‘1’) operation. In internally clocked mode, the serial interface protocols run off the peripheral clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface. Externally clocked operation mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode AND EZ mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported. The maximum SPI slave, EZ mode bitrate is 48 Mbps (transmission and IO delays outside the IP will degrade the effective bitrate). In UART mode this field should be ‘0’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EC_OP_MODE_W.html" title="psoc6_01_pac::scb5::ctrl::EC_OP_MODE_W struct">EC_OP_MODE_W</a></td><td class="docblock-short"><p>Field <code>EC_OP_MODE</code> writer - Internally clocked mode (‘0’) or externally clocked mode (‘1’) operation. In internally clocked mode, the serial interface protocols run off the peripheral clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface. Externally clocked operation mode is only used for synchronous serial interface protocols (SPI and I2C) in slave mode AND EZ mode. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported. The maximum SPI slave, EZ mode bitrate is 48 Mbps (transmission and IO delays outside the IP will degrade the effective bitrate). In UART mode this field should be ‘0’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ENABLED_R.html" title="psoc6_01_pac::scb5::ctrl::ENABLED_R struct">ENABLED_R</a></td><td class="docblock-short"><p>Field <code>ENABLED</code> reader - IP enabled (‘1’) or not (‘0’). The proper order in which to initialize the IP is as follows: - Program protocol specific information using SPI_CTRL, UART_CTRL (and UART_TX_CTRL and UART_RX_CTRL) or I2C_CTRL. This includes selection of a submode, master/slave functionality and transmitter/receiver functionality when applicable. - Program generic transmitter (TX_CTRL) and receiver (RX_CTRL) information. This includes enabling of the transmitter and receiver functionality. - Program transmitter FIFO (TX_FIFO_CTRL) and receiver FIFO (RX_FIFO_CTRL) information. - Program CTRL to enable IP, select the specific operation mode and oversampling factor. When the IP is enabled, no control information should be changed. Changes should be made AFTER disabling the IP, e.g. to modify the operation mode (from I2C to SPI) or to go from externally to internally clocked. The change takes effect after the IP is re-enabled. Note that disabling the IP will cause re-initialization of the design and associated state is lost (e.g. FIFO content).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ENABLED_W.html" title="psoc6_01_pac::scb5::ctrl::ENABLED_W struct">ENABLED_W</a></td><td class="docblock-short"><p>Field <code>ENABLED</code> writer - IP enabled (‘1’) or not (‘0’). The proper order in which to initialize the IP is as follows: - Program protocol specific information using SPI_CTRL, UART_CTRL (and UART_TX_CTRL and UART_RX_CTRL) or I2C_CTRL. This includes selection of a submode, master/slave functionality and transmitter/receiver functionality when applicable. - Program generic transmitter (TX_CTRL) and receiver (RX_CTRL) information. This includes enabling of the transmitter and receiver functionality. - Program transmitter FIFO (TX_FIFO_CTRL) and receiver FIFO (RX_FIFO_CTRL) information. - Program CTRL to enable IP, select the specific operation mode and oversampling factor. When the IP is enabled, no control information should be changed. Changes should be made AFTER disabling the IP, e.g. to modify the operation mode (from I2C to SPI) or to go from externally to internally clocked. The change takes effect after the IP is re-enabled. Note that disabling the IP will cause re-initialization of the design and associated state is lost (e.g. FIFO content).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EZ_MODE_R.html" title="psoc6_01_pac::scb5::ctrl::EZ_MODE_R struct">EZ_MODE_R</a></td><td class="docblock-short"><p>Field <code>EZ_MODE</code> reader - Non EZ mode (‘0’) or EZ mode (‘1’). In EZ mode, a meta protocol is applied to the serial interface protocol. This meta protocol adds meaning to the data frames transferred by the serial interface protocol: a data frame can represent a memory address, a write memory data element or a read memory data element. EZ mode is only used for synchronous serial interface protocols: SPI and I2C. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported and the transmitter should use continuous data frames; i.e. data frames mot separated by slave deselection. This mode is only applicable to slave functionality. In EZ mode, the slave can read from and write to an addressable memory structure of up to 256 bytes. In EZ mode, data frames should 8-bit in size and should be transmitted and received with the Most Significant Bit (MSB) first. In UART mode this field should be ‘0’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EZ_MODE_W.html" title="psoc6_01_pac::scb5::ctrl::EZ_MODE_W struct">EZ_MODE_W</a></td><td class="docblock-short"><p>Field <code>EZ_MODE</code> writer - Non EZ mode (‘0’) or EZ mode (‘1’). In EZ mode, a meta protocol is applied to the serial interface protocol. This meta protocol adds meaning to the data frames transferred by the serial interface protocol: a data frame can represent a memory address, a write memory data element or a read memory data element. EZ mode is only used for synchronous serial interface protocols: SPI and I2C. In SPI mode, only Motorola submode (all Motorola modes: 0, 1, 2, 3) is supported and the transmitter should use continuous data frames; i.e. data frames mot separated by slave deselection. This mode is only applicable to slave functionality. In EZ mode, the slave can read from and write to an addressable memory structure of up to 256 bytes. In EZ mode, data frames should 8-bit in size and should be transmitted and received with the Most Significant Bit (MSB) first. In UART mode this field should be ‘0’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.MODE_R.html" title="psoc6_01_pac::scb5::ctrl::MODE_R struct">MODE_R</a></td><td class="docblock-short"><p>Field <code>MODE</code> reader - N/A</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.MODE_W.html" title="psoc6_01_pac::scb5::ctrl::MODE_W struct">MODE_W</a></td><td class="docblock-short"><p>Field <code>MODE</code> writer - N/A</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.OVS_R.html" title="psoc6_01_pac::scb5::ctrl::OVS_R struct">OVS_R</a></td><td class="docblock-short"><p>Field <code>OVS</code> reader - N/A</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.OVS_W.html" title="psoc6_01_pac::scb5::ctrl::OVS_W struct">OVS_W</a></td><td class="docblock-short"><p>Field <code>OVS</code> writer - N/A</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::scb5::ctrl::R struct">R</a></td><td class="docblock-short"><p>Register <code>CTRL</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::scb5::ctrl::W struct">W</a></td><td class="docblock-short"><p>Register <code>CTRL</code> writer</p>
</td></tr></table><h2 id="enums" class="section-header"><a href="#enums">Enums</a></h2>
<table><tr class="module-item"><td><a class="enum" href="enum.MODE_A.html" title="psoc6_01_pac::scb5::ctrl::MODE_A enum">MODE_A</a></td><td class="docblock-short"><p>N/A</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../search-index.js" data-search-js="../../../search.js"></div><script src="../../../main.js"></script></body></html>