#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23bdc60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23bddf0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x23c8b40 .functor NOT 1, L_0x23f3220, C4<0>, C4<0>, C4<0>;
L_0x23f2f80 .functor XOR 1, L_0x23f2e20, L_0x23f2ee0, C4<0>, C4<0>;
L_0x23f3110 .functor XOR 1, L_0x23f2f80, L_0x23f3040, C4<0>, C4<0>;
v0x23ef3d0_0 .net *"_ivl_10", 0 0, L_0x23f3040;  1 drivers
v0x23ef4d0_0 .net *"_ivl_12", 0 0, L_0x23f3110;  1 drivers
v0x23ef5b0_0 .net *"_ivl_2", 0 0, L_0x23f13c0;  1 drivers
v0x23ef670_0 .net *"_ivl_4", 0 0, L_0x23f2e20;  1 drivers
v0x23ef750_0 .net *"_ivl_6", 0 0, L_0x23f2ee0;  1 drivers
v0x23ef880_0 .net *"_ivl_8", 0 0, L_0x23f2f80;  1 drivers
v0x23ef960_0 .net "a", 0 0, v0x23ec370_0;  1 drivers
v0x23efa00_0 .net "b", 0 0, v0x23ec410_0;  1 drivers
v0x23efaa0_0 .net "c", 0 0, v0x23ec4b0_0;  1 drivers
v0x23efb40_0 .var "clk", 0 0;
v0x23efbe0_0 .net "d", 0 0, v0x23ec5f0_0;  1 drivers
v0x23efc80_0 .net "q_dut", 0 0, L_0x23f2b90;  1 drivers
v0x23efd20_0 .net "q_ref", 0 0, L_0x23c8bb0;  1 drivers
v0x23efdc0_0 .var/2u "stats1", 159 0;
v0x23efe60_0 .var/2u "strobe", 0 0;
v0x23eff00_0 .net "tb_match", 0 0, L_0x23f3220;  1 drivers
v0x23effc0_0 .net "tb_mismatch", 0 0, L_0x23c8b40;  1 drivers
v0x23f0080_0 .net "wavedrom_enable", 0 0, v0x23ec6e0_0;  1 drivers
v0x23f0120_0 .net "wavedrom_title", 511 0, v0x23ec780_0;  1 drivers
L_0x23f13c0 .concat [ 1 0 0 0], L_0x23c8bb0;
L_0x23f2e20 .concat [ 1 0 0 0], L_0x23c8bb0;
L_0x23f2ee0 .concat [ 1 0 0 0], L_0x23f2b90;
L_0x23f3040 .concat [ 1 0 0 0], L_0x23c8bb0;
L_0x23f3220 .cmp/eeq 1, L_0x23f13c0, L_0x23f3110;
S_0x23bdf80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x23bddf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23a9ea0 .functor OR 1, v0x23ec370_0, v0x23ec410_0, C4<0>, C4<0>;
L_0x23be6e0 .functor OR 1, v0x23ec4b0_0, v0x23ec5f0_0, C4<0>, C4<0>;
L_0x23c8bb0 .functor AND 1, L_0x23a9ea0, L_0x23be6e0, C4<1>, C4<1>;
v0x23c8db0_0 .net *"_ivl_0", 0 0, L_0x23a9ea0;  1 drivers
v0x23c8e50_0 .net *"_ivl_2", 0 0, L_0x23be6e0;  1 drivers
v0x23a9ff0_0 .net "a", 0 0, v0x23ec370_0;  alias, 1 drivers
v0x23aa090_0 .net "b", 0 0, v0x23ec410_0;  alias, 1 drivers
v0x23eb7f0_0 .net "c", 0 0, v0x23ec4b0_0;  alias, 1 drivers
v0x23eb900_0 .net "d", 0 0, v0x23ec5f0_0;  alias, 1 drivers
v0x23eb9c0_0 .net "q", 0 0, L_0x23c8bb0;  alias, 1 drivers
S_0x23ebb20 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x23bddf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23ec370_0 .var "a", 0 0;
v0x23ec410_0 .var "b", 0 0;
v0x23ec4b0_0 .var "c", 0 0;
v0x23ec550_0 .net "clk", 0 0, v0x23efb40_0;  1 drivers
v0x23ec5f0_0 .var "d", 0 0;
v0x23ec6e0_0 .var "wavedrom_enable", 0 0;
v0x23ec780_0 .var "wavedrom_title", 511 0;
E_0x23b8c00/0 .event negedge, v0x23ec550_0;
E_0x23b8c00/1 .event posedge, v0x23ec550_0;
E_0x23b8c00 .event/or E_0x23b8c00/0, E_0x23b8c00/1;
E_0x23b8e50 .event posedge, v0x23ec550_0;
E_0x23a29f0 .event negedge, v0x23ec550_0;
S_0x23ebe70 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23ebb20;
 .timescale -12 -12;
v0x23ec070_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23ec170 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23ebb20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23ec8e0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x23bddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23f0450 .functor NOT 1, v0x23ec410_0, C4<0>, C4<0>, C4<0>;
L_0x23f04e0 .functor AND 1, v0x23ec370_0, L_0x23f0450, C4<1>, C4<1>;
L_0x23f0570 .functor NOT 1, v0x23ec4b0_0, C4<0>, C4<0>, C4<0>;
L_0x23f05e0 .functor AND 1, L_0x23f04e0, L_0x23f0570, C4<1>, C4<1>;
L_0x23f06d0 .functor AND 1, L_0x23f05e0, v0x23ec5f0_0, C4<1>, C4<1>;
L_0x23f0790 .functor NOT 1, v0x23ec370_0, C4<0>, C4<0>, C4<0>;
L_0x23f0840 .functor AND 1, L_0x23f0790, v0x23ec410_0, C4<1>, C4<1>;
L_0x23f0900 .functor NOT 1, v0x23ec4b0_0, C4<0>, C4<0>, C4<0>;
L_0x23f09c0 .functor AND 1, L_0x23f0840, L_0x23f0900, C4<1>, C4<1>;
L_0x23f0ad0 .functor AND 1, L_0x23f09c0, v0x23ec5f0_0, C4<1>, C4<1>;
L_0x23f0bf0 .functor OR 1, L_0x23f06d0, L_0x23f0ad0, C4<0>, C4<0>;
L_0x23f0cb0 .functor NOT 1, v0x23ec370_0, C4<0>, C4<0>, C4<0>;
L_0x23f0d90 .functor AND 1, L_0x23f0cb0, v0x23ec410_0, C4<1>, C4<1>;
L_0x23f0e50 .functor AND 1, L_0x23f0d90, v0x23ec4b0_0, C4<1>, C4<1>;
L_0x23f0d20 .functor NOT 1, v0x23ec5f0_0, C4<0>, C4<0>, C4<0>;
L_0x23f0f90 .functor AND 1, L_0x23f0e50, L_0x23f0d20, C4<1>, C4<1>;
L_0x23f1130 .functor OR 1, L_0x23f0bf0, L_0x23f0f90, C4<0>, C4<0>;
L_0x23f1240 .functor NOT 1, v0x23ec410_0, C4<0>, C4<0>, C4<0>;
L_0x23f1460 .functor AND 1, v0x23ec370_0, L_0x23f1240, C4<1>, C4<1>;
L_0x23f1630 .functor AND 1, L_0x23f1460, v0x23ec4b0_0, C4<1>, C4<1>;
L_0x23f18b0 .functor AND 1, L_0x23f1630, v0x23ec5f0_0, C4<1>, C4<1>;
L_0x23f1a80 .functor OR 1, L_0x23f1130, L_0x23f18b0, C4<0>, C4<0>;
L_0x23f1c50 .functor AND 1, v0x23ec370_0, v0x23ec410_0, C4<1>, C4<1>;
L_0x23f1cc0 .functor NOT 1, v0x23ec4b0_0, C4<0>, C4<0>, C4<0>;
L_0x23f1e00 .functor AND 1, L_0x23f1c50, L_0x23f1cc0, C4<1>, C4<1>;
L_0x23f1f10 .functor AND 1, L_0x23f1e00, v0x23ec5f0_0, C4<1>, C4<1>;
L_0x23f20b0 .functor OR 1, L_0x23f1a80, L_0x23f1f10, C4<0>, C4<0>;
L_0x23f21c0 .functor AND 1, v0x23ec370_0, v0x23ec410_0, C4<1>, C4<1>;
L_0x23f2320 .functor AND 1, L_0x23f21c0, v0x23ec4b0_0, C4<1>, C4<1>;
L_0x23f23e0 .functor NOT 1, v0x23ec5f0_0, C4<0>, C4<0>, C4<0>;
L_0x23f2550 .functor AND 1, L_0x23f2320, L_0x23f23e0, C4<1>, C4<1>;
L_0x23f2660 .functor OR 1, L_0x23f20b0, L_0x23f2550, C4<0>, C4<0>;
L_0x23f2880 .functor AND 1, v0x23ec370_0, v0x23ec410_0, C4<1>, C4<1>;
L_0x23f28f0 .functor AND 1, L_0x23f2880, v0x23ec4b0_0, C4<1>, C4<1>;
L_0x23f2ad0 .functor AND 1, L_0x23f28f0, v0x23ec5f0_0, C4<1>, C4<1>;
L_0x23f2b90 .functor OR 1, L_0x23f2660, L_0x23f2ad0, C4<0>, C4<0>;
v0x23ecbd0_0 .net *"_ivl_0", 0 0, L_0x23f0450;  1 drivers
v0x23eccb0_0 .net *"_ivl_10", 0 0, L_0x23f0790;  1 drivers
v0x23ecd90_0 .net *"_ivl_12", 0 0, L_0x23f0840;  1 drivers
v0x23ece80_0 .net *"_ivl_14", 0 0, L_0x23f0900;  1 drivers
v0x23ecf60_0 .net *"_ivl_16", 0 0, L_0x23f09c0;  1 drivers
v0x23ed090_0 .net *"_ivl_18", 0 0, L_0x23f0ad0;  1 drivers
v0x23ed170_0 .net *"_ivl_2", 0 0, L_0x23f04e0;  1 drivers
v0x23ed250_0 .net *"_ivl_20", 0 0, L_0x23f0bf0;  1 drivers
v0x23ed330_0 .net *"_ivl_22", 0 0, L_0x23f0cb0;  1 drivers
v0x23ed410_0 .net *"_ivl_24", 0 0, L_0x23f0d90;  1 drivers
v0x23ed4f0_0 .net *"_ivl_26", 0 0, L_0x23f0e50;  1 drivers
v0x23ed5d0_0 .net *"_ivl_28", 0 0, L_0x23f0d20;  1 drivers
v0x23ed6b0_0 .net *"_ivl_30", 0 0, L_0x23f0f90;  1 drivers
v0x23ed790_0 .net *"_ivl_32", 0 0, L_0x23f1130;  1 drivers
v0x23ed870_0 .net *"_ivl_34", 0 0, L_0x23f1240;  1 drivers
v0x23ed950_0 .net *"_ivl_36", 0 0, L_0x23f1460;  1 drivers
v0x23eda30_0 .net *"_ivl_38", 0 0, L_0x23f1630;  1 drivers
v0x23edb10_0 .net *"_ivl_4", 0 0, L_0x23f0570;  1 drivers
v0x23edbf0_0 .net *"_ivl_40", 0 0, L_0x23f18b0;  1 drivers
v0x23edcd0_0 .net *"_ivl_42", 0 0, L_0x23f1a80;  1 drivers
v0x23eddb0_0 .net *"_ivl_44", 0 0, L_0x23f1c50;  1 drivers
v0x23ede90_0 .net *"_ivl_46", 0 0, L_0x23f1cc0;  1 drivers
v0x23edf70_0 .net *"_ivl_48", 0 0, L_0x23f1e00;  1 drivers
v0x23ee050_0 .net *"_ivl_50", 0 0, L_0x23f1f10;  1 drivers
v0x23ee130_0 .net *"_ivl_52", 0 0, L_0x23f20b0;  1 drivers
v0x23ee210_0 .net *"_ivl_54", 0 0, L_0x23f21c0;  1 drivers
v0x23ee2f0_0 .net *"_ivl_56", 0 0, L_0x23f2320;  1 drivers
v0x23ee3d0_0 .net *"_ivl_58", 0 0, L_0x23f23e0;  1 drivers
v0x23ee4b0_0 .net *"_ivl_6", 0 0, L_0x23f05e0;  1 drivers
v0x23ee590_0 .net *"_ivl_60", 0 0, L_0x23f2550;  1 drivers
v0x23ee670_0 .net *"_ivl_62", 0 0, L_0x23f2660;  1 drivers
v0x23ee750_0 .net *"_ivl_64", 0 0, L_0x23f2880;  1 drivers
v0x23ee830_0 .net *"_ivl_66", 0 0, L_0x23f28f0;  1 drivers
v0x23eeb20_0 .net *"_ivl_68", 0 0, L_0x23f2ad0;  1 drivers
v0x23eec00_0 .net *"_ivl_8", 0 0, L_0x23f06d0;  1 drivers
v0x23eece0_0 .net "a", 0 0, v0x23ec370_0;  alias, 1 drivers
v0x23eed80_0 .net "b", 0 0, v0x23ec410_0;  alias, 1 drivers
v0x23eee70_0 .net "c", 0 0, v0x23ec4b0_0;  alias, 1 drivers
v0x23eef60_0 .net "d", 0 0, v0x23ec5f0_0;  alias, 1 drivers
v0x23ef050_0 .net "q", 0 0, L_0x23f2b90;  alias, 1 drivers
S_0x23ef1b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x23bddf0;
 .timescale -12 -12;
E_0x23b89a0 .event anyedge, v0x23efe60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23efe60_0;
    %nor/r;
    %assign/vec4 v0x23efe60_0, 0;
    %wait E_0x23b89a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23ebb20;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ec5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ec4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ec410_0, 0;
    %assign/vec4 v0x23ec370_0, 0;
    %wait E_0x23a29f0;
    %wait E_0x23b8e50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ec5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ec4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ec410_0, 0;
    %assign/vec4 v0x23ec370_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23b8c00;
    %load/vec4 v0x23ec370_0;
    %load/vec4 v0x23ec410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23ec4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23ec5f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ec5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ec4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ec410_0, 0;
    %assign/vec4 v0x23ec370_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23ec170;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23b8c00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23ec5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ec4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ec410_0, 0;
    %assign/vec4 v0x23ec370_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23bddf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23efb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23efe60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23bddf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23efb40_0;
    %inv;
    %store/vec4 v0x23efb40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23bddf0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23ec550_0, v0x23effc0_0, v0x23ef960_0, v0x23efa00_0, v0x23efaa0_0, v0x23efbe0_0, v0x23efd20_0, v0x23efc80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23bddf0;
T_7 ;
    %load/vec4 v0x23efdc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23efdc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23efdc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23efdc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23efdc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23efdc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23efdc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23bddf0;
T_8 ;
    %wait E_0x23b8c00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23efdc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23efdc0_0, 4, 32;
    %load/vec4 v0x23eff00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23efdc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23efdc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23efdc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23efdc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23efd20_0;
    %load/vec4 v0x23efd20_0;
    %load/vec4 v0x23efc80_0;
    %xor;
    %load/vec4 v0x23efd20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23efdc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23efdc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23efdc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23efdc0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/circuit3/iter0/response24/top_module.sv";
