
*** Running vivado
    with args -log vga_demo.vds -m64 -mode batch -messageDb vivado.pb -notrace -source vga_demo.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source vga_demo.tcl -notrace
Command: synth_design -top vga_demo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-1935] empty port in module declaration [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:11]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 280.164 ; gain = 102.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_demo' [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:9]
	Parameter START bound to: 4'b0001 
	Parameter PLAYING bound to: 4'b0010 
	Parameter DEAD bound to: 4'b0100 
	Parameter WIN bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (1#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-638] synthesizing module 'hvsync_generator' [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/hvsync_generator.v:13]
INFO: [Synth 8-256] done synthesizing module 'hvsync_generator' (2#1) [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/hvsync_generator.v:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:235]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:224]
WARNING: [Synth 8-567] referenced signal 'score' should be on the sensitivity list [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:517]
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:517]
WARNING: [Synth 8-567] referenced signal 'level3' should be on the sensitivity list [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:517]
WARNING: [Synth 8-567] referenced signal 'level2' should be on the sensitivity list [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:517]
INFO: [Synth 8-226] default block is never used [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:567]
WARNING: [Synth 8-308] ignoring empty port [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:14]
INFO: [Synth 8-4471] merging register 'vga_r1_reg' into 'vga_r_reg' [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:472]
INFO: [Synth 8-4471] merging register 'vga_r2_reg' into 'vga_r_reg' [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:473]
INFO: [Synth 8-4471] merging register 'vga_g1_reg' into 'vga_g_reg' [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:475]
INFO: [Synth 8-4471] merging register 'vga_g2_reg' into 'vga_g_reg' [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:476]
INFO: [Synth 8-4471] merging register 'vga_b2_reg' into 'vga_b_reg' [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:478]
INFO: [Synth 8-256] done synthesizing module 'vga_demo' (3#1) [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/snake.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 313.980 ; gain = 136.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 313.980 ; gain = 136.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 630.324 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 630.324 ; gain = 452.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 630.324 ; gain = 452.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 7 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 7 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 13 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 13 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 14 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 14 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 19 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 19 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 20 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 20 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 85 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 85 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 86 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 86 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 87 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 87 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 88 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 88 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 156 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 156 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 157 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 157 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 158 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 158 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 161 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 161 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 162 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 162 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 163 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 163 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 166 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 166 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 167 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 167 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 171 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 171 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 172 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 172 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 630.324 ; gain = 452.773
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x_snake_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_snake_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_head" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 630.324 ; gain = 452.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 16    
	   2 Input     32 Bit       Adders := 26    
	   2 Input     11 Bit       Adders := 18    
	   2 Input     10 Bit       Adders := 19    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 38    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 16    
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   6 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 38    
	   6 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 57    
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_demo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 16    
	   2 Input     32 Bit       Adders := 26    
	   2 Input     11 Bit       Adders := 18    
	   2 Input     10 Bit       Adders := 17    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 36    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 16    
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   6 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 38    
	   6 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 57    
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 19    
Module hvsync_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 630.324 ; gain = 452.773
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP R17, operation Mode is: A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: operator R17 is absorbed into DSP R17.
DSP Report: Generating DSP R7, operation Mode is: A*B.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: Generating DSP R7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: Generating DSP R7, operation Mode is: A*B.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: Generating DSP R7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: Generating DSP R7, operation Mode is: A*B.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: Generating DSP R7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: Generating DSP R7, operation Mode is: A*B.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: Generating DSP R7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: operator R7 is absorbed into DSP R7.
DSP Report: Generating DSP R13, operation Mode is: A*B.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: Generating DSP R13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: Generating DSP R13, operation Mode is: A*B.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: Generating DSP R13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: Generating DSP R13, operation Mode is: A*B.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: Generating DSP R13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: Generating DSP R13, operation Mode is: A*B.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: Generating DSP R13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: operator R13 is absorbed into DSP R13.
DSP Report: Generating DSP R15, operation Mode is: A*B.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: Generating DSP R15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: Generating DSP R15, operation Mode is: A*B.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: Generating DSP R15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: Generating DSP R15, operation Mode is: A*B.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: Generating DSP R15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: Generating DSP R15, operation Mode is: A*B.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: Generating DSP R15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: operator R15 is absorbed into DSP R15.
DSP Report: Generating DSP R11, operation Mode is: A*B.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: Generating DSP R11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: Generating DSP R11, operation Mode is: A*B.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: Generating DSP R11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: Generating DSP R11, operation Mode is: A*B.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: Generating DSP R11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: Generating DSP R11, operation Mode is: A*B.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: Generating DSP R11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: operator R11 is absorbed into DSP R11.
DSP Report: Generating DSP R5, operation Mode is: A*B.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: Generating DSP R5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: Generating DSP R5, operation Mode is: A*B.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: Generating DSP R5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: Generating DSP R5, operation Mode is: A*B.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: Generating DSP R5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: Generating DSP R5, operation Mode is: A*B.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: Generating DSP R5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: operator R5 is absorbed into DSP R5.
DSP Report: Generating DSP R9, operation Mode is: A*B.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: Generating DSP R9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: Generating DSP R9, operation Mode is: A*B.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: Generating DSP R9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: Generating DSP R9, operation Mode is: A*B.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: Generating DSP R9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: Generating DSP R9, operation Mode is: A*B.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: Generating DSP R9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R9 is absorbed into DSP R9.
DSP Report: operator R9 is absorbed into DSP R9.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 630.324 ; gain = 452.773
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 630.324 ; gain = 452.773

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|vga_demo    | (PCIN>>17)+A*B | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\speed_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\speed_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\y_fruit_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\is_exist_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[2] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[3] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[4] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[5] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[6] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[7] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[8] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[9] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[10] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[11] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[12] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[13] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[14] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[15] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[16] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[17] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[18] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[19] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[20] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[21] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[22] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[23] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[24] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[25] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[26] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\DIV_CLK_reg[27] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[20] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[19] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[18] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[17] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[15] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[14] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[13] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[12] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[11] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[10] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[9] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[8] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[7] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[6] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[5] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[4] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[3] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[2] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[1] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\speed_reg[0] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\y_fruit_reg[9] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\is_exist_reg[1] ) is unused and will be removed from module vga_demo.
WARNING: [Synth 8-3332] Sequential element (\is_exist_reg[0] ) is unused and will be removed from module vga_demo.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 630.324 ; gain = 452.773
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 630.324 ; gain = 452.773

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 630.324 ; gain = 452.773
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 7 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 7 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 13 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 13 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 14 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 14 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 19 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 19 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 20 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 20 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 85 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 85 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 86 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 86 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 87 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 87 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 88 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 88 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 156 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 156 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 157 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 157 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 158 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 158 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 161 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 161 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 162 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 162 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 163 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 163 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 166 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 166 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 167 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 167 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 171 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 171 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 172 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
incorrect set of required parameters for "set_property" at line 172 of file C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/snake/Lab2.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:20 . Memory (MB): peak = 651.684 ; gain = 474.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:25 . Memory (MB): peak = 663.715 ; gain = 486.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:36 . Memory (MB): peak = 709.840 ; gain = 532.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop syncgen/vga_HS_reg is being inverted and renamed to syncgen/vga_HS_reg_inv.
INFO: [Synth 8-5365] Flop syncgen/vga_VS_reg is being inverted and renamed to syncgen/vga_VS_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:37 . Memory (MB): peak = 709.840 ; gain = 532.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:37 . Memory (MB): peak = 709.840 ; gain = 532.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:39 . Memory (MB): peak = 709.840 ; gain = 532.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:39 . Memory (MB): peak = 709.840 ; gain = 532.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:39 . Memory (MB): peak = 709.840 ; gain = 532.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   333|
|3     |DSP48E1 |    48|
|4     |LUT1    |    25|
|5     |LUT2    |   763|
|6     |LUT3    |   291|
|7     |LUT4    |   380|
|8     |LUT5    |   426|
|9     |LUT6    |   663|
|10    |MUXF7   |    42|
|11    |FDCE    |    30|
|12    |FDRE    |   381|
|13    |FDSE    |    52|
|14    |IBUF    |     9|
|15    |OBUF    |    10|
+------+--------+------+

Report Instance Areas: 
+------+----------+-----------------+------+
|      |Instance  |Module           |Cells |
+------+----------+-----------------+------+
|1     |top       |                 |  3454|
|2     |  syncgen |hvsync_generator |   933|
+------+----------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:39 . Memory (MB): peak = 709.840 ; gain = 532.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:17 . Memory (MB): peak = 709.840 ; gain = 177.410
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:39 . Memory (MB): peak = 709.840 ; gain = 532.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 56 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:31 . Memory (MB): peak = 709.840 ; gain = 494.984
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 709.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 16:35:25 2016...
