<profile>

<section name = "Vitis HLS Report for 'fft32'" level="0">
<item name = "Date">Wed Jun 25 09:29:27 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">FFT_sol_2</item>
<item name = "Solution">opt4_just_pipe_all (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z030-sbv485-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.101 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">87, 87, 0.870 us, 0.870 us, 32, 32, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_cos_16_4_s_fu_97">cos_16_4_s, 20, 20, 0.200 us, 0.200 us, 2, 2, yes</column>
<column name="grp_sin_16_4_s_fu_118">sin_16_4_s, 20, 20, 0.200 us, 0.200 us, 2, 2, yes</column>
<column name="grp_radix4_bfly_fu_139">radix4_bfly, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_cmul_fu_151">cmul, 3, 3, 30.000 ns, 30.000 ns, 1, 1, yes</column>
<column name="grp_radix4_bfly_1_fu_159">radix4_bfly_1, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_radix2_bfly_fu_171">radix2_bfly, 4, 4, 40.000 ns, 40.000 ns, 2, 2, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 12, 2600, 7183, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1626, -</column>
<column name="Register">-, -, 3522, -, -</column>
<specialColumn name="Available">530, 400, 157200, 78600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, 3, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_cmul_fu_151">cmul, 0, 4, 205, 40, 0</column>
<column name="grp_cos_16_4_s_fu_97">cos_16_4_s, 0, 2, 1086, 3161, 0</column>
<column name="grp_radix2_bfly_fu_171">radix2_bfly, 0, 4, 285, 138, 0</column>
<column name="grp_radix4_bfly_fu_139">radix4_bfly, 0, 0, 0, 368, 0</column>
<column name="grp_radix4_bfly_1_fu_159">radix4_bfly_1, 0, 0, 0, 368, 0</column>
<column name="grp_sin_16_4_s_fu_118">sin_16_4_s, 0, 2, 1024, 3108, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage24_01001">or, 0, 0, 2, 1, 1</column>
<column name="grp_cos_16_4_s_fu_97_ap_start">or, 0, 0, 2, 1, 1</column>
<column name="grp_sin_16_4_s_fu_118_ap_start">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">147, 33, 1, 33</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="grp_cmul_fu_151_w_imag_val">42, 8, 14, 112</column>
<column name="grp_cmul_fu_151_w_real_val">42, 8, 14, 112</column>
<column name="grp_cmul_fu_151_x_imag_val">113, 22, 16, 352</column>
<column name="grp_cmul_fu_151_x_real_val">113, 22, 16, 352</column>
<column name="grp_cos_16_4_s_fu_97_x_val">81, 17, 14, 238</column>
<column name="grp_radix2_bfly_fu_171_a_imag_read">65, 13, 16, 208</column>
<column name="grp_radix2_bfly_fu_171_a_real_read">65, 13, 16, 208</column>
<column name="grp_radix2_bfly_fu_171_b_imag_read">65, 12, 16, 192</column>
<column name="grp_radix2_bfly_fu_171_b_real_read">65, 12, 16, 192</column>
<column name="grp_radix2_bfly_fu_171_w_imag_val">65, 14, 14, 196</column>
<column name="grp_radix2_bfly_fu_171_w_real_val">65, 14, 14, 196</column>
<column name="grp_radix4_bfly_1_fu_159_a_imag_read">42, 8, 16, 128</column>
<column name="grp_radix4_bfly_1_fu_159_a_real_read">42, 8, 16, 128</column>
<column name="grp_radix4_bfly_fu_139_a_imag_read">48, 9, 16, 144</column>
<column name="grp_radix4_bfly_fu_139_a_real_read">48, 9, 16, 144</column>
<column name="grp_radix4_bfly_fu_139_b_imag_read">48, 9, 16, 144</column>
<column name="grp_radix4_bfly_fu_139_b_real_read">48, 9, 16, 144</column>
<column name="grp_radix4_bfly_fu_139_c_imag_read">48, 9, 16, 144</column>
<column name="grp_radix4_bfly_fu_139_c_real_read">48, 9, 16, 144</column>
<column name="grp_radix4_bfly_fu_139_d_imag_read">14, 3, 16, 48</column>
<column name="grp_radix4_bfly_fu_139_d_real_read">48, 9, 16, 144</column>
<column name="grp_sin_16_4_s_fu_118_x_val">81, 17, 14, 238</column>
<column name="in_stream_blk_n">9, 2, 1, 2</column>
<column name="out_stream_blk_n">9, 2, 1, 2</column>
<column name="out_stream_din">147, 33, 33, 1089</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_imag_17_reg_1694">16, 0, 16, 0</column>
<column name="a_real_17_reg_1689">16, 0, 16, 0</column>
<column name="ap_CS_fsm">32, 0, 32, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="b_imag_18_reg_1614">16, 0, 16, 0</column>
<column name="b_imag_23_reg_1744">16, 0, 16, 0</column>
<column name="b_real_18_reg_1609">16, 0, 16, 0</column>
<column name="b_real_23_reg_1739">16, 0, 16, 0</column>
<column name="c_imag_22_reg_1654">16, 0, 16, 0</column>
<column name="c_real_22_reg_1649">16, 0, 16, 0</column>
<column name="grp_cos_16_4_s_fu_97_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_radix2_bfly_fu_171_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_16_4_s_fu_118_ap_start_reg">1, 0, 1, 0</column>
<column name="reg_281">16, 0, 16, 0</column>
<column name="reg_287">14, 0, 14, 0</column>
<column name="reg_293">14, 0, 14, 0</column>
<column name="reg_299">16, 0, 16, 0</column>
<column name="reg_304">16, 0, 16, 0</column>
<column name="reg_309">16, 0, 16, 0</column>
<column name="reg_314">16, 0, 16, 0</column>
<column name="reg_319">16, 0, 16, 0</column>
<column name="reg_324">16, 0, 16, 0</column>
<column name="reg_329">16, 0, 16, 0</column>
<column name="reg_334">16, 0, 16, 0</column>
<column name="reg_339">16, 0, 16, 0</column>
<column name="reg_344">16, 0, 16, 0</column>
<column name="reg_349">16, 0, 16, 0</column>
<column name="reg_354">16, 0, 16, 0</column>
<column name="reg_359">16, 0, 16, 0</column>
<column name="reg_365">16, 0, 16, 0</column>
<column name="reg_371">16, 0, 16, 0</column>
<column name="reg_377">16, 0, 16, 0</column>
<column name="reg_383">16, 0, 16, 0</column>
<column name="reg_389">16, 0, 16, 0</column>
<column name="reg_395">16, 0, 16, 0</column>
<column name="reg_400">16, 0, 16, 0</column>
<column name="reg_405">14, 0, 14, 0</column>
<column name="reg_410">14, 0, 14, 0</column>
<column name="reg_415">16, 0, 16, 0</column>
<column name="reg_421">16, 0, 16, 0</column>
<column name="reg_427">16, 0, 16, 0</column>
<column name="reg_433">16, 0, 16, 0</column>
<column name="reg_439">16, 0, 16, 0</column>
<column name="reg_445">16, 0, 16, 0</column>
<column name="reg_451">16, 0, 16, 0</column>
<column name="reg_456">16, 0, 16, 0</column>
<column name="reg_461">14, 0, 14, 0</column>
<column name="reg_466">14, 0, 14, 0</column>
<column name="reg_471">16, 0, 16, 0</column>
<column name="reg_476">16, 0, 16, 0</column>
<column name="reg_481">16, 0, 16, 0</column>
<column name="reg_487">16, 0, 16, 0</column>
<column name="reg_493">16, 0, 16, 0</column>
<column name="reg_497">16, 0, 16, 0</column>
<column name="reg_501">16, 0, 16, 0</column>
<column name="reg_507">16, 0, 16, 0</column>
<column name="reg_513">16, 0, 16, 0</column>
<column name="reg_517">16, 0, 16, 0</column>
<column name="reg_521">16, 0, 16, 0</column>
<column name="reg_525">16, 0, 16, 0</column>
<column name="reg_529">16, 0, 16, 0</column>
<column name="reg_533">16, 0, 16, 0</column>
<column name="stage0_imag_10_2_reg_1338">16, 0, 16, 0</column>
<column name="stage0_imag_10_reg_1077">16, 0, 16, 0</column>
<column name="stage0_imag_11_2_reg_1348">16, 0, 16, 0</column>
<column name="stage0_imag_12_2_reg_1512">16, 0, 16, 0</column>
<column name="stage0_imag_12_reg_1037">16, 0, 16, 0</column>
<column name="stage0_imag_13_2_reg_1522">16, 0, 16, 0</column>
<column name="stage0_imag_13_reg_1197">16, 0, 16, 0</column>
<column name="stage0_imag_14_reg_1117">16, 0, 16, 0</column>
<column name="stage0_imag_15_2_reg_1532">16, 0, 16, 0</column>
<column name="stage0_imag_16_2_reg_1261">16, 0, 16, 0</column>
<column name="stage0_imag_16_reg_987">16, 0, 16, 0</column>
<column name="stage0_imag_17_2_reg_1271">16, 0, 16, 0</column>
<column name="stage0_imag_17_reg_1147">16, 0, 16, 0</column>
<column name="stage0_imag_18_2_reg_1281">16, 0, 16, 0</column>
<column name="stage0_imag_18_reg_1067">16, 0, 16, 0</column>
<column name="stage0_imag_19_2_reg_1291">16, 0, 16, 0</column>
<column name="stage0_imag_1_reg_1137">16, 0, 16, 0</column>
<column name="stage0_imag_20_2_reg_1465">16, 0, 16, 0</column>
<column name="stage0_imag_20_reg_1027">16, 0, 16, 0</column>
<column name="stage0_imag_21_reg_1187">16, 0, 16, 0</column>
<column name="stage0_imag_22_2_reg_1475">16, 0, 16, 0</column>
<column name="stage0_imag_22_reg_1107">16, 0, 16, 0</column>
<column name="stage0_imag_23_2_reg_1485">16, 0, 16, 0</column>
<column name="stage0_imag_24_2_reg_1363">16, 0, 16, 0</column>
<column name="stage0_imag_24_reg_1007">16, 0, 16, 0</column>
<column name="stage0_imag_25_2_reg_1373">16, 0, 16, 0</column>
<column name="stage0_imag_25_reg_1167">16, 0, 16, 0</column>
<column name="stage0_imag_26_2_reg_1383">16, 0, 16, 0</column>
<column name="stage0_imag_26_reg_1087">16, 0, 16, 0</column>
<column name="stage0_imag_27_2_reg_1393">16, 0, 16, 0</column>
<column name="stage0_imag_28_reg_1047">16, 0, 16, 0</column>
<column name="stage0_imag_29_2_reg_1542">16, 0, 16, 0</column>
<column name="stage0_imag_29_reg_1219">16, 0, 16, 0</column>
<column name="stage0_imag_2_reg_1057">16, 0, 16, 0</column>
<column name="stage0_imag_30_2_reg_1552">16, 0, 16, 0</column>
<column name="stage0_imag_30_reg_1127">16, 0, 16, 0</column>
<column name="stage0_imag_3_reg_1229">16, 0, 16, 0</column>
<column name="stage0_imag_4_2_reg_1420">16, 0, 16, 0</column>
<column name="stage0_imag_4_reg_1017">16, 0, 16, 0</column>
<column name="stage0_imag_5_2_reg_1430">16, 0, 16, 0</column>
<column name="stage0_imag_5_reg_1177">16, 0, 16, 0</column>
<column name="stage0_imag_6_2_reg_1440">16, 0, 16, 0</column>
<column name="stage0_imag_6_reg_1097">16, 0, 16, 0</column>
<column name="stage0_imag_7_2_reg_1450">16, 0, 16, 0</column>
<column name="stage0_imag_8_2_reg_1318">16, 0, 16, 0</column>
<column name="stage0_imag_8_reg_997">16, 0, 16, 0</column>
<column name="stage0_imag_9_2_reg_1328">16, 0, 16, 0</column>
<column name="stage0_imag_9_reg_1157">16, 0, 16, 0</column>
<column name="stage0_real_0_reg_977">16, 0, 16, 0</column>
<column name="stage0_real_10_2_reg_1333">16, 0, 16, 0</column>
<column name="stage0_real_10_reg_1072">16, 0, 16, 0</column>
<column name="stage0_real_11_2_reg_1343">16, 0, 16, 0</column>
<column name="stage0_real_11_reg_1251">16, 0, 16, 0</column>
<column name="stage0_real_12_2_reg_1507">16, 0, 16, 0</column>
<column name="stage0_real_12_reg_1032">16, 0, 16, 0</column>
<column name="stage0_real_13_2_reg_1517">16, 0, 16, 0</column>
<column name="stage0_real_13_reg_1192">16, 0, 16, 0</column>
<column name="stage0_real_14_reg_1112">16, 0, 16, 0</column>
<column name="stage0_real_15_2_reg_1527">16, 0, 16, 0</column>
<column name="stage0_real_15_reg_1455">16, 0, 16, 0</column>
<column name="stage0_real_16_2_reg_1256">16, 0, 16, 0</column>
<column name="stage0_real_16_reg_982">16, 0, 16, 0</column>
<column name="stage0_real_17_2_reg_1266">16, 0, 16, 0</column>
<column name="stage0_real_17_reg_1142">16, 0, 16, 0</column>
<column name="stage0_real_18_2_reg_1276">16, 0, 16, 0</column>
<column name="stage0_real_18_reg_1062">16, 0, 16, 0</column>
<column name="stage0_real_19_2_reg_1286">16, 0, 16, 0</column>
<column name="stage0_real_19_reg_1246">16, 0, 16, 0</column>
<column name="stage0_real_1_reg_1132">16, 0, 16, 0</column>
<column name="stage0_real_20_2_reg_1460">16, 0, 16, 0</column>
<column name="stage0_real_20_reg_1022">16, 0, 16, 0</column>
<column name="stage0_real_21_reg_1182">16, 0, 16, 0</column>
<column name="stage0_real_22_2_reg_1470">16, 0, 16, 0</column>
<column name="stage0_real_22_reg_1102">16, 0, 16, 0</column>
<column name="stage0_real_23_2_reg_1480">16, 0, 16, 0</column>
<column name="stage0_real_23_reg_1410">16, 0, 16, 0</column>
<column name="stage0_real_24_2_reg_1358">16, 0, 16, 0</column>
<column name="stage0_real_24_reg_1002">16, 0, 16, 0</column>
<column name="stage0_real_25_2_reg_1368">16, 0, 16, 0</column>
<column name="stage0_real_25_reg_1162">16, 0, 16, 0</column>
<column name="stage0_real_26_2_reg_1378">16, 0, 16, 0</column>
<column name="stage0_real_26_reg_1082">16, 0, 16, 0</column>
<column name="stage0_real_27_2_reg_1388">16, 0, 16, 0</column>
<column name="stage0_real_27_reg_1308">16, 0, 16, 0</column>
<column name="stage0_real_28_reg_1042">16, 0, 16, 0</column>
<column name="stage0_real_29_2_reg_1537">16, 0, 16, 0</column>
<column name="stage0_real_29_reg_1214">16, 0, 16, 0</column>
<column name="stage0_real_2_reg_1052">16, 0, 16, 0</column>
<column name="stage0_real_30_2_reg_1547">16, 0, 16, 0</column>
<column name="stage0_real_30_reg_1122">16, 0, 16, 0</column>
<column name="stage0_real_31_reg_1502">16, 0, 16, 0</column>
<column name="stage0_real_3_reg_1224">16, 0, 16, 0</column>
<column name="stage0_real_4_2_reg_1415">16, 0, 16, 0</column>
<column name="stage0_real_4_reg_1012">16, 0, 16, 0</column>
<column name="stage0_real_5_2_reg_1425">16, 0, 16, 0</column>
<column name="stage0_real_5_reg_1172">16, 0, 16, 0</column>
<column name="stage0_real_6_2_reg_1435">16, 0, 16, 0</column>
<column name="stage0_real_6_reg_1092">16, 0, 16, 0</column>
<column name="stage0_real_7_2_reg_1445">16, 0, 16, 0</column>
<column name="stage0_real_7_reg_1353">16, 0, 16, 0</column>
<column name="stage0_real_8_2_reg_1313">16, 0, 16, 0</column>
<column name="stage0_real_8_reg_992">16, 0, 16, 0</column>
<column name="stage0_real_9_2_reg_1323">16, 0, 16, 0</column>
<column name="stage0_real_9_reg_1152">16, 0, 16, 0</column>
<column name="stage2_imag_16_1_reg_1574">16, 0, 16, 0</column>
<column name="stage2_imag_17_1_reg_1594">16, 0, 16, 0</column>
<column name="stage2_imag_18_1_reg_1624">16, 0, 16, 0</column>
<column name="stage2_imag_19_1_reg_1644">16, 0, 16, 0</column>
<column name="stage2_imag_20_1_reg_1674">16, 0, 16, 0</column>
<column name="stage2_imag_21_1_reg_1714">16, 0, 16, 0</column>
<column name="stage2_imag_22_1_reg_1734">16, 0, 16, 0</column>
<column name="stage2_imag_23_1_reg_1764">16, 0, 16, 0</column>
<column name="stage2_imag_24_1_reg_1774">16, 0, 16, 0</column>
<column name="stage2_imag_25_1_reg_1784">16, 0, 16, 0</column>
<column name="stage2_imag_26_1_reg_1794">16, 0, 16, 0</column>
<column name="stage2_imag_27_1_reg_1804">16, 0, 16, 0</column>
<column name="stage2_imag_28_1_reg_1814">16, 0, 16, 0</column>
<column name="stage2_imag_29_1_reg_1824">16, 0, 16, 0</column>
<column name="stage2_imag_30_1_reg_1834">16, 0, 16, 0</column>
<column name="stage2_imag_31_1_reg_1844">16, 0, 16, 0</column>
<column name="stage2_imag_4_1_reg_1664">16, 0, 16, 0</column>
<column name="stage2_imag_5_1_reg_1704">16, 0, 16, 0</column>
<column name="stage2_imag_6_1_reg_1724">16, 0, 16, 0</column>
<column name="stage2_imag_7_1_reg_1754">16, 0, 16, 0</column>
<column name="stage2_real_16_1_reg_1569">16, 0, 16, 0</column>
<column name="stage2_real_17_1_reg_1589">16, 0, 16, 0</column>
<column name="stage2_real_18_1_reg_1619">16, 0, 16, 0</column>
<column name="stage2_real_19_1_reg_1639">16, 0, 16, 0</column>
<column name="stage2_real_20_1_reg_1669">16, 0, 16, 0</column>
<column name="stage2_real_21_1_reg_1709">16, 0, 16, 0</column>
<column name="stage2_real_22_1_reg_1729">16, 0, 16, 0</column>
<column name="stage2_real_23_1_reg_1759">16, 0, 16, 0</column>
<column name="stage2_real_24_1_reg_1769">16, 0, 16, 0</column>
<column name="stage2_real_25_1_reg_1779">16, 0, 16, 0</column>
<column name="stage2_real_26_1_reg_1789">16, 0, 16, 0</column>
<column name="stage2_real_27_1_reg_1799">16, 0, 16, 0</column>
<column name="stage2_real_28_1_reg_1809">16, 0, 16, 0</column>
<column name="stage2_real_29_1_reg_1819">16, 0, 16, 0</column>
<column name="stage2_real_30_1_reg_1829">16, 0, 16, 0</column>
<column name="stage2_real_31_1_reg_1839">16, 0, 16, 0</column>
<column name="stage2_real_4_1_reg_1659">16, 0, 16, 0</column>
<column name="stage2_real_5_1_reg_1699">16, 0, 16, 0</column>
<column name="stage2_real_6_1_reg_1719">16, 0, 16, 0</column>
<column name="stage2_real_7_1_reg_1749">16, 0, 16, 0</column>
<column name="w_imag_10_reg_1584">14, 0, 14, 0</column>
<column name="w_imag_11_reg_1604">14, 0, 14, 0</column>
<column name="w_imag_12_reg_1634">14, 0, 14, 0</column>
<column name="w_imag_14_reg_1684">14, 0, 14, 0</column>
<column name="w_imag_1_reg_1404">14, 0, 14, 0</column>
<column name="w_imag_2_reg_1208">14, 0, 14, 0</column>
<column name="w_imag_3_reg_1496">14, 0, 14, 0</column>
<column name="w_imag_4_reg_1240">14, 0, 14, 0</column>
<column name="w_imag_6_reg_1302">14, 0, 14, 0</column>
<column name="w_imag_9_reg_1563">14, 0, 14, 0</column>
<column name="w_real_10_reg_1579">14, 0, 14, 0</column>
<column name="w_real_11_reg_1599">14, 0, 14, 0</column>
<column name="w_real_12_reg_1629">14, 0, 14, 0</column>
<column name="w_real_14_reg_1679">14, 0, 14, 0</column>
<column name="w_real_1_reg_1398">14, 0, 14, 0</column>
<column name="w_real_2_reg_1202">14, 0, 14, 0</column>
<column name="w_real_3_reg_1490">14, 0, 14, 0</column>
<column name="w_real_4_reg_1234">14, 0, 14, 0</column>
<column name="w_real_6_reg_1296">14, 0, 14, 0</column>
<column name="w_real_9_reg_1557">14, 0, 14, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft32, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft32, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft32, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft32, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft32, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft32, return value</column>
<column name="in_stream_dout">in, 33, ap_fifo, in_stream, pointer</column>
<column name="in_stream_empty_n">in, 1, ap_fifo, in_stream, pointer</column>
<column name="in_stream_read">out, 1, ap_fifo, in_stream, pointer</column>
<column name="out_stream_din">out, 33, ap_fifo, out_stream, pointer</column>
<column name="out_stream_full_n">in, 1, ap_fifo, out_stream, pointer</column>
<column name="out_stream_write">out, 1, ap_fifo, out_stream, pointer</column>
</table>
</item>
</section>
</profile>
