<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='369' type='6'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp' l='122' u='r' c='_ZN4llvm14AMDGPUAAResult22pointsToConstantMemoryERKNS_14MemoryLocationERNS_11AAQueryInfoEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp' l='128' u='r' c='_ZN4llvm14AMDGPUAAResult22pointsToConstantMemoryERKNS_14MemoryLocationERNS_11AAQueryInfoEb'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='369'>///&lt; Address space for 32-bit constant memory.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp' l='1273' u='r' c='_ZN12_GLOBAL__N_120AMDGPUCodeGenPrepare13visitLoadInstERN4llvm8LoadInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2941' u='r' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel13isUniformLoadEPKN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2994' u='r' c='_ZNK12_GLOBAL__N_116R600DAGToDAGISel14isConstantLoadEPKN4llvm9MemSDNodeEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='743' u='r' c='_ZNK4llvm20AMDGPUTargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='808' u='r' c='_ZNK4llvm20AMDGPUTargetLowering21isSDNodeAlwaysUniformEPKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.cpp' l='41' u='r' c='_ZN4llvm15AMDGPUInstrInfo12isUniformMMOEPKNS_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2309' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector14isInstrUniformERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULateCodeGenPrepare.cpp' l='110' u='r' c='_ZNK12_GLOBAL__N_124AMDGPULateCodeGenPrepare21canWidenScalarExtLoadERN4llvm8LoadInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='244' c='_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='273' u='r' c='_ZL20isLoadStoreSizeLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='468' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1788' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1795' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1803' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2372' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo12legalizeLoadERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPerfHintAnalysis.cpp' l='342' u='r' c='_ZNK12_GLOBAL__N_114AMDGPUPerfHint14isConstantAddrEPKN4llvm5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='445' u='r' c='_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='351' u='r' c='_ZNK4llvm10GCNTTIImpl26getLoadStoreVecRegBitWidthEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1287' u='r' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1449' u='r' c='_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4869' u='r' c='_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5239' u='r' c='_ZNK4llvm16SITargetLowering18lowerADDRSPACECASTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5508' u='r' c='_ZNK4llvm16SITargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7826' u='r' c='_ZNK4llvm16SITargetLowering9widenLoadEPNS_10LoadSDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7961' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7974' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7989' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='670' u='r' c='_ZN4llvm6AMDGPU17isReadOnlySegmentEPKNS_11GlobalValueE'/>
