vhdtdtfi -lib work C:/EV-20-Grupo2/BOOSTED_REG_BANK/clock_for_testing.v -lang verilog -prj BOOSTED_REG_BANK -o clock_for_testing.spl -module clock_for_testing -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 -w clock_for_testing.spl C:/EV-20-Grupo2/BOOSTED_REG_BANK/clock_for_testing.sym 
vhdtdtfi -lib work C:/EV-20-Grupo2/BOOSTED_REG_BANK/clock_for_testing.v -lang verilog -prj BOOSTED_REG_BANK -o clock_for_testing.spl -module clock_for_testing -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 -w clock_for_testing.spl C:/EV-20-Grupo2/BOOSTED_REG_BANK/clock_for_testing.sym 
vhdtdtfi -lib work C:/EV-20-Grupo2/BOOSTED_REG_BANK/clock_for_testing.v -lang verilog -prj BOOSTED_REG_BANK -o clock_for_testing.spl -module clock_for_testing -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 -w clock_for_testing.spl C:/EV-20-Grupo2/BOOSTED_REG_BANK/clock_for_testing.sym 
vhdtdtfi -lib work C:/EV-20-Grupo2/BOOSTED_REG_BANK/clock_for_testing.v -lang verilog -prj BOOSTED_REG_BANK -o clock_for_testing.spl -module clock_for_testing -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 -w clock_for_testing.spl C:/EV-20-Grupo2/BOOSTED_REG_BANK/clock_for_testing.sym 
