============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:48:10 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

     Pin                  Type             Fanout Load Slew Delay Arrival   
                         (Domain)                 (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)       launch                                                0 R 
async_fifo_i_wptr_full_inst
  wfull_reg/CP                                            0    +0       0 R 
  wfull_reg/Q     DFCNQD0BWP16P90(timing)       6  5.2   65  +130     130 F 
  g201/B1                                                      +0     130   
  g201/ZN         INR2D0BWP16P90(timing)        2  3.0   76   +72     202 R 
  g200/B                                                       +0     202   
  g200/CO         HA1D0BWP16P90(timing)         1  2.2   36   +74     277 R 
  g199/B                                                       +0     277   
  g199/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     338 R 
  g197/B                                                       +0     338   
  g197/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     399 R 
  g195/B                                                       +0     399   
  g195/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     461 R 
  g193/B                                                       +0     461   
  g193/S          HA1D0BWP16P90(timing)         3  3.5   48   +77     538 F 
  g191/A2                                                      +0     538   
  g191/Z          XOR2D0BWP16P90(timing)        2  2.2   35   +78     616 F 
  g363__2883/A2                                                +0     616   
  g363__2883/ZN   XNR2D0BWP16P90(timing)        1  1.2   23   +70     686 R 
  g378__9315/A1                                                +0     686   
  g378__9315/ZN   ND4D0BWP16P90(timing)         1  1.2   68   +55     741 F 
  g360__6161/A2                                                +0     741   
  g360__6161/ZN   NR3D0BWP16P90(timing)         1  1.3   58   +61     802 R 
  wfull_reg/D     DFCNQD0BWP16P90(timing)                      +0     802   
  wfull_reg/CP    setup                                   0   +62     864 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)       capture                                            2000 R 
----------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1136ps 
Start-point  : async_fifo_i_wptr_full_inst/wfull_reg/CP
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

