---
id: IEEEP1800.2/D-8-2020-03
title:
- content: IEEE Approved Draft Standard for Universal Verification Methodology Language
    Reference Manual
  format: text/plain
  type: main
link:
- content: https://ieeexplore.ieee.org/document/9047184
  type: src
type: standard
docid:
- id: IEEE P1800.2/D-8-2020-03
  type: IEEE
  primary: true
- id: IEEE P1800.2â„¢/D-8-2020-03
  type: IEEE
  scope: trademark
  primary: true
- id: 978-1-5044-6586-1
  type: ISBN
docnumber: IEEE P1800.2/D-8-2020-03
date:
- type: created
  value: '2020'
- type: published
  value: '2020-03-25'
- type: issued
  value: '2020-06-04'
contributor:
- organization:
    name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
    contact:
    - address:
        city: New York
        country: USA
  role:
  - publisher
revdate: '2020-03-25'
language:
- en
script:
- Latn
abstract:
- content: The Universal Verification Methodology (UVM) that can improve interoperability,
    reduce the cost of using intellectual property (IP) for new projects or electronic
    design automation (EDA) tools, and make it easier to reuse verification components
    is provided. Overall, using this standard will lower verification costs and improve
    design quality throughout the industry. The primary audiences for this standard
    are the implementors of the UVM base class library, the implementors of tools
    supporting the UVM base class library, and the users of the UVM base class library.
  language:
  - en
  script:
  - Latn
  format: text/plain
docstatus:
  stage:
    value: Inactive
copyright:
- owner:
  - name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
  from: '2020'
relation:
- type: updates
  bibitem:
    id: IEEE1800.2-2017
    docid:
    - id: IEEE 1800.2-2017
      type: IEEE
      primary: true
    formattedref:
      content: IEEE 1800.2-2017
      format: text/plain
  description:
    content: revises
    language:
    - en
    script:
    - Latn
    format: text/plain
fetched: '2022-09-17'
keyword:
- content: IEEE Standards
- content: Verification
- content: Sequential analysis
- content: Registers
- content: agent
- content: blocking
- content: callback
- content: class
- content: component
- content: consumer
- content: driver
- content: event
- content: export
- content: factory
- content: function
- content: generator
- content: IEEE 1800.2
- content: member
- content: method
- content: monitor
- content: non-blocking
- content: phase
- content: port
- content: register
- content: resource
- content: sequence
- content: sequencer
- content: transaction-level modeling
- content: verification methodology
editorialgroup:
  committee:
  - Design Automation of the IEEE Computer Society
ics:
- code: '35.060'
  text: Languages used in information technology
