$date
	Fri Feb 10 12:47:00 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fetch_TestBench $end
$var wire 8 ! instr_addr [7:0] $end
$var wire 16 " curr_instr [15:0] $end
$var reg 1 # clk $end
$var reg 16 $ instr [15:0] $end
$var reg 1 % rst $end
$scope module I $end
$var wire 1 # clk $end
$var wire 16 & instr [15:0] $end
$var wire 1 % rst $end
$var reg 16 ' curr_instr [15:0] $end
$var reg 8 ( prog_ctr [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b11111111 &
0%
b11111111 $
0#
b0 "
b0 !
$end
#10
b111111110 $
b111111110 &
b1 !
b1 (
b11111111 "
b11111111 '
1#
#20
0#
#30
b1011111101 $
b1011111101 &
b10 !
b10 (
b111111110 "
b111111110 '
1#
#40
0#
#50
b1111111100 $
b1111111100 &
b11 !
b11 (
b1011111101 "
b1011111101 '
1#
