$date
	Fri Aug  8 11:45:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module watchdog_timer_tb $end
$var wire 1 ! wdt_reset $end
$var reg 1 " clk $end
$var reg 1 # kick $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # kick $end
$var wire 1 $ rst $end
$var parameter 32 % TIMEOUT $end
$var reg 4 & counter [3:0] $end
$var reg 1 ! wdt_reset $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 %
$end
#0
$dumpvars
b0 &
1$
0#
0"
0!
$end
#5000
1"
#10000
0"
0$
#15000
b1 &
1"
#18000
1#
#20000
0#
0"
#25000
b10 &
1"
#28000
1#
#30000
0#
0"
#35000
b11 &
1"
#38000
1#
#40000
0#
0"
#45000
b100 &
1"
#48000
1#
#50000
0#
0"
#55000
b101 &
1"
#58000
1#
#60000
0#
0"
#65000
b110 &
1"
#70000
0"
#75000
b111 &
1"
#80000
0"
#85000
b1000 &
1"
#90000
0"
#95000
b1001 &
1"
#100000
0"
#105000
b1010 &
1"
#110000
0"
#115000
1!
b1011 &
1"
#120000
0"
#125000
b1100 &
1"
#130000
0"
#135000
b1101 &
1"
#140000
0"
#145000
b1110 &
1"
#150000
0"
#155000
b1111 &
1"
#160000
0"
