

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Tue Mar 19 14:53:32 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        test_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3746|     3746| 37.460 us | 37.460 us |  3746|  3746|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3744|     3744|        25|          1|          1|  3721|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 27 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%fm_col_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %fm_col)"   --->   Operation 28 'read' 'fm_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%fm_row_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %fm_row)"   --->   Operation 29 'read' 'fm_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in3_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in3_V_offset)"   --->   Operation 30 'read' 'in3_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in2_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in2_V_offset)"   --->   Operation 31 'read' 'in2_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in1_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in1_V_offset)"   --->   Operation 32 'read' 'in1_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in3_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 151040, [4 x i8]* @p_str11, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in2_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 151040, [4 x i8]* @p_str10, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in1_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 151040, [4 x i8]* @p_str9, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %fm_row_read, i1 false)" [test_conv/src/test.cpp:30]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i17 %shl_ln to i18" [test_conv/src/test.cpp:30]   --->   Operation 37 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln30_1 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %fm_col_read, i1 false)" [test_conv/src/test.cpp:30]   --->   Operation 38 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i17 %shl_ln30_1 to i18" [test_conv/src/test.cpp:30]   --->   Operation 39 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.55ns)   --->   "%add_ln30_1 = add i18 %zext_ln30_1, -3" [test_conv/src/test.cpp:30]   --->   Operation 40 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i18 %add_ln30_1 to i27" [test_conv/src/test.cpp:30]   --->   Operation 41 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.55ns)   --->   "%add_ln31 = add i18 %zext_ln30_1, 50173" [test_conv/src/test.cpp:31]   --->   Operation 42 'add' 'add_ln31' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i18 %add_ln31 to i27" [test_conv/src/test.cpp:31]   --->   Operation 43 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.56ns)   --->   "%add_ln32 = add i18 %zext_ln30_1, 100349" [test_conv/src/test.cpp:32]   --->   Operation 44 'add' 'add_ln32' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i18 %add_ln32 to i27" [test_conv/src/test.cpp:32]   --->   Operation 45 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i31 %in1_V_offset_read to i33" [test_conv/src/test.cpp:31]   --->   Operation 46 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i31 %in2_V_offset_read to i33" [test_conv/src/test.cpp:32]   --->   Operation 47 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i31 %in3_V_offset_read to i33" [test_conv/src/test.cpp:27]   --->   Operation 48 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "br label %.preheader" [test_conv/src/test.cpp:27]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 6.48>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %0 ], [ %add_ln27_4, %hls_label_0_end ]" [test_conv/src/test.cpp:27]   --->   Operation 50 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %select_ln27_2, %hls_label_0_end ]" [test_conv/src/test.cpp:27]   --->   Operation 51 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %0 ], [ %j, %hls_label_0_end ]"   --->   Operation 52 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i6 %i_0 to i18" [test_conv/src/test.cpp:27]   --->   Operation 53 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.55ns)   --->   "%add_ln30 = add i18 %zext_ln27, %zext_ln30" [test_conv/src/test.cpp:30]   --->   Operation 54 'add' 'add_ln30' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln30_2 = call i26 @_ssdm_op_BitConcatenate.i26.i18.i8(i18 %add_ln30, i8 0)" [test_conv/src/test.cpp:30]   --->   Operation 55 'bitconcatenate' 'shl_ln30_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i26 %shl_ln30_2 to i27" [test_conv/src/test.cpp:30]   --->   Operation 56 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln30_3 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %add_ln30, i5 0)" [test_conv/src/test.cpp:30]   --->   Operation 57 'bitconcatenate' 'shl_ln30_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i23 %shl_ln30_3 to i27" [test_conv/src/test.cpp:30]   --->   Operation 58 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.74ns)   --->   "%sub_ln30 = sub i27 %zext_ln30_2, %zext_ln30_3" [test_conv/src/test.cpp:30]   --->   Operation 59 'sub' 'sub_ln30' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.08ns)   --->   "%icmp_ln33 = icmp ult i18 %add_ln30, 3" [test_conv/src/test.cpp:33]   --->   Operation 60 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.08ns)   --->   "%icmp_ln33_1 = icmp ugt i18 %add_ln30, 226" [test_conv/src/test.cpp:33]   --->   Operation 61 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.80ns)   --->   "%or_ln33 = or i1 %icmp_ln33, %icmp_ln33_1" [test_conv/src/test.cpp:33]   --->   Operation 62 'or' 'or_ln33' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.82ns)   --->   "%icmp_ln27 = icmp eq i12 %indvar_flatten, -375" [test_conv/src/test.cpp:27]   --->   Operation 63 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln27_4 = add i12 %indvar_flatten, 1" [test_conv/src/test.cpp:27]   --->   Operation 64 'add' 'add_ln27_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %3, label %hls_label_0_begin" [test_conv/src/test.cpp:27]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.28ns)   --->   "%i = add i6 %i_0, 1" [test_conv/src/test.cpp:27]   --->   Operation 66 'add' 'i' <Predicate = (!icmp_ln27)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.07ns)   --->   "%icmp_ln28 = icmp eq i6 %j_0, -3" [test_conv/src/test.cpp:28]   --->   Operation 67 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i6 0, i6 %j_0" [test_conv/src/test.cpp:27]   --->   Operation 68 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i6 %i to i18" [test_conv/src/test.cpp:27]   --->   Operation 69 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.55ns)   --->   "%add_ln30_2 = add i18 %zext_ln30, %zext_ln27_1" [test_conv/src/test.cpp:30]   --->   Operation 70 'add' 'add_ln30_2' <Predicate = (!icmp_ln27)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln30_2_mid1 = call i26 @_ssdm_op_BitConcatenate.i26.i18.i8(i18 %add_ln30_2, i8 0)" [test_conv/src/test.cpp:30]   --->   Operation 71 'bitconcatenate' 'shl_ln30_2_mid1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i26 %shl_ln30_2_mid1 to i27" [test_conv/src/test.cpp:30]   --->   Operation 72 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln30_3_mid1 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %add_ln30_2, i5 0)" [test_conv/src/test.cpp:30]   --->   Operation 73 'bitconcatenate' 'shl_ln30_3_mid1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i23 %shl_ln30_3_mid1 to i27" [test_conv/src/test.cpp:30]   --->   Operation 74 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.74ns)   --->   "%sub_ln30_1 = sub i27 %zext_ln30_4, %zext_ln30_5" [test_conv/src/test.cpp:30]   --->   Operation 75 'sub' 'sub_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln27)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i27 %sub_ln30_1, i27 %sub_ln30" [test_conv/src/test.cpp:27]   --->   Operation 76 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.77ns) (out node of the LUT)   --->   "%add_ln27 = add i27 %select_ln27_1, -672" [test_conv/src/test.cpp:27]   --->   Operation 77 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.97ns)   --->   "%select_ln27_2 = select i1 %icmp_ln28, i6 %i, i6 %i_0" [test_conv/src/test.cpp:27]   --->   Operation 78 'select' 'select_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.08ns)   --->   "%icmp_ln33_4 = icmp ult i18 %add_ln30_2, 3" [test_conv/src/test.cpp:33]   --->   Operation 79 'icmp' 'icmp_ln33_4' <Predicate = (!icmp_ln27)> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (2.08ns)   --->   "%icmp_ln33_5 = icmp ugt i18 %add_ln30_2, 226" [test_conv/src/test.cpp:33]   --->   Operation 80 'icmp' 'icmp_ln33_5' <Predicate = (!icmp_ln27)> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_3)   --->   "%or_ln33_1 = or i1 %icmp_ln33_4, %icmp_ln33_5" [test_conv/src/test.cpp:33]   --->   Operation 81 'or' 'or_ln33_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln27_3 = select i1 %icmp_ln28, i1 %or_ln33_1, i1 %or_ln33" [test_conv/src/test.cpp:27]   --->   Operation 82 'select' 'select_ln27_3' <Predicate = (!icmp_ln27)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln27 to i18" [test_conv/src/test.cpp:28]   --->   Operation 83 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 84 [16/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 84 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %select_ln27_3, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72, label %1" [test_conv/src/test.cpp:33]   --->   Operation 85 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.55ns)   --->   "%add_ln33 = add i18 %zext_ln28, %zext_ln30_1" [test_conv/src/test.cpp:33]   --->   Operation 86 'add' 'add_ln33' <Predicate = (!icmp_ln27 & !select_ln27_3)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (2.08ns)   --->   "%icmp_ln33_2 = icmp ugt i18 %add_ln33, 2" [test_conv/src/test.cpp:33]   --->   Operation 87 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln27 & !select_ln27_3)> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (2.08ns)   --->   "%icmp_ln33_3 = icmp ult i18 %add_ln33, 227" [test_conv/src/test.cpp:33]   --->   Operation 88 'icmp' 'icmp_ln33_3' <Predicate = (!icmp_ln27 & !select_ln27_3)> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.80ns)   --->   "%and_ln33 = and i1 %icmp_ln33_2, %icmp_ln33_3" [test_conv/src/test.cpp:33]   --->   Operation 89 'and' 'and_ln33' <Predicate = (!icmp_ln27 & !select_ln27_3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %and_ln33, label %2, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72" [test_conv/src/test.cpp:33]   --->   Operation 90 'br' <Predicate = (!icmp_ln27 & !select_ln27_3)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.28ns)   --->   "%j = add i6 %select_ln27, 1" [test_conv/src/test.cpp:28]   --->   Operation 91 'add' 'j' <Predicate = (!icmp_ln27)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.71>
ST_3 : Operation 92 [15/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 92 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.71>
ST_4 : Operation 93 [14/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 93 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.71>
ST_5 : Operation 94 [13/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 94 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.71>
ST_6 : Operation 95 [12/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 95 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.71>
ST_7 : Operation 96 [11/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 96 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.71>
ST_8 : Operation 97 [10/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 97 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.71>
ST_9 : Operation 98 [9/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 98 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.71>
ST_10 : Operation 99 [8/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 99 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.71>
ST_11 : Operation 100 [7/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 100 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.71>
ST_12 : Operation 101 [6/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 101 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.71>
ST_13 : Operation 102 [5/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 102 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.71>
ST_14 : Operation 103 [4/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 103 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.71>
ST_15 : Operation 104 [3/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 104 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.71>
ST_16 : Operation 105 [2/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 105 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.78>
ST_17 : Operation 106 [1/1] (1.77ns)   --->   "%add_ln27_1 = add i27 %sext_ln30, %add_ln27" [test_conv/src/test.cpp:27]   --->   Operation 106 'add' 'add_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i27 %add_ln27_1 to i33" [test_conv/src/test.cpp:27]   --->   Operation 107 'sext' 'sext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (1.77ns)   --->   "%add_ln27_2 = add i27 %zext_ln31, %add_ln27" [test_conv/src/test.cpp:27]   --->   Operation 108 'add' 'add_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i27 %add_ln27_2 to i33" [test_conv/src/test.cpp:27]   --->   Operation 109 'sext' 'sext_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (1.77ns)   --->   "%add_ln27_3 = add i27 %zext_ln32, %add_ln27" [test_conv/src/test.cpp:27]   --->   Operation 110 'add' 'add_ln27_3' <Predicate = (!icmp_ln27)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i27 %add_ln27_3 to i33" [test_conv/src/test.cpp:28]   --->   Operation 111 'sext' 'sext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (1.87ns)   --->   "%add_ln30_3 = add i33 %sext_ln27, %zext_ln31_1" [test_conv/src/test.cpp:30]   --->   Operation 112 'add' 'add_ln30_3' <Predicate = (!icmp_ln27)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i33 %add_ln30_3 to i64" [test_conv/src/test.cpp:30]   --->   Operation 113 'sext' 'sext_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%in1_V_addr = getelementptr i16* %in1_V, i64 %sext_ln30_1" [test_conv/src/test.cpp:30]   --->   Operation 114 'getelementptr' 'in1_V_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 115 [1/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 115 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [1/1] (1.06ns)   --->   "%empty_15 = icmp eq i12 %empty_14, 0" [test_conv/src/test.cpp:27]   --->   Operation 116 'icmp' 'empty_15' <Predicate = (!icmp_ln27)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %empty_15, label %ReqBB, label %BurstBB" [test_conv/src/test.cpp:27]   --->   Operation 117 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (1.87ns)   --->   "%add_ln31_1 = add i33 %zext_ln32_1, %sext_ln27_1" [test_conv/src/test.cpp:31]   --->   Operation 118 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i33 %add_ln31_1 to i64" [test_conv/src/test.cpp:31]   --->   Operation 119 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%in2_V_addr = getelementptr i16* %in2_V, i64 %sext_ln31" [test_conv/src/test.cpp:31]   --->   Operation 120 'getelementptr' 'in2_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %empty_15, label %ReqBB3, label %BurstBB1" [test_conv/src/test.cpp:27]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (1.87ns)   --->   "%add_ln32_1 = add i33 %zext_ln27_2, %sext_ln28" [test_conv/src/test.cpp:32]   --->   Operation 122 'add' 'add_ln32_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i33 %add_ln32_1 to i64" [test_conv/src/test.cpp:32]   --->   Operation 123 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%in3_V_addr = getelementptr i16* %in3_V, i64 %sext_ln32" [test_conv/src/test.cpp:32]   --->   Operation 124 'getelementptr' 'in3_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %empty_15, label %ReqBB6, label %BurstBB4" [test_conv/src/test.cpp:27]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 126 [7/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 126 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 127 [7/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 127 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 128 [7/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 128 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 129 [6/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 129 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 130 [6/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 130 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 131 [6/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 131 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 132 [5/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 132 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 133 [5/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 133 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 134 [5/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 134 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 135 [4/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 135 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 136 [4/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 136 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 137 [4/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 137 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 138 [3/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 138 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 139 [3/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 139 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 140 [3/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 140 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 141 [2/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 141 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 142 [2/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 142 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 143 [2/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 143 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 144 [1/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 144 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "br label %BurstBB"   --->   Operation 145 'br' <Predicate = (empty_15)> <Delay = 0.00>
ST_24 : Operation 146 [1/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 146 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "br label %BurstBB1"   --->   Operation 147 'br' <Predicate = (empty_15)> <Delay = 0.00>
ST_24 : Operation 148 [1/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 148 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "br label %BurstBB4"   --->   Operation 149 'br' <Predicate = (empty_15)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 150 [1/1] (8.75ns)   --->   "%tmp1_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in1_V_addr)" [test_conv/src/test.cpp:30]   --->   Operation 150 'read' 'tmp1_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 151 [1/1] (8.75ns)   --->   "%tmp2_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in2_V_addr)" [test_conv/src/test.cpp:31]   --->   Operation 151 'read' 'tmp2_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 152 [1/1] (8.75ns)   --->   "%tmp3_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in3_V_addr)" [test_conv/src/test.cpp:32]   --->   Operation 152 'read' 'tmp3_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.70>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3721, i64 3721, i64 3721)"   --->   Operation 153 'speclooptripcount' 'empty_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %select_ln27_2 to i12" [test_conv/src/test.cpp:34]   --->   Operation 154 'zext' 'zext_ln203' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (3.39ns)   --->   "%mul_ln203 = mul i12 %zext_ln203, 61" [test_conv/src/test.cpp:34]   --->   Operation 155 'mul' 'mul_ln203' <Predicate = (!icmp_ln27)> <Delay = 3.39> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [test_conv/src/test.cpp:28]   --->   Operation 156 'specregionbegin' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [test_conv/src/test.cpp:29]   --->   Operation 157 'specpipeline' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i6 %select_ln27 to i12" [test_conv/src/test.cpp:34]   --->   Operation 158 'zext' 'zext_ln203_1' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %mul_ln203, %zext_ln203_1" [test_conv/src/test.cpp:34]   --->   Operation 159 'add' 'add_ln203' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i12 %add_ln203 to i64" [test_conv/src/test.cpp:34]   --->   Operation 160 'zext' 'zext_ln203_2' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%fm_in_buff_0_V_addr = getelementptr [3721 x i16]* %fm_in_buff_0_V, i64 0, i64 %zext_ln203_2" [test_conv/src/test.cpp:34]   --->   Operation 161 'getelementptr' 'fm_in_buff_0_V_addr' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%fm_in_buff_1_V_addr = getelementptr [3721 x i16]* %fm_in_buff_1_V, i64 0, i64 %zext_ln203_2" [test_conv/src/test.cpp:35]   --->   Operation 162 'getelementptr' 'fm_in_buff_1_V_addr' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%fm_in_buff_2_V_addr = getelementptr [3721 x i16]* %fm_in_buff_2_V, i64 0, i64 %zext_ln203_2" [test_conv/src/test.cpp:36]   --->   Operation 163 'getelementptr' 'fm_in_buff_2_V_addr' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (2.77ns)   --->   "store i16 %tmp1_V, i16* %fm_in_buff_0_V_addr, align 2" [test_conv/src/test.cpp:34]   --->   Operation 164 'store' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_26 : Operation 165 [1/1] (2.77ns)   --->   "store i16 %tmp2_V, i16* %fm_in_buff_1_V_addr, align 2" [test_conv/src/test.cpp:35]   --->   Operation 165 'store' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_26 : Operation 166 [1/1] (2.77ns)   --->   "store i16 %tmp3_V, i16* %fm_in_buff_2_V_addr, align 2" [test_conv/src/test.cpp:36]   --->   Operation 166 'store' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [test_conv/src/test.cpp:37]   --->   Operation 167 'br' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i6 %select_ln27 to i12" [test_conv/src/test.cpp:39]   --->   Operation 168 'zext' 'zext_ln203_3' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (1.54ns)   --->   "%add_ln203_1 = add i12 %mul_ln203, %zext_ln203_3" [test_conv/src/test.cpp:39]   --->   Operation 169 'add' 'add_ln203_1' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i12 %add_ln203_1 to i64" [test_conv/src/test.cpp:39]   --->   Operation 170 'zext' 'zext_ln203_4' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%fm_in_buff_0_V_addr_1 = getelementptr [3721 x i16]* %fm_in_buff_0_V, i64 0, i64 %zext_ln203_4" [test_conv/src/test.cpp:39]   --->   Operation 171 'getelementptr' 'fm_in_buff_0_V_addr_1' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%fm_in_buff_1_V_addr_1 = getelementptr [3721 x i16]* %fm_in_buff_1_V, i64 0, i64 %zext_ln203_4" [test_conv/src/test.cpp:40]   --->   Operation 172 'getelementptr' 'fm_in_buff_1_V_addr_1' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%fm_in_buff_2_V_addr_1 = getelementptr [3721 x i16]* %fm_in_buff_2_V, i64 0, i64 %zext_ln203_4" [test_conv/src/test.cpp:41]   --->   Operation 173 'getelementptr' 'fm_in_buff_2_V_addr_1' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (2.77ns)   --->   "store i16 0, i16* %fm_in_buff_0_V_addr_1, align 2" [test_conv/src/test.cpp:39]   --->   Operation 174 'store' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_26 : Operation 175 [1/1] (2.77ns)   --->   "store i16 0, i16* %fm_in_buff_1_V_addr_1, align 2" [test_conv/src/test.cpp:40]   --->   Operation 175 'store' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_26 : Operation 176 [1/1] (2.77ns)   --->   "store i16 0, i16* %fm_in_buff_2_V_addr_1, align 2" [test_conv/src/test.cpp:41]   --->   Operation 176 'store' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "br label %hls_label_0_end"   --->   Operation 177 'br' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 0.00>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [test_conv/src/test.cpp:43]   --->   Operation 178 'specregionend' 'empty' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "br label %.preheader" [test_conv/src/test.cpp:28]   --->   Operation 179 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 27 <SV = 2> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "ret void" [test_conv/src/test.cpp:44]   --->   Operation 180 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.56ns
The critical path consists of the following:
	wire read on port 'fm_col' [12]  (0 ns)
	'add' operation ('add_ln32', test_conv/src/test.cpp:32) [28]  (1.56 ns)

 <State 2>: 6.48ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', test_conv/src/test.cpp:28) [37]  (0 ns)
	'icmp' operation ('icmp_ln28', test_conv/src/test.cpp:28) [54]  (1.07 ns)
	'select' operation ('select_ln27', test_conv/src/test.cpp:27) [55]  (0.972 ns)
	'add' operation ('add_ln33', test_conv/src/test.cpp:33) [112]  (1.55 ns)
	'icmp' operation ('icmp_ln33_3', test_conv/src/test.cpp:33) [114]  (2.08 ns)
	'and' operation ('and_ln33', test_conv/src/test.cpp:33) [115]  (0.8 ns)

 <State 3>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 4>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 5>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 6>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 7>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 8>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 9>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 10>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 11>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 12>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 13>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 14>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 15>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 16>: 2.72ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)

 <State 17>: 3.78ns
The critical path consists of the following:
	'urem' operation ('empty_14', test_conv/src/test.cpp:27) [84]  (2.72 ns)
	'icmp' operation ('empty_15', test_conv/src/test.cpp:27) [85]  (1.06 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'in1_V' (test_conv/src/test.cpp:30) [88]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'in1_V' (test_conv/src/test.cpp:30) [88]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'in1_V' (test_conv/src/test.cpp:30) [88]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'in1_V' (test_conv/src/test.cpp:30) [88]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'in1_V' (test_conv/src/test.cpp:30) [88]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'in1_V' (test_conv/src/test.cpp:30) [88]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'in1_V' (test_conv/src/test.cpp:30) [88]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus read on port 'in1_V' (test_conv/src/test.cpp:30) [91]  (8.75 ns)

 <State 26>: 7.71ns
The critical path consists of the following:
	'mul' operation ('mul_ln203', test_conv/src/test.cpp:34) [67]  (3.39 ns)
	'add' operation ('add_ln203', test_conv/src/test.cpp:34) [119]  (1.55 ns)
	'getelementptr' operation ('fm_in_buff_0_V_addr', test_conv/src/test.cpp:34) [121]  (0 ns)
	'store' operation ('store_ln34', test_conv/src/test.cpp:34) of variable 'tmp1.V', test_conv/src/test.cpp:30 on array 'fm_in_buff_0_V' [124]  (2.77 ns)

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
