# Architecture-for-Execution-of-SCNN-in-VHDL
This project was designed for bachelor thesis and consists in the implementation of a hardware architecture in VHDL for the execution of Sparse Convolutional Neural Networks based on a Finite State Machine
