	component soc_system is
		port (
			clk_clk                                : in    std_logic                      := 'X';             -- clk
			ddr3_clk_clk                           : out   std_logic;                                         -- clk
			ddr3_hps_f2h_sdram0_clock_clk          : in    std_logic                      := 'X';             -- clk
			ddr3_hps_f2h_sdram0_data_address       : in    std_logic_vector(25 downto 0)  := (others => 'X'); -- address
			ddr3_hps_f2h_sdram0_data_read          : in    std_logic                      := 'X';             -- read
			ddr3_hps_f2h_sdram0_data_readdata      : out   std_logic_vector(127 downto 0);                    -- readdata
			ddr3_hps_f2h_sdram0_data_write         : in    std_logic                      := 'X';             -- write
			ddr3_hps_f2h_sdram0_data_writedata     : in    std_logic_vector(127 downto 0) := (others => 'X'); -- writedata
			ddr3_hps_f2h_sdram0_data_readdatavalid : out   std_logic;                                         -- readdatavalid
			ddr3_hps_f2h_sdram0_data_waitrequest   : out   std_logic;                                         -- waitrequest
			ddr3_hps_f2h_sdram0_data_byteenable    : in    std_logic_vector(15 downto 0)  := (others => 'X'); -- byteenable
			ddr3_hps_f2h_sdram0_data_burstcount    : in    std_logic_vector(8 downto 0)   := (others => 'X'); -- burstcount
			memory_mem_a                           : out   std_logic_vector(14 downto 0);                     -- mem_a
			memory_mem_ba                          : out   std_logic_vector(2 downto 0);                      -- mem_ba
			memory_mem_ck                          : out   std_logic;                                         -- mem_ck
			memory_mem_ck_n                        : out   std_logic;                                         -- mem_ck_n
			memory_mem_cke                         : out   std_logic;                                         -- mem_cke
			memory_mem_cs_n                        : out   std_logic;                                         -- mem_cs_n
			memory_mem_ras_n                       : out   std_logic;                                         -- mem_ras_n
			memory_mem_cas_n                       : out   std_logic;                                         -- mem_cas_n
			memory_mem_we_n                        : out   std_logic;                                         -- mem_we_n
			memory_mem_reset_n                     : out   std_logic;                                         -- mem_reset_n
			memory_mem_dq                          : inout std_logic_vector(31 downto 0)  := (others => 'X'); -- mem_dq
			memory_mem_dqs                         : inout std_logic_vector(3 downto 0)   := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n                       : inout std_logic_vector(3 downto 0)   := (others => 'X'); -- mem_dqs_n
			memory_mem_odt                         : out   std_logic;                                         -- mem_odt
			memory_mem_dm                          : out   std_logic_vector(3 downto 0);                      -- mem_dm
			memory_oct_rzqin                       : in    std_logic                      := 'X'              -- oct_rzqin
		);
	end component soc_system;

