Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: seven_seg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "seven_seg.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "seven_seg"
Output Format                      : NGC
Target Device                      : xc6slx75t-2-fgg484

---- Source Options
Top Module Name                    : seven_seg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Ashkan works\HW2_9531427\problem6\prob6_b\seven_seg.vhd" into library work
Parsing entity <seven_seg>.
Parsing architecture <Behavioral> of entity <seven_seg>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <seven_seg> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seven_seg>.
    Related source file is "D:\Ashkan works\HW2_9531427\problem6\prob6_b\seven_seg.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <output_not<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_not<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_not<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_not<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_not<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_not<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_not<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   7 Latch(s).
	inferred  10 Multiplexer(s).
Unit <seven_seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 7
 1-bit latch                                           : 7
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    output_not_6 in unit <seven_seg>
    output_not_0 in unit <seven_seg>
    output_not_1 in unit <seven_seg>
    output_not_2 in unit <seven_seg>
    output_not_3 in unit <seven_seg>
    output_not_4 in unit <seven_seg>
    output_not_5 in unit <seven_seg>


Optimizing unit <seven_seg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block seven_seg, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : seven_seg.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 36
#      GND                         : 1
#      INV                         : 7
#      LUT3                        : 14
#      LUT4                        : 14
# FlipFlops/Latches                : 7
#      LD                          : 7
# IO Buffers                       : 11
#      IBUF                        : 4
#      OBUF                        : 7

Device utilization summary:
---------------------------

Selected Device : 6slx75tfgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:               7  out of  93296     0%  
 Number of Slice LUTs:                   35  out of  46648     0%  
    Number used as Logic:                35  out of  46648     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     35
   Number with an unused Flip Flop:      28  out of     35    80%  
   Number with an unused LUT:             0  out of     35     0%  
   Number of fully used LUT-FF pairs:     7  out of     35    20%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    268     4%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
output_not_5_G(output_not_5_G:O)   | NONE(*)(output_not_5)  | 1     |
output_not_4_G(output_not_4_G:O)   | NONE(*)(output_not_4)  | 1     |
output_not_3_G(output_not_3_G:O)   | NONE(*)(output_not_3)  | 1     |
output_not_2_G(output_not_2_G:O)   | NONE(*)(output_not_2)  | 1     |
output_not_1_G(output_not_1_G:O)   | NONE(*)(output_not_1)  | 1     |
output_not_0_G(output_not_0_G:O)   | NONE(*)(output_not_0)  | 1     |
output_not_6_G(output_not_6_G:O)   | NONE(*)(output_not_6)  | 1     |
-----------------------------------+------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 4.210ns
   Maximum output required time after clock: 5.110ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_not_5_G'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              4.210ns (Levels of Logic = 3)
  Source:            input<0> (PAD)
  Destination:       output_not_5 (LATCH)
  Destination Clock: output_not_5_G falling

  Data Path: input<0> to output_not_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.403  input_0_IBUF (input_0_IBUF)
     LUT4:I0->O            2   0.254   0.954  GND_3_o_PWR_3_o_AND_4_o1 (GND_3_o_PWR_3_o_AND_4_o)
     LUT3:I0->O            1   0.235   0.000  output_not_5_D (output_not_5_D)
     LD:D                      0.036          output_not_5
    ----------------------------------------
    Total                      4.210ns (1.853ns logic, 2.357ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_not_4_G'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              4.210ns (Levels of Logic = 3)
  Source:            input<0> (PAD)
  Destination:       output_not_4 (LATCH)
  Destination Clock: output_not_4_G falling

  Data Path: input<0> to output_not_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.403  input_0_IBUF (input_0_IBUF)
     LUT4:I0->O            2   0.254   0.954  GND_3_o_PWR_3_o_AND_6_o1 (GND_3_o_PWR_3_o_AND_6_o)
     LUT3:I0->O            1   0.235   0.000  output_not_4_D (output_not_4_D)
     LD:D                      0.036          output_not_4
    ----------------------------------------
    Total                      4.210ns (1.853ns logic, 2.357ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_not_3_G'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              4.210ns (Levels of Logic = 3)
  Source:            input<2> (PAD)
  Destination:       output_not_3 (LATCH)
  Destination Clock: output_not_3_G falling

  Data Path: input<2> to output_not_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.403  input_2_IBUF (input_2_IBUF)
     LUT4:I0->O            2   0.254   0.954  GND_3_o_GND_3_o_AND_8_o1 (GND_3_o_GND_3_o_AND_8_o)
     LUT3:I0->O            1   0.235   0.000  output_not_3_D (output_not_3_D)
     LD:D                      0.036          output_not_3
    ----------------------------------------
    Total                      4.210ns (1.853ns logic, 2.357ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_not_2_G'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              4.210ns (Levels of Logic = 3)
  Source:            input<2> (PAD)
  Destination:       output_not_2 (LATCH)
  Destination Clock: output_not_2_G falling

  Data Path: input<2> to output_not_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.403  input_2_IBUF (input_2_IBUF)
     LUT4:I0->O            2   0.254   0.954  GND_3_o_GND_3_o_AND_10_o1 (GND_3_o_GND_3_o_AND_10_o)
     LUT3:I0->O            1   0.235   0.000  output_not_2_D (output_not_2_D)
     LD:D                      0.036          output_not_2
    ----------------------------------------
    Total                      4.210ns (1.853ns logic, 2.357ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_not_1_G'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              4.210ns (Levels of Logic = 3)
  Source:            input<2> (PAD)
  Destination:       output_not_1 (LATCH)
  Destination Clock: output_not_1_G falling

  Data Path: input<2> to output_not_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.403  input_2_IBUF (input_2_IBUF)
     LUT4:I0->O            2   0.254   0.954  GND_3_o_GND_3_o_AND_12_o1 (GND_3_o_GND_3_o_AND_12_o)
     LUT3:I0->O            1   0.235   0.000  output_not_1_D (output_not_1_D)
     LD:D                      0.036          output_not_1
    ----------------------------------------
    Total                      4.210ns (1.853ns logic, 2.357ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_not_0_G'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              4.210ns (Levels of Logic = 3)
  Source:            input<1> (PAD)
  Destination:       output_not_0 (LATCH)
  Destination Clock: output_not_0_G falling

  Data Path: input<1> to output_not_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.403  input_1_IBUF (input_1_IBUF)
     LUT4:I0->O            2   0.254   0.954  GND_3_o_PWR_3_o_AND_14_o1 (GND_3_o_PWR_3_o_AND_14_o)
     LUT3:I0->O            1   0.235   0.000  output_not_0_D (output_not_0_D)
     LD:D                      0.036          output_not_0
    ----------------------------------------
    Total                      4.210ns (1.853ns logic, 2.357ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_not_6_G'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              4.210ns (Levels of Logic = 3)
  Source:            input<3> (PAD)
  Destination:       output_not_6 (LATCH)
  Destination Clock: output_not_6_G falling

  Data Path: input<3> to output_not_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.403  input_3_IBUF (input_3_IBUF)
     LUT4:I0->O            2   0.254   0.954  GND_3_o_PWR_3_o_AND_2_o1 (GND_3_o_PWR_3_o_AND_2_o)
     LUT3:I0->O            1   0.235   0.000  output_not_6_D (output_not_6_D)
     LD:D                      0.036          output_not_6
    ----------------------------------------
    Total                      4.210ns (1.853ns logic, 2.357ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_not_6_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 2)
  Source:            output_not_6 (LATCH)
  Destination:       output<6> (PAD)
  Source Clock:      output_not_6_G falling

  Data Path: output_not_6 to output<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  output_not_6 (output_not_6)
     INV:I->O              1   0.255   0.681  output<6>1_INV_0 (output_6_OBUF)
     OBUF:I->O                 2.912          output_6_OBUF (output<6>)
    ----------------------------------------
    Total                      5.110ns (3.748ns logic, 1.362ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_not_5_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 2)
  Source:            output_not_5 (LATCH)
  Destination:       output<5> (PAD)
  Source Clock:      output_not_5_G falling

  Data Path: output_not_5 to output<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  output_not_5 (output_not_5)
     INV:I->O              1   0.255   0.681  output<5>1_INV_0 (output_5_OBUF)
     OBUF:I->O                 2.912          output_5_OBUF (output<5>)
    ----------------------------------------
    Total                      5.110ns (3.748ns logic, 1.362ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_not_4_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 2)
  Source:            output_not_4 (LATCH)
  Destination:       output<4> (PAD)
  Source Clock:      output_not_4_G falling

  Data Path: output_not_4 to output<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  output_not_4 (output_not_4)
     INV:I->O              1   0.255   0.681  output<4>1_INV_0 (output_4_OBUF)
     OBUF:I->O                 2.912          output_4_OBUF (output<4>)
    ----------------------------------------
    Total                      5.110ns (3.748ns logic, 1.362ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_not_3_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 2)
  Source:            output_not_3 (LATCH)
  Destination:       output<3> (PAD)
  Source Clock:      output_not_3_G falling

  Data Path: output_not_3 to output<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  output_not_3 (output_not_3)
     INV:I->O              1   0.255   0.681  output<3>1_INV_0 (output_3_OBUF)
     OBUF:I->O                 2.912          output_3_OBUF (output<3>)
    ----------------------------------------
    Total                      5.110ns (3.748ns logic, 1.362ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_not_2_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 2)
  Source:            output_not_2 (LATCH)
  Destination:       output<2> (PAD)
  Source Clock:      output_not_2_G falling

  Data Path: output_not_2 to output<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  output_not_2 (output_not_2)
     INV:I->O              1   0.255   0.681  output<2>1_INV_0 (output_2_OBUF)
     OBUF:I->O                 2.912          output_2_OBUF (output<2>)
    ----------------------------------------
    Total                      5.110ns (3.748ns logic, 1.362ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_not_1_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 2)
  Source:            output_not_1 (LATCH)
  Destination:       output<1> (PAD)
  Source Clock:      output_not_1_G falling

  Data Path: output_not_1 to output<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  output_not_1 (output_not_1)
     INV:I->O              1   0.255   0.681  output<1>1_INV_0 (output_1_OBUF)
     OBUF:I->O                 2.912          output_1_OBUF (output<1>)
    ----------------------------------------
    Total                      5.110ns (3.748ns logic, 1.362ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_not_0_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 2)
  Source:            output_not_0 (LATCH)
  Destination:       output<0> (PAD)
  Source Clock:      output_not_0_G falling

  Data Path: output_not_0 to output<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  output_not_0 (output_not_0)
     INV:I->O              1   0.255   0.681  output<0>1_INV_0 (output_0_OBUF)
     OBUF:I->O                 2.912          output_0_OBUF (output<0>)
    ----------------------------------------
    Total                      5.110ns (3.748ns logic, 1.362ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.28 secs
 
--> 

Total memory usage is 259932 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

