# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1390 0.000128 2048 3.1 1600 187520 14.5013 17.6775 566.897 524.153 1123.32 1123.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1390 0.000128 2048 3.1 1600 187344 14.5468 17.7169 642.858 524.121 1199.33 1199.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1390 0.000128 2048 3.1 1600 187520 14.4753 17.6906 671.61 524.191 1228.05 1228.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1390 0.000128 2048 3.1 1600 187392 14.4731 17.6703 627.285 523.94 1183.45 1183.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1390 0.000128 2048 3.1 1600 187400 14.5715 17.8322 634.63 524.305 1191.42 1191.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1390 0.000128 2048 3.1 1600 187264 14.4914 17.702 652.639 524.184 1209.1 1209.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1390 0.000128 2048 3.1 1600 187440 14.5426 17.729 654.706 524.189 1211.25 1211.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1390 0.000128 2048 3.1 1600 187392 14.48 17.7172 633.358 524.009 1189.65 1189.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1390 0.000128 2048 3.1 1600 187392 14.4753 17.6701 637.221 524.19 1193.64 1193.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1390 0.000128 2048 3.1 1600 186800 14.5183 17.6988 679.286 523.107 1234.69 1234.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1390 0.000128 2048 3.1 1600 186880 14.4405 17.7049 800.823 522.496 1355.55 1355.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1390 0.000128 2048 3.1 1605 187520 14.465 17.6764 554.132 523.888 1110.24 1110.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1390 0.000128 2048 3.1 1605 187440 14.5664 17.7621 559.394 523.671 1115.47 1115.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1390 0.000128 2048 3.1 1605 187488 14.5142 17.7466 556.438 523.817 1112.6 1112.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1390 0.000128 2048 3.1 1605 187488 14.5607 17.7833 569.562 523.706 1125.69 1125.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1390 0.000128 2048 3.1 1605 187392 14.4974 17.6824 584.029 523.888 1140.17 1140.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1390 0.000128 2048 3.1 1605 187344 14.5356 17.7146 659.815 523.959 1216.11 1216.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1390 0.000128 2048 3.1 1605 187360 14.4912 17.7069 646.058 524.232 1202.57 1202.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1390 0.000128 2048 3.1 1605 187200 14.465 17.6984 690.114 523.52 1245.88 1245.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1390 0.000128 2048 3.1 1605 187400 14.5551 17.732 683.893 523.976 1240.24 1240.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1390 0.000128 2048 3.1 1605 187264 14.4935 17.6947 688.673 523.685 1244.63 1244.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1390 0.000128 2048 3.1 1605 187200 14.5183 17.7214 674.588 524.188 1231.1 1231.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1390 0.000128 2048 3.1 1605 187136 14.4835 17.7196 646.801 523.605 1202.69 1202.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1390 0.000128 2048 3.1 1605 187008 14.4814 17.7541 758.465 523.822 1314.61 1314.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1390 0.000128 2048 3.1 1605 186800 14.5285 17.6997 757.719 523.201 1313.23 1313.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1390 0.000128 2048 3.1 1605 186368 14.4425 17.7399 692.049 522.618 1246.93 1247.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1390 0.000128 2048 3.1 1600 187584 14.4673 17.7415 521.342 523.901 1077.53 1077.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1390 0.000128 2048 3.1 1600 187520 14.5326 17.7437 585.393 523.864 1141.61 1141.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1390 0.000128 2048 3.1 1600 187584 14.5024 17.7045 547.907 524.038 1104.23 1104.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1390 0.000128 2048 3.1 1600 187488 14.5551 17.7265 556.455 523.846 1112.66 1112.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1390 0.000128 2048 3.1 1600 187520 14.4817 17.7045 563.337 524.101 1119.7 1119.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1390 0.000128 2048 3.1 1600 187344 14.5368 17.7063 692.933 523.708 1248.96 1249.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1390 0.000128 2048 3.1 1600 187200 14.493 17.6809 482.278 523.831 1038.36 1038.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1390 0.000128 2048 3.1 1600 187520 14.4835 17.7195 666.291 523.719 1222.29 1222.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1390 0.000128 2048 3.1 1600 187200 14.456 17.7081 467.227 523.215 1022.68 1022.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1390 0.000128 2048 3.1 1600 187392 14.465 17.6601 622.64 524.063 1178.91 1178.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1390 0.000128 2048 3.1 1600 187392 14.4794 17.6701 448.312 523.828 1004.37 1004.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1390 0.000128 2048 3.1 1600 187400 14.558 17.7268 652.763 524.358 1209.49 1209.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1390 0.000128 2048 3.1 1600 186800 14.5216 17.7025 460.348 523.044 1015.7 1015.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1390 0.000128 2048 3.1 1600 187264 14.4848 17.6947 835.726 524.099 1392.08 1392.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1390 0.000128 2048 3.1 1600 186816 14.4734 17.6567 542.996 523.371 1098.58 1098.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1390 0.000128 2048 3.1 1600 187440 14.5268 17.711 798.989 523.726 1355.03 1355.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1390 0.000128 2048 3.1 1600 187200 14.4897 17.6896 541.656 523.437 1097.36 1097.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1390 0.000128 2048 3.1 1600 187392 14.4933 17.6681 774.542 524.028 1330.82 1330.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1390 0.000128 2048 3.1 1600 186880 14.446 17.6487 521.423 523.008 1076.61 1076.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1390 0.000128 2048 3.1 1600 187392 14.467 17.6727 679.086 523.832 1235.14 1235.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1390 0.000128 2048 3.1 1600 186624 14.4425 17.7086 475.204 522.631 1030.07 1030.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1390 0.000128 2048 3.1 1600 186800 14.5183 17.6988 699.351 523.555 1255.2 1255.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1390 0.000128 2048 3.1 1600 186400 14.4678 17.7372 496.321 522.572 1051.18 1051.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1390 0.000128 2048 3.1 1608 187392 14.4672 17.7732 520.642 524.405 1077.37 1077.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1390 0.000128 2048 3.1 1608 187280 14.5632 17.7167 550.996 524.253 1107.61 1107.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1390 0.000128 2048 3.1 1608 187392 14.4835 17.7029 545.186 523.946 1101.4 1101.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1390 0.000128 2048 3.1 1608 187200 14.4737 17.8706 349.922 523.641 905.989 906.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1390 0.000128 2048 3.1 1608 187264 14.534 17.7159 627.855 524.209 1184.39 1184.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1390 0.000128 2048 3.1 1608 187040 14.4918 17.7321 398.684 524.068 955.057 955.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1390 0.000128 2048 3.1 1608 187264 14.4753 17.6701 611.209 524.079 1167.51 1167.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1390 0.000128 2048 3.1 1608 187136 14.4855 17.6675 406.143 523.569 961.949 962.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1390 0.000128 2048 3.1 1608 187200 14.5427 17.7498 668.732 523.809 1224.91 1224.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1390 0.000128 2048 3.1 1608 186912 14.4957 17.7132 468.466 523.925 1024.68 1024.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1390 0.000128 2048 3.1 1608 187200 14.4858 17.7028 633.197 524.204 1189.67 1189.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1390 0.000128 2048 3.1 1608 186880 14.4535 17.6838 455.99 523.6 1011.81 1011.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1390 0.000128 2048 3.1 1608 187200 14.465 17.6662 818.141 524.059 1374.42 1374.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1390 0.000128 2048 3.1 1608 187008 14.464 17.6742 522.469 523.903 1078.59 1078.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1390 0.000128 2048 3.1 1608 187200 14.5756 17.7705 802.018 524.35 1358.8 1358.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1390 0.000128 2048 3.1 1608 186800 14.5252 17.6925 544.674 523.546 1100.53 1100.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1390 0.000128 2048 3.1 1608 187040 14.4949 17.6972 786.989 524.082 1343.35 1343.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1390 0.000128 2048 3.1 1608 186816 14.4699 17.6594 519.998 523.828 1076.04 1076.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1390 0.000128 2048 3.1 1608 187200 14.5367 17.7326 763.567 524.139 1320.06 1320.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1390 0.000128 2048 3.1 1608 186720 14.4849 17.6869 492.803 523.933 1048.99 1049.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1390 0.000128 2048 3.1 1608 187136 14.4691 17.663 731.134 523.629 1286.97 1287.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1390 0.000128 2048 3.1 1608 186368 14.4445 17.7515 489.187 522.619 1044.08 1044.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1390 0.000128 2048 3.1 1600 187584 14.4817 17.67 582.676 523.903 1138.81 1138.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1390 0.000128 2048 3.1 1600 187520 14.5508 17.7724 525.868 524.256 1082.53 1082.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1390 0.000128 2048 3.1 1600 187520 14.5041 17.6989 340.092 523.867 896.241 896.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1390 0.000128 2048 3.1 1600 187584 14.479 17.7392 557.913 524.39 1114.6 1114.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1390 0.000128 2048 3.1 1600 187392 14.4652 17.6787 359.397 524.069 915.692 915.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1390 0.000128 2048 3.1 1600 187488 14.5513 17.7844 597.721 524.325 1154.46 1154.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1390 0.000128 2048 3.1 1600 187264 14.4899 17.704 379.745 524.062 936.085 936.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1390 0.000128 2048 3.1 1600 187520 14.4835 17.6709 625.492 524.315 1182.05 1182.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1390 0.000128 2048 3.1 1600 187392 14.4729 17.7025 416.593 524.14 972.989 973.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1390 0.000128 2048 3.1 1600 187344 14.5395 17.7105 658.555 524.059 1214.95 1215.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1390 0.000128 2048 3.1 1600 187200 14.4941 17.6855 474.943 523.864 1031.07 1031.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1390 0.000128 2048 3.1 1600 187520 14.4771 17.7164 643.826 523.867 1199.97 1200.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1390 0.000128 2048 3.1 1600 187200 14.4506 17.6626 454.148 523.58 1009.92 1010
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1390 0.000128 2048 3.1 1600 187392 14.4568 17.6968 786.173 523.999 1342.41 1342.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1390 0.000128 2048 3.1 1600 187392 14.4804 17.6763 527.972 523.903 1084.11 1084.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1390 0.000128 2048 3.1 1600 187400 14.5613 17.7316 784.396 523.881 1340.65 1340.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1390 0.000128 2048 3.1 1600 186800 14.5265 17.7275 528.13 523.498 1083.97 1084.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1390 0.000128 2048 3.1 1600 187264 14.4847 17.7459 763.006 523.772 1319.09 1319.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1390 0.000128 2048 3.1 1600 186816 14.4676 17.6579 500.569 523.266 1056.04 1056.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1390 0.000128 2048 3.1 1600 187440 14.5495 17.7152 739.359 523.842 1295.55 1295.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1390 0.000128 2048 3.1 1600 187200 14.4868 17.7041 489.506 523.431 1045.21 1045.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1390 0.000128 2048 3.1 1600 187392 14.4671 17.6758 707.177 524.081 1263.48 1263.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1390 0.000128 2048 3.1 1600 186880 14.4404 17.6435 497.753 522.494 1052.41 1052.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1390 0.000128 2048 3.1 1600 187392 14.4809 17.6777 515.284 523.985 1071.51 1071.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1390 0.000128 2048 3.1 1600 187264 14.4748 17.6796 332.369 523.823 888.427 888.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1390 0.000128 2048 3.1 1600 187280 14.5354 17.7426 527.034 523.828 1083.22 1083.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1390 0.000128 2048 3.1 1600 187200 14.4717 17.6988 338.215 523.854 894.319 894.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1390 0.000128 2048 3.1 1600 187392 14.4703 17.8456 572.281 524.401 1129.08 1129.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1390 0.000128 2048 3.1 1600 187200 14.4569 17.6614 368.189 524.01 924.397 924.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1390 0.000128 2048 3.1 1600 187264 14.5432 17.8053 563.913 524.277 1120.62 1120.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1390 0.000128 2048 3.1 1600 187040 14.4921 17.7512 359.526 523.709 915.56 915.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1390 0.000128 2048 3.1 1600 186816 14.5172 17.697 295.217 523.245 850.755 850.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1390 0.000128 2048 3.1 1600 187264 14.4724 17.6858 571.887 523.732 1127.86 1127.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1390 0.000128 2048 3.1 1600 187136 14.4718 17.6749 387.401 524.133 943.763 943.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1390 0.000128 2048 3.1 1600 187008 14.4712 17.8381 321.153 524.299 877.843 877.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1390 0.000128 2048 3.1 1600 187200 14.5395 17.7271 817.39 523.588 1373.32 1373.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1390 0.000128 2048 3.1 1600 186912 14.4754 17.6865 513.259 523.428 1068.93 1069.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1390 0.000128 2048 3.1 1600 186624 14.5187 17.7334 422.954 523.682 978.968 979.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1390 0.000128 2048 3.1 1600 187200 14.4859 17.7725 761.035 523.872 1317.25 1317.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1390 0.000128 2048 3.1 1600 186880 14.4493 17.6538 513.509 523.65 1069.34 1069.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1390 0.000128 2048 3.1 1600 186720 14.489 17.6924 428.76 523.805 984.824 984.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1390 0.000128 2048 3.1 1600 187200 14.4644 17.6625 722.965 524.257 1279.43 1279.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1390 0.000128 2048 3.1 1600 187008 14.4773 17.6783 468.759 523.897 1024.9 1024.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1390 0.000128 2048 3.1 1600 186624 14.4425 17.6517 408.334 523.045 963.553 963.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1390 0.000128 2048 3.1 1600 187200 14.549 17.7338 712.522 524.616 1269.5 1269.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1390 0.000128 2048 3.1 1600 186800 14.5309 17.6998 492.956 523.601 1048.87 1048.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1390 0.000128 2048 3.1 1600 186600 14.5448 17.7296 410.326 523.925 966.605 966.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1390 0.000128 2048 3.1 1600 187040 14.5017 17.7054 690.978 523.74 1247.01 1247.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1390 0.000128 2048 3.1 1600 186816 14.4564 17.6521 481.921 523.484 1037.6 1037.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1390 0.000128 2048 3.1 1600 186816 14.4748 17.6988 397.218 523.766 953.242 953.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1390 0.000128 2048 3.1 1600 187200 14.5272 17.752 673.481 524.196 1230.04 1230.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1390 0.000128 2048 3.1 1600 186720 14.4973 17.6835 485.053 523.861 1041.18 1041.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1390 0.000128 2048 3.1 1600 186480 14.5024 17.6744 400.98 522.56 955.797 955.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1390 0.000128 2048 3.1 1600 187136 14.4773 17.6753 681.937 524.079 1238.25 1238.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1390 0.000128 2048 3.1 1600 186368 14.448 17.7621 460.992 522.596 1015.88 1015.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1390 0.000128 2048 3.1 1600 185856 14.4343 17.636 416.315 522.705 971.173 971.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1390 0.000128 2048 3.1 1600 187456 14.4603 17.6804 523.243 523.906 1079.37 1079.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1390 0.000128 2048 3.1 1600 187392 14.4873 17.6906 336.004 524.135 892.4 892.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1390 0.000128 2048 3.1 1600 187360 14.5288 17.7526 597.139 523.822 1153.33 1153.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1390 0.000128 2048 3.1 1600 187360 14.4851 17.7115 380.042 524.292 936.615 936.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1390 0.000128 2048 3.1 1600 187200 14.5183 17.743 311.554 523.758 867.655 867.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1390 0.000128 2048 3.1 1600 187392 14.4834 17.6928 548.129 524.055 1104.44 1104.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1390 0.000128 2048 3.1 1600 187200 14.4647 17.7603 360.639 524.111 917.054 917.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1390 0.000128 2048 3.1 1600 186912 14.4959 17.6888 295.513 523.871 851.654 851.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1390 0.000128 2048 3.1 1600 187376 14.5347 17.7315 790.423 524.286 1347.06 1347.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1390 0.000128 2048 3.1 1600 187264 14.4998 17.6927 497.346 523.774 1053.4 1053.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1390 0.000128 2048 3.1 1600 186816 14.5198 17.7091 403.225 523.148 958.682 958.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1390 0.000128 2048 3.1 1600 187392 14.4773 17.6783 735.851 524.263 1292.35 1292.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1390 0.000128 2048 3.1 1600 187136 14.4757 17.6782 470.732 524.143 1027.11 1027.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1390 0.000128 2048 3.1 1600 187008 14.4672 17.6866 381.423 524.317 937.977 938.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1390 0.000128 2048 3.1 1600 187200 14.5408 17.734 752.239 523.649 1308.24 1308.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1390 0.000128 2048 3.1 1600 186912 14.4898 17.6839 490.136 523.935 1046.32 1046.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1390 0.000128 2048 3.1 1600 186624 14.5206 17.6988 431.091 523.313 986.701 986.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1390 0.000128 2048 3.1 1600 186624 14.4527 17.6652 383.131 522.918 938.252 938.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1390 0.000128 2048 3.1 1600 187360 14.4892 17.8811 707.96 524.369 1264.78 1264.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1390 0.000128 2048 3.1 1600 186880 14.4548 17.6861 479.489 523.594 1035.31 1035.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1390 0.000128 2048 3.1 1600 186720 14.4869 17.7213 403.087 523.436 958.81 958.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1390 0.000128 2048 3.1 1600 186240 14.4524 17.6824 397.288 523.283 952.785 952.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1390 0.000128 2048 3.1 1600 187200 14.4553 17.6845 666.01 523.957 1222.19 1222.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1390 0.000128 2048 3.1 1600 187008 14.4754 17.6739 473.989 523.81 1030.03 1030.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1390 0.000128 2048 3.1 1600 186624 14.4426 17.7718 390.939 523.434 946.669 946.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1390 0.000128 2048 3.1 1600 185856 14.4496 17.6394 365.869 522.588 920.623 920.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1390 0.000128 2048 3.1 1600 187200 14.5692 17.7221 690.768 524.568 1247.71 1247.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1390 0.000128 2048 3.1 1600 186800 14.5346 17.7022 470.455 523.178 1025.96 1026.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1390 0.000128 2048 3.1 1600 186600 14.557 17.7631 407.751 524.355 964.506 964.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1390 0.000128 2048 3.1 1600 186400 14.4536 17.6897 374.344 522.55 929.115 929.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1390 0.000128 2048 3.1 1632 187072 14.4548 17.6742 582.348 524.233 1138.79 1138.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1390 0.000128 2048 3.1 1632 187008 14.4636 17.6833 373.884 524.313 930.424 930.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1390 0.000128 2048 3.1 1632 186816 14.465 17.7635 309.936 524.052 866.296 866.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1390 0.000128 2048 3.1 1632 187040 14.5492 17.7272 559.55 523.636 1115.54 1115.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1390 0.000128 2048 3.1 1632 187040 14.4888 17.7377 369.607 524.258 926.175 926.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1390 0.000128 2048 3.1 1632 186960 14.5265 17.8729 301.738 523.743 857.959 858.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1390 0.000128 2048 3.1 1632 187104 14.4835 17.705 786.767 524.386 1343.43 1343.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1390 0.000128 2048 3.1 1632 186816 14.4568 17.6737 494.448 523.454 1050.12 1050.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1390 0.000128 2048 3.1 1632 186624 14.4951 17.6968 398.738 523.317 954.329 954.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1390 0.000128 2048 3.1 1632 186624 14.4734 17.6928 337.537 524.311 894.093 894.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1390 0.000128 2048 3.1 1632 187040 14.5266 17.7846 727.386 523.828 1283.61 1283.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1390 0.000128 2048 3.1 1632 186816 14.4855 17.6947 458.862 523.698 1014.82 1014.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1390 0.000128 2048 3.1 1632 186480 14.526 17.6997 377.215 523.722 933.241 933.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1390 0.000128 2048 3.1 1632 186368 14.4609 17.752 339.953 523.819 896.065 896.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1390 0.000128 2048 3.1 1632 187008 14.4796 17.6757 707.332 524.261 1263.83 1263.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1390 0.000128 2048 3.1 1632 186880 14.4629 17.7237 458.892 524.091 1015.25 1015.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1390 0.000128 2048 3.1 1632 186624 14.463 17.6777 383.545 524.306 940.074 940.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1390 0.000128 2048 3.1 1632 186368 14.4378 17.6537 338.1 523.057 893.326 893.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1390 0.000128 2048 3.1 1632 186912 14.5337 17.8584 688.207 524.103 1244.78 1244.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1390 0.000128 2048 3.1 1632 186624 14.4975 17.6865 479.571 523.416 1035.25 1035.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1390 0.000128 2048 3.1 1632 186624 14.5039 17.696 406.231 523.308 961.818 961.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1390 0.000128 2048 3.1 1632 186048 14.4484 17.6517 404.315 523.036 959.532 959.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1390 0.000128 2048 3.1 1632 187040 14.4772 17.7763 683.782 523.852 1239.97 1240.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1390 0.000128 2048 3.1 1632 186560 14.4526 17.6968 488.106 523.711 1044.05 1044.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1390 0.000128 2048 3.1 1632 186720 14.4916 17.6846 404.506 523.502 960.268 960.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1390 0.000128 2048 3.1 1632 186240 14.4572 17.6549 376.809 522.867 931.871 931.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1390 0.000128 2048 3.1 1600 187584 14.4548 17.6771 589.541 524.278 1146.03 1146.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1390 0.000128 2048 3.1 1600 187520 14.4734 17.68 375.822 524.317 932.377 932.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1390 0.000128 2048 3.1 1600 187392 14.4661 17.681 308.566 523.505 864.296 864.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1390 0.000128 2048 3.1 1600 187520 14.5449 17.7929 546.77 524.192 1103.38 1103.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1390 0.000128 2048 3.1 1600 187520 14.4773 17.7111 353.655 524.29 910.213 910.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1390 0.000128 2048 3.1 1600 187440 14.5279 17.7156 294.8 523.741 850.864 850.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1390 0.000128 2048 3.1 1600 187200 14.4611 17.6653 253.369 528.231 813.807 813.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1390 0.000128 2048 3.1 1600 187584 14.4691 17.7171 752.821 524.693 1309.78 1309.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1390 0.000128 2048 3.1 1600 187392 14.4691 17.7295 468.222 523.552 1024.06 1024.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1390 0.000128 2048 3.1 1600 187200 14.4794 17.7507 381.659 523.808 937.778 937.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1390 0.000128 2048 3.1 1600 187392 14.4838 17.6862 325.281 523.795 881.331 881.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1390 0.000128 2048 3.1 1600 187488 14.5428 17.7167 690.655 528.963 1251.96 1252.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1390 0.000128 2048 3.1 1600 187264 14.4873 17.6906 438.062 524.123 994.442 994.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1390 0.000128 2048 3.1 1600 187152 14.5261 17.7041 359.167 523.667 915.143 915.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1390 0.000128 2048 3.1 1600 186816 14.4744 17.6807 323.084 523.391 878.71 878.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1390 0.000128 2048 3.1 1600 187520 14.4699 17.705 685.613 523.891 1241.76 1241.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1390 0.000128 2048 3.1 1600 187392 14.4732 17.6768 444.961 523.513 1000.71 1000.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1390 0.000128 2048 3.1 1600 187392 14.4799 17.7393 377.172 524.294 933.765 933.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1390 0.000128 2048 3.1 1600 186880 14.4486 17.6374 333.625 523.096 888.887 888.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1390 0.000128 2048 3.1 1600 187344 14.5347 17.7382 699.943 523.618 1255.92 1256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1390 0.000128 2048 3.1 1600 187200 14.4831 17.6882 497.824 523.523 1053.6 1053.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1390 0.000128 2048 3.1 1600 187056 14.524 17.7006 409.092 523.109 964.507 964.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1390 0.000128 2048 3.1 1600 186624 14.4498 17.695 388.792 523.542 944.557 944.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1390 0.000128 2048 3.1 1600 186480 14.5002 17.858 355.246 522.341 910.028 910.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1390 0.000128 2048 3.1 1600 187520 14.4855 17.7091 678.21 523.785 1234.27 1234.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1390 0.000128 2048 3.1 1600 187200 14.4548 17.6783 467.814 523.436 1023.46 1023.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1390 0.000128 2048 3.1 1600 187200 14.4791 17.6948 397.058 523.414 952.726 952.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1390 0.000128 2048 3.1 1600 186880 14.4571 17.6517 366.078 523.281 921.549 921.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1390 0.000128 2048 3.1 1600 186400 14.4542 17.67 350.1 522.946 905.251 905.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1390 0.000128 2048 3.1 1620 187328 14.4592 17.6845 549.156 524.349 1105.73 1105.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1390 0.000128 2048 3.1 1620 187264 14.4755 17.6759 363.05 524.228 919.51 919.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1390 0.000128 2048 3.1 1620 187008 14.4599 17.6676 293.389 523.935 849.531 849.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1390 0.000128 2048 3.1 1620 187136 14.4855 17.6865 254.544 524.143 810.94 811.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1390 0.000128 2048 3.1 1620 187280 14.5229 17.7313 765.882 523.721 1321.94 1322.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1390 0.000128 2048 3.1 1620 187200 14.4761 17.7381 476.846 523.766 1032.9 1032.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1390 0.000128 2048 3.1 1620 187200 14.5346 17.7167 388.317 523.752 944.404 944.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1390 0.000128 2048 3.1 1620 186880 14.4522 17.6868 328.87 523.57 884.655 884.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1390 0.000128 2048 3.1 1620 187296 14.4881 17.6991 702.288 523.942 1258.5 1258.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1390 0.000128 2048 3.1 1620 187008 14.4609 17.6599 440.514 523.938 996.652 996.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1390 0.000128 2048 3.1 1620 186912 14.4964 17.6865 362.153 523.425 917.843 917.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1390 0.000128 2048 3.1 1620 187008 14.4732 17.6783 326.821 523.819 882.873 882.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1390 0.000128 2048 3.1 1620 186720 14.4957 17.6771 282.895 523.424 838.571 838.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1390 0.000128 2048 3.1 1620 187264 14.5428 17.7234 670.28 523.941 1226.57 1226.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1390 0.000128 2048 3.1 1620 187040 14.4892 17.7087 426.69 523.704 982.673 982.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1390 0.000128 2048 3.1 1620 186816 14.5229 17.6996 356.899 523.252 912.454 912.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1390 0.000128 2048 3.1 1620 186816 14.4671 17.6626 313.973 523.828 870.012 870.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1390 0.000128 2048 3.1 1620 186480 14.5428 17.7122 276.51 523.98 832.827 832.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1390 0.000128 2048 3.1 1620 187264 14.4697 17.7234 637.664 523.705 1193.64 1193.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1390 0.000128 2048 3.1 1620 187136 14.48 17.6824 435.477 523.549 991.267 991.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1390 0.000128 2048 3.1 1620 187008 14.4758 17.6925 361.967 523.814 918.03 918.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1390 0.000128 2048 3.1 1620 186368 14.4425 17.7012 333.153 523.052 888.427 888.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1390 0.000128 2048 3.1 1620 186240 14.465 17.6516 304.539 522.794 859.53 859.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1390 0.000128 2048 3.1 1600 187392 14.4524 17.6749 537.558 524.338 1094.1 1094.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1390 0.000128 2048 3.1 1600 187264 14.4645 17.6967 346.942 523.897 903.081 903.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1390 0.000128 2048 3.1 1600 187200 14.4636 17.7132 285.94 523.554 841.756 841.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1390 0.000128 2048 3.1 1600 187136 14.4794 17.6683 247.277 523.638 803.144 803.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1390 0.000128 2048 3.1 1600 187280 14.533 17.7336 730.251 523.821 1286.42 1286.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1390 0.000128 2048 3.1 1600 187200 14.4779 17.6987 446.109 524.242 1002.61 1002.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1390 0.000128 2048 3.1 1600 187200 14.5347 17.7111 368.134 524.128 924.592 924.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1390 0.000128 2048 3.1 1600 186880 14.463 17.657 315.399 523.622 871.221 871.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1390 0.000128 2048 3.1 1600 186800 14.5175 17.725 287.866 523.549 843.737 843.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1390 0.000128 2048 3.1 1600 187392 14.4794 17.7127 673.094 524.369 1229.74 1229.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1390 0.000128 2048 3.1 1600 187200 14.4445 17.6856 419.842 523.432 975.483 975.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1390 0.000128 2048 3.1 1600 186912 14.4853 17.7091 345.579 523.434 901.288 901.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1390 0.000128 2048 3.1 1600 187008 14.4834 17.704 308.067 524.248 864.583 864.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1390 0.000128 2048 3.1 1600 186720 14.4937 17.6804 269.741 523.506 825.502 825.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1390 0.000128 2048 3.1 1600 187264 14.5254 17.7684 633.115 524.337 1189.83 1189.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1390 0.000128 2048 3.1 1600 187040 14.4896 17.7317 400.405 523.889 956.596 956.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1390 0.000128 2048 3.1 1600 186816 14.5348 17.7863 338.246 523.436 894.086 894.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1390 0.000128 2048 3.1 1600 186816 14.4671 17.8258 297.956 523.309 853.637 853.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1390 0.000128 2048 3.1 1600 186480 14.5285 17.7134 263.166 523.916 819.405 819.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1390 0.000128 2048 3.1 1600 187264 14.4855 17.7006 626.258 523.682 1182.21 1182.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1390 0.000128 2048 3.1 1600 187136 14.4879 17.7053 421.783 523.955 978.013 978.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1390 0.000128 2048 3.1 1600 187008 14.4727 17.8339 350.181 524.316 906.882 906.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1390 0.000128 2048 3.1 1600 186368 14.4533 17.6319 320.549 522.601 875.314 875.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1390 0.000128 2048 3.1 1600 186240 14.4574 17.6632 296.554 522.777 851.535 851.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1390 0.000128 2048 3.1 1600 185856 14.4484 17.6484 281.163 522.657 835.996 836.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1390 0.000128 2048 3.1 1664 187136 14.5802 17.7105 934.257 524.343 1490.97 1491.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1390 0.000128 2048 3.1 1664 187072 14.4548 17.706 626.71 524.397 1183.35 1183.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1390 0.000128 2048 3.1 1664 187008 14.473 17.6751 405.553 524.32 962.101 962.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1390 0.000128 2048 3.1 1664 186816 14.4614 17.748 330.079 528.68 891.049 891.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1390 0.000128 2048 3.1 1664 186880 14.4698 17.7058 294.842 523.711 850.809 850.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1390 0.000128 2048 3.1 1664 186560 14.4579 17.8124 270.797 523.599 826.748 826.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1390 0.000128 2048 3.1 1664 186624 14.4835 17.6737 250.604 524.527 807.37 807.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1390 0.000128 2048 3.1 1664 186368 14.4594 17.6601 236.184 523.487 791.871 791.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1390 0.000128 2048 3.1 1664 186368 14.4403 17.8077 223.904 522.69 778.923 779.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1390 0.000128 2048 3.1 1620 186816 14.4733 17.6621 212.165 523.887 768.27 768.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1390 0.000128 2048 3.1 1600 186816 14.4577 17.6746 205.025 523.761 760.998 761.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1390 0.000128 2048 3.1 1600 187040 14.5292 17.7786 209.003 523.982 765.372 765.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1390 0.000128 2048 3.1 1632 186480 14.602 17.7617 942.003 523.984 1498.43 1498.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1390 0.000128 2048 3.1 1600 187136 14.5465 17.6763 887.518 523.632 1443.45 1443.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1390 0.000128 2048 3.1 1600 185280 14.4211 17.614 363.172 521.593 916.881 916.964
