<profile>

<section name = "Vivado HLS Report for 'splitter_Loop_1_proc'" level="0">
<item name = "Date">Wed Nov 30 17:14:55 2016
</item>
<item name = "Version">2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)</item>
<item name = "Project">fifo_splitter</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.44, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">786, 786, 786, 786, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">784, 784, 2, 1, 1, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 23</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 17</column>
<column name="Register">-, -, 31, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="pixels_read_fu_111_p2">+, 0, 0, 10, 10, 1</column>
<column name="ap_sig_bdd_193">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_194">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_197">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_199">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_201">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_203">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_205">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_65">and, 0, 0, 1, 1, 1</column>
<column name="exitcond4_i_i_fu_105_p2">icmp, 0, 0, 4, 10, 9</column>
<column name="ap_sig_bdd_109">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_sig_ioackin_output_0_V_TREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_output_1_V_TREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_output_2_V_TREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_output_3_V_TREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_output_4_V_TREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_output_5_V_TREADY">1, 2, 1, 2</column>
<column name="pixels_read_0_i_i_reg_94">10, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_output_0_V_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_output_1_V_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_output_2_V_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_output_3_V_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_output_4_V_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_output_5_V_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond4_i_i_reg_117">1, 0, 1, 0</column>
<column name="pixels_read_0_i_i_reg_94">10, 0, 10, 0</column>
<column name="temp_reg_126">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, splitter_Loop_1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, splitter_Loop_1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, splitter_Loop_1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, splitter_Loop_1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, splitter_Loop_1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, splitter_Loop_1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, splitter_Loop_1_proc, return value</column>
<column name="input_V_TDATA">in, 8, axis, input_V, pointer</column>
<column name="input_V_TVALID">in, 1, axis, input_V, pointer</column>
<column name="input_V_TREADY">out, 1, axis, input_V, pointer</column>
<column name="output_0_V_TDATA">out, 8, axis, output_0_V, pointer</column>
<column name="output_0_V_TVALID">out, 1, axis, output_0_V, pointer</column>
<column name="output_0_V_TREADY">in, 1, axis, output_0_V, pointer</column>
<column name="output_1_V_TDATA">out, 8, axis, output_1_V, pointer</column>
<column name="output_1_V_TVALID">out, 1, axis, output_1_V, pointer</column>
<column name="output_1_V_TREADY">in, 1, axis, output_1_V, pointer</column>
<column name="output_2_V_TDATA">out, 8, axis, output_2_V, pointer</column>
<column name="output_2_V_TVALID">out, 1, axis, output_2_V, pointer</column>
<column name="output_2_V_TREADY">in, 1, axis, output_2_V, pointer</column>
<column name="output_3_V_TDATA">out, 8, axis, output_3_V, pointer</column>
<column name="output_3_V_TVALID">out, 1, axis, output_3_V, pointer</column>
<column name="output_3_V_TREADY">in, 1, axis, output_3_V, pointer</column>
<column name="output_4_V_TDATA">out, 8, axis, output_4_V, pointer</column>
<column name="output_4_V_TVALID">out, 1, axis, output_4_V, pointer</column>
<column name="output_4_V_TREADY">in, 1, axis, output_4_V, pointer</column>
<column name="output_5_V_TDATA">out, 8, axis, output_5_V, pointer</column>
<column name="output_5_V_TVALID">out, 1, axis, output_5_V, pointer</column>
<column name="output_5_V_TREADY">in, 1, axis, output_5_V, pointer</column>
</table>
</item>
</section>
</profile>
