

================================================================
== Vitis HLS Report for 'ChenIDct_1_Pipeline_VITIS_LOOP_178_1'
================================================================
* Date:           Tue Jun 18 12:24:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.581 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.375 us|  0.375 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_178_1  |       73|       73|        18|          8|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1200|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     431|    -|
|Register             |        -|     -|     1239|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1239|    1631|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |a0_5_fu_591_p2        |         +|   0|  0|  39|          32|          32|
    |a3_5_fu_604_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln178_fu_339_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln189_fu_373_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln200_fu_488_p2   |         +|   0|  0|  48|          41|          41|
    |add_ln201_fu_503_p2   |         +|   0|  0|  48|          41|          41|
    |add_ln203_fu_567_p2   |         +|   0|  0|  48|          41|          41|
    |add_ln207_fu_541_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln210_fu_629_p2   |         +|   0|  0|  48|          41|          41|
    |add_ln227_fu_615_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln231_fu_683_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln233_fu_735_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln235_fu_779_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln237_fu_817_p2   |         +|   0|  0|  39|          32|          32|
    |aptr_10_fu_812_p2     |         +|   0|  0|  17|          10|          10|
    |aptr_11_fu_854_p2     |         +|   0|  0|  17|          10|          10|
    |aptr_12_fu_887_p2     |         +|   0|  0|  17|          10|          10|
    |aptr_13_fu_914_p2     |         +|   0|  0|  17|          10|          10|
    |aptr_14_fu_936_p2     |         +|   0|  0|  17|          10|          10|
    |aptr_8_fu_730_p2      |         +|   0|  0|  17|          10|          10|
    |aptr_9_fu_774_p2      |         +|   0|  0|  17|          10|          10|
    |aptr_fu_678_p2        |         +|   0|  0|  17|          10|          10|
    |b0_2_fu_645_p2        |         +|   0|  0|  39|          32|          32|
    |b1_2_fu_709_p2        |         +|   0|  0|  39|          32|          32|
    |grp_fu_305_p2         |         +|   0|  0|  48|          41|          41|
    |a1_3_fu_595_p2        |         -|   0|  0|  39|          32|          32|
    |a2_3_fu_599_p2        |         -|   0|  0|  39|          32|          32|
    |b2_2_fu_713_p2        |         -|   0|  0|  39|          32|          32|
    |b3_2_fu_651_p2        |         -|   0|  0|  39|          32|          32|
    |sub_ln208_fu_547_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln226_fu_609_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln239_fu_837_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln241_fu_800_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln243_fu_756_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln245_fu_704_p2   |         -|   0|  0|  39|          32|          32|
    |icmp_ln178_fu_333_p2  |      icmp|   0|  0|  12|           4|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln181_fu_345_p2   |       xor|   0|  0|   5|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|1200|         944|         944|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |IDCTBuff_address0                 |  49|          9|    9|         81|
    |IDCTBuff_d0                       |  49|          9|   32|        288|
    |QuantBuff_address0                |  26|          5|    6|         30|
    |QuantBuff_address1                |  26|          5|    6|         30|
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_12             |   9|          2|    4|          8|
    |grp_fu_240_p0                     |  14|          3|   32|         96|
    |grp_fu_245_p0                     |  43|          8|   32|        256|
    |grp_fu_245_p1                     |  26|          5|   10|         50|
    |grp_fu_250_p0                     |  26|          5|   32|        160|
    |grp_fu_250_p1                     |  20|          4|   10|         40|
    |grp_fu_260_p0                     |  20|          4|   32|        128|
    |grp_fu_260_p1                     |  20|          4|   10|         40|
    |i_fu_88                           |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 431|         84|  225|       1234|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |QuantBuff_load_4_reg_1082           |  32|   0|   32|          0|
    |QuantBuff_load_reg_1077             |  32|   0|   32|          0|
    |a0_5_reg_1152                       |  32|   0|   32|          0|
    |a0_reg_1016                         |  30|   0|   32|          2|
    |a1_1_reg_1174                       |  32|   0|   32|          0|
    |a2_1_reg_1190                       |  32|   0|   32|          0|
    |a3_5_reg_1158                       |  32|   0|   32|          0|
    |a3_reg_1052                         |  30|   0|   32|          2|
    |add_ln207_reg_1114                  |  30|   0|   32|          2|
    |add_ln227_reg_1169                  |  32|   0|   32|          0|
    |ap_CS_fsm                           |   8|   0|    8|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |b2_2_reg_1213                       |  32|   0|   32|          0|
    |b3_2_reg_1196                       |  32|   0|   32|          0|
    |c0_reg_1102                         |  32|   0|   32|          0|
    |c1_reg_1108                         |  32|   0|   32|          0|
    |c2_1_reg_1202                       |  32|   0|   32|          0|
    |c3_reg_1136                         |  32|   0|   32|          0|
    |i_12_reg_978                        |   4|   0|    4|          0|
    |i_fu_88                             |   4|   0|    4|          0|
    |icmp_ln178_reg_987                  |   1|   0|    1|          0|
    |icmp_ln178_reg_987_pp0_iter1_reg    |   1|   0|    1|          0|
    |lshr_ln12_reg_1245                  |   8|   0|    8|          0|
    |lshr_ln13_reg_1250                  |   8|   0|    8|          0|
    |mul_ln200_1_reg_1087                |  41|   0|   41|          0|
    |reg_277                             |  32|   0|   32|          0|
    |reg_281                             |  32|   0|   32|          0|
    |reg_285                             |  40|   0|   40|          0|
    |reg_289                             |  41|   0|   41|          0|
    |reg_293                             |  41|   0|   41|          0|
    |reg_297                             |  41|   0|   41|          0|
    |reg_301                             |  32|   0|   32|          0|
    |reg_321                             |  32|   0|   32|          0|
    |sext_ln201_1_reg_1036               |  39|   0|   41|          2|
    |sext_ln201_reg_1062                 |  39|   0|   41|          2|
    |sext_ln210_reg_1130                 |  39|   0|   41|          2|
    |sext_ln211_reg_1124                 |  39|   0|   41|          2|
    |sub_ln208_reg_1119                  |  30|   0|   32|          2|
    |sub_ln226_reg_1164                  |  32|   0|   32|          0|
    |sub_ln239_reg_1240                  |  32|   0|   32|          0|
    |sub_ln241_reg_1235                  |  32|   0|   32|          0|
    |sub_ln243_reg_1225                  |  32|   0|   32|          0|
    |sub_ln245_reg_1208                  |  32|   0|   32|          0|
    |trunc_ln230_reg_1068                |   3|   0|    3|          0|
    |trunc_ln230_reg_1068_pp0_iter1_reg  |   3|   0|    3|          0|
    |xor_ln181_reg_991                   |   4|   0|    4|          0|
    |zext_ln232_cast_reg_1219            |   3|   0|    6|          3|
    |zext_ln234_cast_reg_1230            |   3|   0|    7|          4|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1239|   0| 1262|         23|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_51_p_din0    |  out|   32|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_51_p_din1    |  out|    8|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_51_p_dout0   |   in|   40|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_51_p_ce      |  out|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_55_p_din0    |  out|   32|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_55_p_din1    |  out|   10|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_55_p_dout0   |   in|   41|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_55_p_ce      |  out|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_59_p_din0    |  out|   32|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_59_p_din1    |  out|   10|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_59_p_dout0   |   in|   41|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_59_p_ce      |  out|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_63_p_din0    |  out|   32|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_63_p_din1    |  out|   10|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_63_p_dout0   |   in|   41|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|grp_fu_63_p_ce      |  out|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_178_1|  return value|
|QuantBuff_address0  |  out|    6|   ap_memory|                             QuantBuff|         array|
|QuantBuff_ce0       |  out|    1|   ap_memory|                             QuantBuff|         array|
|QuantBuff_q0        |   in|   32|   ap_memory|                             QuantBuff|         array|
|QuantBuff_address1  |  out|    6|   ap_memory|                             QuantBuff|         array|
|QuantBuff_ce1       |  out|    1|   ap_memory|                             QuantBuff|         array|
|QuantBuff_q1        |   in|   32|   ap_memory|                             QuantBuff|         array|
|y                   |   in|   10|     ap_none|                                     y|        scalar|
|IDCTBuff_address0   |  out|    9|   ap_memory|                              IDCTBuff|         array|
|IDCTBuff_ce0        |  out|    1|   ap_memory|                              IDCTBuff|         array|
|IDCTBuff_we0        |  out|    1|   ap_memory|                              IDCTBuff|         array|
|IDCTBuff_d0         |  out|   32|   ap_memory|                              IDCTBuff|         array|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 8, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %y"   --->   Operation 22 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln171 = store i4 0, i4 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 23 'store' 'store_ln171' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_12 = load i4 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:230]   --->   Operation 25 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%icmp_ln178 = icmp_eq  i4 %i_12, i4 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 26 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln178 = add i4 %i_12, i4 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 27 'add' 'add_ln178' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %for.inc.split, void %for.inc197.preheader.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 28 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.28ns)   --->   "%xor_ln181 = xor i4 %i_12, i4 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:181]   --->   Operation 29 'xor' 'xor_ln181' <Predicate = (!icmp_ln178)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i4 %xor_ln181" [benchmarks/chstone/jpeg/src/jpeg_decode.c:182]   --->   Operation 30 'zext' 'zext_ln182' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%QuantBuff_addr_1 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln182" [benchmarks/chstone/jpeg/src/jpeg_decode.c:182]   --->   Operation 31 'getelementptr' 'QuantBuff_addr_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.29ns)   --->   "%QuantBuff_load_1 = load i6 %QuantBuff_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:182]   --->   Operation 32 'load' 'QuantBuff_load_1' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i4 %xor_ln181" [benchmarks/chstone/jpeg/src/jpeg_decode.c:186]   --->   Operation 33 'sext' 'sext_ln186' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i5 %sext_ln186" [benchmarks/chstone/jpeg/src/jpeg_decode.c:186]   --->   Operation 34 'zext' 'zext_ln186' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%QuantBuff_addr_3 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln186" [benchmarks/chstone/jpeg/src/jpeg_decode.c:186]   --->   Operation 35 'getelementptr' 'QuantBuff_addr_3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.29ns)   --->   "%QuantBuff_load_3 = load i6 %QuantBuff_addr_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:186]   --->   Operation 36 'load' 'QuantBuff_load_3' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln171 = store i4 %add_ln178, i4 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 37 'store' 'store_ln171' <Predicate = (!icmp_ln178)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i4 %i_12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 38 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (1.29ns)   --->   "%QuantBuff_load_1 = load i6 %QuantBuff_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:182]   --->   Operation 39 'load' 'QuantBuff_load_1' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 40 [1/2] (1.29ns)   --->   "%QuantBuff_load_3 = load i6 %QuantBuff_addr_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:186]   --->   Operation 40 'load' 'QuantBuff_load_3' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (0.84ns)   --->   "%add_ln189 = add i6 %zext_ln178_1, i6 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:189]   --->   Operation 41 'add' 'add_ln189' <Predicate = (!icmp_ln178)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i6 %add_ln189" [benchmarks/chstone/jpeg/src/jpeg_decode.c:190]   --->   Operation 42 'zext' 'zext_ln190' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%QuantBuff_addr_5 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln190" [benchmarks/chstone/jpeg/src/jpeg_decode.c:190]   --->   Operation 43 'getelementptr' 'QuantBuff_addr_5' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.29ns)   --->   "%QuantBuff_load_5 = load i6 %QuantBuff_addr_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:190]   --->   Operation 44 'load' 'QuantBuff_load_5' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln194 = sext i4 %xor_ln181" [benchmarks/chstone/jpeg/src/jpeg_decode.c:194]   --->   Operation 45 'sext' 'sext_ln194' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i6 %sext_ln194" [benchmarks/chstone/jpeg/src/jpeg_decode.c:194]   --->   Operation 46 'zext' 'zext_ln194' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%QuantBuff_addr_7 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln194" [benchmarks/chstone/jpeg/src/jpeg_decode.c:194]   --->   Operation 47 'getelementptr' 'QuantBuff_addr_7' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.29ns)   --->   "%QuantBuff_load_7 = load i6 %QuantBuff_addr_7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:194]   --->   Operation 48 'load' 'QuantBuff_load_7' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%a0 = shl i32 %QuantBuff_load_1, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:182]   --->   Operation 49 'shl' 'a0' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln184_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %i_12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:184]   --->   Operation 50 'bitconcatenate' 'zext_ln184_cast' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i5 %zext_ln184_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:184]   --->   Operation 51 'zext' 'zext_ln184' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%QuantBuff_addr_2 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln184" [benchmarks/chstone/jpeg/src/jpeg_decode.c:184]   --->   Operation 52 'getelementptr' 'QuantBuff_addr_2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (1.29ns)   --->   "%QuantBuff_load_2 = load i6 %QuantBuff_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:184]   --->   Operation 53 'load' 'QuantBuff_load_2' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%a1 = shl i32 %QuantBuff_load_3, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:186]   --->   Operation 54 'shl' 'a1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (1.29ns)   --->   "%QuantBuff_load_5 = load i6 %QuantBuff_addr_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:190]   --->   Operation 55 'load' 'QuantBuff_load_5' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln192 = sext i5 %zext_ln184_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:192]   --->   Operation 56 'sext' 'sext_ln192' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i6 %sext_ln192" [benchmarks/chstone/jpeg/src/jpeg_decode.c:192]   --->   Operation 57 'zext' 'zext_ln192' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%QuantBuff_addr_6 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln192" [benchmarks/chstone/jpeg/src/jpeg_decode.c:192]   --->   Operation 58 'getelementptr' 'QuantBuff_addr_6' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.29ns)   --->   "%QuantBuff_load_6 = load i6 %QuantBuff_addr_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:192]   --->   Operation 59 'load' 'QuantBuff_load_6' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 60 [1/2] (1.29ns)   --->   "%QuantBuff_load_7 = load i6 %QuantBuff_addr_7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:194]   --->   Operation 60 'load' 'QuantBuff_load_7' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i32 %a0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 61 'sext' 'sext_ln200' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.89ns)   --->   "%mul_ln200 = mul i40 %sext_ln200, i40 100" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 62 'mul' 'mul_ln200' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln201_1 = sext i32 %a1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 63 'sext' 'sext_ln201_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (2.89ns)   --->   "%mul_ln201_1 = mul i41 %sext_ln201_1, i41 2199023255268" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 64 'mul' 'mul_ln201_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.29>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i4 %i_12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 65 'zext' 'zext_ln178' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%QuantBuff_addr = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln178" [benchmarks/chstone/jpeg/src/jpeg_decode.c:180]   --->   Operation 66 'getelementptr' 'QuantBuff_addr' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (1.29ns)   --->   "%QuantBuff_load = load i6 %QuantBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:180]   --->   Operation 67 'load' 'QuantBuff_load' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 68 [1/2] (1.29ns)   --->   "%QuantBuff_load_2 = load i6 %QuantBuff_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:184]   --->   Operation 68 'load' 'QuantBuff_load_2' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln188_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %i_12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:188]   --->   Operation 69 'bitconcatenate' 'zext_ln188_cast' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i6 %zext_ln188_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:188]   --->   Operation 70 'zext' 'zext_ln188' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%QuantBuff_addr_4 = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln188" [benchmarks/chstone/jpeg/src/jpeg_decode.c:188]   --->   Operation 71 'getelementptr' 'QuantBuff_addr_4' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (1.29ns)   --->   "%QuantBuff_load_4 = load i6 %QuantBuff_addr_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:188]   --->   Operation 72 'load' 'QuantBuff_load_4' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%a2 = shl i32 %QuantBuff_load_5, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:190]   --->   Operation 73 'shl' 'a2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (1.29ns)   --->   "%QuantBuff_load_6 = load i6 %QuantBuff_addr_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:192]   --->   Operation 74 'load' 'QuantBuff_load_6' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%a3 = shl i32 %QuantBuff_load_7, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:194]   --->   Operation 75 'shl' 'a3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (2.89ns)   --->   "%mul_ln200 = mul i40 %sext_ln200, i40 100" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 76 'mul' 'mul_ln200' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln200_3 = sext i32 %a3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 77 'sext' 'sext_ln200_3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.89ns)   --->   "%mul_ln200_1 = mul i41 %sext_ln200_3, i41 2199023255050" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 78 'mul' 'mul_ln200_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln201 = sext i32 %a2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 79 'sext' 'sext_ln201' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (3.29ns)   --->   "%mul_ln201 = mul i41 %sext_ln201, i41 426" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 80 'mul' 'mul_ln201' <Predicate = (!icmp_ln178)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/2] (2.89ns)   --->   "%mul_ln201_1 = mul i41 %sext_ln201_1, i41 2199023255268" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 81 'mul' 'mul_ln201_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i4 %i_12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:230]   --->   Operation 82 'trunc' 'trunc_ln230' <Predicate = (!icmp_ln178)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.29>
ST_5 : Operation 83 [1/2] (1.29ns)   --->   "%QuantBuff_load = load i6 %QuantBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:180]   --->   Operation 83 'load' 'QuantBuff_load' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 84 [1/2] (1.29ns)   --->   "%QuantBuff_load_4 = load i6 %QuantBuff_addr_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:188]   --->   Operation 84 'load' 'QuantBuff_load_4' <Predicate = (!icmp_ln178)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 85 [1/2] (2.89ns)   --->   "%mul_ln200_1 = mul i41 %sext_ln200_3, i41 2199023255050" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 85 'mul' 'mul_ln200_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (2.89ns)   --->   "%mul_ln201 = mul i41 %sext_ln201, i41 426" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 86 'mul' 'mul_ln201' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [2/2] (3.29ns)   --->   "%mul_ln202 = mul i41 %sext_ln201_1, i41 426" [benchmarks/chstone/jpeg/src/jpeg_decode.c:202]   --->   Operation 87 'mul' 'mul_ln202' <Predicate = (!icmp_ln178)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [2/2] (2.89ns)   --->   "%mul_ln202_1 = mul i41 %sext_ln201, i41 284" [benchmarks/chstone/jpeg/src/jpeg_decode.c:202]   --->   Operation 88 'mul' 'mul_ln202_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i32 %a0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 89 'sext' 'sext_ln203' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln200_1 = sext i40 %mul_ln200" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 90 'sext' 'sext_ln200_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln200_2 = sext i32 %a3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 91 'sext' 'sext_ln200_2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.19ns)   --->   "%add_ln200 = add i41 %mul_ln200_1, i41 %sext_ln200_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 92 'add' 'add_ln200' <Predicate = (!icmp_ln178)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%c0 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln200, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:200]   --->   Operation 93 'partselect' 'c0' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.19ns)   --->   "%add_ln201 = add i41 %mul_ln201, i41 %mul_ln201_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 94 'add' 'add_ln201' <Predicate = (!icmp_ln178)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%c1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln201, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:201]   --->   Operation 95 'partselect' 'c1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_6 : Operation 96 [1/2] (2.89ns)   --->   "%mul_ln202 = mul i41 %sext_ln201_1, i41 426" [benchmarks/chstone/jpeg/src/jpeg_decode.c:202]   --->   Operation 96 'mul' 'mul_ln202' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/2] (2.89ns)   --->   "%mul_ln202_1 = mul i41 %sext_ln201, i41 284" [benchmarks/chstone/jpeg/src/jpeg_decode.c:202]   --->   Operation 97 'mul' 'mul_ln202_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [2/2] (3.29ns)   --->   "%mul_ln203 = mul i41 %sext_ln203, i41 502" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 98 'mul' 'mul_ln203' <Predicate = (!icmp_ln178)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [2/2] (2.89ns)   --->   "%mul_ln203_1 = mul i40 %sext_ln200_2, i40 100" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 99 'mul' 'mul_ln203_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.29>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%b0 = shl i32 %QuantBuff_load, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:180]   --->   Operation 100 'shl' 'b0' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%b2 = shl i32 %QuantBuff_load_2, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:184]   --->   Operation 101 'shl' 'b2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%b1 = shl i32 %QuantBuff_load_4, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:188]   --->   Operation 102 'shl' 'b1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%b3 = shl i32 %QuantBuff_load_6, i32 2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:192]   --->   Operation 103 'shl' 'b3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.19ns)   --->   "%add_ln202 = add i41 %mul_ln202_1, i41 %mul_ln202" [benchmarks/chstone/jpeg/src/jpeg_decode.c:202]   --->   Operation 104 'add' 'add_ln202' <Predicate = (!icmp_ln178)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%c2 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln202, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:202]   --->   Operation 105 'partselect' 'c2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 106 [1/2] (2.89ns)   --->   "%mul_ln203 = mul i41 %sext_ln203, i41 502" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 106 'mul' 'mul_ln203' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/2] (2.89ns)   --->   "%mul_ln203_1 = mul i40 %sext_ln200_2, i40 100" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 107 'mul' 'mul_ln203_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (1.14ns)   --->   "%add_ln207 = add i32 %b1, i32 %b0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:207]   --->   Operation 108 'add' 'add_ln207' <Predicate = (!icmp_ln178)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (1.14ns)   --->   "%sub_ln208 = sub i32 %b0, i32 %b1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:208]   --->   Operation 109 'sub' 'sub_ln208' <Predicate = (!icmp_ln178)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln211 = sext i32 %b2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 110 'sext' 'sext_ln211' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i32 %b3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 111 'sext' 'sext_ln210' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 112 [2/2] (3.29ns)   --->   "%mul_ln211 = mul i41 %sext_ln211, i41 473" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 112 'mul' 'mul_ln211' <Predicate = (!icmp_ln178)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [2/2] (2.89ns)   --->   "%mul_ln211_1 = mul i41 %sext_ln210, i41 196" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 113 'mul' 'mul_ln211_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.29>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i40 %mul_ln203_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 114 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.19ns)   --->   "%add_ln203 = add i41 %sext_ln203_1, i41 %mul_ln203" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 115 'add' 'add_ln203' <Predicate = (!icmp_ln178)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%c3 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln203, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:203]   --->   Operation 116 'partselect' 'c3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln207 = sext i32 %add_ln207" [benchmarks/chstone/jpeg/src/jpeg_decode.c:207]   --->   Operation 117 'sext' 'sext_ln207' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_8 : Operation 118 [2/2] (3.29ns)   --->   "%mul_ln207 = mul i41 %sext_ln207, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:207]   --->   Operation 118 'mul' 'mul_ln207' <Predicate = (!icmp_ln178)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [2/2] (2.89ns)   --->   "%mul_ln210 = mul i41 %sext_ln211, i41 196" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 119 'mul' 'mul_ln210' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/2] (2.89ns)   --->   "%mul_ln211 = mul i41 %sext_ln211, i41 473" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 120 'mul' 'mul_ln211' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/2] (2.89ns)   --->   "%mul_ln211_1 = mul i41 %sext_ln210, i41 196" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 121 'mul' 'mul_ln211_1' <Predicate = (!icmp_ln178)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.29>
ST_9 : Operation 122 [1/2] (2.89ns)   --->   "%mul_ln207 = mul i41 %sext_ln207, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:207]   --->   Operation 122 'mul' 'mul_ln207' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%a0_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln207, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:207]   --->   Operation 123 'partselect' 'a0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln208 = sext i32 %sub_ln208" [benchmarks/chstone/jpeg/src/jpeg_decode.c:208]   --->   Operation 124 'sext' 'sext_ln208' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [2/2] (3.29ns)   --->   "%mul_ln208 = mul i41 %sext_ln208, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:208]   --->   Operation 125 'mul' 'mul_ln208' <Predicate = true> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/2] (2.89ns)   --->   "%mul_ln210 = mul i41 %sext_ln211, i41 196" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 126 'mul' 'mul_ln210' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [2/2] (2.89ns)   --->   "%mul_ln210_1 = mul i41 %sext_ln210, i41 2199023255079" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 127 'mul' 'mul_ln210_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (1.19ns)   --->   "%add_ln211 = add i41 %mul_ln211_1, i41 %mul_ln211" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 128 'add' 'add_ln211' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%a3_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln211, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:211]   --->   Operation 129 'partselect' 'a3_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.14ns)   --->   "%a0_5 = add i32 %c0, i32 %c1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:220]   --->   Operation 130 'add' 'a0_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (1.14ns)   --->   "%a1_3 = sub i32 %c0, i32 %c1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:221]   --->   Operation 131 'sub' 'a1_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (1.14ns)   --->   "%a2_3 = sub i32 %c3, i32 %c2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:222]   --->   Operation 132 'sub' 'a2_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (1.14ns)   --->   "%a3_5 = add i32 %c3, i32 %c2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:223]   --->   Operation 133 'add' 'a3_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (1.14ns)   --->   "%sub_ln226 = sub i32 %a2_3, i32 %a1_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:226]   --->   Operation 134 'sub' 'sub_ln226' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (1.14ns)   --->   "%add_ln227 = add i32 %a2_3, i32 %a1_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:227]   --->   Operation 135 'add' 'add_ln227' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.29>
ST_10 : Operation 136 [1/2] (2.89ns)   --->   "%mul_ln208 = mul i41 %sext_ln208, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:208]   --->   Operation 136 'mul' 'mul_ln208' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%a1_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln208, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:208]   --->   Operation 137 'partselect' 'a1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/2] (2.89ns)   --->   "%mul_ln210_1 = mul i41 %sext_ln210, i41 2199023255079" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 138 'mul' 'mul_ln210_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln226 = sext i32 %sub_ln226" [benchmarks/chstone/jpeg/src/jpeg_decode.c:226]   --->   Operation 139 'sext' 'sext_ln226' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [2/2] (3.29ns)   --->   "%mul_ln226 = mul i41 %sext_ln226, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:226]   --->   Operation 140 'mul' 'mul_ln226' <Predicate = true> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln227 = sext i32 %add_ln227" [benchmarks/chstone/jpeg/src/jpeg_decode.c:227]   --->   Operation 141 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [2/2] (2.89ns)   --->   "%mul_ln227 = mul i41 %sext_ln227, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:227]   --->   Operation 142 'mul' 'mul_ln227' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 221 'ret' 'ret_ln0' <Predicate = (icmp_ln178)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.58>
ST_11 : Operation 143 [1/1] (1.19ns)   --->   "%add_ln210 = add i41 %mul_ln210_1, i41 %mul_ln210" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 143 'add' 'add_ln210' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%a2_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln210, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:210]   --->   Operation 144 'partselect' 'a2_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (1.14ns)   --->   "%b0_2 = add i32 %a3_1, i32 %a0_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:213]   --->   Operation 145 'add' 'b0_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (1.14ns)   --->   "%b3_2 = sub i32 %a0_1, i32 %a3_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:216]   --->   Operation 146 'sub' 'b3_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/2] (2.89ns)   --->   "%mul_ln226 = mul i41 %sext_ln226, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:226]   --->   Operation 147 'mul' 'mul_ln226' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%c1_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln226, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:226]   --->   Operation 148 'partselect' 'c1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/2] (2.89ns)   --->   "%mul_ln227 = mul i41 %sext_ln227, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:227]   --->   Operation 149 'mul' 'mul_ln227' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%c2_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln227, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:227]   --->   Operation 150 'partselect' 'c2_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln230, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:230]   --->   Operation 151 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i5 %shl_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:230]   --->   Operation 152 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.93ns)   --->   "%aptr = add i10 %zext_ln230, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:230]   --->   Operation 153 'add' 'aptr' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (1.14ns)   --->   "%add_ln231 = add i32 %a3_5, i32 %b0_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:231]   --->   Operation 154 'add' 'add_ln231' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:231]   --->   Operation 155 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i8 %lshr_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:231]   --->   Operation 156 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%IDCTBuff_addr = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln231" [benchmarks/chstone/jpeg/src/jpeg_decode.c:231]   --->   Operation 157 'getelementptr' 'IDCTBuff_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (1.29ns)   --->   "%store_ln231 = store i32 %add_ln231, i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:231]   --->   Operation 158 'store' 'store_ln231' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_11 : Operation 159 [1/1] (1.14ns)   --->   "%sub_ln245 = sub i32 %b0_2, i32 %a3_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:245]   --->   Operation 159 'sub' 'sub_ln245' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.58>
ST_12 : Operation 160 [1/1] (1.14ns)   --->   "%b1_2 = add i32 %a2_1, i32 %a1_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:214]   --->   Operation 160 'add' 'b1_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (1.14ns)   --->   "%b2_2 = sub i32 %a1_1, i32 %a2_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:215]   --->   Operation 161 'sub' 'b2_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln232_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i3.i2, i1 1, i3 %trunc_ln230, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:232]   --->   Operation 162 'bitconcatenate' 'zext_ln232_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i6 %zext_ln232_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:232]   --->   Operation 163 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.93ns)   --->   "%aptr_8 = add i10 %zext_ln232, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:232]   --->   Operation 164 'add' 'aptr_8' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (1.14ns)   --->   "%add_ln233 = add i32 %c2_1, i32 %b1_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:233]   --->   Operation 165 'add' 'add_ln233' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_8, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:233]   --->   Operation 166 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i8 %lshr_ln7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:233]   --->   Operation 167 'zext' 'zext_ln233' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_4 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln233" [benchmarks/chstone/jpeg/src/jpeg_decode.c:233]   --->   Operation 168 'getelementptr' 'IDCTBuff_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (1.29ns)   --->   "%store_ln233 = store i32 %add_ln233, i9 %IDCTBuff_addr_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:233]   --->   Operation 169 'store' 'store_ln233' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_12 : Operation 170 [1/1] (1.14ns)   --->   "%sub_ln243 = sub i32 %b1_2, i32 %c2_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:243]   --->   Operation 170 'sub' 'sub_ln243' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln234_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i3.i2, i2 2, i3 %trunc_ln230, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:234]   --->   Operation 171 'bitconcatenate' 'zext_ln234_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i7 %zext_ln234_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:234]   --->   Operation 172 'zext' 'zext_ln234' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.93ns)   --->   "%aptr_9 = add i10 %zext_ln234, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:234]   --->   Operation 173 'add' 'aptr_9' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (1.14ns)   --->   "%add_ln235 = add i32 %c1_1, i32 %b2_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:235]   --->   Operation 174 'add' 'add_ln235' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_9, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:235]   --->   Operation 175 'partselect' 'lshr_ln8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i8 %lshr_ln8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:235]   --->   Operation 176 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_5 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln235" [benchmarks/chstone/jpeg/src/jpeg_decode.c:235]   --->   Operation 177 'getelementptr' 'IDCTBuff_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (1.29ns)   --->   "%store_ln235 = store i32 %add_ln235, i9 %IDCTBuff_addr_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:235]   --->   Operation 178 'store' 'store_ln235' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_13 : Operation 179 [1/1] (1.14ns)   --->   "%sub_ln241 = sub i32 %b2_2, i32 %c1_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:241]   --->   Operation 179 'sub' 'sub_ln241' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln236 = sext i6 %zext_ln232_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:236]   --->   Operation 180 'sext' 'sext_ln236' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i7 %sext_ln236" [benchmarks/chstone/jpeg/src/jpeg_decode.c:236]   --->   Operation 181 'zext' 'zext_ln236' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.93ns)   --->   "%aptr_10 = add i10 %zext_ln236, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:236]   --->   Operation 182 'add' 'aptr_10' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (1.14ns)   --->   "%add_ln237 = add i32 %a0_5, i32 %b3_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:237]   --->   Operation 183 'add' 'add_ln237' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_10, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:237]   --->   Operation 184 'partselect' 'lshr_ln9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i8 %lshr_ln9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:237]   --->   Operation 185 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_6 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln237" [benchmarks/chstone/jpeg/src/jpeg_decode.c:237]   --->   Operation 186 'getelementptr' 'IDCTBuff_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (1.29ns)   --->   "%store_ln237 = store i32 %add_ln237, i9 %IDCTBuff_addr_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:237]   --->   Operation 187 'store' 'store_ln237' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_14 : Operation 188 [1/1] (1.14ns)   --->   "%sub_ln239 = sub i32 %b3_2, i32 %a0_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:239]   --->   Operation 188 'sub' 'sub_ln239' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.23>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln238_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 4, i3 %trunc_ln230, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:238]   --->   Operation 189 'bitconcatenate' 'zext_ln238_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i8 %zext_ln238_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:238]   --->   Operation 190 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.93ns)   --->   "%aptr_11 = add i10 %zext_ln238, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:238]   --->   Operation 191 'add' 'aptr_11' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%lshr_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_11, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:239]   --->   Operation 192 'partselect' 'lshr_ln10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i8 %lshr_ln10" [benchmarks/chstone/jpeg/src/jpeg_decode.c:239]   --->   Operation 193 'zext' 'zext_ln239' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_7 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln239" [benchmarks/chstone/jpeg/src/jpeg_decode.c:239]   --->   Operation 194 'getelementptr' 'IDCTBuff_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (1.29ns)   --->   "%store_ln239 = store i32 %sub_ln239, i9 %IDCTBuff_addr_7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:239]   --->   Operation 195 'store' 'store_ln239' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 16 <SV = 15> <Delay = 2.23>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln240_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 5, i3 %trunc_ln230, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:240]   --->   Operation 196 'bitconcatenate' 'zext_ln240_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i8 %zext_ln240_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:240]   --->   Operation 197 'zext' 'zext_ln240' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.93ns)   --->   "%aptr_12 = add i10 %zext_ln240, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:240]   --->   Operation 198 'add' 'aptr_12' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%lshr_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_12, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:241]   --->   Operation 199 'partselect' 'lshr_ln11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i8 %lshr_ln11" [benchmarks/chstone/jpeg/src/jpeg_decode.c:241]   --->   Operation 200 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_8 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln241" [benchmarks/chstone/jpeg/src/jpeg_decode.c:241]   --->   Operation 201 'getelementptr' 'IDCTBuff_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (1.29ns)   --->   "%store_ln241 = store i32 %sub_ln241, i9 %IDCTBuff_addr_8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:241]   --->   Operation 202 'store' 'store_ln241' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln242 = sext i7 %zext_ln234_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:242]   --->   Operation 203 'sext' 'sext_ln242' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i8 %sext_ln242" [benchmarks/chstone/jpeg/src/jpeg_decode.c:242]   --->   Operation 204 'zext' 'zext_ln242' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.93ns)   --->   "%aptr_13 = add i10 %zext_ln242, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:242]   --->   Operation 205 'add' 'aptr_13' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%lshr_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_13, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:243]   --->   Operation 206 'partselect' 'lshr_ln12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln244 = sext i6 %zext_ln232_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:244]   --->   Operation 207 'sext' 'sext_ln244' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i8 %sext_ln244" [benchmarks/chstone/jpeg/src/jpeg_decode.c:244]   --->   Operation 208 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.93ns)   --->   "%aptr_14 = add i10 %zext_ln244, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:244]   --->   Operation 209 'add' 'aptr_14' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%lshr_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_14, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:245]   --->   Operation 210 'partselect' 'lshr_ln13' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i8 %lshr_ln12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:243]   --->   Operation 211 'zext' 'zext_ln243' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_9 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln243" [benchmarks/chstone/jpeg/src/jpeg_decode.c:243]   --->   Operation 212 'getelementptr' 'IDCTBuff_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (1.29ns)   --->   "%store_ln243 = store i32 %sub_ln243, i9 %IDCTBuff_addr_9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:243]   --->   Operation 213 'store' 'store_ln243' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%specpipeline_ln171 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 214 'specpipeline' 'specpipeline_ln171' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 215 'speclooptripcount' 'speclooptripcount_ln171' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 216 'specloopname' 'specloopname_ln178' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i8 %lshr_ln13" [benchmarks/chstone/jpeg/src/jpeg_decode.c:245]   --->   Operation 217 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_10 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln245" [benchmarks/chstone/jpeg/src/jpeg_decode.c:245]   --->   Operation 218 'getelementptr' 'IDCTBuff_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (1.29ns)   --->   "%store_ln245 = store i32 %sub_ln245, i9 %IDCTBuff_addr_10" [benchmarks/chstone/jpeg/src/jpeg_decode.c:245]   --->   Operation 219 'store' 'store_ln245' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.inc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:178]   --->   Operation 220 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ QuantBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IDCTBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100000000000000000]
y_read                  (read             ) [ 0111111111111111100]
store_ln171             (store            ) [ 0000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000]
i_12                    (load             ) [ 0011100000000000000]
icmp_ln178              (icmp             ) [ 0111111111100000000]
add_ln178               (add              ) [ 0000000000000000000]
br_ln178                (br               ) [ 0000000000000000000]
xor_ln181               (xor              ) [ 0010000000000000000]
zext_ln182              (zext             ) [ 0000000000000000000]
QuantBuff_addr_1        (getelementptr    ) [ 0010000000000000000]
sext_ln186              (sext             ) [ 0000000000000000000]
zext_ln186              (zext             ) [ 0000000000000000000]
QuantBuff_addr_3        (getelementptr    ) [ 0010000000000000000]
store_ln171             (store            ) [ 0000000000000000000]
zext_ln178_1            (zext             ) [ 0000000000000000000]
QuantBuff_load_1        (load             ) [ 0001000000000000000]
QuantBuff_load_3        (load             ) [ 0001000000000000000]
add_ln189               (add              ) [ 0000000000000000000]
zext_ln190              (zext             ) [ 0000000000000000000]
QuantBuff_addr_5        (getelementptr    ) [ 0001000000000000000]
sext_ln194              (sext             ) [ 0000000000000000000]
zext_ln194              (zext             ) [ 0000000000000000000]
QuantBuff_addr_7        (getelementptr    ) [ 0001000000000000000]
a0                      (shl              ) [ 0000111000000000000]
zext_ln184_cast         (bitconcatenate   ) [ 0000000000000000000]
zext_ln184              (zext             ) [ 0000000000000000000]
QuantBuff_addr_2        (getelementptr    ) [ 0000100000000000000]
a1                      (shl              ) [ 0000000000000000000]
QuantBuff_load_5        (load             ) [ 0000100000000000000]
sext_ln192              (sext             ) [ 0000000000000000000]
zext_ln192              (zext             ) [ 0000000000000000000]
QuantBuff_addr_6        (getelementptr    ) [ 0000100000000000000]
QuantBuff_load_7        (load             ) [ 0000100000000000000]
sext_ln200              (sext             ) [ 0000100000000000000]
sext_ln201_1            (sext             ) [ 0000111000000000000]
zext_ln178              (zext             ) [ 0000000000000000000]
QuantBuff_addr          (getelementptr    ) [ 0000010000000000000]
QuantBuff_load_2        (load             ) [ 0000011100000000000]
zext_ln188_cast         (bitconcatenate   ) [ 0000000000000000000]
zext_ln188              (zext             ) [ 0000000000000000000]
QuantBuff_addr_4        (getelementptr    ) [ 0000010000000000000]
a2                      (shl              ) [ 0000000000000000000]
QuantBuff_load_6        (load             ) [ 0000011100000000000]
a3                      (shl              ) [ 0000011000000000000]
mul_ln200               (mul              ) [ 0000011000000000000]
sext_ln200_3            (sext             ) [ 0000010000000000000]
sext_ln201              (sext             ) [ 0000011000000000000]
mul_ln201_1             (mul              ) [ 0000011000000000000]
trunc_ln230             (trunc            ) [ 0111111111111111100]
QuantBuff_load          (load             ) [ 0000001100000000000]
QuantBuff_load_4        (load             ) [ 0000001100000000000]
mul_ln200_1             (mul              ) [ 0000001000000000000]
mul_ln201               (mul              ) [ 0000001000000000000]
sext_ln203              (sext             ) [ 0000000100000000000]
sext_ln200_1            (sext             ) [ 0000000000000000000]
sext_ln200_2            (sext             ) [ 0000000100000000000]
add_ln200               (add              ) [ 0000000000000000000]
c0                      (partselect       ) [ 0100000111000000000]
add_ln201               (add              ) [ 0000000000000000000]
c1                      (partselect       ) [ 0100000111000000000]
mul_ln202               (mul              ) [ 0000000100000000000]
mul_ln202_1             (mul              ) [ 0000000100000000000]
b0                      (shl              ) [ 0000000000000000000]
b2                      (shl              ) [ 0000000000000000000]
b1                      (shl              ) [ 0000000000000000000]
b3                      (shl              ) [ 0000000000000000000]
add_ln202               (add              ) [ 0000000000000000000]
c2                      (partselect       ) [ 0100000011000000000]
mul_ln203               (mul              ) [ 0000000010000000000]
mul_ln203_1             (mul              ) [ 0000000010000000000]
add_ln207               (add              ) [ 0000000010000000000]
sub_ln208               (sub              ) [ 0100000011000000000]
sext_ln211              (sext             ) [ 0100000011000000000]
sext_ln210              (sext             ) [ 0110000011100000000]
sext_ln203_1            (sext             ) [ 0000000000000000000]
add_ln203               (add              ) [ 0000000000000000000]
c3                      (partselect       ) [ 0100000001000000000]
sext_ln207              (sext             ) [ 0100000001000000000]
mul_ln211               (mul              ) [ 0100000001000000000]
mul_ln211_1             (mul              ) [ 0100000001000000000]
mul_ln207               (mul              ) [ 0000000000000000000]
a0_1                    (partselect       ) [ 0011000000110000000]
sext_ln208              (sext             ) [ 0010000000100000000]
mul_ln210               (mul              ) [ 0011000000110000000]
add_ln211               (add              ) [ 0000000000000000000]
a3_1                    (partselect       ) [ 0011000000110000000]
a0_5                    (add              ) [ 0011111000111110000]
a1_3                    (sub              ) [ 0000000000000000000]
a2_3                    (sub              ) [ 0000000000000000000]
a3_5                    (add              ) [ 0011000000110000000]
sub_ln226               (sub              ) [ 0010000000100000000]
add_ln227               (add              ) [ 0010000000100000000]
mul_ln208               (mul              ) [ 0000000000000000000]
a1_1                    (partselect       ) [ 0001100000011000000]
mul_ln210_1             (mul              ) [ 0001000000010000000]
sext_ln226              (sext             ) [ 0001000000010000000]
sext_ln227              (sext             ) [ 0001000000010000000]
add_ln210               (add              ) [ 0000000000000000000]
a2_1                    (partselect       ) [ 0000100000001000000]
b0_2                    (add              ) [ 0000000000000000000]
b3_2                    (sub              ) [ 0000111000001110000]
mul_ln226               (mul              ) [ 0000000000000000000]
c1_1                    (partselect       ) [ 0000110000001100000]
mul_ln227               (mul              ) [ 0000000000000000000]
c2_1                    (partselect       ) [ 0000100000001000000]
shl_ln                  (bitconcatenate   ) [ 0000000000000000000]
zext_ln230              (zext             ) [ 0000000000000000000]
aptr                    (add              ) [ 0000000000000000000]
add_ln231               (add              ) [ 0000000000000000000]
lshr_ln                 (partselect       ) [ 0000000000000000000]
zext_ln231              (zext             ) [ 0000000000000000000]
IDCTBuff_addr           (getelementptr    ) [ 0000000000000000000]
store_ln231             (store            ) [ 0000000000000000000]
sub_ln245               (sub              ) [ 0110111110001111111]
b1_2                    (add              ) [ 0000000000000000000]
b2_2                    (sub              ) [ 0000010000000100000]
zext_ln232_cast         (bitconcatenate   ) [ 0000011110000111100]
zext_ln232              (zext             ) [ 0000000000000000000]
aptr_8                  (add              ) [ 0000000000000000000]
add_ln233               (add              ) [ 0000000000000000000]
lshr_ln7                (partselect       ) [ 0000000000000000000]
zext_ln233              (zext             ) [ 0000000000000000000]
IDCTBuff_addr_4         (getelementptr    ) [ 0000000000000000000]
store_ln233             (store            ) [ 0000000000000000000]
sub_ln243               (sub              ) [ 0100011110000111110]
zext_ln234_cast         (bitconcatenate   ) [ 0000001110000011100]
zext_ln234              (zext             ) [ 0000000000000000000]
aptr_9                  (add              ) [ 0000000000000000000]
add_ln235               (add              ) [ 0000000000000000000]
lshr_ln8                (partselect       ) [ 0000000000000000000]
zext_ln235              (zext             ) [ 0000000000000000000]
IDCTBuff_addr_5         (getelementptr    ) [ 0000000000000000000]
store_ln235             (store            ) [ 0000000000000000000]
sub_ln241               (sub              ) [ 0000001110000011100]
sext_ln236              (sext             ) [ 0000000000000000000]
zext_ln236              (zext             ) [ 0000000000000000000]
aptr_10                 (add              ) [ 0000000000000000000]
add_ln237               (add              ) [ 0000000000000000000]
lshr_ln9                (partselect       ) [ 0000000000000000000]
zext_ln237              (zext             ) [ 0000000000000000000]
IDCTBuff_addr_6         (getelementptr    ) [ 0000000000000000000]
store_ln237             (store            ) [ 0000000000000000000]
sub_ln239               (sub              ) [ 0000000100000001000]
zext_ln238_cast         (bitconcatenate   ) [ 0000000000000000000]
zext_ln238              (zext             ) [ 0000000000000000000]
aptr_11                 (add              ) [ 0000000000000000000]
lshr_ln10               (partselect       ) [ 0000000000000000000]
zext_ln239              (zext             ) [ 0000000000000000000]
IDCTBuff_addr_7         (getelementptr    ) [ 0000000000000000000]
store_ln239             (store            ) [ 0000000000000000000]
zext_ln240_cast         (bitconcatenate   ) [ 0000000000000000000]
zext_ln240              (zext             ) [ 0000000000000000000]
aptr_12                 (add              ) [ 0000000000000000000]
lshr_ln11               (partselect       ) [ 0000000000000000000]
zext_ln241              (zext             ) [ 0000000000000000000]
IDCTBuff_addr_8         (getelementptr    ) [ 0000000000000000000]
store_ln241             (store            ) [ 0000000000000000000]
sext_ln242              (sext             ) [ 0000000000000000000]
zext_ln242              (zext             ) [ 0000000000000000000]
aptr_13                 (add              ) [ 0000000000000000000]
lshr_ln12               (partselect       ) [ 0100000000000000010]
sext_ln244              (sext             ) [ 0000000000000000000]
zext_ln244              (zext             ) [ 0000000000000000000]
aptr_14                 (add              ) [ 0000000000000000000]
lshr_ln13               (partselect       ) [ 0110000000000000011]
zext_ln243              (zext             ) [ 0000000000000000000]
IDCTBuff_addr_9         (getelementptr    ) [ 0000000000000000000]
store_ln243             (store            ) [ 0000000000000000000]
specpipeline_ln171      (specpipeline     ) [ 0000000000000000000]
speclooptripcount_ln171 (speclooptripcount) [ 0000000000000000000]
specloopname_ln178      (specloopname     ) [ 0000000000000000000]
zext_ln245              (zext             ) [ 0000000000000000000]
IDCTBuff_addr_10        (getelementptr    ) [ 0000000000000000000]
store_ln245             (store            ) [ 0000000000000000000]
br_ln178                (br               ) [ 0000000000000000000]
ret_ln0                 (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="QuantBuff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QuantBuff"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IDCTBuff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDCTBuff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="y_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="10" slack="0"/>
<pin id="95" dir="1" index="2" bw="10" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="QuantBuff_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="QuantBuff_addr_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
<pin id="113" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="QuantBuff_load_1/1 QuantBuff_load_3/1 QuantBuff_load_5/2 QuantBuff_load_7/2 QuantBuff_load_2/3 QuantBuff_load_6/3 QuantBuff_load/4 QuantBuff_load_4/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="QuantBuff_addr_3_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="QuantBuff_addr_3/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="QuantBuff_addr_5_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="QuantBuff_addr_5/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="QuantBuff_addr_7_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="QuantBuff_addr_7/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="QuantBuff_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="QuantBuff_addr_2/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="QuantBuff_addr_6_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="6" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="QuantBuff_addr_6/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="QuantBuff_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="QuantBuff_addr/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="QuantBuff_addr_4_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="QuantBuff_addr_4/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="IDCTBuff_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr/11 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/11 store_ln233/12 store_ln235/13 store_ln237/14 store_ln239/15 store_ln241/16 store_ln243/17 store_ln245/18 "/>
</bind>
</comp>

<comp id="184" class="1004" name="IDCTBuff_addr_4_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr_4/12 "/>
</bind>
</comp>

<comp id="192" class="1004" name="IDCTBuff_addr_5_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr_5/13 "/>
</bind>
</comp>

<comp id="200" class="1004" name="IDCTBuff_addr_6_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr_6/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="IDCTBuff_addr_7_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr_7/15 "/>
</bind>
</comp>

<comp id="216" class="1004" name="IDCTBuff_addr_8_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr_8/16 "/>
</bind>
</comp>

<comp id="224" class="1004" name="IDCTBuff_addr_9_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr_9/17 "/>
</bind>
</comp>

<comp id="232" class="1004" name="IDCTBuff_addr_10_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr_10/18 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln200/3 mul_ln203_1/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln201/4 mul_ln202/5 mul_ln203/6 mul_ln211/7 mul_ln207/8 mul_ln208/9 mul_ln226/10 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="10" slack="0"/>
<pin id="253" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln202_1/5 mul_ln211_1/7 mul_ln210/8 mul_ln227/10 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln201_1/3 mul_ln200_1/4 mul_ln210_1/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="41" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="0" index="3" bw="7" slack="0"/>
<pin id="272" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a0_1/9 a1_1/10 c1_1/11 "/>
</bind>
</comp>

<comp id="277" class="1005" name="reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="QuantBuff_load_1 QuantBuff_load_5 QuantBuff_load_2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="QuantBuff_load_3 QuantBuff_load_7 QuantBuff_load_6 "/>
</bind>
</comp>

<comp id="285" class="1005" name="reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="40" slack="1"/>
<pin id="287" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln200 mul_ln203_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="41" slack="1"/>
<pin id="291" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln201_1 mul_ln210_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="41" slack="1"/>
<pin id="295" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln201 mul_ln202 mul_ln203 mul_ln211 "/>
</bind>
</comp>

<comp id="297" class="1005" name="reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="41" slack="1"/>
<pin id="299" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln202_1 mul_ln211_1 mul_ln210 "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2"/>
<pin id="303" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a0_1 c1_1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="41" slack="1"/>
<pin id="307" dir="0" index="1" bw="41" slack="1"/>
<pin id="308" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/7 add_ln211/9 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="41" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="0" index="3" bw="7" slack="0"/>
<pin id="316" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c2/7 a3_1/9 "/>
</bind>
</comp>

<comp id="321" class="1005" name="reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2"/>
<pin id="323" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c2 a3_1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln171_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_12_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln178_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln178_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="xor_ln181_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln181/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln182_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln186_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln186_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln171_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="4" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln178_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln189_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln190_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln194_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="1"/>
<pin id="386" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln194/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln194_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="a0_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="0" index="1" bw="3" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="a0/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln184_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="2"/>
<pin id="402" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln184_cast/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln184_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="a1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="3" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="a1/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln192_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln192/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln192_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln200_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln200/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln201_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln201_1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln178_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="3"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln188_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="2" slack="0"/>
<pin id="442" dir="0" index="2" bw="4" slack="3"/>
<pin id="443" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln188_cast/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln188_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="a2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="0" index="1" bw="3" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="a2/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="a3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="0" index="1" bw="3" slack="0"/>
<pin id="460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="a3/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sext_ln200_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln200_3/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln201_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln201/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln230_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="3"/>
<pin id="475" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln230/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sext_ln203_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="3"/>
<pin id="478" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln200_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="40" slack="2"/>
<pin id="482" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln200_1/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln200_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="2"/>
<pin id="486" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln200_2/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln200_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="41" slack="1"/>
<pin id="490" dir="0" index="1" bw="40" slack="0"/>
<pin id="491" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="c0_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="41" slack="0"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="0" index="3" bw="7" slack="0"/>
<pin id="498" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c0/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln201_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="41" slack="1"/>
<pin id="505" dir="0" index="1" bw="41" slack="2"/>
<pin id="506" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln201/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="c1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="41" slack="0"/>
<pin id="512" dir="0" index="2" bw="5" slack="0"/>
<pin id="513" dir="0" index="3" bw="7" slack="0"/>
<pin id="514" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c1/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="b0_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="2"/>
<pin id="521" dir="0" index="1" bw="3" slack="0"/>
<pin id="522" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="b0/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="b2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="3"/>
<pin id="526" dir="0" index="1" bw="3" slack="0"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="b2/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="b1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="2"/>
<pin id="532" dir="0" index="1" bw="3" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="b1/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="b3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="3"/>
<pin id="537" dir="0" index="1" bw="3" slack="0"/>
<pin id="538" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="b3/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln207_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sub_ln208_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln208/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln211_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln211/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln210_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sext_ln203_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="40" slack="1"/>
<pin id="565" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_1/8 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln203_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="40" slack="0"/>
<pin id="569" dir="0" index="1" bw="41" slack="1"/>
<pin id="570" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="c3_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="41" slack="0"/>
<pin id="576" dir="0" index="2" bw="5" slack="0"/>
<pin id="577" dir="0" index="3" bw="7" slack="0"/>
<pin id="578" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c3/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln207_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln207/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln208_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="2"/>
<pin id="589" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln208/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="a0_5_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="3"/>
<pin id="593" dir="0" index="1" bw="32" slack="3"/>
<pin id="594" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a0_5/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="a1_3_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="3"/>
<pin id="597" dir="0" index="1" bw="32" slack="3"/>
<pin id="598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a1_3/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="a2_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="0" index="1" bw="32" slack="2"/>
<pin id="602" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a2_3/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="a3_5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="2"/>
<pin id="607" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a3_5/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sub_ln226_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln226/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln227_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln226_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln226/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln227_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln227/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln210_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="41" slack="1"/>
<pin id="631" dir="0" index="1" bw="41" slack="2"/>
<pin id="632" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/11 "/>
</bind>
</comp>

<comp id="635" class="1004" name="a2_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="41" slack="0"/>
<pin id="638" dir="0" index="2" bw="5" slack="0"/>
<pin id="639" dir="0" index="3" bw="7" slack="0"/>
<pin id="640" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a2_1/11 "/>
</bind>
</comp>

<comp id="645" class="1004" name="b0_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="2"/>
<pin id="647" dir="0" index="1" bw="32" slack="2"/>
<pin id="648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b0_2/11 "/>
</bind>
</comp>

<comp id="651" class="1004" name="b3_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="2"/>
<pin id="653" dir="0" index="1" bw="32" slack="2"/>
<pin id="654" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="b3_2/11 "/>
</bind>
</comp>

<comp id="657" class="1004" name="c2_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="41" slack="0"/>
<pin id="660" dir="0" index="2" bw="5" slack="0"/>
<pin id="661" dir="0" index="3" bw="7" slack="0"/>
<pin id="662" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c2_1/11 "/>
</bind>
</comp>

<comp id="667" class="1004" name="shl_ln_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="0" index="1" bw="3" slack="7"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/11 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln230_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="5" slack="0"/>
<pin id="676" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/11 "/>
</bind>
</comp>

<comp id="678" class="1004" name="aptr_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="5" slack="0"/>
<pin id="680" dir="0" index="1" bw="10" slack="10"/>
<pin id="681" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aptr/11 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln231_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="2"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln231/11 "/>
</bind>
</comp>

<comp id="689" class="1004" name="lshr_ln_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="10" slack="0"/>
<pin id="692" dir="0" index="2" bw="3" slack="0"/>
<pin id="693" dir="0" index="3" bw="5" slack="0"/>
<pin id="694" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln231_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231/11 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sub_ln245_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="2"/>
<pin id="707" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln245/11 "/>
</bind>
</comp>

<comp id="709" class="1004" name="b1_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="0" index="1" bw="32" slack="2"/>
<pin id="712" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b1_2/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="b2_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="2"/>
<pin id="715" dir="0" index="1" bw="32" slack="1"/>
<pin id="716" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="b2_2/12 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln232_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="0" index="2" bw="3" slack="8"/>
<pin id="721" dir="0" index="3" bw="1" slack="0"/>
<pin id="722" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln232_cast/12 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln232_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="6" slack="0"/>
<pin id="728" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/12 "/>
</bind>
</comp>

<comp id="730" class="1004" name="aptr_8_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="0"/>
<pin id="732" dir="0" index="1" bw="10" slack="11"/>
<pin id="733" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aptr_8/12 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln233_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln233/12 "/>
</bind>
</comp>

<comp id="741" class="1004" name="lshr_ln7_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="10" slack="0"/>
<pin id="744" dir="0" index="2" bw="3" slack="0"/>
<pin id="745" dir="0" index="3" bw="5" slack="0"/>
<pin id="746" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/12 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln233_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sub_ln243_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="1"/>
<pin id="759" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln243/12 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln234_cast_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="7" slack="0"/>
<pin id="763" dir="0" index="1" bw="2" slack="0"/>
<pin id="764" dir="0" index="2" bw="3" slack="9"/>
<pin id="765" dir="0" index="3" bw="1" slack="0"/>
<pin id="766" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln234_cast/13 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln234_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="7" slack="0"/>
<pin id="772" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln234/13 "/>
</bind>
</comp>

<comp id="774" class="1004" name="aptr_9_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="7" slack="0"/>
<pin id="776" dir="0" index="1" bw="10" slack="12"/>
<pin id="777" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aptr_9/13 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln235_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="2"/>
<pin id="781" dir="0" index="1" bw="32" slack="1"/>
<pin id="782" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln235/13 "/>
</bind>
</comp>

<comp id="785" class="1004" name="lshr_ln8_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="0"/>
<pin id="787" dir="0" index="1" bw="10" slack="0"/>
<pin id="788" dir="0" index="2" bw="3" slack="0"/>
<pin id="789" dir="0" index="3" bw="5" slack="0"/>
<pin id="790" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln8/13 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln235_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/13 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sub_ln241_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="0" index="1" bw="32" slack="2"/>
<pin id="803" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln241/13 "/>
</bind>
</comp>

<comp id="805" class="1004" name="sext_ln236_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="6" slack="2"/>
<pin id="807" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln236/14 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln236_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="6" slack="0"/>
<pin id="810" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln236/14 "/>
</bind>
</comp>

<comp id="812" class="1004" name="aptr_10_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="7" slack="0"/>
<pin id="814" dir="0" index="1" bw="10" slack="13"/>
<pin id="815" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aptr_10/14 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln237_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="5"/>
<pin id="819" dir="0" index="1" bw="32" slack="3"/>
<pin id="820" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln237/14 "/>
</bind>
</comp>

<comp id="822" class="1004" name="lshr_ln9_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="0" index="1" bw="10" slack="0"/>
<pin id="825" dir="0" index="2" bw="3" slack="0"/>
<pin id="826" dir="0" index="3" bw="5" slack="0"/>
<pin id="827" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9/14 "/>
</bind>
</comp>

<comp id="832" class="1004" name="zext_ln237_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="0"/>
<pin id="834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237/14 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sub_ln239_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="3"/>
<pin id="839" dir="0" index="1" bw="32" slack="5"/>
<pin id="840" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln239/14 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln238_cast_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="0"/>
<pin id="843" dir="0" index="1" bw="3" slack="0"/>
<pin id="844" dir="0" index="2" bw="3" slack="11"/>
<pin id="845" dir="0" index="3" bw="1" slack="0"/>
<pin id="846" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln238_cast/15 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln238_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="0"/>
<pin id="852" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238/15 "/>
</bind>
</comp>

<comp id="854" class="1004" name="aptr_11_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="10" slack="14"/>
<pin id="857" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aptr_11/15 "/>
</bind>
</comp>

<comp id="859" class="1004" name="lshr_ln10_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="10" slack="0"/>
<pin id="862" dir="0" index="2" bw="3" slack="0"/>
<pin id="863" dir="0" index="3" bw="5" slack="0"/>
<pin id="864" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln10/15 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln239_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln239/15 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln240_cast_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="0" index="1" bw="3" slack="0"/>
<pin id="877" dir="0" index="2" bw="3" slack="12"/>
<pin id="878" dir="0" index="3" bw="1" slack="0"/>
<pin id="879" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln240_cast/16 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln240_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln240/16 "/>
</bind>
</comp>

<comp id="887" class="1004" name="aptr_12_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="0"/>
<pin id="889" dir="0" index="1" bw="10" slack="15"/>
<pin id="890" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aptr_12/16 "/>
</bind>
</comp>

<comp id="892" class="1004" name="lshr_ln11_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="0"/>
<pin id="894" dir="0" index="1" bw="10" slack="0"/>
<pin id="895" dir="0" index="2" bw="3" slack="0"/>
<pin id="896" dir="0" index="3" bw="5" slack="0"/>
<pin id="897" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln11/16 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln241_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/16 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln242_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="7" slack="3"/>
<pin id="909" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln242/16 "/>
</bind>
</comp>

<comp id="910" class="1004" name="zext_ln242_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="7" slack="0"/>
<pin id="912" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242/16 "/>
</bind>
</comp>

<comp id="914" class="1004" name="aptr_13_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="0"/>
<pin id="916" dir="0" index="1" bw="10" slack="15"/>
<pin id="917" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aptr_13/16 "/>
</bind>
</comp>

<comp id="919" class="1004" name="lshr_ln12_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="0" index="1" bw="10" slack="0"/>
<pin id="922" dir="0" index="2" bw="3" slack="0"/>
<pin id="923" dir="0" index="3" bw="5" slack="0"/>
<pin id="924" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln12/16 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln244_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="6" slack="4"/>
<pin id="931" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln244/16 "/>
</bind>
</comp>

<comp id="932" class="1004" name="zext_ln244_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="6" slack="0"/>
<pin id="934" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/16 "/>
</bind>
</comp>

<comp id="936" class="1004" name="aptr_14_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="0"/>
<pin id="938" dir="0" index="1" bw="10" slack="15"/>
<pin id="939" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aptr_14/16 "/>
</bind>
</comp>

<comp id="941" class="1004" name="lshr_ln13_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="0" index="1" bw="10" slack="0"/>
<pin id="944" dir="0" index="2" bw="3" slack="0"/>
<pin id="945" dir="0" index="3" bw="5" slack="0"/>
<pin id="946" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln13/16 "/>
</bind>
</comp>

<comp id="951" class="1004" name="zext_ln243_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="1"/>
<pin id="953" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243/17 "/>
</bind>
</comp>

<comp id="955" class="1004" name="zext_ln245_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="2"/>
<pin id="957" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/18 "/>
</bind>
</comp>

<comp id="959" class="1005" name="i_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="4" slack="0"/>
<pin id="961" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="966" class="1005" name="y_read_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="10" slack="10"/>
<pin id="968" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="978" class="1005" name="i_12_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="1"/>
<pin id="980" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="987" class="1005" name="icmp_ln178_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln178 "/>
</bind>
</comp>

<comp id="991" class="1005" name="xor_ln181_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="4" slack="1"/>
<pin id="993" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln181 "/>
</bind>
</comp>

<comp id="996" class="1005" name="QuantBuff_addr_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="6" slack="1"/>
<pin id="998" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="QuantBuff_addr_1 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="QuantBuff_addr_3_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="6" slack="1"/>
<pin id="1003" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="QuantBuff_addr_3 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="QuantBuff_addr_5_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="6" slack="1"/>
<pin id="1008" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="QuantBuff_addr_5 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="QuantBuff_addr_7_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="6" slack="1"/>
<pin id="1013" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="QuantBuff_addr_7 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="a0_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="3"/>
<pin id="1018" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a0 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="QuantBuff_addr_2_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="6" slack="1"/>
<pin id="1023" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="QuantBuff_addr_2 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="QuantBuff_addr_6_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="6" slack="1"/>
<pin id="1028" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="QuantBuff_addr_6 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="sext_ln200_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="40" slack="1"/>
<pin id="1033" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln200 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="sext_ln201_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="41" slack="1"/>
<pin id="1038" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln201_1 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="QuantBuff_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="6" slack="1"/>
<pin id="1044" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="QuantBuff_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="QuantBuff_addr_4_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="6" slack="1"/>
<pin id="1049" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="QuantBuff_addr_4 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="a3_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="2"/>
<pin id="1054" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a3 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="sext_ln200_3_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="41" slack="1"/>
<pin id="1059" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln200_3 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="sext_ln201_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="41" slack="1"/>
<pin id="1064" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln201 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="trunc_ln230_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="3" slack="7"/>
<pin id="1070" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln230 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="QuantBuff_load_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="2"/>
<pin id="1079" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="QuantBuff_load "/>
</bind>
</comp>

<comp id="1082" class="1005" name="QuantBuff_load_4_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="2"/>
<pin id="1084" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="QuantBuff_load_4 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="mul_ln200_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="41" slack="1"/>
<pin id="1089" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln200_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="sext_ln203_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="41" slack="1"/>
<pin id="1094" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln203 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="sext_ln200_2_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="40" slack="1"/>
<pin id="1099" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln200_2 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="c0_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="3"/>
<pin id="1104" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="c0 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="c1_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="3"/>
<pin id="1110" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="c1 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="add_ln207_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln207 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="sub_ln208_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="2"/>
<pin id="1121" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln208 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="sext_ln211_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="41" slack="1"/>
<pin id="1126" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln211 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="sext_ln210_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="41" slack="1"/>
<pin id="1132" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln210 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="c3_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="1"/>
<pin id="1138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="sext_ln207_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="41" slack="1"/>
<pin id="1144" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln207 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="sext_ln208_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="41" slack="1"/>
<pin id="1149" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln208 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="a0_5_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="5"/>
<pin id="1154" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="a0_5 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="a3_5_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="2"/>
<pin id="1160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a3_5 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="sub_ln226_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="1"/>
<pin id="1166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln226 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="add_ln227_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln227 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="a1_1_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="2"/>
<pin id="1176" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a1_1 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="sext_ln226_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="41" slack="1"/>
<pin id="1182" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln226 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="sext_ln227_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="41" slack="1"/>
<pin id="1187" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln227 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="a2_1_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="1"/>
<pin id="1192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a2_1 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="b3_2_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="3"/>
<pin id="1198" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b3_2 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="c2_1_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="1"/>
<pin id="1204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c2_1 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="sub_ln245_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="7"/>
<pin id="1210" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln245 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="b2_2_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="1"/>
<pin id="1215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_2 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="zext_ln232_cast_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="6" slack="2"/>
<pin id="1221" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln232_cast "/>
</bind>
</comp>

<comp id="1225" class="1005" name="sub_ln243_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="5"/>
<pin id="1227" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln243 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="zext_ln234_cast_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="7" slack="3"/>
<pin id="1232" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln234_cast "/>
</bind>
</comp>

<comp id="1235" class="1005" name="sub_ln241_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="3"/>
<pin id="1237" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln241 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="sub_ln239_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln239 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="lshr_ln12_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="8" slack="1"/>
<pin id="1247" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln12 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="lshr_ln13_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="8" slack="2"/>
<pin id="1252" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="245" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="280"><net_src comp="105" pin="7"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="105" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="240" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="260" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="245" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="250" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="267" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="297" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="293" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="44" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="324"><net_src comp="311" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="10" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="330" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="14" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="330" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="12" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="359"><net_src comp="345" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="369"><net_src comp="339" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="18" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="396"><net_src comp="277" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="20" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="22" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="24" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="414"><net_src comp="281" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="20" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="398" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="428"><net_src comp="392" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="433"><net_src comp="410" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="444"><net_src comp="30" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="32" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="455"><net_src comp="277" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="20" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="281" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="20" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="471"><net_src comp="451" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="479"><net_src comp="476" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="483"><net_src comp="285" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="484" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="492"><net_src comp="480" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="40" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="42" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="44" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="507"><net_src comp="293" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="289" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="515"><net_src comp="40" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="42" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="44" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="523"><net_src comp="20" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="277" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="20" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="20" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="281" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="20" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="530" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="519" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="519" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="530" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="524" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="561"><net_src comp="535" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="566"><net_src comp="285" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="563" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="293" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="579"><net_src comp="40" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="42" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="44" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="586"><net_src comp="583" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="590"><net_src comp="587" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="603"><net_src comp="321" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="321" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="599" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="595" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="599" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="595" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="621" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="628"><net_src comp="625" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="633"><net_src comp="289" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="297" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="40" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="629" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="42" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="644"><net_src comp="44" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="649"><net_src comp="321" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="301" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="301" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="321" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="663"><net_src comp="40" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="250" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="42" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="44" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="672"><net_src comp="56" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="58" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="677"><net_src comp="667" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="645" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="688"><net_src comp="683" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="695"><net_src comp="60" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="678" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="20" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="42" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="689" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="708"><net_src comp="645" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="723"><net_src comp="62" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="24" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="58" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="729"><net_src comp="717" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="709" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="740"><net_src comp="735" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="747"><net_src comp="60" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="730" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="20" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="42" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="754"><net_src comp="741" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="760"><net_src comp="709" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="767"><net_src comp="64" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="32" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="58" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="773"><net_src comp="761" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="301" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="779" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="791"><net_src comp="60" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="774" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="793"><net_src comp="20" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="794"><net_src comp="42" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="798"><net_src comp="785" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="804"><net_src comp="301" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="817" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="828"><net_src comp="60" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="812" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="830"><net_src comp="20" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="831"><net_src comp="42" pin="0"/><net_sink comp="822" pin=3"/></net>

<net id="835"><net_src comp="822" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="847"><net_src comp="66" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="68" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="849"><net_src comp="58" pin="0"/><net_sink comp="841" pin=3"/></net>

<net id="853"><net_src comp="841" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="850" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="865"><net_src comp="60" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="854" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="867"><net_src comp="20" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="868"><net_src comp="42" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="872"><net_src comp="859" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="880"><net_src comp="66" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="70" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="58" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="886"><net_src comp="874" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="898"><net_src comp="60" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="887" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="900"><net_src comp="20" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="901"><net_src comp="42" pin="0"/><net_sink comp="892" pin=3"/></net>

<net id="905"><net_src comp="892" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="913"><net_src comp="907" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="910" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="925"><net_src comp="60" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="914" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="927"><net_src comp="20" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="928"><net_src comp="42" pin="0"/><net_sink comp="919" pin=3"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="932" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="947"><net_src comp="60" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="936" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="949"><net_src comp="20" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="950"><net_src comp="42" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="954"><net_src comp="951" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="958"><net_src comp="955" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="962"><net_src comp="88" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="965"><net_src comp="959" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="969"><net_src comp="92" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="972"><net_src comp="966" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="973"><net_src comp="966" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="974"><net_src comp="966" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="975"><net_src comp="966" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="976"><net_src comp="966" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="977"><net_src comp="966" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="981"><net_src comp="330" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="984"><net_src comp="978" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="985"><net_src comp="978" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="986"><net_src comp="978" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="990"><net_src comp="333" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="345" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="999"><net_src comp="98" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1004"><net_src comp="115" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1009"><net_src comp="123" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1014"><net_src comp="131" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1019"><net_src comp="392" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1024"><net_src comp="139" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1029"><net_src comp="147" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1034"><net_src comp="425" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1039"><net_src comp="430" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1045"><net_src comp="155" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1050"><net_src comp="163" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1055"><net_src comp="457" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1060"><net_src comp="463" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1065"><net_src comp="468" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1071"><net_src comp="473" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="1074"><net_src comp="1068" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="1075"><net_src comp="1068" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="1076"><net_src comp="1068" pin="1"/><net_sink comp="874" pin=2"/></net>

<net id="1080"><net_src comp="105" pin="7"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1085"><net_src comp="105" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1090"><net_src comp="260" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1095"><net_src comp="476" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1100"><net_src comp="484" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1105"><net_src comp="493" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1111"><net_src comp="509" pin="4"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1117"><net_src comp="541" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1122"><net_src comp="547" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1127"><net_src comp="553" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1133"><net_src comp="558" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1139"><net_src comp="573" pin="4"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1145"><net_src comp="583" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1150"><net_src comp="587" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1155"><net_src comp="591" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1161"><net_src comp="604" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1167"><net_src comp="609" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1172"><net_src comp="615" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1177"><net_src comp="267" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1183"><net_src comp="621" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1188"><net_src comp="625" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1193"><net_src comp="635" pin="4"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1199"><net_src comp="651" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1205"><net_src comp="657" pin="4"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1211"><net_src comp="704" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="1216"><net_src comp="713" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1222"><net_src comp="717" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1224"><net_src comp="1219" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1228"><net_src comp="756" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="1233"><net_src comp="761" pin="4"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1238"><net_src comp="800" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="1243"><net_src comp="837" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="1248"><net_src comp="919" pin="4"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1253"><net_src comp="941" pin="4"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="955" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: QuantBuff | {}
	Port: IDCTBuff | {11 12 13 14 15 16 17 18 }
 - Input state : 
	Port: ChenIDct.1_Pipeline_VITIS_LOOP_178_1 : QuantBuff | {1 2 3 4 5 }
	Port: ChenIDct.1_Pipeline_VITIS_LOOP_178_1 : y | {1 }
	Port: ChenIDct.1_Pipeline_VITIS_LOOP_178_1 : IDCTBuff | {}
  - Chain level:
	State 1
		store_ln171 : 1
		i_12 : 1
		icmp_ln178 : 2
		add_ln178 : 2
		br_ln178 : 3
		xor_ln181 : 2
		zext_ln182 : 2
		QuantBuff_addr_1 : 3
		QuantBuff_load_1 : 4
		sext_ln186 : 2
		zext_ln186 : 3
		QuantBuff_addr_3 : 4
		QuantBuff_load_3 : 5
		store_ln171 : 3
	State 2
		add_ln189 : 1
		zext_ln190 : 2
		QuantBuff_addr_5 : 3
		QuantBuff_load_5 : 4
		zext_ln194 : 1
		QuantBuff_addr_7 : 2
		QuantBuff_load_7 : 3
	State 3
		zext_ln184 : 1
		QuantBuff_addr_2 : 2
		QuantBuff_load_2 : 3
		sext_ln192 : 1
		zext_ln192 : 2
		QuantBuff_addr_6 : 3
		QuantBuff_load_6 : 4
		mul_ln200 : 1
		mul_ln201_1 : 1
	State 4
		QuantBuff_addr : 1
		QuantBuff_load : 2
		zext_ln188 : 1
		QuantBuff_addr_4 : 2
		QuantBuff_load_4 : 3
		mul_ln200_1 : 1
		mul_ln201 : 1
	State 5
	State 6
		add_ln200 : 1
		c0 : 2
		c1 : 1
		mul_ln203 : 1
		mul_ln203_1 : 1
	State 7
		c2 : 1
		mul_ln211 : 1
		mul_ln211_1 : 1
	State 8
		add_ln203 : 1
		c3 : 2
		mul_ln207 : 1
	State 9
		a0_1 : 1
		mul_ln208 : 1
		a3_1 : 1
		sub_ln226 : 1
		add_ln227 : 1
	State 10
		a1_1 : 1
		mul_ln226 : 1
		mul_ln227 : 1
	State 11
		a2_1 : 1
		c1_1 : 1
		c2_1 : 1
		zext_ln230 : 1
		aptr : 2
		add_ln231 : 1
		lshr_ln : 3
		zext_ln231 : 4
		IDCTBuff_addr : 5
		store_ln231 : 6
		sub_ln245 : 1
	State 12
		zext_ln232 : 1
		aptr_8 : 2
		add_ln233 : 1
		lshr_ln7 : 3
		zext_ln233 : 4
		IDCTBuff_addr_4 : 5
		store_ln233 : 6
		sub_ln243 : 1
	State 13
		zext_ln234 : 1
		aptr_9 : 2
		lshr_ln8 : 3
		zext_ln235 : 4
		IDCTBuff_addr_5 : 5
		store_ln235 : 6
	State 14
		zext_ln236 : 1
		aptr_10 : 2
		lshr_ln9 : 3
		zext_ln237 : 4
		IDCTBuff_addr_6 : 5
		store_ln237 : 6
	State 15
		zext_ln238 : 1
		aptr_11 : 2
		lshr_ln10 : 3
		zext_ln239 : 4
		IDCTBuff_addr_7 : 5
		store_ln239 : 6
	State 16
		zext_ln240 : 1
		aptr_12 : 2
		lshr_ln11 : 3
		zext_ln241 : 4
		IDCTBuff_addr_8 : 5
		store_ln241 : 6
		zext_ln242 : 1
		aptr_13 : 2
		lshr_ln12 : 3
		zext_ln244 : 1
		aptr_14 : 2
		lshr_ln13 : 3
	State 17
		IDCTBuff_addr_9 : 1
		store_ln243 : 2
	State 18
		IDCTBuff_addr_10 : 1
		store_ln245 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_240       |    2    |   165   |    49   |
|    mul   |       grp_fu_245       |    2    |   165   |    49   |
|          |       grp_fu_250       |    2    |   165   |    49   |
|          |       grp_fu_260       |    2    |   165   |    49   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_305       |    0    |    0    |    48   |
|          |    add_ln178_fu_339    |    0    |    0    |    12   |
|          |    add_ln189_fu_373    |    0    |    0    |    13   |
|          |    add_ln200_fu_488    |    0    |    0    |    48   |
|          |    add_ln201_fu_503    |    0    |    0    |    48   |
|          |    add_ln207_fu_541    |    0    |    0    |    39   |
|          |    add_ln203_fu_567    |    0    |    0    |    48   |
|          |       a0_5_fu_591      |    0    |    0    |    39   |
|          |       a3_5_fu_604      |    0    |    0    |    39   |
|          |    add_ln227_fu_615    |    0    |    0    |    39   |
|          |    add_ln210_fu_629    |    0    |    0    |    48   |
|          |       b0_2_fu_645      |    0    |    0    |    39   |
|    add   |       aptr_fu_678      |    0    |    0    |    17   |
|          |    add_ln231_fu_683    |    0    |    0    |    39   |
|          |       b1_2_fu_709      |    0    |    0    |    39   |
|          |      aptr_8_fu_730     |    0    |    0    |    17   |
|          |    add_ln233_fu_735    |    0    |    0    |    39   |
|          |      aptr_9_fu_774     |    0    |    0    |    17   |
|          |    add_ln235_fu_779    |    0    |    0    |    39   |
|          |     aptr_10_fu_812     |    0    |    0    |    17   |
|          |    add_ln237_fu_817    |    0    |    0    |    39   |
|          |     aptr_11_fu_854     |    0    |    0    |    17   |
|          |     aptr_12_fu_887     |    0    |    0    |    17   |
|          |     aptr_13_fu_914     |    0    |    0    |    17   |
|          |     aptr_14_fu_936     |    0    |    0    |    17   |
|----------|------------------------|---------|---------|---------|
|          |    sub_ln208_fu_547    |    0    |    0    |    39   |
|          |       a1_3_fu_595      |    0    |    0    |    39   |
|          |       a2_3_fu_599      |    0    |    0    |    39   |
|          |    sub_ln226_fu_609    |    0    |    0    |    39   |
|    sub   |       b3_2_fu_651      |    0    |    0    |    39   |
|          |    sub_ln245_fu_704    |    0    |    0    |    39   |
|          |       b2_2_fu_713      |    0    |    0    |    39   |
|          |    sub_ln243_fu_756    |    0    |    0    |    39   |
|          |    sub_ln241_fu_800    |    0    |    0    |    39   |
|          |    sub_ln239_fu_837    |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln178_fu_333   |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|    xor   |    xor_ln181_fu_345    |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|   read   |    y_read_read_fu_92   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_267       |    0    |    0    |    0    |
|          |       grp_fu_311       |    0    |    0    |    0    |
|          |        c0_fu_493       |    0    |    0    |    0    |
|          |        c1_fu_509       |    0    |    0    |    0    |
|          |        c3_fu_573       |    0    |    0    |    0    |
|          |       a2_1_fu_635      |    0    |    0    |    0    |
|          |       c2_1_fu_657      |    0    |    0    |    0    |
|partselect|     lshr_ln_fu_689     |    0    |    0    |    0    |
|          |     lshr_ln7_fu_741    |    0    |    0    |    0    |
|          |     lshr_ln8_fu_785    |    0    |    0    |    0    |
|          |     lshr_ln9_fu_822    |    0    |    0    |    0    |
|          |    lshr_ln10_fu_859    |    0    |    0    |    0    |
|          |    lshr_ln11_fu_892    |    0    |    0    |    0    |
|          |    lshr_ln12_fu_919    |    0    |    0    |    0    |
|          |    lshr_ln13_fu_941    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln182_fu_351   |    0    |    0    |    0    |
|          |    zext_ln186_fu_360   |    0    |    0    |    0    |
|          |   zext_ln178_1_fu_370  |    0    |    0    |    0    |
|          |    zext_ln190_fu_379   |    0    |    0    |    0    |
|          |    zext_ln194_fu_387   |    0    |    0    |    0    |
|          |    zext_ln184_fu_405   |    0    |    0    |    0    |
|          |    zext_ln192_fu_420   |    0    |    0    |    0    |
|          |    zext_ln178_fu_435   |    0    |    0    |    0    |
|          |    zext_ln188_fu_446   |    0    |    0    |    0    |
|          |    zext_ln230_fu_674   |    0    |    0    |    0    |
|          |    zext_ln231_fu_699   |    0    |    0    |    0    |
|          |    zext_ln232_fu_726   |    0    |    0    |    0    |
|   zext   |    zext_ln233_fu_751   |    0    |    0    |    0    |
|          |    zext_ln234_fu_770   |    0    |    0    |    0    |
|          |    zext_ln235_fu_795   |    0    |    0    |    0    |
|          |    zext_ln236_fu_808   |    0    |    0    |    0    |
|          |    zext_ln237_fu_832   |    0    |    0    |    0    |
|          |    zext_ln238_fu_850   |    0    |    0    |    0    |
|          |    zext_ln239_fu_869   |    0    |    0    |    0    |
|          |    zext_ln240_fu_883   |    0    |    0    |    0    |
|          |    zext_ln241_fu_902   |    0    |    0    |    0    |
|          |    zext_ln242_fu_910   |    0    |    0    |    0    |
|          |    zext_ln244_fu_932   |    0    |    0    |    0    |
|          |    zext_ln243_fu_951   |    0    |    0    |    0    |
|          |    zext_ln245_fu_955   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln186_fu_356   |    0    |    0    |    0    |
|          |    sext_ln194_fu_384   |    0    |    0    |    0    |
|          |    sext_ln192_fu_416   |    0    |    0    |    0    |
|          |    sext_ln200_fu_425   |    0    |    0    |    0    |
|          |   sext_ln201_1_fu_430  |    0    |    0    |    0    |
|          |   sext_ln200_3_fu_463  |    0    |    0    |    0    |
|          |    sext_ln201_fu_468   |    0    |    0    |    0    |
|          |    sext_ln203_fu_476   |    0    |    0    |    0    |
|          |   sext_ln200_1_fu_480  |    0    |    0    |    0    |
|   sext   |   sext_ln200_2_fu_484  |    0    |    0    |    0    |
|          |    sext_ln211_fu_553   |    0    |    0    |    0    |
|          |    sext_ln210_fu_558   |    0    |    0    |    0    |
|          |   sext_ln203_1_fu_563  |    0    |    0    |    0    |
|          |    sext_ln207_fu_583   |    0    |    0    |    0    |
|          |    sext_ln208_fu_587   |    0    |    0    |    0    |
|          |    sext_ln226_fu_621   |    0    |    0    |    0    |
|          |    sext_ln227_fu_625   |    0    |    0    |    0    |
|          |    sext_ln236_fu_805   |    0    |    0    |    0    |
|          |    sext_ln242_fu_907   |    0    |    0    |    0    |
|          |    sext_ln244_fu_929   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |        a0_fu_392       |    0    |    0    |    0    |
|          |        a1_fu_410       |    0    |    0    |    0    |
|          |        a2_fu_451       |    0    |    0    |    0    |
|    shl   |        a3_fu_457       |    0    |    0    |    0    |
|          |        b0_fu_519       |    0    |    0    |    0    |
|          |        b2_fu_524       |    0    |    0    |    0    |
|          |        b1_fu_530       |    0    |    0    |    0    |
|          |        b3_fu_535       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | zext_ln184_cast_fu_398 |    0    |    0    |    0    |
|          | zext_ln188_cast_fu_439 |    0    |    0    |    0    |
|          |      shl_ln_fu_667     |    0    |    0    |    0    |
|bitconcatenate| zext_ln232_cast_fu_717 |    0    |    0    |    0    |
|          | zext_ln234_cast_fu_761 |    0    |    0    |    0    |
|          | zext_ln238_cast_fu_841 |    0    |    0    |    0    |
|          | zext_ln240_cast_fu_874 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |   trunc_ln230_fu_473   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    8    |   660   |   1393  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| QuantBuff_addr_1_reg_996|    6   |
|QuantBuff_addr_2_reg_1021|    6   |
|QuantBuff_addr_3_reg_1001|    6   |
|QuantBuff_addr_4_reg_1047|    6   |
|QuantBuff_addr_5_reg_1006|    6   |
|QuantBuff_addr_6_reg_1026|    6   |
|QuantBuff_addr_7_reg_1011|    6   |
| QuantBuff_addr_reg_1042 |    6   |
|QuantBuff_load_4_reg_1082|   32   |
| QuantBuff_load_reg_1077 |   32   |
|      a0_5_reg_1152      |   32   |
|       a0_reg_1016       |   32   |
|      a1_1_reg_1174      |   32   |
|      a2_1_reg_1190      |   32   |
|      a3_5_reg_1158      |   32   |
|       a3_reg_1052       |   32   |
|    add_ln207_reg_1114   |   32   |
|    add_ln227_reg_1169   |   32   |
|      b2_2_reg_1213      |   32   |
|      b3_2_reg_1196      |   32   |
|       c0_reg_1102       |   32   |
|       c1_reg_1108       |   32   |
|      c2_1_reg_1202      |   32   |
|       c3_reg_1136       |   32   |
|       i_12_reg_978      |    4   |
|        i_reg_959        |    4   |
|    icmp_ln178_reg_987   |    1   |
|    lshr_ln12_reg_1245   |    8   |
|    lshr_ln13_reg_1250   |    8   |
|   mul_ln200_1_reg_1087  |   41   |
|         reg_277         |   32   |
|         reg_281         |   32   |
|         reg_285         |   40   |
|         reg_289         |   41   |
|         reg_293         |   41   |
|         reg_297         |   41   |
|         reg_301         |   32   |
|         reg_321         |   32   |
|  sext_ln200_2_reg_1097  |   40   |
|  sext_ln200_3_reg_1057  |   41   |
|   sext_ln200_reg_1031   |   40   |
|  sext_ln201_1_reg_1036  |   41   |
|   sext_ln201_reg_1062   |   41   |
|   sext_ln203_reg_1092   |   41   |
|   sext_ln207_reg_1142   |   41   |
|   sext_ln208_reg_1147   |   41   |
|   sext_ln210_reg_1130   |   41   |
|   sext_ln211_reg_1124   |   41   |
|   sext_ln226_reg_1180   |   41   |
|   sext_ln227_reg_1185   |   41   |
|    sub_ln208_reg_1119   |   32   |
|    sub_ln226_reg_1164   |   32   |
|    sub_ln239_reg_1240   |   32   |
|    sub_ln241_reg_1235   |   32   |
|    sub_ln243_reg_1225   |   32   |
|    sub_ln245_reg_1208   |   32   |
|   trunc_ln230_reg_1068  |    3   |
|    xor_ln181_reg_991    |    4   |
|      y_read_reg_966     |   10   |
| zext_ln232_cast_reg_1219|    6   |
| zext_ln234_cast_reg_1230|    7   |
+-------------------------+--------+
|          Total          |  1629  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   8  |   6  |   48   ||    43   |
| grp_access_fu_105 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_178 |  p0  |   8  |   9  |   72   ||    43   |
| grp_access_fu_178 |  p1  |   8  |  32  |   256  ||    43   |
|     grp_fu_240    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_245    |  p0  |  13  |  32  |   416  ||    65   |
|     grp_fu_245    |  p1  |   4  |  10  |   40   ||    9    |
|     grp_fu_250    |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_250    |  p1  |   3  |  10  |   30   |
|     grp_fu_260    |  p0  |   5  |  32  |   160  ||    26   |
|     grp_fu_260    |  p1  |   3  |  10  |   30   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1372  || 6.86554 ||   323   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   660  |  1393  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   323  |
|  Register |    -   |    -   |  1629  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    6   |  2289  |  1716  |
+-----------+--------+--------+--------+--------+
