library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity tb_ALU is
end tb_ALU;

architecture Behavioral of tb_ALU is

    ----------------------------------------------------------------
    -- Component declaration
    ----------------------------------------------------------------
    component ALU
        port(
            data1   : in  std_logic_vector(31 downto 0);
            data2   : in  std_logic_vector(31 downto 0);
            aluop   : in  std_logic_vector(3 downto 0);
            dataout : out std_logic_vector(31 downto 0);
            nflag   : out std_logic;
            zflag   : out std_logic
        );
    end component;

    ----------------------------------------------------------------
    -- Signals
    ----------------------------------------------------------------
    signal data1_s   : std_logic_vector(31 downto 0) := (others => '0');
    signal data2_s   : std_logic_vector(31 downto 0) := (others => '0');
    signal aluop_s   : std_logic_vector(3 downto 0)  := (others => '0');
    signal dataout_s : std_logic_vector(31 downto 0);
    signal nflag_s   : std_logic;
    signal zflag_s   : std_logic;

    ----------------------------------------------------------------
    -- Expected value holders 
    ----------------------------------------------------------------
    signal expected   : std_logic_vector(31 downto 0);
    signal expected_n : std_logic;
    signal expected_z : std_logic;

    ----------------------------------------------------------------
    -- Helper procedure 
    ----------------------------------------------------------------
    procedure check_expectation(op_name : in string) is
    begin
        wait for 20 ns;

        -- expected_z
        if expected = (others => '0') then
            expected_z <= '1';
        else
            expected_z <= '0';
        end if;

        -- expected_n
        expected_n <= expected(31);

        wait for 1 ns; -- allow flags to update

        if dataout_s /= expected then
            report "FAIL: " & op_name & " DATAOUT mismatch"
            severity failure;
        end if;

        if nflag_s /= expected_n then
            report "FAIL: " & op_name & " NFLAG mismatch"
            severity failure;
        end if;

        if zflag_s /= expected_z then
            report "FAIL: " & op_name & " ZFLAG mismatch"
            severity failure;
        end if;

        report "PASS: " & op_name &
               " result=" &
               integer'image(to_integer(signed(dataout_s)))
               severity note;

        wait for 30 ns;
    end procedure;

begin

    ----------------------------------------------------------------
    -- DUT
    ----------------------------------------------------------------
    UUT: ALU
        port map (
            data1   => data1_s,
            data2   => data2_s,
            aluop   => aluop_s,
            dataout => dataout_s,
            nflag   => nflag_s,
            zflag   => zflag_s
        );

    ----------------------------------------------------------------
    -- Stimulus
    ----------------------------------------------------------------
    stim_proc: process
    begin

        -- AND
        data1_s <= x"0000000F";
        data2_s <= x"000000F0";
        aluop_s <= "0000";
        wait for 10 ns;
        expected <= data1_s and data2_s;
        check_expectation("AND");

        -- OR
        data1_s <= x"0000000F";
        data2_s <= x"000000F0";
        aluop_s <= "0001";
        wait for 10 ns;
        expected <= data1_s or data2_s;
        check_expectation("OR");

        -- ADD 10 + 5
        data1_s <= std_logic_vector(to_signed(10, 32));
        data2_s <= std_logic_vector(to_signed(5, 32));
        aluop_s <= "0010";
        wait for 10 ns;
        expected <= std_logic_vector(to_signed(15, 32));
        check_expectation("ADD (10 + 5)");

        -- ADD -1 + 1
        data1_s <= std_logic_vector(to_signed(-1, 32));
        data2_s <= std_logic_vector(to_signed(1, 32));
        aluop_s <= "0010";
        wait for 10 ns;
        expected <= std_logic_vector(to_signed(0, 32));
        check_expectation("ADD (-1 + 1)");

        -- SUB 20 - 5
        data1_s <= std_logic_vector(to_signed(20, 32));
        data2_s <= std_logic_vector(to_signed(5, 32));
        aluop_s <= "0110";
        wait for 10 ns;
        expected <= std_logic_vector(to_signed(15, 32));
        check_expectation("SUB (20 - 5)");

        -- SUB 5 - 20
        data1_s <= std_logic_vector(to_signed(5, 32));
        data2_s <= std_logic_vector(to_signed(20, 32));
        aluop_s <= "0110";
        wait for 10 ns;
        expected <= std_logic_vector(to_signed(-15, 32));
        check_expectation("SUB (5 - 20)");

        -- NOR
        data1_s <= x"00000000";
        data2_s <= x"00000000";
        aluop_s <= "1100";
        wait for 10 ns;
        expected <= not (data1_s or data2_s);
        check_expectation("NOR (0,0)");

        -- SLT true
        data1_s <= std_logic_vector(to_signed(-5, 32));
        data2_s <= std_logic_vector(to_signed(3, 32));
        aluop_s <= "0111";
        wait for 10 ns;
        if signed(data1_s) < signed(data2_s) then
            expected <= std_logic_vector(to_signed(1, 32));
        else
            expected <= std_logic_vector(to_signed(0, 32));
        end if;
        check_expectation("SLT (-5 < 3)");

        -- SLT false
        data1_s <= std_logic_vector(to_signed(10, 32));
        data2_s <= std_logic_vector(to_signed(3, 32));
        aluop_s <= "0111";
        wait for 10 ns;
        if signed(data1_s) < signed(data2_s) then
            expected <= std_logic_vector(to_signed(1, 32));
        else
            expected <= std_logic_vector(to_signed(0, 32));
        end if;
        check_expectation("SLT (10 < 3)");

        report "All tests completed." severity note;
        wait;
    end process;

end Behavioral;
