Classic Timing Analyzer report for MIPS
Mon Jul 09 15:02:25 2007
Quartus II Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. Clock Hold: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-----------+-----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                              ; To                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+-----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                              ; 10.285 ns                        ; reset                                                                                             ; Idecode:ID|register_array[22][7]                                                                  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A       ; None                              ; 36.422 ns                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; Zero_out                                                                                          ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A       ; None                              ; -3.948 ns                        ; reset                                                                                             ; Idecode:ID|register_array[11][2]                                                                  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; 22.529 ns ; 10.00 MHz ( period = 100.000 ns ) ; 18.20 MHz ( period = 54.942 ns ) ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0 ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; 1.593 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; Ifetch:IFE|PC[9]                                                                                  ; Ifetch:IFE|PC[9]                                                                                  ; clock      ; clock    ; 0            ;
; Total number of failed paths ;           ;                                   ;                                  ;                                                                                                   ;                                                                                                   ;            ;          ; 0            ;
+------------------------------+-----------+-----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                ;
+-------------------------------------------------------+--------------------+------+-------+-------------+
; Option                                                ; Setting            ; From ; To    ; Entity Name ;
+-------------------------------------------------------+--------------------+------+-------+-------------+
; Device Name                                           ; EP1C20F400C6       ;      ;       ;             ;
; Timing Models                                         ; Final              ;      ;       ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;       ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;       ;             ;
; Cut off read during write signal paths                ; On                 ;      ;       ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;       ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;       ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;       ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;       ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;       ;             ;
; Enable Clock Latency                                  ; Off                ;      ;       ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;       ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;       ;             ;
; Number of paths to report                             ; 200                ;      ;       ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;       ;             ;
; Use Fast Timing Models                                ; Off                ;      ;       ;             ;
; Report IO Paths Separately                            ; Off                ;      ;       ;             ;
; Clock Settings                                        ; clock              ;      ; clock ;             ;
+-------------------------------------------------------+--------------------+------+-------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ; clock              ; User Pin ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                              ; To                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 22.529 ns                               ; 18.20 MHz ( period = 54.942 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.973 ns               ;
; 22.529 ns                               ; 18.20 MHz ( period = 54.942 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.973 ns               ;
; 22.529 ns                               ; 18.20 MHz ( period = 54.942 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.973 ns               ;
; 22.529 ns                               ; 18.20 MHz ( period = 54.942 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.973 ns               ;
; 22.529 ns                               ; 18.20 MHz ( period = 54.942 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.973 ns               ;
; 22.529 ns                               ; 18.20 MHz ( period = 54.942 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.973 ns               ;
; 22.529 ns                               ; 18.20 MHz ( period = 54.942 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.973 ns               ;
; 22.529 ns                               ; 18.20 MHz ( period = 54.942 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.973 ns               ;
; 22.540 ns                               ; 18.21 MHz ( period = 54.920 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.962 ns               ;
; 22.540 ns                               ; 18.21 MHz ( period = 54.920 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.962 ns               ;
; 22.540 ns                               ; 18.21 MHz ( period = 54.920 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.962 ns               ;
; 22.540 ns                               ; 18.21 MHz ( period = 54.920 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.962 ns               ;
; 22.540 ns                               ; 18.21 MHz ( period = 54.920 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.962 ns               ;
; 22.540 ns                               ; 18.21 MHz ( period = 54.920 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.962 ns               ;
; 22.540 ns                               ; 18.21 MHz ( period = 54.920 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.962 ns               ;
; 22.540 ns                               ; 18.21 MHz ( period = 54.920 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.962 ns               ;
; 22.554 ns                               ; 18.22 MHz ( period = 54.892 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.948 ns               ;
; 22.554 ns                               ; 18.22 MHz ( period = 54.892 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.948 ns               ;
; 22.554 ns                               ; 18.22 MHz ( period = 54.892 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.948 ns               ;
; 22.554 ns                               ; 18.22 MHz ( period = 54.892 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.948 ns               ;
; 22.554 ns                               ; 18.22 MHz ( period = 54.892 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.948 ns               ;
; 22.554 ns                               ; 18.22 MHz ( period = 54.892 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.948 ns               ;
; 22.554 ns                               ; 18.22 MHz ( period = 54.892 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.948 ns               ;
; 22.554 ns                               ; 18.22 MHz ( period = 54.892 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.948 ns               ;
; 23.207 ns                               ; 18.66 MHz ( period = 53.586 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.295 ns               ;
; 23.207 ns                               ; 18.66 MHz ( period = 53.586 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.295 ns               ;
; 23.207 ns                               ; 18.66 MHz ( period = 53.586 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.295 ns               ;
; 23.207 ns                               ; 18.66 MHz ( period = 53.586 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.295 ns               ;
; 23.207 ns                               ; 18.66 MHz ( period = 53.586 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.295 ns               ;
; 23.207 ns                               ; 18.66 MHz ( period = 53.586 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.295 ns               ;
; 23.207 ns                               ; 18.66 MHz ( period = 53.586 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.295 ns               ;
; 23.207 ns                               ; 18.66 MHz ( period = 53.586 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.295 ns               ;
; 23.460 ns                               ; 18.84 MHz ( period = 53.080 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.042 ns               ;
; 23.460 ns                               ; 18.84 MHz ( period = 53.080 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.042 ns               ;
; 23.460 ns                               ; 18.84 MHz ( period = 53.080 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.042 ns               ;
; 23.460 ns                               ; 18.84 MHz ( period = 53.080 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.042 ns               ;
; 23.460 ns                               ; 18.84 MHz ( period = 53.080 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.042 ns               ;
; 23.460 ns                               ; 18.84 MHz ( period = 53.080 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.042 ns               ;
; 23.460 ns                               ; 18.84 MHz ( period = 53.080 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.042 ns               ;
; 23.460 ns                               ; 18.84 MHz ( period = 53.080 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 26.042 ns               ;
; 23.510 ns                               ; 18.88 MHz ( period = 52.980 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.992 ns               ;
; 23.510 ns                               ; 18.88 MHz ( period = 52.980 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.992 ns               ;
; 23.510 ns                               ; 18.88 MHz ( period = 52.980 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.992 ns               ;
; 23.510 ns                               ; 18.88 MHz ( period = 52.980 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.992 ns               ;
; 23.510 ns                               ; 18.88 MHz ( period = 52.980 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.992 ns               ;
; 23.510 ns                               ; 18.88 MHz ( period = 52.980 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.992 ns               ;
; 23.510 ns                               ; 18.88 MHz ( period = 52.980 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.992 ns               ;
; 23.510 ns                               ; 18.88 MHz ( period = 52.980 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.992 ns               ;
; 23.515 ns                               ; 18.88 MHz ( period = 52.970 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.987 ns               ;
; 23.515 ns                               ; 18.88 MHz ( period = 52.970 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.987 ns               ;
; 23.515 ns                               ; 18.88 MHz ( period = 52.970 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.987 ns               ;
; 23.515 ns                               ; 18.88 MHz ( period = 52.970 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.987 ns               ;
; 23.515 ns                               ; 18.88 MHz ( period = 52.970 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.987 ns               ;
; 23.515 ns                               ; 18.88 MHz ( period = 52.970 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.987 ns               ;
; 23.515 ns                               ; 18.88 MHz ( period = 52.970 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.987 ns               ;
; 23.515 ns                               ; 18.88 MHz ( period = 52.970 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.987 ns               ;
; 24.071 ns                               ; 19.28 MHz ( period = 51.858 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.431 ns               ;
; 24.071 ns                               ; 19.28 MHz ( period = 51.858 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.431 ns               ;
; 24.071 ns                               ; 19.28 MHz ( period = 51.858 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.431 ns               ;
; 24.071 ns                               ; 19.28 MHz ( period = 51.858 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.431 ns               ;
; 24.071 ns                               ; 19.28 MHz ( period = 51.858 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.431 ns               ;
; 24.071 ns                               ; 19.28 MHz ( period = 51.858 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.431 ns               ;
; 24.071 ns                               ; 19.28 MHz ( period = 51.858 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.431 ns               ;
; 24.071 ns                               ; 19.28 MHz ( period = 51.858 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.431 ns               ;
; 24.082 ns                               ; 19.29 MHz ( period = 51.836 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.420 ns               ;
; 24.082 ns                               ; 19.29 MHz ( period = 51.836 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.420 ns               ;
; 24.082 ns                               ; 19.29 MHz ( period = 51.836 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.420 ns               ;
; 24.082 ns                               ; 19.29 MHz ( period = 51.836 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.420 ns               ;
; 24.082 ns                               ; 19.29 MHz ( period = 51.836 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.420 ns               ;
; 24.082 ns                               ; 19.29 MHz ( period = 51.836 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.420 ns               ;
; 24.082 ns                               ; 19.29 MHz ( period = 51.836 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.420 ns               ;
; 24.082 ns                               ; 19.29 MHz ( period = 51.836 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.420 ns               ;
; 24.140 ns                               ; 19.33 MHz ( period = 51.720 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.362 ns               ;
; 24.140 ns                               ; 19.33 MHz ( period = 51.720 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.362 ns               ;
; 24.140 ns                               ; 19.33 MHz ( period = 51.720 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.362 ns               ;
; 24.140 ns                               ; 19.33 MHz ( period = 51.720 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.362 ns               ;
; 24.140 ns                               ; 19.33 MHz ( period = 51.720 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.362 ns               ;
; 24.140 ns                               ; 19.33 MHz ( period = 51.720 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.362 ns               ;
; 24.140 ns                               ; 19.33 MHz ( period = 51.720 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.362 ns               ;
; 24.140 ns                               ; 19.33 MHz ( period = 51.720 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 25.362 ns               ;
; 26.370 ns                               ; 21.16 MHz ( period = 47.260 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 23.132 ns               ;
; 26.370 ns                               ; 21.16 MHz ( period = 47.260 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 23.132 ns               ;
; 26.370 ns                               ; 21.16 MHz ( period = 47.260 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 23.132 ns               ;
; 26.370 ns                               ; 21.16 MHz ( period = 47.260 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 23.132 ns               ;
; 26.370 ns                               ; 21.16 MHz ( period = 47.260 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 23.132 ns               ;
; 26.370 ns                               ; 21.16 MHz ( period = 47.260 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 23.132 ns               ;
; 26.370 ns                               ; 21.16 MHz ( period = 47.260 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 23.132 ns               ;
; 26.370 ns                               ; 21.16 MHz ( period = 47.260 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 23.132 ns               ;
; 27.023 ns                               ; 21.76 MHz ( period = 45.954 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.479 ns               ;
; 27.023 ns                               ; 21.76 MHz ( period = 45.954 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.479 ns               ;
; 27.023 ns                               ; 21.76 MHz ( period = 45.954 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.479 ns               ;
; 27.023 ns                               ; 21.76 MHz ( period = 45.954 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.479 ns               ;
; 27.023 ns                               ; 21.76 MHz ( period = 45.954 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.479 ns               ;
; 27.023 ns                               ; 21.76 MHz ( period = 45.954 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.479 ns               ;
; 27.023 ns                               ; 21.76 MHz ( period = 45.954 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.479 ns               ;
; 27.023 ns                               ; 21.76 MHz ( period = 45.954 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.479 ns               ;
; 27.276 ns                               ; 22.00 MHz ( period = 45.448 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.226 ns               ;
; 27.276 ns                               ; 22.00 MHz ( period = 45.448 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.226 ns               ;
; 27.276 ns                               ; 22.00 MHz ( period = 45.448 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.226 ns               ;
; 27.276 ns                               ; 22.00 MHz ( period = 45.448 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.226 ns               ;
; 27.276 ns                               ; 22.00 MHz ( period = 45.448 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.226 ns               ;
; 27.276 ns                               ; 22.00 MHz ( period = 45.448 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.226 ns               ;
; 27.276 ns                               ; 22.00 MHz ( period = 45.448 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.226 ns               ;
; 27.276 ns                               ; 22.00 MHz ( period = 45.448 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.226 ns               ;
; 27.326 ns                               ; 22.05 MHz ( period = 45.348 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.176 ns               ;
; 27.326 ns                               ; 22.05 MHz ( period = 45.348 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.176 ns               ;
; 27.326 ns                               ; 22.05 MHz ( period = 45.348 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.176 ns               ;
; 27.326 ns                               ; 22.05 MHz ( period = 45.348 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.176 ns               ;
; 27.326 ns                               ; 22.05 MHz ( period = 45.348 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.176 ns               ;
; 27.326 ns                               ; 22.05 MHz ( period = 45.348 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.176 ns               ;
; 27.326 ns                               ; 22.05 MHz ( period = 45.348 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.176 ns               ;
; 27.326 ns                               ; 22.05 MHz ( period = 45.348 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.176 ns               ;
; 27.331 ns                               ; 22.06 MHz ( period = 45.338 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.171 ns               ;
; 27.331 ns                               ; 22.06 MHz ( period = 45.338 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.171 ns               ;
; 27.331 ns                               ; 22.06 MHz ( period = 45.338 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.171 ns               ;
; 27.331 ns                               ; 22.06 MHz ( period = 45.338 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.171 ns               ;
; 27.331 ns                               ; 22.06 MHz ( period = 45.338 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.171 ns               ;
; 27.331 ns                               ; 22.06 MHz ( period = 45.338 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.171 ns               ;
; 27.331 ns                               ; 22.06 MHz ( period = 45.338 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.171 ns               ;
; 27.331 ns                               ; 22.06 MHz ( period = 45.338 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 22.171 ns               ;
; 27.956 ns                               ; 22.68 MHz ( period = 44.088 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.546 ns               ;
; 27.956 ns                               ; 22.68 MHz ( period = 44.088 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.546 ns               ;
; 27.956 ns                               ; 22.68 MHz ( period = 44.088 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.546 ns               ;
; 27.956 ns                               ; 22.68 MHz ( period = 44.088 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.546 ns               ;
; 27.956 ns                               ; 22.68 MHz ( period = 44.088 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.546 ns               ;
; 27.956 ns                               ; 22.68 MHz ( period = 44.088 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.546 ns               ;
; 27.956 ns                               ; 22.68 MHz ( period = 44.088 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.546 ns               ;
; 27.956 ns                               ; 22.68 MHz ( period = 44.088 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.546 ns               ;
; 28.458 ns                               ; 23.21 MHz ( period = 43.084 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.044 ns               ;
; 28.458 ns                               ; 23.21 MHz ( period = 43.084 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.044 ns               ;
; 28.458 ns                               ; 23.21 MHz ( period = 43.084 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.044 ns               ;
; 28.458 ns                               ; 23.21 MHz ( period = 43.084 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.044 ns               ;
; 28.458 ns                               ; 23.21 MHz ( period = 43.084 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.044 ns               ;
; 28.458 ns                               ; 23.21 MHz ( period = 43.084 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.044 ns               ;
; 28.458 ns                               ; 23.21 MHz ( period = 43.084 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.044 ns               ;
; 28.458 ns                               ; 23.21 MHz ( period = 43.084 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 21.044 ns               ;
; 28.532 ns                               ; 23.29 MHz ( period = 42.936 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.970 ns               ;
; 28.532 ns                               ; 23.29 MHz ( period = 42.936 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.970 ns               ;
; 28.532 ns                               ; 23.29 MHz ( period = 42.936 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.970 ns               ;
; 28.532 ns                               ; 23.29 MHz ( period = 42.936 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.970 ns               ;
; 28.532 ns                               ; 23.29 MHz ( period = 42.936 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.970 ns               ;
; 28.532 ns                               ; 23.29 MHz ( period = 42.936 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.970 ns               ;
; 28.532 ns                               ; 23.29 MHz ( period = 42.936 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.970 ns               ;
; 28.532 ns                               ; 23.29 MHz ( period = 42.936 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.970 ns               ;
; 28.549 ns                               ; 23.31 MHz ( period = 42.902 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.953 ns               ;
; 28.549 ns                               ; 23.31 MHz ( period = 42.902 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.953 ns               ;
; 28.549 ns                               ; 23.31 MHz ( period = 42.902 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.953 ns               ;
; 28.549 ns                               ; 23.31 MHz ( period = 42.902 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.953 ns               ;
; 28.549 ns                               ; 23.31 MHz ( period = 42.902 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.953 ns               ;
; 28.549 ns                               ; 23.31 MHz ( period = 42.902 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.953 ns               ;
; 28.549 ns                               ; 23.31 MHz ( period = 42.902 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.953 ns               ;
; 28.549 ns                               ; 23.31 MHz ( period = 42.902 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.953 ns               ;
; 28.855 ns                               ; 23.65 MHz ( period = 42.290 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.647 ns               ;
; 28.855 ns                               ; 23.65 MHz ( period = 42.290 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.647 ns               ;
; 28.855 ns                               ; 23.65 MHz ( period = 42.290 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.647 ns               ;
; 28.855 ns                               ; 23.65 MHz ( period = 42.290 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.647 ns               ;
; 28.855 ns                               ; 23.65 MHz ( period = 42.290 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.647 ns               ;
; 28.855 ns                               ; 23.65 MHz ( period = 42.290 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.647 ns               ;
; 28.855 ns                               ; 23.65 MHz ( period = 42.290 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.647 ns               ;
; 28.855 ns                               ; 23.65 MHz ( period = 42.290 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.647 ns               ;
; 28.874 ns                               ; 23.67 MHz ( period = 42.252 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.628 ns               ;
; 28.874 ns                               ; 23.67 MHz ( period = 42.252 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.628 ns               ;
; 28.874 ns                               ; 23.67 MHz ( period = 42.252 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.628 ns               ;
; 28.874 ns                               ; 23.67 MHz ( period = 42.252 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.628 ns               ;
; 28.874 ns                               ; 23.67 MHz ( period = 42.252 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.628 ns               ;
; 28.874 ns                               ; 23.67 MHz ( period = 42.252 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.628 ns               ;
; 28.874 ns                               ; 23.67 MHz ( period = 42.252 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.628 ns               ;
; 28.874 ns                               ; 23.67 MHz ( period = 42.252 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.628 ns               ;
; 29.051 ns                               ; 23.87 MHz ( period = 41.898 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.451 ns               ;
; 29.051 ns                               ; 23.87 MHz ( period = 41.898 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.451 ns               ;
; 29.051 ns                               ; 23.87 MHz ( period = 41.898 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.451 ns               ;
; 29.051 ns                               ; 23.87 MHz ( period = 41.898 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.451 ns               ;
; 29.051 ns                               ; 23.87 MHz ( period = 41.898 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.451 ns               ;
; 29.051 ns                               ; 23.87 MHz ( period = 41.898 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.451 ns               ;
; 29.051 ns                               ; 23.87 MHz ( period = 41.898 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.451 ns               ;
; 29.051 ns                               ; 23.87 MHz ( period = 41.898 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.451 ns               ;
; 29.059 ns                               ; 23.88 MHz ( period = 41.882 ns )                    ; Idecode:ID|register_array[13][5]                                                                  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 20.705 ns               ;
; 29.070 ns                               ; 23.89 MHz ( period = 41.860 ns )                    ; Idecode:ID|register_array[13][5]                                                                  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 20.694 ns               ;
; 29.084 ns                               ; 23.91 MHz ( period = 41.832 ns )                    ; Idecode:ID|register_array[13][5]                                                                  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 20.680 ns               ;
; 29.125 ns                               ; 23.95 MHz ( period = 41.750 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.377 ns               ;
; 29.125 ns                               ; 23.95 MHz ( period = 41.750 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.377 ns               ;
; 29.125 ns                               ; 23.95 MHz ( period = 41.750 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.377 ns               ;
; 29.125 ns                               ; 23.95 MHz ( period = 41.750 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.377 ns               ;
; 29.125 ns                               ; 23.95 MHz ( period = 41.750 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.377 ns               ;
; 29.125 ns                               ; 23.95 MHz ( period = 41.750 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.377 ns               ;
; 29.125 ns                               ; 23.95 MHz ( period = 41.750 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.377 ns               ;
; 29.125 ns                               ; 23.95 MHz ( period = 41.750 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.377 ns               ;
; 29.176 ns                               ; 24.01 MHz ( period = 41.648 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg1  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.326 ns               ;
; 29.176 ns                               ; 24.01 MHz ( period = 41.648 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg1  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.326 ns               ;
; 29.176 ns                               ; 24.01 MHz ( period = 41.648 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg1  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.326 ns               ;
; 29.176 ns                               ; 24.01 MHz ( period = 41.648 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg1  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.326 ns               ;
; 29.176 ns                               ; 24.01 MHz ( period = 41.648 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg1  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.326 ns               ;
; 29.176 ns                               ; 24.01 MHz ( period = 41.648 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg1  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.326 ns               ;
; 29.176 ns                               ; 24.01 MHz ( period = 41.648 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg1  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.326 ns               ;
; 29.176 ns                               ; 24.01 MHz ( period = 41.648 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg1  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.326 ns               ;
; 29.180 ns                               ; 24.02 MHz ( period = 41.640 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.322 ns               ;
; 29.180 ns                               ; 24.02 MHz ( period = 41.640 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.322 ns               ;
; 29.180 ns                               ; 24.02 MHz ( period = 41.640 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.322 ns               ;
; 29.180 ns                               ; 24.02 MHz ( period = 41.640 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.322 ns               ;
; 29.180 ns                               ; 24.02 MHz ( period = 41.640 ns )                    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.502 ns                 ; 20.322 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                   ;                                                                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.593 ns                                ; Ifetch:IFE|PC[9]                                                                                   ; Ifetch:IFE|PC[9]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.432 ns                 ;
; 1.794 ns                                ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|PC[7]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.633 ns                 ;
; 2.235 ns                                ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|PC[9]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.074 ns                 ;
; 2.723 ns                                ; Ifetch:IFE|PC[9]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 2.602 ns                 ;
; 2.749 ns                                ; Ifetch:IFE|PC[8]                                                                                   ; Ifetch:IFE|PC[9]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.588 ns                 ;
; 2.759 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|PC[9]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.598 ns                 ;
; 2.806 ns                                ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.645 ns                 ;
; 2.823 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|PC[7]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.662 ns                 ;
; 2.840 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|PC[9]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.679 ns                 ;
; 2.896 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|PC[4]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.735 ns                 ;
; 2.904 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|PC[7]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.743 ns                 ;
; 2.935 ns                                ; Ifetch:IFE|PC[8]                                                                                   ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.774 ns                 ;
; 2.937 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[3]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.776 ns                 ;
; 2.965 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[9]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.804 ns                 ;
; 2.987 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[2]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.826 ns                 ;
; 3.006 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[9]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.845 ns                 ;
; 3.029 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[7]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.868 ns                 ;
; 3.048 ns                                ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|PC[9]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.887 ns                 ;
; 3.066 ns                                ; Ifetch:IFE|PC[9]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 2.945 ns                 ;
; 3.070 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[7]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.909 ns                 ;
; 3.075 ns                                ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.914 ns                 ;
; 3.112 ns                                ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|PC[7]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.951 ns                 ;
; 3.126 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.965 ns                 ;
; 3.232 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.071 ns                 ;
; 3.281 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[3]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.120 ns                 ;
; 3.311 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.150 ns                 ;
; 3.365 ns                                ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 3.244 ns                 ;
; 3.390 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.229 ns                 ;
; 3.408 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[4]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.247 ns                 ;
; 3.432 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.271 ns                 ;
; 3.449 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[4]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.288 ns                 ;
; 3.471 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.310 ns                 ;
; 3.473 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.312 ns                 ;
; 3.596 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.435 ns                 ;
; 3.596 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.435 ns                 ;
; 3.637 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.476 ns                 ;
; 3.679 ns                                ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.518 ns                 ;
; 3.708 ns                                ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 3.587 ns                 ;
; 3.717 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.556 ns                 ;
; 3.758 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 3.597 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg17  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg17  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg16  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg16  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg15  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg15  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg14  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg14  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg13  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg13  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg12  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg12  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg11  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg11  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg10  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg10  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg9   ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg9   ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg8   ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg8   ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg7   ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg7   ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg6   ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg6   ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg5   ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg5   ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg4   ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg4   ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg3   ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg3   ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg2   ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg2   ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg1   ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg1   ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_datain_reg0   ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_memory_reg0   ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg13 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg13 ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg12 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg12 ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg11 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg11 ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg10 ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg10 ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg9  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg9  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg8  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg8  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg4  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg3  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg2  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg1  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.791 ns                                ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_datain_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a18~porta_memory_reg0  ; clock      ; clock    ; 0.000 ns                   ; -0.468 ns                  ; 3.323 ns                 ;
; 3.879 ns                                ; Ifetch:IFE|PC[8]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 3.758 ns                 ;
; 3.889 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 3.768 ns                 ;
; 3.893 ns                                ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 3.772 ns                 ;
; 3.901 ns                                ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 3.780 ns                 ;
; 3.946 ns                                ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 3.825 ns                 ;
; 3.970 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 3.849 ns                 ;
; 4.048 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 3.927 ns                 ;
; 4.075 ns                                ; Ifetch:IFE|PC[8]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 3.954 ns                 ;
; 4.080 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 3.959 ns                 ;
; 4.095 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 3.974 ns                 ;
; 4.136 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.015 ns                 ;
; 4.168 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.047 ns                 ;
; 4.178 ns                                ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.057 ns                 ;
; 4.220 ns                                ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.099 ns                 ;
; 4.222 ns                                ; Ifetch:IFE|PC[8]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.101 ns                 ;
; 4.232 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.111 ns                 ;
; 4.266 ns                                ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.145 ns                 ;
; 4.272 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.151 ns                 ;
; 4.313 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.192 ns                 ;
; 4.368 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.247 ns                 ;
; 4.377 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.256 ns                 ;
; 4.395 ns                                ; Ifetch:IFE|PC[8]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.274 ns                 ;
; 4.422 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.301 ns                 ;
; 4.424 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.303 ns                 ;
; 4.438 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.317 ns                 ;
; 4.456 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.335 ns                 ;
; 4.479 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.358 ns                 ;
; 4.479 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.358 ns                 ;
; 4.521 ns                                ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.400 ns                 ;
; 4.530 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.409 ns                 ;
; 4.535 ns                                ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.414 ns                 ;
; 4.560 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.439 ns                 ;
; 4.577 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.456 ns                 ;
; 4.601 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.480 ns                 ;
; 4.611 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.490 ns                 ;
; 4.618 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.497 ns                 ;
; 4.692 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.571 ns                 ;
; 4.736 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.615 ns                 ;
; 4.742 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.621 ns                 ;
; 4.766 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.645 ns                 ;
; 4.771 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.650 ns                 ;
; 4.777 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.656 ns                 ;
; 4.819 ns                                ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.698 ns                 ;
; 4.850 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.729 ns                 ;
; 4.863 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.742 ns                 ;
; 4.880 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.759 ns                 ;
; 4.892 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.771 ns                 ;
; 4.904 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.783 ns                 ;
; 4.921 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.800 ns                 ;
; 4.922 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.801 ns                 ;
; 4.924 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.803 ns                 ;
; 4.930 ns                                ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.809 ns                 ;
; 4.931 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.810 ns                 ;
; 4.933 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.812 ns                 ;
; 5.003 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.882 ns                 ;
; 5.011 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.890 ns                 ;
; 5.056 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.935 ns                 ;
; 5.097 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 4.976 ns                 ;
; 5.128 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 5.007 ns                 ;
; 5.136 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 5.015 ns                 ;
; 5.139 ns                                ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 5.018 ns                 ;
; 5.169 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 5.048 ns                 ;
; 5.177 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 5.056 ns                 ;
; 5.211 ns                                ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 5.090 ns                 ;
; 5.219 ns                                ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 5.098 ns                 ;
; 5.394 ns                                ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 5.273 ns                 ;
; 5.515 ns                                ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 5.394 ns                 ;
; 5.556 ns                                ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3  ; clock      ; clock    ; 0.000 ns                   ; -0.121 ns                  ; 5.435 ns                 ;
; 5.625 ns                                ; Idecode:ID|register_array[30][26]                                                                  ; Idecode:ID|register_array[13][26]                                                                  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 5.464 ns                 ;
; 5.766 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7  ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.269 ns                 ;
; 5.766 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6  ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.269 ns                 ;
; 5.766 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5  ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.269 ns                 ;
; 5.766 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4  ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.269 ns                 ;
; 5.766 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3  ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.269 ns                 ;
; 5.766 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2  ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.269 ns                 ;
; 5.766 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1  ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.269 ns                 ;
; 5.766 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0  ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.269 ns                 ;
; 5.900 ns                                ; Idecode:ID|register_array[21][23]                                                                  ; Idecode:ID|register_array[21][23]                                                                  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 5.739 ns                 ;
; 5.953 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7  ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.456 ns                 ;
; 5.953 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6  ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.456 ns                 ;
; 5.953 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5  ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.456 ns                 ;
; 5.953 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4  ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.456 ns                 ;
; 5.953 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3  ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.456 ns                 ;
; 5.953 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2  ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.456 ns                 ;
; 5.953 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1  ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.456 ns                 ;
; 5.953 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0  ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.456 ns                 ;
; 5.957 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7  ; Ifetch:IFE|PC[3]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.460 ns                 ;
; 5.957 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6  ; Ifetch:IFE|PC[3]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.460 ns                 ;
; 5.957 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5  ; Ifetch:IFE|PC[3]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.460 ns                 ;
; 5.957 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4  ; Ifetch:IFE|PC[3]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.460 ns                 ;
; 5.957 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3  ; Ifetch:IFE|PC[3]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.460 ns                 ;
; 5.957 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2  ; Ifetch:IFE|PC[3]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.460 ns                 ;
; 5.957 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1  ; Ifetch:IFE|PC[3]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.460 ns                 ;
; 5.957 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0  ; Ifetch:IFE|PC[3]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.460 ns                 ;
; 6.047 ns                                ; Idecode:ID|register_array[23][23]                                                                  ; Idecode:ID|register_array[21][23]                                                                  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 5.886 ns                 ;
; 6.070 ns                                ; Idecode:ID|register_array[30][26]                                                                  ; Ifetch:IFE|PC[6]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.235 ns                  ; 5.835 ns                 ;
; 6.089 ns                                ; Idecode:ID|register_array[15][24]                                                                  ; Idecode:ID|register_array[13][24]                                                                  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 5.928 ns                 ;
; 6.182 ns                                ; Idecode:ID|register_array[13][24]                                                                  ; Idecode:ID|register_array[13][24]                                                                  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 6.021 ns                 ;
; 6.187 ns                                ; Idecode:ID|register_array[30][26]                                                                  ; Idecode:ID|register_array[15][26]                                                                  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 6.026 ns                 ;
; 6.188 ns                                ; Idecode:ID|register_array[22][24]                                                                  ; Idecode:ID|register_array[13][24]                                                                  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 6.027 ns                 ;
; 6.192 ns                                ; Idecode:ID|register_array[22][26]                                                                  ; Idecode:ID|register_array[13][26]                                                                  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 6.031 ns                 ;
; 6.274 ns                                ; Idecode:ID|register_array[30][26]                                                                  ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.235 ns                  ; 6.039 ns                 ;
; 6.274 ns                                ; Idecode:ID|register_array[30][26]                                                                  ; Ifetch:IFE|PC[2]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.235 ns                  ; 6.039 ns                 ;
; 6.317 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7  ; Ifetch:IFE|PC[4]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.820 ns                 ;
; 6.317 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6  ; Ifetch:IFE|PC[4]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.820 ns                 ;
; 6.317 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5  ; Ifetch:IFE|PC[4]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.820 ns                 ;
; 6.317 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4  ; Ifetch:IFE|PC[4]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.820 ns                 ;
; 6.317 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3  ; Ifetch:IFE|PC[4]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.820 ns                 ;
; 6.317 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2  ; Ifetch:IFE|PC[4]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.820 ns                 ;
; 6.317 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1  ; Ifetch:IFE|PC[4]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.820 ns                 ;
; 6.317 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0  ; Ifetch:IFE|PC[4]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.820 ns                 ;
; 6.377 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7  ; Ifetch:IFE|PC[2]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.880 ns                 ;
; 6.377 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6  ; Ifetch:IFE|PC[2]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.880 ns                 ;
; 6.377 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5  ; Ifetch:IFE|PC[2]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.880 ns                 ;
; 6.377 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4  ; Ifetch:IFE|PC[2]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.880 ns                 ;
; 6.377 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3  ; Ifetch:IFE|PC[2]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.880 ns                 ;
; 6.377 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2  ; Ifetch:IFE|PC[2]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.880 ns                 ;
; 6.377 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1  ; Ifetch:IFE|PC[2]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.880 ns                 ;
; 6.377 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0  ; Ifetch:IFE|PC[2]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.880 ns                 ;
; 6.414 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7  ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.917 ns                 ;
; 6.414 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6  ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.917 ns                 ;
; 6.414 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5  ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.917 ns                 ;
; 6.414 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4  ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.917 ns                 ;
; 6.414 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3  ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.917 ns                 ;
; 6.414 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2  ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.917 ns                 ;
; 6.414 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1  ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.917 ns                 ;
; 6.414 ns                                ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0  ; Ifetch:IFE|PC[5]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.497 ns                  ; 5.917 ns                 ;
; 6.491 ns                                ; Idecode:ID|register_array[30][26]                                                                  ; Ifetch:IFE|PC[8]                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.235 ns                  ; 6.256 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                ;                                                                                                    ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-----------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-----------------------------------+----------+
; N/A                                     ; None                                                ; 10.285 ns  ; reset ; Idecode:ID|register_array[22][7]  ; clock    ;
; N/A                                     ; None                                                ; 10.283 ns  ; reset ; Idecode:ID|register_array[6][7]   ; clock    ;
; N/A                                     ; None                                                ; 9.939 ns   ; reset ; Idecode:ID|register_array[22][11] ; clock    ;
; N/A                                     ; None                                                ; 9.937 ns   ; reset ; Idecode:ID|register_array[6][11]  ; clock    ;
; N/A                                     ; None                                                ; 9.850 ns   ; reset ; Idecode:ID|register_array[14][7]  ; clock    ;
; N/A                                     ; None                                                ; 9.846 ns   ; reset ; Idecode:ID|register_array[30][7]  ; clock    ;
; N/A                                     ; None                                                ; 9.750 ns   ; reset ; Idecode:ID|register_array[12][11] ; clock    ;
; N/A                                     ; None                                                ; 9.749 ns   ; reset ; Idecode:ID|register_array[28][11] ; clock    ;
; N/A                                     ; None                                                ; 9.690 ns   ; reset ; Idecode:ID|register_array[2][25]  ; clock    ;
; N/A                                     ; None                                                ; 9.689 ns   ; reset ; Idecode:ID|register_array[10][25] ; clock    ;
; N/A                                     ; None                                                ; 9.562 ns   ; reset ; Idecode:ID|register_array[12][7]  ; clock    ;
; N/A                                     ; None                                                ; 9.557 ns   ; reset ; Idecode:ID|register_array[28][7]  ; clock    ;
; N/A                                     ; None                                                ; 9.511 ns   ; reset ; Idecode:ID|register_array[3][5]   ; clock    ;
; N/A                                     ; None                                                ; 9.491 ns   ; reset ; Idecode:ID|register_array[29][7]  ; clock    ;
; N/A                                     ; None                                                ; 9.488 ns   ; reset ; Idecode:ID|register_array[31][7]  ; clock    ;
; N/A                                     ; None                                                ; 9.455 ns   ; reset ; Idecode:ID|register_array[13][5]  ; clock    ;
; N/A                                     ; None                                                ; 9.417 ns   ; reset ; Idecode:ID|register_array[20][11] ; clock    ;
; N/A                                     ; None                                                ; 9.414 ns   ; reset ; Idecode:ID|register_array[24][11] ; clock    ;
; N/A                                     ; None                                                ; 9.410 ns   ; reset ; Idecode:ID|register_array[4][11]  ; clock    ;
; N/A                                     ; None                                                ; 9.388 ns   ; reset ; Idecode:ID|register_array[30][9]  ; clock    ;
; N/A                                     ; None                                                ; 9.387 ns   ; reset ; Idecode:ID|register_array[30][11] ; clock    ;
; N/A                                     ; None                                                ; 9.387 ns   ; reset ; Idecode:ID|register_array[14][11] ; clock    ;
; N/A                                     ; None                                                ; 9.386 ns   ; reset ; Idecode:ID|register_array[14][9]  ; clock    ;
; N/A                                     ; None                                                ; 9.377 ns   ; reset ; Idecode:ID|register_array[18][11] ; clock    ;
; N/A                                     ; None                                                ; 9.371 ns   ; reset ; Idecode:ID|register_array[26][11] ; clock    ;
; N/A                                     ; None                                                ; 9.268 ns   ; reset ; Idecode:ID|register_array[6][20]  ; clock    ;
; N/A                                     ; None                                                ; 9.262 ns   ; reset ; Idecode:ID|register_array[16][27] ; clock    ;
; N/A                                     ; None                                                ; 9.261 ns   ; reset ; Idecode:ID|register_array[24][27] ; clock    ;
; N/A                                     ; None                                                ; 9.238 ns   ; reset ; Idecode:ID|register_array[22][22] ; clock    ;
; N/A                                     ; None                                                ; 9.237 ns   ; reset ; Idecode:ID|register_array[30][22] ; clock    ;
; N/A                                     ; None                                                ; 9.229 ns   ; reset ; Idecode:ID|register_array[6][27]  ; clock    ;
; N/A                                     ; None                                                ; 9.225 ns   ; reset ; Idecode:ID|register_array[22][27] ; clock    ;
; N/A                                     ; None                                                ; 9.222 ns   ; reset ; Idecode:ID|register_array[10][8]  ; clock    ;
; N/A                                     ; None                                                ; 9.221 ns   ; reset ; Idecode:ID|register_array[26][8]  ; clock    ;
; N/A                                     ; None                                                ; 9.208 ns   ; reset ; Idecode:ID|register_array[16][8]  ; clock    ;
; N/A                                     ; None                                                ; 9.207 ns   ; reset ; Idecode:ID|register_array[8][8]   ; clock    ;
; N/A                                     ; None                                                ; 9.198 ns   ; reset ; Idecode:ID|register_array[15][5]  ; clock    ;
; N/A                                     ; None                                                ; 9.198 ns   ; reset ; Idecode:ID|register_array[13][7]  ; clock    ;
; N/A                                     ; None                                                ; 9.195 ns   ; reset ; Idecode:ID|register_array[11][5]  ; clock    ;
; N/A                                     ; None                                                ; 9.185 ns   ; reset ; Idecode:ID|register_array[4][7]   ; clock    ;
; N/A                                     ; None                                                ; 9.185 ns   ; reset ; Idecode:ID|register_array[20][7]  ; clock    ;
; N/A                                     ; None                                                ; 9.162 ns   ; reset ; Idecode:ID|register_array[20][20] ; clock    ;
; N/A                                     ; None                                                ; 9.161 ns   ; reset ; Idecode:ID|register_array[28][20] ; clock    ;
; N/A                                     ; None                                                ; 9.113 ns   ; reset ; Idecode:ID|register_array[14][22] ; clock    ;
; N/A                                     ; None                                                ; 9.109 ns   ; reset ; Idecode:ID|register_array[6][22]  ; clock    ;
; N/A                                     ; None                                                ; 9.096 ns   ; reset ; Idecode:ID|register_array[30][13] ; clock    ;
; N/A                                     ; None                                                ; 9.089 ns   ; reset ; Idecode:ID|register_array[2][11]  ; clock    ;
; N/A                                     ; None                                                ; 9.088 ns   ; reset ; Idecode:ID|register_array[10][11] ; clock    ;
; N/A                                     ; None                                                ; 8.913 ns   ; reset ; Idecode:ID|register_array[9][5]   ; clock    ;
; N/A                                     ; None                                                ; 8.894 ns   ; reset ; Idecode:ID|register_array[20][27] ; clock    ;
; N/A                                     ; None                                                ; 8.892 ns   ; reset ; Idecode:ID|register_array[4][27]  ; clock    ;
; N/A                                     ; None                                                ; 8.889 ns   ; reset ; Idecode:ID|register_array[28][8]  ; clock    ;
; N/A                                     ; None                                                ; 8.885 ns   ; reset ; Idecode:ID|register_array[20][8]  ; clock    ;
; N/A                                     ; None                                                ; 8.883 ns   ; reset ; Idecode:ID|register_array[2][20]  ; clock    ;
; N/A                                     ; None                                                ; 8.881 ns   ; reset ; Idecode:ID|register_array[26][20] ; clock    ;
; N/A                                     ; None                                                ; 8.881 ns   ; reset ; Idecode:ID|register_array[10][20] ; clock    ;
; N/A                                     ; None                                                ; 8.872 ns   ; reset ; Idecode:ID|register_array[18][23] ; clock    ;
; N/A                                     ; None                                                ; 8.871 ns   ; reset ; Idecode:ID|register_array[26][23] ; clock    ;
; N/A                                     ; None                                                ; 8.856 ns   ; reset ; Idecode:ID|register_array[22][8]  ; clock    ;
; N/A                                     ; None                                                ; 8.853 ns   ; reset ; Idecode:ID|register_array[24][18] ; clock    ;
; N/A                                     ; None                                                ; 8.852 ns   ; reset ; Idecode:ID|register_array[30][8]  ; clock    ;
; N/A                                     ; None                                                ; 8.848 ns   ; reset ; Idecode:ID|register_array[24][7]  ; clock    ;
; N/A                                     ; None                                                ; 8.848 ns   ; reset ; Idecode:ID|register_array[12][8]  ; clock    ;
; N/A                                     ; None                                                ; 8.838 ns   ; reset ; Idecode:ID|register_array[20][23] ; clock    ;
; N/A                                     ; None                                                ; 8.790 ns   ; reset ; Idecode:ID|register_array[2][22]  ; clock    ;
; N/A                                     ; None                                                ; 8.790 ns   ; reset ; Idecode:ID|register_array[18][22] ; clock    ;
; N/A                                     ; None                                                ; 8.771 ns   ; reset ; Idecode:ID|register_array[28][13] ; clock    ;
; N/A                                     ; None                                                ; 8.770 ns   ; reset ; Idecode:ID|register_array[12][13] ; clock    ;
; N/A                                     ; None                                                ; 8.770 ns   ; reset ; Idecode:ID|register_array[20][22] ; clock    ;
; N/A                                     ; None                                                ; 8.767 ns   ; reset ; Idecode:ID|register_array[28][22] ; clock    ;
; N/A                                     ; None                                                ; 8.709 ns   ; reset ; Idecode:ID|register_array[8][22]  ; clock    ;
; N/A                                     ; None                                                ; 8.705 ns   ; reset ; Idecode:ID|register_array[14][2]  ; clock    ;
; N/A                                     ; None                                                ; 8.705 ns   ; reset ; Idecode:ID|register_array[14][4]  ; clock    ;
; N/A                                     ; None                                                ; 8.705 ns   ; reset ; Idecode:ID|register_array[14][6]  ; clock    ;
; N/A                                     ; None                                                ; 8.705 ns   ; reset ; Idecode:ID|register_array[16][22] ; clock    ;
; N/A                                     ; None                                                ; 8.705 ns   ; reset ; Idecode:ID|register_array[14][30] ; clock    ;
; N/A                                     ; None                                                ; 8.680 ns   ; reset ; Idecode:ID|register_array[4][9]   ; clock    ;
; N/A                                     ; None                                                ; 8.680 ns   ; reset ; Idecode:ID|register_array[20][9]  ; clock    ;
; N/A                                     ; None                                                ; 8.649 ns   ; reset ; Idecode:ID|register_array[6][5]   ; clock    ;
; N/A                                     ; None                                                ; 8.649 ns   ; reset ; Idecode:ID|register_array[14][13] ; clock    ;
; N/A                                     ; None                                                ; 8.647 ns   ; reset ; Idecode:ID|register_array[22][5]  ; clock    ;
; N/A                                     ; None                                                ; 8.635 ns   ; reset ; Idecode:ID|register_array[17][5]  ; clock    ;
; N/A                                     ; None                                                ; 8.618 ns   ; reset ; Idecode:ID|register_array[2][7]   ; clock    ;
; N/A                                     ; None                                                ; 8.616 ns   ; reset ; Idecode:ID|register_array[10][7]  ; clock    ;
; N/A                                     ; None                                                ; 8.603 ns   ; reset ; Idecode:ID|register_array[28][27] ; clock    ;
; N/A                                     ; None                                                ; 8.602 ns   ; reset ; Idecode:ID|register_array[12][27] ; clock    ;
; N/A                                     ; None                                                ; 8.590 ns   ; reset ; Idecode:ID|register_array[30][25] ; clock    ;
; N/A                                     ; None                                                ; 8.590 ns   ; reset ; Idecode:ID|register_array[14][25] ; clock    ;
; N/A                                     ; None                                                ; 8.582 ns   ; reset ; Idecode:ID|register_array[12][20] ; clock    ;
; N/A                                     ; None                                                ; 8.570 ns   ; reset ; Idecode:ID|register_array[23][5]  ; clock    ;
; N/A                                     ; None                                                ; 8.567 ns   ; reset ; Idecode:ID|register_array[19][5]  ; clock    ;
; N/A                                     ; None                                                ; 8.536 ns   ; reset ; Idecode:ID|register_array[28][25] ; clock    ;
; N/A                                     ; None                                                ; 8.536 ns   ; reset ; Idecode:ID|register_array[12][25] ; clock    ;
; N/A                                     ; None                                                ; 8.535 ns   ; reset ; Idecode:ID|register_array[12][22] ; clock    ;
; N/A                                     ; None                                                ; 8.534 ns   ; reset ; Idecode:ID|register_array[4][22]  ; clock    ;
; N/A                                     ; None                                                ; 8.534 ns   ; reset ; Idecode:ID|register_array[14][23] ; clock    ;
; N/A                                     ; None                                                ; 8.530 ns   ; reset ; Idecode:ID|register_array[20][25] ; clock    ;
; N/A                                     ; None                                                ; 8.529 ns   ; reset ; Idecode:ID|register_array[30][23] ; clock    ;
; N/A                                     ; None                                                ; 8.529 ns   ; reset ; Idecode:ID|register_array[4][25]  ; clock    ;
; N/A                                     ; None                                                ; 8.528 ns   ; reset ; Idecode:ID|register_array[22][23] ; clock    ;
; N/A                                     ; None                                                ; 8.527 ns   ; reset ; Idecode:ID|register_array[17][18] ; clock    ;
; N/A                                     ; None                                                ; 8.525 ns   ; reset ; Idecode:ID|register_array[21][18] ; clock    ;
; N/A                                     ; None                                                ; 8.520 ns   ; reset ; Idecode:ID|register_array[19][18] ; clock    ;
; N/A                                     ; None                                                ; 8.519 ns   ; reset ; Idecode:ID|register_array[23][18] ; clock    ;
; N/A                                     ; None                                                ; 8.503 ns   ; reset ; Idecode:ID|register_array[6][23]  ; clock    ;
; N/A                                     ; None                                                ; 8.495 ns   ; reset ; Idecode:ID|register_array[30][10] ; clock    ;
; N/A                                     ; None                                                ; 8.486 ns   ; reset ; Idecode:ID|register_array[4][8]   ; clock    ;
; N/A                                     ; None                                                ; 8.483 ns   ; reset ; Idecode:ID|register_array[14][1]  ; clock    ;
; N/A                                     ; None                                                ; 8.483 ns   ; reset ; Idecode:ID|register_array[14][3]  ; clock    ;
; N/A                                     ; None                                                ; 8.483 ns   ; reset ; Idecode:ID|register_array[14][27] ; clock    ;
; N/A                                     ; None                                                ; 8.460 ns   ; reset ; Idecode:ID|register_array[15][20] ; clock    ;
; N/A                                     ; None                                                ; 8.436 ns   ; reset ; Idecode:ID|register_array[25][18] ; clock    ;
; N/A                                     ; None                                                ; 8.422 ns   ; reset ; Idecode:ID|register_array[14][20] ; clock    ;
; N/A                                     ; None                                                ; 8.421 ns   ; reset ; Idecode:ID|register_array[18][20] ; clock    ;
; N/A                                     ; None                                                ; 8.409 ns   ; reset ; Idecode:ID|register_array[26][22] ; clock    ;
; N/A                                     ; None                                                ; 8.408 ns   ; reset ; Idecode:ID|register_array[24][22] ; clock    ;
; N/A                                     ; None                                                ; 8.386 ns   ; reset ; Idecode:ID|register_array[22][9]  ; clock    ;
; N/A                                     ; None                                                ; 8.385 ns   ; reset ; Idecode:ID|register_array[6][9]   ; clock    ;
; N/A                                     ; None                                                ; 8.366 ns   ; reset ; Idecode:ID|register_array[31][23] ; clock    ;
; N/A                                     ; None                                                ; 8.366 ns   ; reset ; Idecode:ID|register_array[29][23] ; clock    ;
; N/A                                     ; None                                                ; 8.357 ns   ; reset ; Idecode:ID|register_array[8][11]  ; clock    ;
; N/A                                     ; None                                                ; 8.356 ns   ; reset ; Idecode:ID|register_array[6][25]  ; clock    ;
; N/A                                     ; None                                                ; 8.355 ns   ; reset ; Idecode:ID|register_array[16][11] ; clock    ;
; N/A                                     ; None                                                ; 8.354 ns   ; reset ; Idecode:ID|register_array[22][25] ; clock    ;
; N/A                                     ; None                                                ; 8.352 ns   ; reset ; Idecode:ID|register_array[10][22] ; clock    ;
; N/A                                     ; None                                                ; 8.335 ns   ; reset ; Idecode:ID|register_array[30][27] ; clock    ;
; N/A                                     ; None                                                ; 8.323 ns   ; reset ; Idecode:ID|register_array[18][7]  ; clock    ;
; N/A                                     ; None                                                ; 8.322 ns   ; reset ; Idecode:ID|register_array[26][7]  ; clock    ;
; N/A                                     ; None                                                ; 8.318 ns   ; reset ; Idecode:ID|register_array[30][20] ; clock    ;
; N/A                                     ; None                                                ; 8.317 ns   ; reset ; Idecode:ID|register_array[22][20] ; clock    ;
; N/A                                     ; None                                                ; 8.316 ns   ; reset ; Idecode:ID|register_array[4][20]  ; clock    ;
; N/A                                     ; None                                                ; 8.298 ns   ; reset ; Idecode:ID|register_array[2][23]  ; clock    ;
; N/A                                     ; None                                                ; 8.282 ns   ; reset ; Idecode:ID|register_array[11][0]  ; clock    ;
; N/A                                     ; None                                                ; 8.282 ns   ; reset ; Idecode:ID|register_array[11][24] ; clock    ;
; N/A                                     ; None                                                ; 8.282 ns   ; reset ; Idecode:ID|register_array[11][26] ; clock    ;
; N/A                                     ; None                                                ; 8.273 ns   ; reset ; Idecode:ID|register_array[16][7]  ; clock    ;
; N/A                                     ; None                                                ; 8.272 ns   ; reset ; Idecode:ID|register_array[8][7]   ; clock    ;
; N/A                                     ; None                                                ; 8.253 ns   ; reset ; Idecode:ID|register_array[20][28] ; clock    ;
; N/A                                     ; None                                                ; 8.252 ns   ; reset ; Idecode:ID|register_array[28][28] ; clock    ;
; N/A                                     ; None                                                ; 8.247 ns   ; reset ; Idecode:ID|register_array[31][12] ; clock    ;
; N/A                                     ; None                                                ; 8.247 ns   ; reset ; Idecode:ID|register_array[31][18] ; clock    ;
; N/A                                     ; None                                                ; 8.247 ns   ; reset ; Idecode:ID|register_array[31][26] ; clock    ;
; N/A                                     ; None                                                ; 8.243 ns   ; reset ; Idecode:ID|register_array[18][28] ; clock    ;
; N/A                                     ; None                                                ; 8.242 ns   ; reset ; Idecode:ID|register_array[2][28]  ; clock    ;
; N/A                                     ; None                                                ; 8.242 ns   ; reset ; Idecode:ID|register_array[22][28] ; clock    ;
; N/A                                     ; None                                                ; 8.241 ns   ; reset ; Idecode:ID|register_array[30][28] ; clock    ;
; N/A                                     ; None                                                ; 8.237 ns   ; reset ; Idecode:ID|register_array[22][10] ; clock    ;
; N/A                                     ; None                                                ; 8.227 ns   ; reset ; Idecode:ID|register_array[14][12] ; clock    ;
; N/A                                     ; None                                                ; 8.226 ns   ; reset ; Idecode:ID|register_array[6][12]  ; clock    ;
; N/A                                     ; None                                                ; 8.223 ns   ; reset ; Idecode:ID|register_array[25][7]  ; clock    ;
; N/A                                     ; None                                                ; 8.220 ns   ; reset ; Idecode:ID|register_array[27][7]  ; clock    ;
; N/A                                     ; None                                                ; 8.205 ns   ; reset ; Idecode:ID|register_array[12][10] ; clock    ;
; N/A                                     ; None                                                ; 8.194 ns   ; reset ; Idecode:ID|register_array[9][25]  ; clock    ;
; N/A                                     ; None                                                ; 8.192 ns   ; reset ; Idecode:ID|register_array[2][8]   ; clock    ;
; N/A                                     ; None                                                ; 8.183 ns   ; reset ; Idecode:ID|register_array[20][13] ; clock    ;
; N/A                                     ; None                                                ; 8.181 ns   ; reset ; Idecode:ID|register_array[29][24] ; clock    ;
; N/A                                     ; None                                                ; 8.174 ns   ; reset ; Idecode:ID|register_array[21][24] ; clock    ;
; N/A                                     ; None                                                ; 8.149 ns   ; reset ; Idecode:ID|register_array[21][20] ; clock    ;
; N/A                                     ; None                                                ; 8.148 ns   ; reset ; Idecode:ID|register_array[17][20] ; clock    ;
; N/A                                     ; None                                                ; 8.112 ns   ; reset ; Idecode:ID|register_array[6][8]   ; clock    ;
; N/A                                     ; None                                                ; 8.088 ns   ; reset ; Idecode:ID|register_array[16][20] ; clock    ;
; N/A                                     ; None                                                ; 8.080 ns   ; reset ; Idecode:ID|register_array[28][9]  ; clock    ;
; N/A                                     ; None                                                ; 8.080 ns   ; reset ; Idecode:ID|register_array[12][9]  ; clock    ;
; N/A                                     ; None                                                ; 8.069 ns   ; reset ; Idecode:ID|register_array[25][22] ; clock    ;
; N/A                                     ; None                                                ; 8.064 ns   ; reset ; Idecode:ID|register_array[29][22] ; clock    ;
; N/A                                     ; None                                                ; 8.059 ns   ; reset ; Idecode:ID|register_array[7][18]  ; clock    ;
; N/A                                     ; None                                                ; 8.059 ns   ; reset ; Idecode:ID|register_array[5][18]  ; clock    ;
; N/A                                     ; None                                                ; 8.032 ns   ; reset ; Idecode:ID|register_array[21][10] ; clock    ;
; N/A                                     ; None                                                ; 8.014 ns   ; reset ; Idecode:ID|register_array[26][25] ; clock    ;
; N/A                                     ; None                                                ; 8.011 ns   ; reset ; Idecode:ID|register_array[16][25] ; clock    ;
; N/A                                     ; None                                                ; 8.010 ns   ; reset ; Idecode:ID|register_array[24][25] ; clock    ;
; N/A                                     ; None                                                ; 8.009 ns   ; reset ; Idecode:ID|register_array[18][25] ; clock    ;
; N/A                                     ; None                                                ; 7.998 ns   ; reset ; Idecode:ID|register_array[19][0]  ; clock    ;
; N/A                                     ; None                                                ; 7.998 ns   ; reset ; Idecode:ID|register_array[19][3]  ; clock    ;
; N/A                                     ; None                                                ; 7.998 ns   ; reset ; Idecode:ID|register_array[19][7]  ; clock    ;
; N/A                                     ; None                                                ; 7.998 ns   ; reset ; Idecode:ID|register_array[19][9]  ; clock    ;
; N/A                                     ; None                                                ; 7.998 ns   ; reset ; Idecode:ID|register_array[19][25] ; clock    ;
; N/A                                     ; None                                                ; 7.998 ns   ; reset ; Idecode:ID|register_array[6][28]  ; clock    ;
; N/A                                     ; None                                                ; 7.998 ns   ; reset ; Idecode:ID|register_array[14][28] ; clock    ;
; N/A                                     ; None                                                ; 7.997 ns   ; reset ; Idecode:ID|register_array[10][28] ; clock    ;
; N/A                                     ; None                                                ; 7.996 ns   ; reset ; Idecode:ID|register_array[26][28] ; clock    ;
; N/A                                     ; None                                                ; 7.990 ns   ; reset ; Idecode:ID|register_array[3][18]  ; clock    ;
; N/A                                     ; None                                                ; 7.987 ns   ; reset ; Idecode:ID|register_array[9][18]  ; clock    ;
; N/A                                     ; None                                                ; 7.987 ns   ; reset ; Idecode:ID|register_array[11][18] ; clock    ;
; N/A                                     ; None                                                ; 7.983 ns   ; reset ; Idecode:ID|register_array[8][25]  ; clock    ;
; N/A                                     ; None                                                ; 7.979 ns   ; reset ; Idecode:ID|register_array[23][7]  ; clock    ;
; N/A                                     ; None                                                ; 7.979 ns   ; reset ; Idecode:ID|register_array[15][12] ; clock    ;
; N/A                                     ; None                                                ; 7.972 ns   ; reset ; Idecode:ID|register_array[11][31] ; clock    ;
; N/A                                     ; None                                                ; 7.972 ns   ; reset ; Idecode:ID|register_array[22][31] ; clock    ;
; N/A                                     ; None                                                ; 7.972 ns   ; reset ; Idecode:ID|register_array[11][27] ; clock    ;
; N/A                                     ; None                                                ; 7.972 ns   ; reset ; Idecode:ID|register_array[12][28] ; clock    ;
; N/A                                     ; None                                                ; 7.971 ns   ; reset ; Idecode:ID|register_array[18][27] ; clock    ;
; N/A                                     ; None                                                ; 7.970 ns   ; reset ; Idecode:ID|register_array[4][10]  ; clock    ;
; N/A                                     ; None                                                ; 7.970 ns   ; reset ; Idecode:ID|register_array[4][28]  ; clock    ;
; N/A                                     ; None                                                ; 7.969 ns   ; reset ; Idecode:ID|register_array[27][0]  ; clock    ;
; N/A                                     ; None                                                ; 7.969 ns   ; reset ; Idecode:ID|register_array[27][21] ; clock    ;
; N/A                                     ; None                                                ; 7.968 ns   ; reset ; Idecode:ID|register_array[26][27] ; clock    ;
; N/A                                     ; None                                                ; 7.953 ns   ; reset ; Idecode:ID|register_array[15][0]  ; clock    ;
; N/A                                     ; None                                                ; 7.953 ns   ; reset ; Idecode:ID|register_array[15][21] ; clock    ;
; N/A                                     ; None                                                ; 7.943 ns   ; reset ; Idecode:ID|register_array[4][13]  ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-----------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+--------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                              ; To                 ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+--------------------+------------+
; N/A                                     ; None                                                ; 36.422 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 36.422 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 36.422 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 36.422 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 36.422 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 36.422 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 36.422 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 36.422 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 34.705 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.705 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.705 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.705 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.705 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.705 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.705 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.705 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.701 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.701 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.701 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.701 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.701 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.701 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.701 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.701 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.692 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[17] ; clock      ;
; N/A                                     ; None                                                ; 34.692 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[17] ; clock      ;
; N/A                                     ; None                                                ; 34.692 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[17] ; clock      ;
; N/A                                     ; None                                                ; 34.692 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[17] ; clock      ;
; N/A                                     ; None                                                ; 34.692 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[17] ; clock      ;
; N/A                                     ; None                                                ; 34.692 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[17] ; clock      ;
; N/A                                     ; None                                                ; 34.692 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[17] ; clock      ;
; N/A                                     ; None                                                ; 34.692 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[17] ; clock      ;
; N/A                                     ; None                                                ; 34.529 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 34.529 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 34.529 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 34.529 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 34.529 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 34.529 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 34.529 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 34.529 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 34.496 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 34.496 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 34.496 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 34.496 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 34.496 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 34.496 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 34.496 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 34.496 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 34.354 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 34.354 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 34.354 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 34.354 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 34.354 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 34.354 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 34.354 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 34.354 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; Zero_out           ; clock      ;
; N/A                                     ; None                                                ; 34.345 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 34.345 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 34.345 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 34.345 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 34.345 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 34.345 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 34.345 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 34.345 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[9]  ; clock      ;
; N/A                                     ; None                                                ; 34.220 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[31] ; clock      ;
; N/A                                     ; None                                                ; 34.220 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[31] ; clock      ;
; N/A                                     ; None                                                ; 34.220 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[31] ; clock      ;
; N/A                                     ; None                                                ; 34.220 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[31] ; clock      ;
; N/A                                     ; None                                                ; 34.220 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[31] ; clock      ;
; N/A                                     ; None                                                ; 34.220 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[31] ; clock      ;
; N/A                                     ; None                                                ; 34.220 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[31] ; clock      ;
; N/A                                     ; None                                                ; 34.220 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[31] ; clock      ;
; N/A                                     ; None                                                ; 34.043 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[14] ; clock      ;
; N/A                                     ; None                                                ; 34.043 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[14] ; clock      ;
; N/A                                     ; None                                                ; 34.043 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[14] ; clock      ;
; N/A                                     ; None                                                ; 34.043 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[14] ; clock      ;
; N/A                                     ; None                                                ; 34.043 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[14] ; clock      ;
; N/A                                     ; None                                                ; 34.043 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[14] ; clock      ;
; N/A                                     ; None                                                ; 34.043 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[14] ; clock      ;
; N/A                                     ; None                                                ; 34.043 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[14] ; clock      ;
; N/A                                     ; None                                                ; 33.933 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[12] ; clock      ;
; N/A                                     ; None                                                ; 33.933 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[12] ; clock      ;
; N/A                                     ; None                                                ; 33.933 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[12] ; clock      ;
; N/A                                     ; None                                                ; 33.933 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[12] ; clock      ;
; N/A                                     ; None                                                ; 33.933 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[12] ; clock      ;
; N/A                                     ; None                                                ; 33.933 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[12] ; clock      ;
; N/A                                     ; None                                                ; 33.933 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[12] ; clock      ;
; N/A                                     ; None                                                ; 33.933 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[12] ; clock      ;
; N/A                                     ; None                                                ; 33.887 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[29] ; clock      ;
; N/A                                     ; None                                                ; 33.887 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[29] ; clock      ;
; N/A                                     ; None                                                ; 33.887 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[29] ; clock      ;
; N/A                                     ; None                                                ; 33.887 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[29] ; clock      ;
; N/A                                     ; None                                                ; 33.887 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[29] ; clock      ;
; N/A                                     ; None                                                ; 33.887 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[29] ; clock      ;
; N/A                                     ; None                                                ; 33.887 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[29] ; clock      ;
; N/A                                     ; None                                                ; 33.887 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[29] ; clock      ;
; N/A                                     ; None                                                ; 33.875 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[16] ; clock      ;
; N/A                                     ; None                                                ; 33.875 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[16] ; clock      ;
; N/A                                     ; None                                                ; 33.875 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[16] ; clock      ;
; N/A                                     ; None                                                ; 33.875 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[16] ; clock      ;
; N/A                                     ; None                                                ; 33.875 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[16] ; clock      ;
; N/A                                     ; None                                                ; 33.875 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[16] ; clock      ;
; N/A                                     ; None                                                ; 33.875 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[16] ; clock      ;
; N/A                                     ; None                                                ; 33.875 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[16] ; clock      ;
; N/A                                     ; None                                                ; 33.764 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[5]  ; clock      ;
; N/A                                     ; None                                                ; 33.764 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[5]  ; clock      ;
; N/A                                     ; None                                                ; 33.764 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[5]  ; clock      ;
; N/A                                     ; None                                                ; 33.764 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[5]  ; clock      ;
; N/A                                     ; None                                                ; 33.764 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[5]  ; clock      ;
; N/A                                     ; None                                                ; 33.764 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[5]  ; clock      ;
; N/A                                     ; None                                                ; 33.764 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[5]  ; clock      ;
; N/A                                     ; None                                                ; 33.764 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[5]  ; clock      ;
; N/A                                     ; None                                                ; 33.750 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[10] ; clock      ;
; N/A                                     ; None                                                ; 33.750 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[10] ; clock      ;
; N/A                                     ; None                                                ; 33.750 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[10] ; clock      ;
; N/A                                     ; None                                                ; 33.750 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[10] ; clock      ;
; N/A                                     ; None                                                ; 33.750 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[10] ; clock      ;
; N/A                                     ; None                                                ; 33.750 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[10] ; clock      ;
; N/A                                     ; None                                                ; 33.750 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[10] ; clock      ;
; N/A                                     ; None                                                ; 33.750 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[10] ; clock      ;
; N/A                                     ; None                                                ; 33.715 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[22] ; clock      ;
; N/A                                     ; None                                                ; 33.715 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[22] ; clock      ;
; N/A                                     ; None                                                ; 33.715 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[22] ; clock      ;
; N/A                                     ; None                                                ; 33.715 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[22] ; clock      ;
; N/A                                     ; None                                                ; 33.715 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[22] ; clock      ;
; N/A                                     ; None                                                ; 33.715 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[22] ; clock      ;
; N/A                                     ; None                                                ; 33.715 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[22] ; clock      ;
; N/A                                     ; None                                                ; 33.715 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[22] ; clock      ;
; N/A                                     ; None                                                ; 33.687 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[25] ; clock      ;
; N/A                                     ; None                                                ; 33.687 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[25] ; clock      ;
; N/A                                     ; None                                                ; 33.687 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[25] ; clock      ;
; N/A                                     ; None                                                ; 33.687 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[25] ; clock      ;
; N/A                                     ; None                                                ; 33.687 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[25] ; clock      ;
; N/A                                     ; None                                                ; 33.687 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[25] ; clock      ;
; N/A                                     ; None                                                ; 33.687 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[25] ; clock      ;
; N/A                                     ; None                                                ; 33.687 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[25] ; clock      ;
; N/A                                     ; None                                                ; 33.549 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; ALU_result_out[17] ; clock      ;
; N/A                                     ; None                                                ; 33.549 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; ALU_result_out[17] ; clock      ;
; N/A                                     ; None                                                ; 33.549 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; ALU_result_out[17] ; clock      ;
; N/A                                     ; None                                                ; 33.549 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; ALU_result_out[17] ; clock      ;
; N/A                                     ; None                                                ; 33.549 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; ALU_result_out[17] ; clock      ;
; N/A                                     ; None                                                ; 33.549 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; ALU_result_out[17] ; clock      ;
; N/A                                     ; None                                                ; 33.549 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; ALU_result_out[17] ; clock      ;
; N/A                                     ; None                                                ; 33.549 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; ALU_result_out[17] ; clock      ;
; N/A                                     ; None                                                ; 33.534 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 33.534 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 33.534 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 33.534 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 33.534 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 33.534 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 33.534 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 33.534 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[8]  ; clock      ;
; N/A                                     ; None                                                ; 33.454 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[28] ; clock      ;
; N/A                                     ; None                                                ; 33.454 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[28] ; clock      ;
; N/A                                     ; None                                                ; 33.454 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[28] ; clock      ;
; N/A                                     ; None                                                ; 33.454 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[28] ; clock      ;
; N/A                                     ; None                                                ; 33.454 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[28] ; clock      ;
; N/A                                     ; None                                                ; 33.454 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[28] ; clock      ;
; N/A                                     ; None                                                ; 33.454 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[28] ; clock      ;
; N/A                                     ; None                                                ; 33.454 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[28] ; clock      ;
; N/A                                     ; None                                                ; 33.294 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[21] ; clock      ;
; N/A                                     ; None                                                ; 33.294 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[21] ; clock      ;
; N/A                                     ; None                                                ; 33.294 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[21] ; clock      ;
; N/A                                     ; None                                                ; 33.294 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[21] ; clock      ;
; N/A                                     ; None                                                ; 33.294 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[21] ; clock      ;
; N/A                                     ; None                                                ; 33.294 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[21] ; clock      ;
; N/A                                     ; None                                                ; 33.294 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[21] ; clock      ;
; N/A                                     ; None                                                ; 33.294 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[21] ; clock      ;
; N/A                                     ; None                                                ; 33.231 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0 ; write_data_out[19] ; clock      ;
; N/A                                     ; None                                                ; 33.231 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg1 ; write_data_out[19] ; clock      ;
; N/A                                     ; None                                                ; 33.231 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg2 ; write_data_out[19] ; clock      ;
; N/A                                     ; None                                                ; 33.231 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg3 ; write_data_out[19] ; clock      ;
; N/A                                     ; None                                                ; 33.231 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg4 ; write_data_out[19] ; clock      ;
; N/A                                     ; None                                                ; 33.231 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg5 ; write_data_out[19] ; clock      ;
; N/A                                     ; None                                                ; 33.231 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg6 ; write_data_out[19] ; clock      ;
; N/A                                     ; None                                                ; 33.231 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7 ; write_data_out[19] ; clock      ;
; N/A                                     ; None                                                ; 33.163 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 33.163 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 33.163 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 33.163 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 33.163 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 33.163 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 33.163 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 33.163 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; write_data_out[0]  ; clock      ;
; N/A                                     ; None                                                ; 32.954 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 32.954 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 32.954 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 32.954 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 32.954 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 32.954 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 32.954 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 32.954 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; write_data_out[30] ; clock      ;
; N/A                                     ; None                                                ; 32.849 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg0 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 32.849 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg1 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 32.849 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 32.849 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg3 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 32.849 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg4 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 32.849 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg5 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 32.849 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg6 ; write_data_out[18] ; clock      ;
; N/A                                     ; None                                                ; 32.849 ns  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg7 ; write_data_out[18] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                   ;                    ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+--------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+---------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From  ; To                                                                                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+---------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -3.948 ns ; reset ; Idecode:ID|register_array[11][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.025 ns ; reset ; Idecode:ID|register_array[13][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.094 ns ; reset ; Idecode:ID|register_array[19][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.098 ns ; reset ; Idecode:ID|register_array[13][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.100 ns ; reset ; Idecode:ID|register_array[13][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.191 ns ; reset ; Idecode:ID|register_array[11][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.214 ns ; reset ; Idecode:ID|register_array[13][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.302 ns ; reset ; Idecode:ID|register_array[19][1]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.389 ns ; reset ; Idecode:ID|register_array[13][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.401 ns ; reset ; Idecode:ID|register_array[13][16]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.408 ns ; reset ; Idecode:ID|register_array[21][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.459 ns ; reset ; Idecode:ID|register_array[13][14]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.460 ns ; reset ; Idecode:ID|register_array[9][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -4.560 ns ; reset ; Idecode:ID|register_array[15][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.560 ns ; reset ; Ifetch:IFE|PC[4]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.577 ns ; reset ; Ifetch:IFE|PC[9]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.578 ns ; reset ; Ifetch:IFE|PC[7]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.608 ns ; reset ; Idecode:ID|register_array[21][5]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.608 ns ; reset ; Idecode:ID|register_array[21][15]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.619 ns ; reset ; Idecode:ID|register_array[21][1]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.620 ns ; reset ; Idecode:ID|register_array[21][19]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.691 ns ; reset ; Ifetch:IFE|PC[2]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.692 ns ; reset ; Ifetch:IFE|PC[5]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.722 ns ; reset ; Idecode:ID|register_array[29][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.726 ns ; reset ; Idecode:ID|register_array[31][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.859 ns ; reset ; Idecode:ID|register_array[21][31]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.860 ns ; reset ; Idecode:ID|register_array[21][21]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.883 ns ; reset ; Ifetch:IFE|PC[6]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.886 ns ; reset ; Ifetch:IFE|PC[8]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.897 ns ; reset ; Ifetch:IFE|PC[3]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.902 ns ; reset ; Idecode:ID|register_array[24][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.904 ns ; reset ; Idecode:ID|register_array[8][30]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.922 ns ; reset ; Idecode:ID|register_array[15][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.922 ns ; reset ; Idecode:ID|register_array[15][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.925 ns ; reset ; Idecode:ID|register_array[17][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.928 ns ; reset ; Idecode:ID|register_array[23][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.978 ns ; reset ; Idecode:ID|register_array[21][29]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.995 ns ; reset ; Idecode:ID|register_array[31][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -4.995 ns ; reset ; Idecode:ID|register_array[27][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.039 ns ; reset ; Idecode:ID|register_array[15][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.046 ns ; reset ; Idecode:ID|register_array[25][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.052 ns ; reset ; Idecode:ID|register_array[15][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.056 ns ; reset ; Idecode:ID|register_array[17][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.057 ns ; reset ; Idecode:ID|register_array[21][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.059 ns ; reset ; Idecode:ID|register_array[26][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.063 ns ; reset ; Idecode:ID|register_array[29][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.066 ns ; reset ; Idecode:ID|register_array[25][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.074 ns ; reset ; Idecode:ID|register_array[17][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.076 ns ; reset ; Idecode:ID|register_array[21][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.077 ns ; reset ; Idecode:ID|register_array[14][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.078 ns ; reset ; Idecode:ID|register_array[6][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.083 ns ; reset ; Idecode:ID|register_array[19][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.124 ns ; reset ; Idecode:ID|register_array[9][6]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.124 ns ; reset ; Idecode:ID|register_array[11][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.126 ns ; reset ; Idecode:ID|register_array[21][17]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.134 ns ; reset ; Idecode:ID|register_array[26][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.143 ns ; reset ; Idecode:ID|register_array[18][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.144 ns ; reset ; Idecode:ID|register_array[2][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.149 ns ; reset ; Idecode:ID|register_array[23][1]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.156 ns ; reset ; Idecode:ID|register_array[10][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.157 ns ; reset ; Idecode:ID|register_array[26][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.161 ns ; reset ; Idecode:ID|register_array[21][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.162 ns ; reset ; Idecode:ID|register_array[17][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.168 ns ; reset ; Idecode:ID|register_array[24][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.174 ns ; reset ; Idecode:ID|register_array[23][15]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.188 ns ; reset ; Idecode:ID|register_array[13][12]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.223 ns ; reset ; Idecode:ID|register_array[29][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.224 ns ; reset ; Idecode:ID|register_array[25][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.224 ns ; reset ; Idecode:ID|register_array[26][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.224 ns ; reset ; Idecode:ID|register_array[10][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.240 ns ; reset ; Idecode:ID|register_array[2][30]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.245 ns ; reset ; Idecode:ID|register_array[18][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.246 ns ; reset ; Idecode:ID|register_array[15][16]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.255 ns ; reset ; Idecode:ID|register_array[31][1]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.257 ns ; reset ; Idecode:ID|register_array[31][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.257 ns ; reset ; Idecode:ID|register_array[27][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.259 ns ; reset ; Idecode:ID|register_array[18][1]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.265 ns ; reset ; Idecode:ID|register_array[26][1]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.270 ns ; reset ; Idecode:ID|register_array[31][16]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.270 ns ; reset ; Idecode:ID|register_array[27][16]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.275 ns ; reset ; Idecode:ID|register_array[24][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.290 ns ; reset ; Idecode:ID|register_array[16][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.295 ns ; reset ; Idecode:ID|register_array[15][14]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.299 ns ; reset ; Idecode:ID|register_array[9][3]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.302 ns ; reset ; Idecode:ID|register_array[22][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.303 ns ; reset ; Idecode:ID|register_array[23][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.303 ns ; reset ; Idecode:ID|register_array[30][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.304 ns ; reset ; Idecode:ID|register_array[19][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.306 ns ; reset ; Idecode:ID|register_array[31][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.306 ns ; reset ; Idecode:ID|register_array[27][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.318 ns ; reset ; Idecode:ID|register_array[7][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.318 ns ; reset ; Idecode:ID|register_array[5][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.318 ns ; reset ; Idecode:ID|register_array[23][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.322 ns ; reset ; Idecode:ID|register_array[19][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.327 ns ; reset ; Idecode:ID|register_array[10][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.338 ns ; reset ; Idecode:ID|register_array[13][10]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.349 ns ; reset ; Idecode:ID|register_array[25][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.358 ns ; reset ; Idecode:ID|register_array[7][16]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.358 ns ; reset ; Idecode:ID|register_array[5][16]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.359 ns ; reset ; Idecode:ID|register_array[8][3]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.369 ns ; reset ; Idecode:ID|register_array[31][14]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.369 ns ; reset ; Idecode:ID|register_array[27][14]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.372 ns ; reset ; Idecode:ID|register_array[24][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.378 ns ; reset ; Idecode:ID|register_array[28][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.379 ns ; reset ; Idecode:ID|register_array[20][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.382 ns ; reset ; Idecode:ID|register_array[10][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.382 ns ; reset ; Idecode:ID|register_array[13][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.385 ns ; reset ; Idecode:ID|register_array[13][8]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.394 ns ; reset ; Idecode:ID|register_array[8][1]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.394 ns ; reset ; Idecode:ID|register_array[8][7]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.394 ns ; reset ; Idecode:ID|register_array[8][9]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.394 ns ; reset ; Idecode:ID|register_array[8][11]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.394 ns ; reset ; Idecode:ID|register_array[8][29]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.395 ns ; reset ; Idecode:ID|register_array[3][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.396 ns ; reset ; Idecode:ID|register_array[1][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.399 ns ; reset ; Idecode:ID|register_array[24][5]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.400 ns ; reset ; Idecode:ID|register_array[24][1]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.400 ns ; reset ; Idecode:ID|register_array[24][29]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.405 ns ; reset ; Idecode:ID|register_array[27][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.422 ns ; reset ; Idecode:ID|register_array[7][6]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.422 ns ; reset ; Idecode:ID|register_array[5][6]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.424 ns ; reset ; Idecode:ID|register_array[1][6]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.425 ns ; reset ; Idecode:ID|register_array[3][6]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.428 ns ; reset ; Idecode:ID|register_array[31][19]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.435 ns ; reset ; Idecode:ID|register_array[21][23]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.436 ns ; reset ; Idecode:ID|register_array[17][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.448 ns ; reset ; Idecode:ID|register_array[11][1]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.448 ns ; reset ; Idecode:ID|register_array[7][1]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.449 ns ; reset ; Idecode:ID|register_array[15][1]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.449 ns ; reset ; Idecode:ID|register_array[3][1]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.452 ns ; reset ; Idecode:ID|register_array[8][31]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.460 ns ; reset ; Idecode:ID|register_array[28][14]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.462 ns ; reset ; Idecode:ID|register_array[20][14]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.468 ns ; reset ; Idecode:ID|register_array[11][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.470 ns ; reset ; Idecode:ID|register_array[9][0]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.480 ns ; reset ; Idecode:ID|register_array[27][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.485 ns ; reset ; Idecode:ID|register_array[8][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.487 ns ; reset ; Idecode:ID|register_array[16][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.498 ns ; reset ; Idecode:ID|register_array[29][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.500 ns ; reset ; Idecode:ID|register_array[21][25]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.507 ns ; reset ; Idecode:ID|register_array[1][19]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.508 ns ; reset ; Idecode:ID|register_array[7][30]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.509 ns ; reset ; Idecode:ID|register_array[5][30]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.510 ns ; reset ; Idecode:ID|register_array[5][19]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.513 ns ; reset ; Idecode:ID|register_array[18][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.514 ns ; reset ; Idecode:ID|register_array[13][18]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.520 ns ; reset ; Idecode:ID|register_array[27][1]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.529 ns ; reset ; Idecode:ID|register_array[19][19]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.530 ns ; reset ; Idecode:ID|register_array[23][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.530 ns ; reset ; Idecode:ID|register_array[23][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.530 ns ; reset ; Idecode:ID|register_array[23][8]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.530 ns ; reset ; Idecode:ID|register_array[23][10]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.530 ns ; reset ; Idecode:ID|register_array[23][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.533 ns ; reset ; Idecode:ID|register_array[23][29]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.546 ns ; reset ; Idecode:ID|register_array[13][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.547 ns ; reset ; Idecode:ID|register_array[3][16]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.548 ns ; reset ; Idecode:ID|register_array[21][9]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.548 ns ; reset ; Idecode:ID|register_array[25][16]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.548 ns ; reset ; Idecode:ID|register_array[29][16]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.548 ns ; reset ; Idecode:ID|register_array[17][19]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.549 ns ; reset ; Idecode:ID|register_array[1][16]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.553 ns ; reset ; Idecode:ID|register_array[11][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.554 ns ; reset ; Idecode:ID|register_array[9][4]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.560 ns ; reset ; Idecode:ID|register_array[5][3]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.560 ns ; reset ; Idecode:ID|register_array[8][15]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.583 ns ; reset ; Idecode:ID|register_array[22][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.586 ns ; reset ; Idecode:ID|register_array[13][24]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.586 ns ; reset ; Idecode:ID|register_array[30][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.587 ns ; reset ; Idecode:ID|register_array[7][3]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.590 ns ; reset ; Idecode:ID|register_array[3][3]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.592 ns ; reset ; Idecode:ID|register_array[8][4]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.595 ns ; reset ; Idecode:ID|register_array[3][4]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.596 ns ; reset ; Idecode:ID|register_array[1][4]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.597 ns ; reset ; Idecode:ID|register_array[7][4]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.598 ns ; reset ; Idecode:ID|register_array[5][4]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.600 ns ; reset ; Idecode:ID|register_array[29][19]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.601 ns ; reset ; Idecode:ID|register_array[10][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.602 ns ; reset ; Idecode:ID|register_array[27][19]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.649 ns ; reset ; Idecode:ID|register_array[30][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.650 ns ; reset ; Idecode:ID|register_array[22][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.652 ns ; reset ; Idecode:ID|register_array[20][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.654 ns ; reset ; Idecode:ID|register_array[28][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.657 ns ; reset ; Idecode:ID|register_array[21][13]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.669 ns ; reset ; Idecode:ID|register_array[4][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.671 ns ; reset ; Idecode:ID|register_array[12][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.671 ns ; reset ; Idecode:ID|register_array[21][27]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.673 ns ; reset ; Idecode:ID|register_array[11][15]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.674 ns ; reset ; Idecode:ID|register_array[8][0]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -5.674 ns ; reset ; Idecode:ID|register_array[8][20]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.676 ns ; reset ; Idecode:ID|register_array[8][13]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.676 ns ; reset ; Idecode:ID|register_array[15][15]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.676 ns ; reset ; Idecode:ID|register_array[8][17]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.676 ns ; reset ; Idecode:ID|register_array[8][19]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.676 ns ; reset ; Idecode:ID|register_array[8][21]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.676 ns ; reset ; Idecode:ID|register_array[8][27]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.679 ns ; reset ; Idecode:ID|register_array[25][15]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.680 ns ; reset ; Idecode:ID|register_array[27][15]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.682 ns ; reset ; Idecode:ID|register_array[23][21]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.689 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a20~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -5.693 ns ; reset ; Idecode:ID|register_array[24][9]                                                                  ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;       ;                                                                                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+---------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jul 09 15:02:03 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS -c MIPS
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Slack time is 22.529 ns for clock "clock" between source memory "Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7" and destination memory "dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0"
    Info: Fmax is 18.2 MHz (period= 54.942 ns)
    Info: + Largest memory to memory requirement is 49.502 ns
        Info: + Setup relationship between source and destination is 50.000 ns
            Info: + Latch edge is 50.000 ns
                Info: Clock period of Destination clock "clock" is 100.000 ns with inverted offset of 50.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clock" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.074 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.398 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1098; CLK Node = 'clock'
                Info: 2: + IC(0.712 ns) + CELL(0.556 ns) = 2.398 ns; Loc. = M4K_X19_Y12; Fanout = 18; MEM Node = 'dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0'
                Info: Total cell delay = 1.686 ns ( 70.31 % )
                Info: Total interconnect delay = 0.712 ns ( 29.69 % )
            Info: - Longest clock path from clock "clock" to source memory is 2.324 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1098; CLK Node = 'clock'
                Info: 2: + IC(0.638 ns) + CELL(0.556 ns) = 2.324 ns; Loc. = M4K_X49_Y9; Fanout = 18; MEM Node = 'Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7'
                Info: Total cell delay = 1.686 ns ( 72.55 % )
                Info: Total interconnect delay = 0.638 ns ( 27.45 % )
        Info: - Micro clock to output delay of source is 0.500 ns
        Info: - Micro setup delay of destination is 0.072 ns
    Info: - Longest memory to memory delay is 26.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X49_Y9; Fanout = 18; MEM Node = 'Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg7'
        Info: 2: + IC(0.000 ns) + CELL(3.314 ns) = 3.314 ns; Loc. = M4K_X49_Y9; Fanout = 242; MEM Node = 'Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|q_a[17]'
        Info: 3: + IC(4.772 ns) + CELL(0.088 ns) = 8.174 ns; Loc. = LC_X32_Y12_N0; Fanout = 1; COMB Node = 'Idecode:ID|Mux58~156'
        Info: 4: + IC(1.551 ns) + CELL(0.088 ns) = 9.813 ns; Loc. = LC_X34_Y19_N1; Fanout = 1; COMB Node = 'Idecode:ID|Mux58~157'
        Info: 5: + IC(1.537 ns) + CELL(0.088 ns) = 11.438 ns; Loc. = LC_X34_Y11_N2; Fanout = 1; COMB Node = 'Idecode:ID|Mux58~160'
        Info: 6: + IC(1.522 ns) + CELL(0.454 ns) = 13.414 ns; Loc. = LC_X34_Y16_N0; Fanout = 1; COMB Node = 'Idecode:ID|Mux58~163'
        Info: 7: + IC(2.174 ns) + CELL(0.454 ns) = 16.042 ns; Loc. = LC_X40_Y7_N4; Fanout = 3; COMB Node = 'Idecode:ID|Mux58~174'
        Info: 8: + IC(2.902 ns) + CELL(0.454 ns) = 19.398 ns; Loc. = LC_X30_Y11_N3; Fanout = 2; COMB Node = 'Execute:EXE|Binput[5]~2068'
        Info: 9: + IC(1.199 ns) + CELL(0.088 ns) = 20.685 ns; Loc. = LC_X27_Y12_N1; Fanout = 3; COMB Node = 'Execute:EXE|Add1~9015'
        Info: 10: + IC(0.542 ns) + CELL(0.434 ns) = 21.661 ns; Loc. = LC_X28_Y12_N0; Fanout = 2; COMB Node = 'Execute:EXE|Add1~8902'
        Info: 11: + IC(0.000 ns) + CELL(0.060 ns) = 21.721 ns; Loc. = LC_X28_Y12_N1; Fanout = 2; COMB Node = 'Execute:EXE|Add1~8908'
        Info: 12: + IC(0.000 ns) + CELL(0.060 ns) = 21.781 ns; Loc. = LC_X28_Y12_N2; Fanout = 2; COMB Node = 'Execute:EXE|Add1~8912'
        Info: 13: + IC(0.000 ns) + CELL(0.060 ns) = 21.841 ns; Loc. = LC_X28_Y12_N3; Fanout = 2; COMB Node = 'Execute:EXE|Add1~8916'
        Info: 14: + IC(0.000 ns) + CELL(0.137 ns) = 21.978 ns; Loc. = LC_X28_Y12_N4; Fanout = 6; COMB Node = 'Execute:EXE|Add1~8920'
        Info: 15: + IC(0.000 ns) + CELL(0.160 ns) = 22.138 ns; Loc. = LC_X28_Y12_N9; Fanout = 6; COMB Node = 'Execute:EXE|Add1~8940'
        Info: 16: + IC(0.000 ns) + CELL(0.105 ns) = 22.243 ns; Loc. = LC_X28_Y11_N4; Fanout = 6; COMB Node = 'Execute:EXE|Add1~8960'
        Info: 17: + IC(0.000 ns) + CELL(0.160 ns) = 22.403 ns; Loc. = LC_X28_Y11_N9; Fanout = 6; COMB Node = 'Execute:EXE|Add1~8980'
        Info: 18: + IC(0.000 ns) + CELL(0.105 ns) = 22.508 ns; Loc. = LC_X28_Y10_N4; Fanout = 2; COMB Node = 'Execute:EXE|Add1~9001'
        Info: 19: + IC(0.000 ns) + CELL(0.478 ns) = 22.986 ns; Loc. = LC_X28_Y10_N6; Fanout = 1; COMB Node = 'Execute:EXE|Add1~8875'
        Info: 20: + IC(0.324 ns) + CELL(0.088 ns) = 23.398 ns; Loc. = LC_X28_Y10_N9; Fanout = 1; COMB Node = 'Execute:EXE|Add1~8877'
        Info: 21: + IC(0.535 ns) + CELL(0.340 ns) = 24.273 ns; Loc. = LC_X27_Y10_N0; Fanout = 3; COMB Node = 'Execute:EXE|Add1~8879'
        Info: 22: + IC(0.564 ns) + CELL(0.225 ns) = 25.062 ns; Loc. = LC_X26_Y10_N4; Fanout = 4; COMB Node = 'Execute:EXE|ALU_Result[0]~2757'
        Info: 23: + IC(1.616 ns) + CELL(0.295 ns) = 26.973 ns; Loc. = M4K_X19_Y12; Fanout = 18; MEM Node = 'dmemory:MEM|altsyncram:data_memory|altsyncram_qpg3:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 7.735 ns ( 28.68 % )
        Info: Total interconnect delay = 19.238 ns ( 71.32 % )
Info: Minimum slack time is 1.593 ns for clock "clock" between source register "Ifetch:IFE|PC[9]" and destination register "Ifetch:IFE|PC[9]"
    Info: + Shortest register to register delay is 1.432 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y9_N8; Fanout = 2; REG Node = 'Ifetch:IFE|PC[9]'
        Info: 2: + IC(0.383 ns) + CELL(0.340 ns) = 0.723 ns; Loc. = LC_X48_Y9_N7; Fanout = 3; COMB Node = 'Ifetch:IFE|PC_plus_4_out[9]~30'
        Info: 3: + IC(0.341 ns) + CELL(0.368 ns) = 1.432 ns; Loc. = LC_X48_Y9_N8; Fanout = 2; REG Node = 'Ifetch:IFE|PC[9]'
        Info: Total cell delay = 0.708 ns ( 49.44 % )
        Info: Total interconnect delay = 0.724 ns ( 50.56 % )
    Info: - Smallest register to register requirement is -0.161 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clock" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clock" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clock" to destination register is 2.315 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1098; CLK Node = 'clock'
                Info: 2: + IC(0.638 ns) + CELL(0.547 ns) = 2.315 ns; Loc. = LC_X48_Y9_N8; Fanout = 2; REG Node = 'Ifetch:IFE|PC[9]'
                Info: Total cell delay = 1.677 ns ( 72.44 % )
                Info: Total interconnect delay = 0.638 ns ( 27.56 % )
            Info: - Shortest clock path from clock "clock" to source register is 2.315 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1098; CLK Node = 'clock'
                Info: 2: + IC(0.638 ns) + CELL(0.547 ns) = 2.315 ns; Loc. = LC_X48_Y9_N8; Fanout = 2; REG Node = 'Ifetch:IFE|PC[9]'
                Info: Total cell delay = 1.677 ns ( 72.44 % )
                Info: Total interconnect delay = 0.638 ns ( 27.56 % )
        Info: - Micro clock to output delay of source is 0.173 ns
        Info: + Micro hold delay of destination is 0.012 ns
Info: tsu for register "Idecode:ID|register_array[22][7]" (data pin = "reset", clock pin = "clock") is 10.285 ns
    Info: + Longest pin to register delay is 12.571 ns
        Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_U12; Fanout = 121; PIN Node = 'reset'
        Info: 2: + IC(6.923 ns) + CELL(0.225 ns) = 8.283 ns; Loc. = LC_X35_Y19_N5; Fanout = 30; COMB Node = 'Idecode:ID|register_array~42328'
        Info: 3: + IC(4.199 ns) + CELL(0.089 ns) = 12.571 ns; Loc. = LC_X35_Y9_N4; Fanout = 2; REG Node = 'Idecode:ID|register_array[22][7]'
        Info: Total cell delay = 1.449 ns ( 11.53 % )
        Info: Total interconnect delay = 11.122 ns ( 88.47 % )
    Info: + Micro setup delay of destination is 0.029 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.315 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1098; CLK Node = 'clock'
        Info: 2: + IC(0.638 ns) + CELL(0.547 ns) = 2.315 ns; Loc. = LC_X35_Y9_N4; Fanout = 2; REG Node = 'Idecode:ID|register_array[22][7]'
        Info: Total cell delay = 1.677 ns ( 72.44 % )
        Info: Total interconnect delay = 0.638 ns ( 27.56 % )
Info: tco from clock "clock" to destination pin "Zero_out" through memory "Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0" is 36.422 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.324 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1098; CLK Node = 'clock'
        Info: 2: + IC(0.638 ns) + CELL(0.556 ns) = 2.324 ns; Loc. = M4K_X49_Y9; Fanout = 18; MEM Node = 'Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0'
        Info: Total cell delay = 1.686 ns ( 72.55 % )
        Info: Total interconnect delay = 0.638 ns ( 27.45 % )
    Info: + Micro clock to output delay of source is 0.500 ns
    Info: + Longest memory to pin delay is 33.598 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X49_Y9; Fanout = 18; MEM Node = 'Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a28~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.314 ns) = 3.314 ns; Loc. = M4K_X49_Y9; Fanout = 242; MEM Node = 'Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|q_a[17]'
        Info: 3: + IC(4.772 ns) + CELL(0.088 ns) = 8.174 ns; Loc. = LC_X32_Y12_N0; Fanout = 1; COMB Node = 'Idecode:ID|Mux58~156'
        Info: 4: + IC(1.551 ns) + CELL(0.088 ns) = 9.813 ns; Loc. = LC_X34_Y19_N1; Fanout = 1; COMB Node = 'Idecode:ID|Mux58~157'
        Info: 5: + IC(1.537 ns) + CELL(0.088 ns) = 11.438 ns; Loc. = LC_X34_Y11_N2; Fanout = 1; COMB Node = 'Idecode:ID|Mux58~160'
        Info: 6: + IC(1.522 ns) + CELL(0.454 ns) = 13.414 ns; Loc. = LC_X34_Y16_N0; Fanout = 1; COMB Node = 'Idecode:ID|Mux58~163'
        Info: 7: + IC(2.174 ns) + CELL(0.454 ns) = 16.042 ns; Loc. = LC_X40_Y7_N4; Fanout = 3; COMB Node = 'Idecode:ID|Mux58~174'
        Info: 8: + IC(2.902 ns) + CELL(0.454 ns) = 19.398 ns; Loc. = LC_X30_Y11_N3; Fanout = 2; COMB Node = 'Execute:EXE|Binput[5]~2068'
        Info: 9: + IC(1.199 ns) + CELL(0.088 ns) = 20.685 ns; Loc. = LC_X27_Y12_N1; Fanout = 3; COMB Node = 'Execute:EXE|Add1~9015'
        Info: 10: + IC(0.542 ns) + CELL(0.434 ns) = 21.661 ns; Loc. = LC_X28_Y12_N0; Fanout = 2; COMB Node = 'Execute:EXE|Add1~8902'
        Info: 11: + IC(0.000 ns) + CELL(0.060 ns) = 21.721 ns; Loc. = LC_X28_Y12_N1; Fanout = 2; COMB Node = 'Execute:EXE|Add1~8908'
        Info: 12: + IC(0.000 ns) + CELL(0.060 ns) = 21.781 ns; Loc. = LC_X28_Y12_N2; Fanout = 2; COMB Node = 'Execute:EXE|Add1~8912'
        Info: 13: + IC(0.000 ns) + CELL(0.060 ns) = 21.841 ns; Loc. = LC_X28_Y12_N3; Fanout = 2; COMB Node = 'Execute:EXE|Add1~8916'
        Info: 14: + IC(0.000 ns) + CELL(0.137 ns) = 21.978 ns; Loc. = LC_X28_Y12_N4; Fanout = 6; COMB Node = 'Execute:EXE|Add1~8920'
        Info: 15: + IC(0.000 ns) + CELL(0.160 ns) = 22.138 ns; Loc. = LC_X28_Y12_N9; Fanout = 6; COMB Node = 'Execute:EXE|Add1~8940'
        Info: 16: + IC(0.000 ns) + CELL(0.523 ns) = 22.661 ns; Loc. = LC_X28_Y11_N0; Fanout = 1; COMB Node = 'Execute:EXE|Add1~8943'
        Info: 17: + IC(1.180 ns) + CELL(0.088 ns) = 23.929 ns; Loc. = LC_X25_Y12_N6; Fanout = 2; COMB Node = 'Execute:EXE|Add1~8945'
        Info: 18: + IC(0.344 ns) + CELL(0.454 ns) = 24.727 ns; Loc. = LC_X25_Y12_N3; Fanout = 1; COMB Node = 'Execute:EXE|Equal0~859'
        Info: 19: + IC(0.930 ns) + CELL(0.454 ns) = 26.111 ns; Loc. = LC_X26_Y11_N3; Fanout = 1; COMB Node = 'Execute:EXE|Equal0~863'
        Info: 20: + IC(2.469 ns) + CELL(0.340 ns) = 28.920 ns; Loc. = LC_X47_Y10_N4; Fanout = 2; COMB Node = 'Execute:EXE|Equal0~868'
        Info: 21: + IC(0.322 ns) + CELL(0.340 ns) = 29.582 ns; Loc. = LC_X47_Y10_N9; Fanout = 1; COMB Node = 'Execute:EXE|Equal0~869'
        Info: 22: + IC(2.382 ns) + CELL(1.634 ns) = 33.598 ns; Loc. = PIN_N17; Fanout = 0; PIN Node = 'Zero_out'
        Info: Total cell delay = 9.772 ns ( 29.09 % )
        Info: Total interconnect delay = 23.826 ns ( 70.91 % )
Info: th for register "Idecode:ID|register_array[11][2]" (data pin = "reset", clock pin = "clock") is -3.948 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.315 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1098; CLK Node = 'clock'
        Info: 2: + IC(0.638 ns) + CELL(0.547 ns) = 2.315 ns; Loc. = LC_X44_Y12_N3; Fanout = 2; REG Node = 'Idecode:ID|register_array[11][2]'
        Info: Total cell delay = 1.677 ns ( 72.44 % )
        Info: Total interconnect delay = 0.638 ns ( 27.56 % )
    Info: + Micro hold delay of destination is 0.012 ns
    Info: - Shortest pin to register delay is 6.275 ns
        Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_U12; Fanout = 121; PIN Node = 'reset'
        Info: 2: + IC(4.902 ns) + CELL(0.238 ns) = 6.275 ns; Loc. = LC_X44_Y12_N3; Fanout = 2; REG Node = 'Idecode:ID|register_array[11][2]'
        Info: Total cell delay = 1.373 ns ( 21.88 % )
        Info: Total interconnect delay = 4.902 ns ( 78.12 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 136 megabytes of memory during processing
    Info: Processing ended: Mon Jul 09 15:02:26 2007
    Info: Elapsed time: 00:00:23


