#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* Counter_CounterUDB */
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Counter_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Counter_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Counter_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Counter_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Counter_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Counter_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Counter_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Counter_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Counter_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Counter_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Counter_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Counter_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB07_F1
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__4__MASK 0x10u
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__4__POS 4
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x77u
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB07_ST

/* I2C_I2C_IRQ */
#define I2C_I2C_IRQ__ES2_PATCH 0
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define I2C_I2C_IRQ__INTC_MASK 0x80u
#define I2C_I2C_IRQ__INTC_NUMBER 15
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define I2C_I2C_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x1Eu)

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* I2C_I2C_FF */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG

/* CountClk */
#define CountClk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CountClk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CountClk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CountClk__CFG2_SRC_SEL_MASK 0x07u
#define CountClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CountClk__PM_ACT_MSK 0x01u
#define CountClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CountClk__PM_STBY_MSK 0x01u

/* Fin */
#define Fin__0__MASK 0x04u
#define Fin__0__PC CYREG_PRT0_PC2
#define Fin__0__PORT 0
#define Fin__0__SHIFT 2
#define Fin__AG CYREG_PRT0_AG
#define Fin__AMUX CYREG_PRT0_AMUX
#define Fin__BIE CYREG_PRT0_BIE
#define Fin__BIT_MASK CYREG_PRT0_BIT_MASK
#define Fin__BYP CYREG_PRT0_BYP
#define Fin__CTL CYREG_PRT0_CTL
#define Fin__DM0 CYREG_PRT0_DM0
#define Fin__DM1 CYREG_PRT0_DM1
#define Fin__DM2 CYREG_PRT0_DM2
#define Fin__DR CYREG_PRT0_DR
#define Fin__INP_DIS CYREG_PRT0_INP_DIS
#define Fin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Fin__LCD_EN CYREG_PRT0_LCD_EN
#define Fin__MASK 0x04u
#define Fin__PORT 0
#define Fin__PRT CYREG_PRT0_PRT
#define Fin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Fin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Fin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Fin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Fin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Fin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Fin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Fin__PS CYREG_PRT0_PS
#define Fin__SHIFT 2
#define Fin__SLW CYREG_PRT0_SLW

/* ISR */
#define ISR__ES2_PATCH 0
#define ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define ISR__INTC_MASK 0x80u
#define ISR__INTC_NUMBER 23
#define ISR__INTC_PRIOR_NUM 7
#define ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR23
#define ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x2Eu)

/* SCL */
#define SCL__0__MASK 0x01u
#define SCL__0__PC CYREG_PRT0_PC0
#define SCL__0__PORT 0
#define SCL__0__SHIFT 0
#define SCL__AG CYREG_PRT0_AG
#define SCL__AMUX CYREG_PRT0_AMUX
#define SCL__BIE CYREG_PRT0_BIE
#define SCL__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCL__BYP CYREG_PRT0_BYP
#define SCL__CTL CYREG_PRT0_CTL
#define SCL__DM0 CYREG_PRT0_DM0
#define SCL__DM1 CYREG_PRT0_DM1
#define SCL__DM2 CYREG_PRT0_DM2
#define SCL__DR CYREG_PRT0_DR
#define SCL__INP_DIS CYREG_PRT0_INP_DIS
#define SCL__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCL__LCD_EN CYREG_PRT0_LCD_EN
#define SCL__MASK 0x01u
#define SCL__PORT 0
#define SCL__PRT CYREG_PRT0_PRT
#define SCL__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCL__PS CYREG_PRT0_PS
#define SCL__SHIFT 0
#define SCL__SLW CYREG_PRT0_SLW

/* SDA */
#define SDA__0__MASK 0x02u
#define SDA__0__PC CYREG_PRT0_PC1
#define SDA__0__PORT 0
#define SDA__0__SHIFT 1
#define SDA__AG CYREG_PRT0_AG
#define SDA__AMUX CYREG_PRT0_AMUX
#define SDA__BIE CYREG_PRT0_BIE
#define SDA__BIT_MASK CYREG_PRT0_BIT_MASK
#define SDA__BYP CYREG_PRT0_BYP
#define SDA__CTL CYREG_PRT0_CTL
#define SDA__DM0 CYREG_PRT0_DM0
#define SDA__DM1 CYREG_PRT0_DM1
#define SDA__DM2 CYREG_PRT0_DM2
#define SDA__DR CYREG_PRT0_DR
#define SDA__INP_DIS CYREG_PRT0_INP_DIS
#define SDA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SDA__LCD_EN CYREG_PRT0_LCD_EN
#define SDA__MASK 0x02u
#define SDA__PORT 0
#define SDA__PRT CYREG_PRT0_PRT
#define SDA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SDA__PS CYREG_PRT0_PS
#define SDA__SHIFT 1
#define SDA__SLW CYREG_PRT0_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_BOOTLOADER_IO_COMP_I2C 1
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_APPLICATION_ID 0x0000
#define CYDEV_APPLICATION_VERSION 0x0000
#define CYDEV_BOOTLOADER_CHECKSUM CYDEV_BOOTLOADER_CHECKSUM_BASIC
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_FAST_VERIFY 0
#define CYDEV_BOOTLOADER_VERSION 0x0000
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 200
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CUSTOM_ID 0x00000000
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define CyBtldr_I2C CYDEV_BOOTLOADER_IO_COMP_I2C
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
