{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443509920022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443509920022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 14:58:39 2015 " "Processing started: Tue Sep 29 14:58:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443509920022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443509920022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HUCB2P0_TOP -c HUCB2P0_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off HUCB2P0_TOP -c HUCB2P0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443509920022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443509921019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_core/usb_121pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usb_core/usb_121pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_121pll-rtl " "Found design unit 1: usb_121pll-rtl" {  } { { "usb_core/usb_121pll.vhd" "" { Text "D:/another_team/HUCB2P0_150701/usb_core/usb_121pll.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922052 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_121pll " "Found entity 1: usb_121pll" {  } { { "usb_core/usb_121pll.vhd" "" { Text "D:/another_team/HUCB2P0_150701/usb_core/usb_121pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_core/usb_121pll/usb_121pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_core/usb_121pll/usb_121pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_121pll_0002 " "Found entity 1: usb_121pll_0002" {  } { { "usb_core/usb_121pll/usb_121pll_0002.v" "" { Text "D:/another_team/HUCB2P0_150701/usb_core/usb_121pll/usb_121pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16_usb_fifo/usb_wr_fifo_32x512.v 1 1 " "Found 1 design units, including 1 entities, in source file 16_usb_fifo/usb_wr_fifo_32x512.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_wr_fifo_32x512 " "Found entity 1: usb_wr_fifo_32x512" {  } { { "16_usb_fifo/usb_wr_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_wr_fifo_32x512.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16_usb_fifo/usb_rd_fifo_32x512.v 1 1 " "Found 1 design units, including 1 entities, in source file 16_usb_fifo/usb_rd_fifo_32x512.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_rd_fifo_32x512 " "Found entity 1: usb_rd_fifo_32x512" {  } { { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16_usb_fifo/uart_fifo_64x128.v 1 1 " "Found 1 design units, including 1 entities, in source file 16_usb_fifo/uart_fifo_64x128.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fifo_64x128 " "Found entity 1: uart_fifo_64x128" {  } { { "16_usb_fifo/uart_fifo_64x128.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/uart_fifo_64x128.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03_usb/usb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file 03_usb/usb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_uart " "Found entity 1: usb_uart" {  } { { "03_usb/usb_uart.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03_usb/usb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file 03_usb/usb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_top " "Found entity 1: usb_top" {  } { { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922069 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "usb_gpif_ctrl.v(324) " "Verilog HDL warning at usb_gpif_ctrl.v(324): extended using \"x\" or \"z\"" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 324 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1443509922071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03_usb/usb_gpif_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file 03_usb/usb_gpif_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_gpif_ctrl " "Found entity 1: usb_gpif_ctrl" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03_usb/register_ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file 03_usb/register_ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_ctrl_top " "Found entity 1: register_ctrl_top" {  } { { "03_usb/register_ctrl_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/register_ctrl_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/ads58c48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/ads58c48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADS58C48-rtl " "Found design unit 1: ADS58C48-rtl" {  } { { "adc/ADS58C48.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADS58C48.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922077 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADS58C48 " "Found entity 1: ADS58C48" {  } { { "adc/ADS58C48.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADS58C48.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/adc_ddio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/adc_ddio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_ddio-SYN " "Found design unit 1: adc_ddio-SYN" {  } { { "adc/ADC_DDIO.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADC_DDIO.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922079 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_DDIO " "Found entity 1: ADC_DDIO" {  } { { "adc/ADC_DDIO.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADC_DDIO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/ad9634.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/ad9634.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD9634-rtl " "Found design unit 1: AD9634-rtl" {  } { { "adc/AD9634.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/AD9634.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922081 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD9634 " "Found entity 1: AD9634" {  } { { "adc/AD9634.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/AD9634.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/ad9235.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/ad9235.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD9235-rtl " "Found design unit 1: AD9235-rtl" {  } { { "adc/AD9235.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/AD9235.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922082 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD9235 " "Found entity 1: AD9235" {  } { { "adc/AD9235.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/AD9235.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontend/resize_tools.vhd 2 0 " "Found 2 design units, including 0 entities, in source file frontend/resize_tools.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_tools_pkg " "Found design unit 1: resize_tools_pkg" {  } { { "frontend/resize_tools.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/resize_tools.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922084 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 resize_tools_pkg-body " "Found design unit 2: resize_tools_pkg-body" {  } { { "frontend/resize_tools.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/resize_tools.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontend/r2p_pre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frontend/r2p_pre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2p_pre-dataflow " "Found design unit 1: r2p_pre-dataflow" {  } { { "frontend/r2p_pre.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_pre.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922086 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2p_pre " "Found entity 1: r2p_pre" {  } { { "frontend/r2p_pre.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_pre.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontend/r2p_post.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frontend/r2p_post.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2p_post-dataflow " "Found design unit 1: r2p_post-dataflow" {  } { { "frontend/r2p_post.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_post.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922090 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2p_post " "Found entity 1: r2p_post" {  } { { "frontend/r2p_post.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_post.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontend/r2p_corproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frontend/r2p_corproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2p_corproc-dataflow " "Found design unit 1: r2p_corproc-dataflow" {  } { { "frontend/r2p_corproc.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_corproc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922092 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2p_corproc " "Found entity 1: r2p_corproc" {  } { { "frontend/r2p_corproc.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_corproc.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontend/r2p_cordicpipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frontend/r2p_cordicpipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2p_CordicPipe-dataflow " "Found design unit 1: r2p_CordicPipe-dataflow" {  } { { "frontend/r2p_CordicPipe.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_CordicPipe.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922093 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2p_CordicPipe " "Found entity 1: r2p_CordicPipe" {  } { { "frontend/r2p_CordicPipe.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_CordicPipe.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontend/r2p_cordic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frontend/r2p_cordic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2p_cordic-dataflow " "Found design unit 1: r2p_cordic-dataflow" {  } { { "frontend/r2p_cordic.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922095 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2p_cordic " "Found entity 1: r2p_cordic" {  } { { "frontend/r2p_cordic.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontend/hilbert_filter.vhd 4 1 " "Found 4 design units, including 1 entities, in source file frontend/hilbert_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hilbert_filter_pkg " "Found design unit 1: hilbert_filter_pkg" {  } { { "frontend/hilbert_filter.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/hilbert_filter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922097 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hilbert_filter_pkg-body " "Found design unit 2: hilbert_filter_pkg-body" {  } { { "frontend/hilbert_filter.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/hilbert_filter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922097 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 hilbert_filter-hilbert_filter_arch " "Found design unit 3: hilbert_filter-hilbert_filter_arch" {  } { { "frontend/hilbert_filter.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/hilbert_filter.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922097 ""} { "Info" "ISGN_ENTITY_NAME" "1 hilbert_filter " "Found entity 1: hilbert_filter" {  } { { "frontend/hilbert_filter.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/hilbert_filter.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontend/const_delay.vhd 4 1 " "Found 4 design units, including 1 entities, in source file frontend/const_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_delay_pkg " "Found design unit 1: const_delay_pkg" {  } { { "frontend/const_delay.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/const_delay.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922099 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 const_delay_pkg-body " "Found design unit 2: const_delay_pkg-body" {  } { { "frontend/const_delay.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/const_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922099 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 const_delay-const_delay_arch " "Found design unit 3: const_delay-const_delay_arch" {  } { { "frontend/const_delay.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/const_delay.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922099 ""} { "Info" "ISGN_ENTITY_NAME" "1 const_delay " "Found entity 1: const_delay" {  } { { "frontend/const_delay.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/const_delay.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontend/analytic_filter_h_a1.vhd 4 1 " "Found 4 design units, including 1 entities, in source file frontend/analytic_filter_h_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 analytic_filter_h_a1_pkg " "Found design unit 1: analytic_filter_h_a1_pkg" {  } { { "frontend/analytic_filter_h_a1.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/analytic_filter_h_a1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922101 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 analytic_filter_h_a1_pkg-body " "Found design unit 2: analytic_filter_h_a1_pkg-body" {  } { { "frontend/analytic_filter_h_a1.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/analytic_filter_h_a1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922101 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 analytic_filter_h_a1-analytic_filter_h_a1_arch " "Found design unit 3: analytic_filter_h_a1-analytic_filter_h_a1_arch" {  } { { "frontend/analytic_filter_h_a1.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/analytic_filter_h_a1.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922101 ""} { "Info" "ISGN_ENTITY_NAME" "1 analytic_filter_h_a1 " "Found entity 1: analytic_filter_h_a1" {  } { { "frontend/analytic_filter_h_a1.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/analytic_filter_h_a1.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontend/frontend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frontend/frontend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frontend-rtl " "Found design unit 1: frontend-rtl" {  } { { "frontend/frontend.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/frontend.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922104 ""} { "Info" "ISGN_ENTITY_NAME" "1 frontend " "Found entity 1: frontend" {  } { { "frontend/frontend.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/frontend.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Interface-rtl " "Found design unit 1: Interface-rtl" {  } { { "Interface.vhd" "" { Text "D:/another_team/HUCB2P0_150701/Interface.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922106 ""} { "Info" "ISGN_ENTITY_NAME" "1 Interface " "Found entity 1: Interface" {  } { { "Interface.vhd" "" { Text "D:/another_team/HUCB2P0_150701/Interface.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver/pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse-ARC_pulse " "Found design unit 1: pulse-ARC_pulse" {  } { { "driver/pulse.vhd" "" { Text "D:/another_team/HUCB2P0_150701/driver/pulse.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922108 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Found entity 1: pulse" {  } { { "driver/pulse.vhd" "" { Text "D:/another_team/HUCB2P0_150701/driver/pulse.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/pll_intf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver/pll_intf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_intf-rtl " "Found design unit 1: pll_intf-rtl" {  } { { "driver/pll_intf.vhd" "" { Text "D:/another_team/HUCB2P0_150701/driver/pll_intf.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922110 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_intf " "Found entity 1: pll_intf" {  } { { "driver/pll_intf.vhd" "" { Text "D:/another_team/HUCB2P0_150701/driver/pll_intf.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/pll_conf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver/pll_conf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_conf-rtl " "Found design unit 1: pll_conf-rtl" {  } { { "driver/pll_conf.vhd" "" { Text "D:/another_team/HUCB2P0_150701/driver/pll_conf.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922112 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_conf " "Found entity 1: pll_conf" {  } { { "driver/pll_conf.vhd" "" { Text "D:/another_team/HUCB2P0_150701/driver/pll_conf.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver/led_handle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver/led_handle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_HANDLE-ARC_LED_HANDLE " "Found design unit 1: LED_HANDLE-ARC_LED_HANDLE" {  } { { "driver/led_handle.vhd" "" { Text "D:/another_team/HUCB2P0_150701/driver/led_handle.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922114 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_HANDLE " "Found entity 1: LED_HANDLE" {  } { { "driver/led_handle.vhd" "" { Text "D:/another_team/HUCB2P0_150701/driver/led_handle.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hucb2p0_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hucb2p0_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HUCB2P0_TOP-arc_HUCB2P0_TOP " "Found design unit 1: HUCB2P0_TOP-arc_HUCB2P0_TOP" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 283 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922120 ""} { "Info" "ISGN_ENTITY_NAME" "1 HUCB2P0_TOP " "Found entity 1: HUCB2P0_TOP" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_pll-rtl " "Found design unit 1: adc_pll-rtl" {  } { { "adc_pll.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922126 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_pll " "Found entity 1: adc_pll" {  } { { "adc_pll.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_pll/adc_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_pll/adc_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_pll_0002 " "Found entity 1: adc_pll_0002" {  } { { "adc_pll/adc_pll_0002.v" "" { Text "D:/another_team/HUCB2P0_150701/adc_pll/adc_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2s_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2s_dac-art " "Found design unit 1: p2s_dac-art" {  } { { "p2s_dac.vhd" "" { Text "D:/another_team/HUCB2P0_150701/p2s_dac.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922130 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2s_dac " "Found entity 1: p2s_dac" {  } { { "p2s_dac.vhd" "" { Text "D:/another_team/HUCB2P0_150701/p2s_dac.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_rom-SYN " "Found design unit 1: sine_rom-SYN" {  } { { "sine_rom.vhd" "" { Text "D:/another_team/HUCB2P0_150701/sine_rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922132 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "sine_rom.vhd" "" { Text "D:/another_team/HUCB2P0_150701/sine_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509922132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509922132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HUCB2P0_TOP " "Elaborating entity \"HUCB2P0_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443509923055 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A0 HUCB2P0_TOP.vhd(26) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(26): used implicit default value for signal \"DDR3_A0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923060 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A1 HUCB2P0_TOP.vhd(27) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(27): used implicit default value for signal \"DDR3_A1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923060 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A2 HUCB2P0_TOP.vhd(28) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(28): used implicit default value for signal \"DDR3_A2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923060 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A3 HUCB2P0_TOP.vhd(29) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(29): used implicit default value for signal \"DDR3_A3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923061 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A4 HUCB2P0_TOP.vhd(30) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(30): used implicit default value for signal \"DDR3_A4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923061 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A5 HUCB2P0_TOP.vhd(31) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(31): used implicit default value for signal \"DDR3_A5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923061 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A6 HUCB2P0_TOP.vhd(32) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(32): used implicit default value for signal \"DDR3_A6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923061 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A7 HUCB2P0_TOP.vhd(33) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(33): used implicit default value for signal \"DDR3_A7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923061 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A8 HUCB2P0_TOP.vhd(34) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(34): used implicit default value for signal \"DDR3_A8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923062 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A9 HUCB2P0_TOP.vhd(35) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(35): used implicit default value for signal \"DDR3_A9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923062 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A10 HUCB2P0_TOP.vhd(36) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(36): used implicit default value for signal \"DDR3_A10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923062 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A11 HUCB2P0_TOP.vhd(37) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(37): used implicit default value for signal \"DDR3_A11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923062 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A12 HUCB2P0_TOP.vhd(38) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(38): used implicit default value for signal \"DDR3_A12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923062 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_A13 HUCB2P0_TOP.vhd(39) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(39): used implicit default value for signal \"DDR3_A13\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923062 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_BA0 HUCB2P0_TOP.vhd(58) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(58): used implicit default value for signal \"DDR3_BA0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923063 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_BA1 HUCB2P0_TOP.vhd(59) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(59): used implicit default value for signal \"DDR3_BA1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923063 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_BA2 HUCB2P0_TOP.vhd(60) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(60): used implicit default value for signal \"DDR3_BA2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923063 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_CAS HUCB2P0_TOP.vhd(62) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(62): used implicit default value for signal \"DDR3_CAS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923063 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_RAS HUCB2P0_TOP.vhd(63) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(63): used implicit default value for signal \"DDR3_RAS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923063 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_WE HUCB2P0_TOP.vhd(64) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(64): used implicit default value for signal \"DDR3_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923063 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_CLK HUCB2P0_TOP.vhd(65) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(65): used implicit default value for signal \"DDR3_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923063 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_CLK_n HUCB2P0_TOP.vhd(66) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(66): used implicit default value for signal \"DDR3_CLK_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923064 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_ODT HUCB2P0_TOP.vhd(71) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(71): used implicit default value for signal \"DDR3_ODT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923064 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_DML HUCB2P0_TOP.vhd(72) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(72): used implicit default value for signal \"DDR3_DML\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923064 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_CKE HUCB2P0_TOP.vhd(73) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(73): used implicit default value for signal \"DDR3_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923064 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_DMU HUCB2P0_TOP.vhd(74) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(74): used implicit default value for signal \"DDR3_DMU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923064 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_CS HUCB2P0_TOP.vhd(75) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(75): used implicit default value for signal \"DDR3_CS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923064 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DDR3_RST HUCB2P0_TOP.vhd(76) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(76): used implicit default value for signal \"DDR3_RST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923064 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_pulse HUCB2P0_TOP.vhd(119) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(119): used implicit default value for signal \"O_pulse\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923065 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_8020islpulse HUCB2P0_TOP.vhd(125) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(125): used implicit default value for signal \"O_8020islpulse\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923065 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_8020mdpulse HUCB2P0_TOP.vhd(126) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(126): used implicit default value for signal \"O_8020mdpulse\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 126 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923066 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_usb_int HUCB2P0_TOP.vhd(239) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(239): used implicit default value for signal \"O_usb_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 239 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923067 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_usb_uart_cts HUCB2P0_TOP.vhd(246) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(246): used implicit default value for signal \"O_usb_uart_cts\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 246 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923067 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_usb_clk HUCB2P0_TOP.vhd(252) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(252): used implicit default value for signal \"O_usb_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 252 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923068 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_usb_i2s HUCB2P0_TOP.vhd(253) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(253): used implicit default value for signal \"O_usb_i2s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 253 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923068 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_usb_gpio HUCB2P0_TOP.vhd(254) " "VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(254): used implicit default value for signal \"O_usb_gpio\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 254 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509923068 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_pll_ready HUCB2P0_TOP.vhd(567) " "Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(567): object \"S_pll_ready\" assigned a value but never read" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509923068 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_usb_wrusedw HUCB2P0_TOP.vhd(572) " "Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(572): object \"S_usb_wrusedw\" assigned a value but never read" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509923068 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_adce_data HUCB2P0_TOP.vhd(617) " "Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(617): object \"S_adce_data\" assigned a value but never read" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509923069 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_adca_data HUCB2P0_TOP.vhd(619) " "Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(619): object \"S_adca_data\" assigned a value but never read" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509923069 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_adcb_data HUCB2P0_TOP.vhd(620) " "Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(620): object \"S_adcb_data\" assigned a value but never read" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 620 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509923069 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_adcc_data HUCB2P0_TOP.vhd(621) " "Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(621): object \"S_adcc_data\" assigned a value but never read" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509923069 "|HUCB2P0_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_adcd_data HUCB2P0_TOP.vhd(622) " "Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(622): object \"S_adcd_data\" assigned a value but never read" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 622 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509923069 "|HUCB2P0_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_conf pll_conf:U0 " "Elaborating entity \"pll_conf\" for hierarchy \"pll_conf:U0\"" {  } { { "HUCB2P0_TOP.vhd" "U0" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_intf pll_conf:U0\|pll_intf:U0 " "Elaborating entity \"pll_intf\" for hierarchy \"pll_conf:U0\|pll_intf:U0\"" {  } { { "driver/pll_conf.vhd" "U0" { Text "D:/another_team/HUCB2P0_150701/driver/pll_conf.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_HANDLE LED_HANDLE:U1_LED_HANDLE " "Elaborating entity \"LED_HANDLE\" for hierarchy \"LED_HANDLE:U1_LED_HANDLE\"" {  } { { "HUCB2P0_TOP.vhd" "U1_LED_HANDLE" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_init led_handle.vhd(44) " "Verilog HDL or VHDL warning at led_handle.vhd(44): object \"S_init\" assigned a value but never read" {  } { { "driver/led_handle.vhd" "" { Text "D:/another_team/HUCB2P0_150701/driver/led_handle.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509923283 "|HUCB2P0_TOP|LED_HANDLE:U1_LED_HANDLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse pulse:U0_pulse " "Elaborating entity \"pulse\" for hierarchy \"pulse:U0_pulse\"" {  } { { "HUCB2P0_TOP.vhd" "U0_pulse" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923284 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s_pulse\[3\] pulse.vhd(39) " "Using initial value X (don't care) for net \"s_pulse\[3\]\" at pulse.vhd(39)" {  } { { "driver/pulse.vhd" "" { Text "D:/another_team/HUCB2P0_150701/driver/pulse.vhd" 39 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443509923285 "|HUCB2P0_TOP|pulse:U0_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_121pll usb_121pll:U4_usb_pll " "Elaborating entity \"usb_121pll\" for hierarchy \"usb_121pll:U4_usb_pll\"" {  } { { "HUCB2P0_TOP.vhd" "U4_usb_pll" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_121pll_0002 usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst " "Elaborating entity \"usb_121pll_0002\" for hierarchy \"usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\"" {  } { { "usb_core/usb_121pll.vhd" "usb_121pll_inst" { Text "D:/another_team/HUCB2P0_150701/usb_core/usb_121pll.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\"" {  } { { "usb_core/usb_121pll/usb_121pll_0002.v" "altera_pll_i" { Text "D:/another_team/HUCB2P0_150701/usb_core/usb_121pll/usb_121pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923365 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1443509923389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\"" {  } { { "usb_core/usb_121pll/usb_121pll_0002.v" "" { Text "D:/another_team/HUCB2P0_150701/usb_core/usb_121pll/usb_121pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509923390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 20.0 MHz " "Parameter \"reference_clock_frequency\" = \"20.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 60.000000 MHz " "Parameter \"output_clock_frequency0\" = \"60.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 60.000000 MHz " "Parameter \"output_clock_frequency1\" = \"60.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 8333 ps " "Parameter \"phase_shift1\" = \"8333 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923391 ""}  } { { "usb_core/usb_121pll/usb_121pll_0002.v" "" { Text "D:/another_team/HUCB2P0_150701/usb_core/usb_121pll/usb_121pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443509923391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_pll adc_pll:U5_adc_pll " "Elaborating entity \"adc_pll\" for hierarchy \"adc_pll:U5_adc_pll\"" {  } { { "HUCB2P0_TOP.vhd" "U5_adc_pll" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_pll_0002 adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst " "Elaborating entity \"adc_pll_0002\" for hierarchy \"adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\"" {  } { { "adc_pll.vhd" "adc_pll_inst" { Text "D:/another_team/HUCB2P0_150701/adc_pll.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "adc_pll/adc_pll_0002.v" "altera_pll_i" { Text "D:/another_team/HUCB2P0_150701/adc_pll/adc_pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923421 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1443509923451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "adc_pll/adc_pll_0002.v" "" { Text "D:/another_team/HUCB2P0_150701/adc_pll/adc_pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 240.0 MHz " "Parameter \"reference_clock_frequency\" = \"240.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 60.000000 MHz " "Parameter \"output_clock_frequency0\" = \"60.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 2315 ps " "Parameter \"phase_shift0\" = \"2315 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 60.000000 MHz " "Parameter \"output_clock_frequency1\" = \"60.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 2315 ps " "Parameter \"phase_shift1\" = \"2315 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923452 ""}  } { { "adc_pll/adc_pll_0002.v" "" { Text "D:/another_team/HUCB2P0_150701/adc_pll/adc_pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443509923452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frontend frontend:U0_frontend " "Elaborating entity \"frontend\" for hierarchy \"frontend:U0_frontend\"" {  } { { "HUCB2P0_TOP.vhd" "U0_frontend" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_hilbert_data_str_o frontend.vhd(105) " "Verilog HDL or VHDL warning at frontend.vhd(105): object \"S_hilbert_data_str_o\" assigned a value but never read" {  } { { "frontend/frontend.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/frontend.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509923456 "|HUCB2P0_TOP|frontend:U0_frontend"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_cordic_rout frontend.vhd(107) " "Verilog HDL or VHDL warning at frontend.vhd(107): object \"S_cordic_rout\" assigned a value but never read" {  } { { "frontend/frontend.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/frontend.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509923456 "|HUCB2P0_TOP|frontend:U0_frontend"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_cordic_aout frontend.vhd(108) " "Verilog HDL or VHDL warning at frontend.vhd(108): object \"S_cordic_aout\" assigned a value but never read" {  } { { "frontend/frontend.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/frontend.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509923456 "|HUCB2P0_TOP|frontend:U0_frontend"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_data_type frontend.vhd(135) " "Verilog HDL or VHDL warning at frontend.vhd(135): object \"S_data_type\" assigned a value but never read" {  } { { "frontend/frontend.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/frontend.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509923456 "|HUCB2P0_TOP|frontend:U0_frontend"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_line_num frontend.vhd(287) " "VHDL Process Statement warning at frontend.vhd(287): signal \"S_line_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "frontend/frontend.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/frontend.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1443509923459 "|HUCB2P0_TOP|frontend:U0_frontend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analytic_filter_h_a1 frontend:U0_frontend\|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst " "Elaborating entity \"analytic_filter_h_a1\" for hierarchy \"frontend:U0_frontend\|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst\"" {  } { { "frontend/frontend.vhd" "U2_analytic_filter_h_a1_inst" { Text "D:/another_team/HUCB2P0_150701/frontend/frontend.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_delay frontend:U0_frontend\|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst\|const_delay:in_phase_channel " "Elaborating entity \"const_delay\" for hierarchy \"frontend:U0_frontend\|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst\|const_delay:in_phase_channel\"" {  } { { "frontend/analytic_filter_h_a1.vhd" "in_phase_channel" { Text "D:/another_team/HUCB2P0_150701/frontend/analytic_filter_h_a1.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hilbert_filter frontend:U0_frontend\|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst\|hilbert_filter:quadrature_phase_channel " "Elaborating entity \"hilbert_filter\" for hierarchy \"frontend:U0_frontend\|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst\|hilbert_filter:quadrature_phase_channel\"" {  } { { "frontend/analytic_filter_h_a1.vhd" "quadrature_phase_channel" { Text "D:/another_team/HUCB2P0_150701/frontend/analytic_filter_h_a1.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_corproc frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst " "Elaborating entity \"r2p_corproc\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\"" {  } { { "frontend/frontend.vhd" "U6_r2p_corproc_inst" { Text "D:/another_team/HUCB2P0_150701/frontend/frontend.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_pre frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_pre:u1 " "Elaborating entity \"r2p_pre\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_pre:u1\"" {  } { { "frontend/r2p_corproc.vhd" "u1" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_corproc.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_cordic frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2 " "Elaborating entity \"r2p_cordic\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\"" {  } { { "frontend/r2p_corproc.vhd" "u2" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_corproc.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:1:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:1:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:1:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923625 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "r2p_CordicPipe.vhd(84) " "VHDL Subtype or Type Declaration warning at r2p_CordicPipe.vhd(84): subtype or type has null range" {  } { { "frontend/r2p_CordicPipe.vhd" "" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_CordicPipe.vhd" 84 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1443509923656 "|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:gen_pipe:1:Pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:2:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:2:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:2:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:3:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:3:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:3:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:4:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:4:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:4:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:5:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:5:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:5:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:6:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:6:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:6:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:7:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:7:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:7:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:8:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:8:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:8:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:9:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:9:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:9:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:10:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:10:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:10:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:11:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:11:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:11:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:12:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:12:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:12:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:13:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:13:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:13:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:14:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:14:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:14:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_CordicPipe frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:15:Pipe " "Elaborating entity \"r2p_CordicPipe\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_cordic:u2\|r2p_CordicPipe:\\gen_pipe:15:Pipe\"" {  } { { "frontend/r2p_cordic.vhd" "\\gen_pipe:15:Pipe" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509923996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2p_post frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_post:u3 " "Elaborating entity \"r2p_post\" for hierarchy \"frontend:U0_frontend\|r2p_corproc:U6_r2p_corproc_inst\|r2p_post:u3\"" {  } { { "frontend/r2p_corproc.vhd" "u3" { Text "D:/another_team/HUCB2P0_150701/frontend/r2p_corproc.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interface Interface:U4_interface " "Elaborating entity \"Interface\" for hierarchy \"Interface:U4_interface\"" {  } { { "HUCB2P0_TOP.vhd" "U4_interface" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924082 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_scan_trig Interface.vhd(58) " "Verilog HDL or VHDL warning at Interface.vhd(58): object \"s_scan_trig\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "D:/another_team/HUCB2P0_150701/Interface.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509924083 "|HUCB2P0_TOP|Interface:U4_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_case_work Interface.vhd(76) " "Verilog HDL or VHDL warning at Interface.vhd(76): object \"S_case_work\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "D:/another_team/HUCB2P0_150701/Interface.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509924083 "|HUCB2P0_TOP|Interface:U4_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_work_cn Interface.vhd(80) " "Verilog HDL or VHDL warning at Interface.vhd(80): object \"s_work_cn\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "D:/another_team/HUCB2P0_150701/Interface.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509924083 "|HUCB2P0_TOP|Interface:U4_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_line_comb Interface.vhd(82) " "Verilog HDL or VHDL warning at Interface.vhd(82): object \"s_line_comb\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "D:/another_team/HUCB2P0_150701/Interface.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509924083 "|HUCB2P0_TOP|Interface:U4_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_top usb_top:U33_usbcore " "Elaborating entity \"usb_top\" for hierarchy \"usb_top:U33_usbcore\"" {  } { { "HUCB2P0_TOP.vhd" "U33_usbcore" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_gpif_ctrl usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst " "Elaborating entity \"usb_gpif_ctrl\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\"" {  } { { "03_usb/usb_top.v" "usb_gpif_ctrl_inst" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_usb_pkt_d1 usb_gpif_ctrl.v(63) " "Verilog HDL or VHDL warning at usb_gpif_ctrl.v(63): object \"R_usb_pkt_d1\" assigned a value but never read" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443509924203 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_usb_pclk usb_gpif_ctrl.v(19) " "Output port \"O_usb_pclk\" at usb_gpif_ctrl.v(19) has no driver" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443509924203 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_usb_clk usb_gpif_ctrl.v(20) " "Output port \"O_usb_clk\" at usb_gpif_ctrl.v(20) has no driver" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443509924203 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_wr_fifo_32x512 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst " "Elaborating entity \"usb_wr_fifo_32x512\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\"" {  } { { "03_usb/usb_gpif_ctrl.v" "usb_wr_fifo_inst" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "16_usb_fifo/usb_wr_fifo_32x512.v" "dcfifo_mixed_widths_component" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_wr_fifo_32x512.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "16_usb_fifo/usb_wr_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_wr_fifo_32x512.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 65536 " "Parameter \"lpm_numwords\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 16 " "Parameter \"lpm_widthu\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 15 " "Parameter \"lpm_widthu_r\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924316 ""}  } { { "16_usb_fifo/usb_wr_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_wr_fifo_32x512.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443509924316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_uhs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_uhs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_uhs1 " "Found entity 1: dcfifo_uhs1" {  } { { "db/dcfifo_uhs1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_uhs1 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated " "Elaborating entity \"dcfifo_uhs1\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_uab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_uab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_uab " "Found entity 1: a_gray2bin_uab" {  } { { "db/a_gray2bin_uab.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/a_gray2bin_uab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_uab usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|a_gray2bin_uab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_uab\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|a_gray2bin_uab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_uhs1.tdf" "rdptr_g_gray2bin" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_tv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_tv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_tv6 " "Found entity 1: a_graycounter_tv6" {  } { { "db/a_graycounter_tv6.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/a_graycounter_tv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_tv6 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|a_graycounter_tv6:rdptr_g1p " "Elaborating entity \"a_graycounter_tv6\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|a_graycounter_tv6:rdptr_g1p\"" {  } { { "db/dcfifo_uhs1.tdf" "rdptr_g1p" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_odc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_odc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_odc " "Found entity 1: a_graycounter_odc" {  } { { "db/a_graycounter_odc.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/a_graycounter_odc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_odc usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|a_graycounter_odc:wrptr_g1p " "Elaborating entity \"a_graycounter_odc\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|a_graycounter_odc:wrptr_g1p\"" {  } { { "db/dcfifo_uhs1.tdf" "wrptr_g1p" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7t91 " "Found entity 1: altsyncram_7t91" {  } { { "db/altsyncram_7t91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_7t91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7t91 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|altsyncram_7t91:fifo_ram " "Elaborating entity \"altsyncram_7t91\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|altsyncram_7t91:fifo_ram\"" {  } { { "db/dcfifo_uhs1.tdf" "fifo_ram" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_417.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_417.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_417 " "Found entity 1: decode_417" {  } { { "db/decode_417.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/decode_417.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_417 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|altsyncram_7t91:fifo_ram\|decode_417:decode12 " "Elaborating entity \"decode_417\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|altsyncram_7t91:fifo_ram\|decode_417:decode12\"" {  } { { "db/altsyncram_7t91.tdf" "decode12" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_7t91.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1t7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1t7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1t7 " "Found entity 1: mux_1t7" {  } { { "db/mux_1t7.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/mux_1t7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1t7 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|altsyncram_7t91:fifo_ram\|mux_1t7:mux13 " "Elaborating entity \"mux_1t7\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|altsyncram_7t91:fifo_ram\|mux_1t7:mux13\"" {  } { { "db/altsyncram_7t91.tdf" "mux13" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_7t91.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|dffpipe_ue9:rs_brp " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|dffpipe_ue9:rs_brp\"" {  } { { "db/dcfifo_uhs1.tdf" "rs_brp" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5e8 " "Found entity 1: alt_synch_pipe_5e8" {  } { { "db/alt_synch_pipe_5e8.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_5e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5e8 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|alt_synch_pipe_5e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_5e8\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|alt_synch_pipe_5e8:rs_dgwp\"" {  } { { "db/dcfifo_uhs1.tdf" "rs_dgwp" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|alt_synch_pipe_5e8:rs_dgwp\|dffpipe_ve9:dffpipe15 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|alt_synch_pipe_5e8:rs_dgwp\|dffpipe_ve9:dffpipe15\"" {  } { { "db/alt_synch_pipe_5e8.tdf" "dffpipe15" { Text "D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_5e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_uhs1.tdf" "wraclr" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|dffpipe_0f9:ws_bwp " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|dffpipe_0f9:ws_bwp\"" {  } { { "db/dcfifo_uhs1.tdf" "ws_bwp" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_6e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_6e8 " "Found entity 1: alt_synch_pipe_6e8" {  } { { "db/alt_synch_pipe_6e8.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_6e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_6e8 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|alt_synch_pipe_6e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_6e8\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|alt_synch_pipe_6e8:ws_dgrp\"" {  } { { "db/dcfifo_uhs1.tdf" "ws_dgrp" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509924951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509924951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|alt_synch_pipe_6e8:ws_dgrp\|dffpipe_1f9:dffpipe21 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|alt_synch_pipe_6e8:ws_dgrp\|dffpipe_1f9:dffpipe21\"" {  } { { "db/alt_synch_pipe_6e8.tdf" "dffpipe21" { Text "D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_6e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509924952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f06 " "Found entity 1: cmpr_f06" {  } { { "db/cmpr_f06.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cmpr_f06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f06 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|cmpr_f06:rdempty_eq_comp " "Elaborating entity \"cmpr_f06\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|cmpr_f06:rdempty_eq_comp\"" {  } { { "db/dcfifo_uhs1.tdf" "rdempty_eq_comp" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nsd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nsd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nsd " "Found entity 1: cntr_nsd" {  } { { "db/cntr_nsd.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cntr_nsd.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nsd usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|cntr_nsd:cntr_b " "Elaborating entity \"cntr_nsd\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_wr_fifo_32x512:usb_wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uhs1:auto_generated\|cntr_nsd:cntr_b\"" {  } { { "db/dcfifo_uhs1.tdf" "cntr_b" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_rd_fifo_32x512 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst " "Elaborating entity \"usb_rd_fifo_32x512\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\"" {  } { { "03_usb/usb_gpif_ctrl.v" "usb_rd_fifo_inst" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "16_usb_fifo/usb_rd_fifo_32x512.v" "dcfifo_mixed_widths_component" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925175 ""}  } { { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443509925175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_o3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_o3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_o3q1 " "Found entity 1: dcfifo_o3q1" {  } { { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_o3q1 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated " "Elaborating entity \"dcfifo_o3q1\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/a_graycounter_nv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_o3q1.tdf" "rdptr_g1p" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/a_graycounter_jdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_o3q1.tdf" "wrptr_g1p" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aq91 " "Found entity 1: altsyncram_aq91" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aq91 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram " "Elaborating entity \"altsyncram_aq91\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\"" {  } { { "db/dcfifo_o3q1.tdf" "fifo_ram" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_vd8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_o3q1.tdf" "rs_dgwp" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe12 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe12" { Text "D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_vd8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_0e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_o3q1.tdf" "ws_dgrp" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe15" { Text "D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_0e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cmpr_906.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_o3q1.tdf" "rdempty_eq_comp" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_uart usb_top:U33_usbcore\|usb_uart:usb_uart_inst " "Elaborating entity \"usb_uart\" for hierarchy \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\"" {  } { { "03_usb/usb_top.v" "usb_uart_inst" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 usb_uart.v(27) " "Verilog HDL assignment warning at usb_uart.v(27): truncated value with size 32 to match size of target (16)" {  } { { "03_usb/usb_uart.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_uart.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443509925648 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_fifo_64x128 usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst " "Elaborating entity \"uart_fifo_64x128\" for hierarchy \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\"" {  } { { "03_usb/usb_uart.v" "uart_tx_fifo_inst" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_uart.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "16_usb_fifo/uart_fifo_64x128.v" "dcfifo_component" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/uart_fifo_64x128.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "16_usb_fifo/uart_fifo_64x128.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/uart_fifo_64x128.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509925724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925725 ""}  } { { "16_usb_fifo/uart_fifo_64x128.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/uart_fifo_64x128.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443509925725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_t0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_t0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_t0q1 " "Found entity 1: dcfifo_t0q1" {  } { { "db/dcfifo_t0q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_t0q1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_t0q1 usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated " "Elaborating entity \"dcfifo_t0q1\" for hierarchy \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_eu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eu6 " "Found entity 1: a_graycounter_eu6" {  } { { "db/a_graycounter_eu6.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/a_graycounter_eu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eu6 usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|a_graycounter_eu6:rdptr_g1p " "Elaborating entity \"a_graycounter_eu6\" for hierarchy \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|a_graycounter_eu6:rdptr_g1p\"" {  } { { "db/dcfifo_t0q1.tdf" "rdptr_g1p" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_t0q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_acc " "Found entity 1: a_graycounter_acc" {  } { { "db/a_graycounter_acc.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/a_graycounter_acc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509925956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509925956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_acc usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|a_graycounter_acc:wrptr_g1p " "Elaborating entity \"a_graycounter_acc\" for hierarchy \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|a_graycounter_acc:wrptr_g1p\"" {  } { { "db/dcfifo_t0q1.tdf" "wrptr_g1p" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_t0q1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509925956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cn91 " "Found entity 1: altsyncram_cn91" {  } { { "db/altsyncram_cn91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_cn91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509926037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509926037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cn91 usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|altsyncram_cn91:fifo_ram " "Elaborating entity \"altsyncram_cn91\" for hierarchy \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|altsyncram_cn91:fifo_ram\"" {  } { { "db/dcfifo_t0q1.tdf" "fifo_ram" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_t0q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mc8 " "Found entity 1: alt_synch_pipe_mc8" {  } { { "db/alt_synch_pipe_mc8.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_mc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509926048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509926048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\"" {  } { { "db/dcfifo_t0q1.tdf" "rs_dgwp" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_t0q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509926061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509926061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_gd9:dffpipe12 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_gd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_mc8.tdf" "dffpipe12" { Text "D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_mc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_nc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509926075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509926075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\"" {  } { { "db/dcfifo_t0q1.tdf" "ws_dgrp" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_t0q1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509926101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509926101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_hd9:dffpipe15 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_hd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe15" { Text "D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_nc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cmpr_0v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509926168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509926168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|cmpr_0v5:rdempty_eq_comp " "Elaborating entity \"cmpr_0v5\" for hierarchy \"usb_top:U33_usbcore\|usb_uart:usb_uart_inst\|uart_fifo_64x128:uart_tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_t0q1:auto_generated\|cmpr_0v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_t0q1.tdf" "rdempty_eq_comp" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_t0q1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_ctrl_top register_ctrl_top:U44_register_ctrl_top " "Elaborating entity \"register_ctrl_top\" for hierarchy \"register_ctrl_top:U44_register_ctrl_top\"" {  } { { "HUCB2P0_TOP.vhd" "U44_register_ctrl_top" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9634 AD9634:U5_AD9634 " "Elaborating entity \"AD9634\" for hierarchy \"AD9634:U5_AD9634\"" {  } { { "HUCB2P0_TOP.vhd" "U5_AD9634" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926271 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_adce_csb AD9634.vhd(24) " "VHDL Signal Declaration warning at AD9634.vhd(24): used implicit default value for signal \"O_adce_csb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc/AD9634.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/AD9634.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509926285 "|HUCB2P0_TOP|AD9634:U5_AD9634"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_adce_sdio AD9634.vhd(25) " "VHDL Signal Declaration warning at AD9634.vhd(25): used implicit default value for signal \"O_adce_sdio\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc/AD9634.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/AD9634.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509926285 "|HUCB2P0_TOP|AD9634:U5_AD9634"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_adce_sclk AD9634.vhd(26) " "VHDL Signal Declaration warning at AD9634.vhd(26): used implicit default value for signal \"O_adce_sclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc/AD9634.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/AD9634.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509926285 "|HUCB2P0_TOP|AD9634:U5_AD9634"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_DDIO AD9634:U5_AD9634\|ADC_DDIO:U0_ddio_in " "Elaborating entity \"ADC_DDIO\" for hierarchy \"AD9634:U5_AD9634\|ADC_DDIO:U0_ddio_in\"" {  } { { "adc/AD9634.vhd" "U0_ddio_in" { Text "D:/another_team/HUCB2P0_150701/adc/AD9634.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in AD9634:U5_AD9634\|ADC_DDIO:U0_ddio_in\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"AD9634:U5_AD9634\|ADC_DDIO:U0_ddio_in\|altddio_in:ALTDDIO_IN_component\"" {  } { { "adc/ADC_DDIO.vhd" "ALTDDIO_IN_component" { Text "D:/another_team/HUCB2P0_150701/adc/ADC_DDIO.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AD9634:U5_AD9634\|ADC_DDIO:U0_ddio_in\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"AD9634:U5_AD9634\|ADC_DDIO:U0_ddio_in\|altddio_in:ALTDDIO_IN_component\"" {  } { { "adc/ADC_DDIO.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADC_DDIO.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509926421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AD9634:U5_AD9634\|ADC_DDIO:U0_ddio_in\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"AD9634:U5_AD9634\|ADC_DDIO:U0_ddio_in\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell ON " "Parameter \"implement_input_in_lcell\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 6 " "Parameter \"width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926421 ""}  } { { "adc/ADC_DDIO.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADC_DDIO.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443509926421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_o5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_o5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_o5i " "Found entity 1: ddio_in_o5i" {  } { { "db/ddio_in_o5i.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/ddio_in_o5i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509926507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509926507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_o5i AD9634:U5_AD9634\|ADC_DDIO:U0_ddio_in\|altddio_in:ALTDDIO_IN_component\|ddio_in_o5i:auto_generated " "Elaborating entity \"ddio_in_o5i\" for hierarchy \"AD9634:U5_AD9634\|ADC_DDIO:U0_ddio_in\|altddio_in:ALTDDIO_IN_component\|ddio_in_o5i:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/altera_14.0/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9235 AD9235:U6_AD9235 " "Elaborating entity \"AD9235\" for hierarchy \"AD9235:U6_AD9235\"" {  } { { "HUCB2P0_TOP.vhd" "U6_AD9235" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926513 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_m_adc_clk AD9235.vhd(22) " "VHDL Signal Declaration warning at AD9235.vhd(22): used implicit default value for signal \"O_m_adc_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc/AD9235.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/AD9235.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509926514 "|HUCB2P0_TOP|AD9235:U6_AD9235"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_m_adc_pdwn AD9235.vhd(24) " "VHDL Signal Declaration warning at AD9235.vhd(24): used implicit default value for signal \"O_m_adc_pdwn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc/AD9235.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/AD9235.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509926514 "|HUCB2P0_TOP|AD9235:U6_AD9235"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADS58C48 ADS58C48:U7_ADS58C48 " "Elaborating entity \"ADS58C48\" for hierarchy \"ADS58C48:U7_ADS58C48\"" {  } { { "HUCB2P0_TOP.vhd" "U7_ADS58C48" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926515 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_adca_sen ADS58C48.vhd(21) " "VHDL Signal Declaration warning at ADS58C48.vhd(21): used implicit default value for signal \"O_adca_sen\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc/ADS58C48.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADS58C48.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509926517 "|HUCB2P0_TOP|ADS58C48:U7_ADS58C48"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_adca_sdata ADS58C48.vhd(23) " "VHDL Signal Declaration warning at ADS58C48.vhd(23): used implicit default value for signal \"O_adca_sdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc/ADS58C48.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADS58C48.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509926517 "|HUCB2P0_TOP|ADS58C48:U7_ADS58C48"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_adca_sclk ADS58C48.vhd(24) " "VHDL Signal Declaration warning at ADS58C48.vhd(24): used implicit default value for signal \"O_adca_sclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc/ADS58C48.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADS58C48.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509926517 "|HUCB2P0_TOP|ADS58C48:U7_ADS58C48"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_adca_rst ADS58C48.vhd(25) " "VHDL Signal Declaration warning at ADS58C48.vhd(25): used implicit default value for signal \"O_adca_rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc/ADS58C48.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADS58C48.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509926517 "|HUCB2P0_TOP|ADS58C48:U7_ADS58C48"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_adca_pdn ADS58C48.vhd(26) " "VHDL Signal Declaration warning at ADS58C48.vhd(26): used implicit default value for signal \"O_adca_pdn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc/ADS58C48.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADS58C48.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509926517 "|HUCB2P0_TOP|ADS58C48:U7_ADS58C48"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_adca_snrb0 ADS58C48.vhd(27) " "VHDL Signal Declaration warning at ADS58C48.vhd(27): used implicit default value for signal \"O_adca_snrb0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc/ADS58C48.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADS58C48.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509926517 "|HUCB2P0_TOP|ADS58C48:U7_ADS58C48"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_adca_snrb1 ADS58C48.vhd(28) " "VHDL Signal Declaration warning at ADS58C48.vhd(28): used implicit default value for signal \"O_adca_snrb1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc/ADS58C48.vhd" "" { Text "D:/another_team/HUCB2P0_150701/adc/ADS58C48.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1443509926517 "|HUCB2P0_TOP|ADS58C48:U7_ADS58C48"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2s_dac p2s_dac:U8_p2s_dac " "Elaborating entity \"p2s_dac\" for hierarchy \"p2s_dac:U8_p2s_dac\"" {  } { { "HUCB2P0_TOP.vhd" "U8_p2s_dac" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_rom sine_rom:U9_sine_rom " "Elaborating entity \"sine_rom\" for hierarchy \"sine_rom:U9_sine_rom\"" {  } { { "HUCB2P0_TOP.vhd" "U9_sine_rom" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sine_rom:U9_sine_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sine_rom:U9_sine_rom\|altsyncram:altsyncram_component\"" {  } { { "sine_rom.vhd" "altsyncram_component" { Text "D:/another_team/HUCB2P0_150701/sine_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sine_rom:U9_sine_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sine_rom:U9_sine_rom\|altsyncram:altsyncram_component\"" {  } { { "sine_rom.vhd" "" { Text "D:/another_team/HUCB2P0_150701/sine_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sine_rom:U9_sine_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sine_rom:U9_sine_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine128.mif " "Parameter \"init_file\" = \"sine128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926641 ""}  } { { "sine_rom.vhd" "" { Text "D:/another_team/HUCB2P0_150701/sine_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443509926641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ab14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ab14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ab14 " "Found entity 1: altsyncram_ab14" {  } { { "db/altsyncram_ab14.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_ab14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509926710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509926710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ab14 sine_rom:U9_sine_rom\|altsyncram:altsyncram_component\|altsyncram_ab14:auto_generated " "Elaborating entity \"altsyncram_ab14\" for hierarchy \"sine_rom:U9_sine_rom\|altsyncram:altsyncram_component\|altsyncram_ab14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443509926710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8184.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8184.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8184 " "Found entity 1: altsyncram_8184" {  } { { "db/altsyncram_8184.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_8184.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509928893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509928893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509929147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509929147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509929274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509929274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_99i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_99i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_99i " "Found entity 1: cntr_99i" {  } { { "db/cntr_99i.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cntr_99i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509929447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509929447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509929582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509929582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509929736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509929736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509929848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509929848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509929908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509929908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509930003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509930003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509930110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509930110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6584.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6584.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6584 " "Found entity 1: altsyncram_6584" {  } { { "db/altsyncram_6584.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_6584.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509930586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509930586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cntr_89i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509930748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509930748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2584.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2584.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2584 " "Found entity 1: altsyncram_2584" {  } { { "db/altsyncram_2584.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_2584.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509931047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509931047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509931165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509931165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cntr_19i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509931282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509931282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cntr_3vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509931391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509931391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509931510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509931510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509931573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509931573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e784.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e784.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e784 " "Found entity 1: altsyncram_e784" {  } { { "db/altsyncram_e784.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_e784.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509931896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509931896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509932006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509932006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cntr_v8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509932105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509932105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509932267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509932267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443509932450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443509932450 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509932813 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_4 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_4\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509932816 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_5 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_5\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509932817 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_6 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_6\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509932818 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[0\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 42 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[1\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 74 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[2\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 106 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[3\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 138 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[4\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 170 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[5\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 202 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[6\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 234 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[7\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 266 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[8\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 298 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[9\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 330 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[10\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 362 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[11\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 394 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[12\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 426 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[13\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 458 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[14\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 490 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[15\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 522 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[16\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 554 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[17\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 586 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[18\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 618 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[19\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 650 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[20\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 682 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[21\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 714 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[22\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 746 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[23\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 778 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[24\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 810 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[25\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 842 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[26\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 874 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[27\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 906 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[28\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 938 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[29\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 970 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[30\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 1002 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[31\] " "Synthesized away node \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|usb_rd_fifo_32x512:usb_rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o3q1:auto_generated\|altsyncram_aq91:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_aq91.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf" 1034 2 0 } } { "db/dcfifo_o3q1.tdf" "" { Text "D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf" 54 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 75 3 0 } } { "16_usb_fifo/usb_rd_fifo_32x512.v" "" { Text "D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v" 88 0 0 } } { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 115 0 0 } } { "03_usb/usb_top.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_top.v" 85 0 0 } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 835 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509935314 "|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|ram_block11a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1443509935314 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1443509935314 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[0\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[0\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[1\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[1\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[2\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[2\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[3\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[3\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[4\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[4\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[5\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[5\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[6\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[6\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[7\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[7\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[8\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[8\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[9\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[9\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[10\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[10\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[11\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[11\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[12\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[12\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[13\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[13\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[14\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[14\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[15\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[15\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[16\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[16\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[17\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[17\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[18\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[18\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[19\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[19\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[20\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[20\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[21\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[21\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[22\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[22\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[23\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[23\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[24\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[24\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[25\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[25\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[26\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[26\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[27\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[27\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[28\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[28\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[29\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[29\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[30\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[30\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[31\] " "Converted tri-state buffer \"usb_top:U33_usbcore\|usb_gpif_ctrl:usb_gpif_ctrl_inst\|S_usb_dq\[31\]\" feeding internal logic into a wire" {  } { { "03_usb/usb_gpif_ctrl.v" "" { Text "D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1443509937153 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1443509937153 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1443509939532 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[0\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[0\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[10\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[10\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[11\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[11\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[12\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[12\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[13\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[13\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[14\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[14\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[15\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[15\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[16\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[16\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[17\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[17\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[18\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[18\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[19\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[19\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[1\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[1\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[20\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[20\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[21\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[21\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[22\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[22\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[23\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[23\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[24\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[24\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[25\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[25\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[26\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[26\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[27\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[27\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[28\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[28\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[29\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[29\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[2\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[2\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[30\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[30\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[31\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[31\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[3\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[3\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[4\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[4\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[5\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[5\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[6\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[6\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[7\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[7\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[8\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[8\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_usb_dq\[9\] " "Inserted always-enabled tri-state buffer between \"IO_usb_dq\[9\]\" and its non-tri-state driver." {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1443509939952 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1443509939952 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D0 " "Bidir \"DDR3_D0\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 41 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D1 " "Bidir \"DDR3_D1\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D2 " "Bidir \"DDR3_D2\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D3 " "Bidir \"DDR3_D3\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D4 " "Bidir \"DDR3_D4\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D5 " "Bidir \"DDR3_D5\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D6 " "Bidir \"DDR3_D6\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 47 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D7 " "Bidir \"DDR3_D7\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D8 " "Bidir \"DDR3_D8\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D9 " "Bidir \"DDR3_D9\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 50 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D10 " "Bidir \"DDR3_D10\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 51 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D11 " "Bidir \"DDR3_D11\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 52 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D12 " "Bidir \"DDR3_D12\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D13 " "Bidir \"DDR3_D13\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D14 " "Bidir \"DDR3_D14\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_D15 " "Bidir \"DDR3_D15\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQS0 " "Bidir \"DDR3_DQS0\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQS0_n " "Bidir \"DDR3_DQS0_n\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 68 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQS1 " "Bidir \"DDR3_DQS1\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQS1_n " "Bidir \"DDR3_DQS1_n\" has no driver" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 70 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443509939953 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1443509939953 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[0\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[10\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[11\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[12\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[13\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[14\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[15\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[16\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[17\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[18\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[19\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[1\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[20\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[21\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[22\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[23\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[24\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[25\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[26\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[27\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[28\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[29\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[2\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[30\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[31\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[3\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[4\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[5\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[6\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[7\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[8\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "IO_usb_dq\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"IO_usb_dq\[9\]\" is moved to its source" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1443509939971 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1443509939971 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[0\]~synth " "Node \"IO_usb_dq\[0\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[1\]~synth " "Node \"IO_usb_dq\[1\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[2\]~synth " "Node \"IO_usb_dq\[2\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[3\]~synth " "Node \"IO_usb_dq\[3\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[4\]~synth " "Node \"IO_usb_dq\[4\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[5\]~synth " "Node \"IO_usb_dq\[5\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[6\]~synth " "Node \"IO_usb_dq\[6\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[7\]~synth " "Node \"IO_usb_dq\[7\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[8\]~synth " "Node \"IO_usb_dq\[8\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[9\]~synth " "Node \"IO_usb_dq\[9\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[10\]~synth " "Node \"IO_usb_dq\[10\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[11\]~synth " "Node \"IO_usb_dq\[11\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[12\]~synth " "Node \"IO_usb_dq\[12\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[13\]~synth " "Node \"IO_usb_dq\[13\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[14\]~synth " "Node \"IO_usb_dq\[14\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[15\]~synth " "Node \"IO_usb_dq\[15\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[16\]~synth " "Node \"IO_usb_dq\[16\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[17\]~synth " "Node \"IO_usb_dq\[17\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[18\]~synth " "Node \"IO_usb_dq\[18\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[19\]~synth " "Node \"IO_usb_dq\[19\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[20\]~synth " "Node \"IO_usb_dq\[20\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[21\]~synth " "Node \"IO_usb_dq\[21\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[22\]~synth " "Node \"IO_usb_dq\[22\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[23\]~synth " "Node \"IO_usb_dq\[23\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[24\]~synth " "Node \"IO_usb_dq\[24\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[25\]~synth " "Node \"IO_usb_dq\[25\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[26\]~synth " "Node \"IO_usb_dq\[26\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[27\]~synth " "Node \"IO_usb_dq\[27\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[28\]~synth " "Node \"IO_usb_dq\[28\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[29\]~synth " "Node \"IO_usb_dq\[29\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[30\]~synth " "Node \"IO_usb_dq\[30\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""} { "Warning" "WMLS_MLS_NODE_NAME" "IO_usb_dq\[31\]~synth " "Node \"IO_usb_dq\[31\]~synth\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941186 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1443509941186 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A0 GND " "Pin \"DDR3_A0\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A1 GND " "Pin \"DDR3_A1\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A2 GND " "Pin \"DDR3_A2\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A3 GND " "Pin \"DDR3_A3\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A4 GND " "Pin \"DDR3_A4\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A4"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A5 GND " "Pin \"DDR3_A5\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A5"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A6 GND " "Pin \"DDR3_A6\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A6"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A7 GND " "Pin \"DDR3_A7\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A7"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A8 GND " "Pin \"DDR3_A8\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A8"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A9 GND " "Pin \"DDR3_A9\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A9"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A10 GND " "Pin \"DDR3_A10\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A10"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A11 GND " "Pin \"DDR3_A11\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A11"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A12 GND " "Pin \"DDR3_A12\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A12"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_A13 GND " "Pin \"DDR3_A13\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_A13"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_BA0 GND " "Pin \"DDR3_BA0\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_BA0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_BA1 GND " "Pin \"DDR3_BA1\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_BA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_BA2 GND " "Pin \"DDR3_BA2\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_BA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_CAS\[0\] GND " "Pin \"DDR3_CAS\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_CAS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_RAS\[0\] GND " "Pin \"DDR3_RAS\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_RAS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_WE\[0\] GND " "Pin \"DDR3_WE\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_WE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_CLK\[0\] GND " "Pin \"DDR3_CLK\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_CLK[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_CLK_n\[0\] GND " "Pin \"DDR3_CLK_n\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_CLK_n[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_ODT\[0\] GND " "Pin \"DDR3_ODT\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_ODT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_DML GND " "Pin \"DDR3_DML\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_DML"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_CKE\[0\] GND " "Pin \"DDR3_CKE\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_CKE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_DMU GND " "Pin \"DDR3_DMU\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_DMU"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_CS\[0\] GND " "Pin \"DDR3_CS\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_CS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_RST GND " "Pin \"DDR3_RST\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|DDR3_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adca_sen GND " "Pin \"O_adca_sen\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adca_sen"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adca_sdata GND " "Pin \"O_adca_sdata\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adca_sdata"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adca_sclk GND " "Pin \"O_adca_sclk\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adca_sclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adca_rst GND " "Pin \"O_adca_rst\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adca_rst"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adca_pdn GND " "Pin \"O_adca_pdn\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adca_pdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adca_snrb0 GND " "Pin \"O_adca_snrb0\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adca_snrb0"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adca_snrb1 GND " "Pin \"O_adca_snrb1\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adca_snrb1"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adce_csb GND " "Pin \"O_adce_csb\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adce_csb"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adce_sdio GND " "Pin \"O_adce_sdio\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adce_sdio"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adce_sclk GND " "Pin \"O_adce_sclk\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adce_sclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adcf_pwdn GND " "Pin \"O_adcf_pwdn\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adcf_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adcf_csb VCC " "Pin \"O_adcf_csb\" is stuck at VCC" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adcf_csb"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adcf_sclk VCC " "Pin \"O_adcf_sclk\" is stuck at VCC" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adcf_sclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adcf_sdio VCC " "Pin \"O_adcf_sdio\" is stuck at VCC" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adcf_sdio"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_adcf_reset VCC " "Pin \"O_adcf_reset\" is stuck at VCC" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_adcf_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_m_adc_clk GND " "Pin \"O_m_adc_clk\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_m_adc_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_m_adc_pdwn GND " "Pin \"O_m_adc_pdwn\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_m_adc_pdwn"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_pulse\[0\] GND " "Pin \"O_pulse\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_pulse[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_pulse\[1\] GND " "Pin \"O_pulse\[1\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_pulse[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_pulse\[2\] GND " "Pin \"O_pulse\[2\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_pulse[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_pulse\[3\] GND " "Pin \"O_pulse\[3\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_pulse[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_pulse_0pd GND " "Pin \"O_pulse_0pd\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_pulse_0pd"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_pulse_1pd GND " "Pin \"O_pulse_1pd\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_pulse_1pd"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_pulse_2pd VCC " "Pin \"O_pulse_2pd\" is stuck at VCC" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_pulse_2pd"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_pulse_3pd VCC " "Pin \"O_pulse_3pd\" is stuck at VCC" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_pulse_3pd"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8220pulse\[3\] GND " "Pin \"O_8220pulse\[3\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8220pulse[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8020islpulse\[0\] GND " "Pin \"O_8020islpulse\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8020islpulse[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8020islpulse\[1\] GND " "Pin \"O_8020islpulse\[1\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8020islpulse[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8020islpulse\[2\] GND " "Pin \"O_8020islpulse\[2\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8020islpulse[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8020islpulse\[3\] GND " "Pin \"O_8020islpulse\[3\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8020islpulse[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8020mdpulse\[0\] GND " "Pin \"O_8020mdpulse\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8020mdpulse[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8020mdpulse\[1\] GND " "Pin \"O_8020mdpulse\[1\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8020mdpulse[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8020mdpulse\[2\] GND " "Pin \"O_8020mdpulse\[2\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8020mdpulse[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8020mdpulse\[3\] GND " "Pin \"O_8020mdpulse\[3\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8020mdpulse[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8020mdpulse\[4\] GND " "Pin \"O_8020mdpulse\[4\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8020mdpulse[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8020mdpulse\[5\] GND " "Pin \"O_8020mdpulse\[5\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8020mdpulse[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8020mdpulse\[6\] GND " "Pin \"O_8020mdpulse\[6\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8020mdpulse[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_8020mdpulse\[7\] GND " "Pin \"O_8020mdpulse\[7\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_8020mdpulse[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_pll_sync VCC " "Pin \"O_pll_sync\" is stuck at VCC" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_pll_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_pll_pd VCC " "Pin \"O_pll_pd\" is stuck at VCC" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_pll_pd"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_swi_dir VCC " "Pin \"O_swi_dir\" is stuck at VCC" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_swi_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_swi_oe GND " "Pin \"O_swi_oe\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_swi_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_pkt VCC " "Pin \"O_usb_pkt\" is stuck at VCC" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_pkt"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_int GND " "Pin \"O_usb_int\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_uart_cts GND " "Pin \"O_usb_uart_cts\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_uart_cts"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_clk GND " "Pin \"O_usb_clk\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_i2s\[0\] GND " "Pin \"O_usb_i2s\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_i2s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_i2s\[1\] GND " "Pin \"O_usb_i2s\[1\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_i2s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_i2s\[2\] GND " "Pin \"O_usb_i2s\[2\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_i2s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_i2s\[3\] GND " "Pin \"O_usb_i2s\[3\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_i2s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_gpio\[0\] GND " "Pin \"O_usb_gpio\[0\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_gpio[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_gpio\[1\] GND " "Pin \"O_usb_gpio\[1\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_gpio[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_gpio\[2\] GND " "Pin \"O_usb_gpio\[2\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_gpio[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_gpio\[3\] GND " "Pin \"O_usb_gpio\[3\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_gpio[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_gpio\[4\] GND " "Pin \"O_usb_gpio\[4\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_gpio[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_usb_gpio\[5\] GND " "Pin \"O_usb_gpio\[5\]\" is stuck at GND" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443509941188 "|HUCB2P0_TOP|O_usb_gpio[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1443509941188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509941676 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "p2s_dac:U8_p2s_dac\|I\[31\] Low " "Register p2s_dac:U8_p2s_dac\|I\[31\] will power up to Low" {  } { { "p2s_dac.vhd" "" { Text "D:/another_team/HUCB2P0_150701/p2s_dac.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1443509941936 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "p2s_dac:U8_p2s_dac\|I\[0\] Low " "Register p2s_dac:U8_p2s_dac\|I\[0\] will power up to Low" {  } { { "p2s_dac.vhd" "" { Text "D:/another_team/HUCB2P0_150701/p2s_dac.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1443509941936 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1443509941936 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "153 " "153 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1443509943151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/another_team/HUCB2P0_150701/output_files/HUCB2P0_TOP.map.smsg " "Generated suppressed messages file D:/another_team/HUCB2P0_150701/output_files/HUCB2P0_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1443509943667 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 201 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 201 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1443509945718 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_4 163 " "Succesfully connected in-system debug instance \"auto_signaltap_4\" to all 163 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1443509945729 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_5 65 " "Succesfully connected in-system debug instance \"auto_signaltap_5\" to all 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1443509945735 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_6 95 " "Succesfully connected in-system debug instance \"auto_signaltap_6\" to all 95 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1443509945740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "23 0 4 0 0 " "Adding 23 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443509946026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509946026 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "128 " "Design contains 128 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adca_sd " "No output dependent on input pin \"I_adca_sd\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adca_sd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adca_oclk " "No output dependent on input pin \"I_adca_oclk\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adca_oclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adca_d\[0\] " "No output dependent on input pin \"I_adca_d\[0\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adca_d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adca_d\[1\] " "No output dependent on input pin \"I_adca_d\[1\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adca_d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adca_d\[2\] " "No output dependent on input pin \"I_adca_d\[2\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adca_d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adca_d\[3\] " "No output dependent on input pin \"I_adca_d\[3\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adca_d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adca_d\[4\] " "No output dependent on input pin \"I_adca_d\[4\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adca_d[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adca_d\[5\] " "No output dependent on input pin \"I_adca_d\[5\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adca_d[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcb_d\[0\] " "No output dependent on input pin \"I_adcb_d\[0\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcb_d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcb_d\[1\] " "No output dependent on input pin \"I_adcb_d\[1\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcb_d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcb_d\[2\] " "No output dependent on input pin \"I_adcb_d\[2\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcb_d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcb_d\[3\] " "No output dependent on input pin \"I_adcb_d\[3\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcb_d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcb_d\[4\] " "No output dependent on input pin \"I_adcb_d\[4\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcb_d[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcb_d\[5\] " "No output dependent on input pin \"I_adcb_d\[5\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcb_d[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcc_d\[0\] " "No output dependent on input pin \"I_adcc_d\[0\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcc_d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcc_d\[1\] " "No output dependent on input pin \"I_adcc_d\[1\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcc_d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcc_d\[2\] " "No output dependent on input pin \"I_adcc_d\[2\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcc_d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcc_d\[3\] " "No output dependent on input pin \"I_adcc_d\[3\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcc_d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcc_d\[4\] " "No output dependent on input pin \"I_adcc_d\[4\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcc_d[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcc_d\[5\] " "No output dependent on input pin \"I_adcc_d\[5\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcc_d[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcd_d\[0\] " "No output dependent on input pin \"I_adcd_d\[0\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcd_d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcd_d\[1\] " "No output dependent on input pin \"I_adcd_d\[1\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcd_d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcd_d\[2\] " "No output dependent on input pin \"I_adcd_d\[2\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcd_d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcd_d\[3\] " "No output dependent on input pin \"I_adcd_d\[3\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcd_d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcd_d\[4\] " "No output dependent on input pin \"I_adcd_d\[4\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcd_d[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adcd_d\[5\] " "No output dependent on input pin \"I_adcd_d\[5\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adcd_d[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adce_clk " "No output dependent on input pin \"I_adce_clk\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adce_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adce_d\[0\] " "No output dependent on input pin \"I_adce_d\[0\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adce_d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adce_d\[1\] " "No output dependent on input pin \"I_adce_d\[1\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adce_d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adce_d\[2\] " "No output dependent on input pin \"I_adce_d\[2\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adce_d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adce_d\[3\] " "No output dependent on input pin \"I_adce_d\[3\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adce_d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adce_d\[4\] " "No output dependent on input pin \"I_adce_d\[4\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adce_d[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adce_d\[5\] " "No output dependent on input pin \"I_adce_d\[5\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adce_d[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_adce_or " "No output dependent on input pin \"I_adce_or\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_adce_or"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_d\[0\] " "No output dependent on input pin \"I_m_adc_d\[0\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_d\[1\] " "No output dependent on input pin \"I_m_adc_d\[1\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_d\[2\] " "No output dependent on input pin \"I_m_adc_d\[2\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_d\[3\] " "No output dependent on input pin \"I_m_adc_d\[3\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_d\[4\] " "No output dependent on input pin \"I_m_adc_d\[4\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_d[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_d\[5\] " "No output dependent on input pin \"I_m_adc_d\[5\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_d[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_d\[6\] " "No output dependent on input pin \"I_m_adc_d\[6\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_d[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_d\[7\] " "No output dependent on input pin \"I_m_adc_d\[7\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_d[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_d\[8\] " "No output dependent on input pin \"I_m_adc_d\[8\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_d[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_d\[9\] " "No output dependent on input pin \"I_m_adc_d\[9\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_d[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_d\[10\] " "No output dependent on input pin \"I_m_adc_d\[10\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_d[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_d\[11\] " "No output dependent on input pin \"I_m_adc_d\[11\]\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_d[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_m_adc_otr " "No output dependent on input pin \"I_m_adc_otr\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_m_adc_otr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_pll_refmon " "No output dependent on input pin \"I_pll_refmon\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_pll_refmon"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_pll_ld " "No output dependent on input pin \"I_pll_ld\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_pll_ld"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_pll_status " "No output dependent on input pin \"I_pll_status\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_pll_status"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_pll_sdo " "No output dependent on input pin \"I_pll_sdo\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_pll_sdo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_iotrig " "No output dependent on input pin \"I_iotrig\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_iotrig"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_ioenable " "No output dependent on input pin \"I_ioenable\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_ioenable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BEEP " "No output dependent on input pin \"BEEP\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|BEEP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_IO0 " "No output dependent on input pin \"FPGA_IO0\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|FPGA_IO0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_IO1 " "No output dependent on input pin \"FPGA_IO1\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|FPGA_IO1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_WE " "No output dependent on input pin \"SRAM_WE\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_WE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_OE " "No output dependent on input pin \"SRAM_OE\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_OE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_CLK " "No output dependent on input pin \"SRAM_CLK\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_ADV " "No output dependent on input pin \"SRAM_ADV\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_ADV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_CRE " "No output dependent on input pin \"SRAM_CRE\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 156 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_CRE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_LB " "No output dependent on input pin \"SRAM_LB\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_LB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_UB " "No output dependent on input pin \"SRAM_UB\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_UB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_swi0 " "No output dependent on input pin \"I_swi0\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_swi0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_swi1 " "No output dependent on input pin \"I_swi1\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_swi1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_swi2 " "No output dependent on input pin \"I_swi2\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_swi2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_swi3 " "No output dependent on input pin \"I_swi3\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_swi3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_swi4 " "No output dependent on input pin \"I_swi4\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_swi4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_SMCLK " "No output dependent on input pin \"PCIE_SMCLK\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 169 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|PCIE_SMCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_SMDAT " "No output dependent on input pin \"PCIE_SMDAT\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 170 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|PCIE_SMDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_WAKE " "No output dependent on input pin \"PCIE_WAKE\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|PCIE_WAKE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_PERST " "No output dependent on input pin \"PCIE_PERST\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|PCIE_PERST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAC_SLEEP " "No output dependent on input pin \"DAC_SLEEP\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 173 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|DAC_SLEEP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAC_GD0 " "No output dependent on input pin \"DAC_GD0\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 174 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|DAC_GD0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAC_GD1 " "No output dependent on input pin \"DAC_GD1\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|DAC_GD1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAC_GD2 " "No output dependent on input pin \"DAC_GD2\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|DAC_GD2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAC_GD3 " "No output dependent on input pin \"DAC_GD3\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 177 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|DAC_GD3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAC_GD4 " "No output dependent on input pin \"DAC_GD4\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 178 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|DAC_GD4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAC_GD5 " "No output dependent on input pin \"DAC_GD5\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|DAC_GD5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAC_GD6 " "No output dependent on input pin \"DAC_GD6\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|DAC_GD6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAC_GD7 " "No output dependent on input pin \"DAC_GD7\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|DAC_GD7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D0 " "No output dependent on input pin \"SRAM_D0\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D1 " "No output dependent on input pin \"SRAM_D1\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D2 " "No output dependent on input pin \"SRAM_D2\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D3 " "No output dependent on input pin \"SRAM_D3\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 186 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D4 " "No output dependent on input pin \"SRAM_D4\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D5 " "No output dependent on input pin \"SRAM_D5\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D6 " "No output dependent on input pin \"SRAM_D6\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D7 " "No output dependent on input pin \"SRAM_D7\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 190 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D8 " "No output dependent on input pin \"SRAM_D8\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D9 " "No output dependent on input pin \"SRAM_D9\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 192 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D10 " "No output dependent on input pin \"SRAM_D10\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D11 " "No output dependent on input pin \"SRAM_D11\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D12 " "No output dependent on input pin \"SRAM_D12\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D13 " "No output dependent on input pin \"SRAM_D13\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D13"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D14 " "No output dependent on input pin \"SRAM_D14\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_D15 " "No output dependent on input pin \"SRAM_D15\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 198 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_D15"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A0 " "No output dependent on input pin \"SRAM_A0\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A1 " "No output dependent on input pin \"SRAM_A1\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 201 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A2 " "No output dependent on input pin \"SRAM_A2\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A3 " "No output dependent on input pin \"SRAM_A3\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 203 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A4 " "No output dependent on input pin \"SRAM_A4\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 204 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A5 " "No output dependent on input pin \"SRAM_A5\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A6 " "No output dependent on input pin \"SRAM_A6\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A7 " "No output dependent on input pin \"SRAM_A7\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 207 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A8 " "No output dependent on input pin \"SRAM_A8\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 208 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A9 " "No output dependent on input pin \"SRAM_A9\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 209 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A10 " "No output dependent on input pin \"SRAM_A10\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 210 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A11 " "No output dependent on input pin \"SRAM_A11\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 211 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A12 " "No output dependent on input pin \"SRAM_A12\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 212 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A13 " "No output dependent on input pin \"SRAM_A13\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 213 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A13"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A14 " "No output dependent on input pin \"SRAM_A14\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A15 " "No output dependent on input pin \"SRAM_A15\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 215 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A15"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A16 " "No output dependent on input pin \"SRAM_A16\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 216 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A16"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A17 " "No output dependent on input pin \"SRAM_A17\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 217 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A17"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A18 " "No output dependent on input pin \"SRAM_A18\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 218 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A18"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A19 " "No output dependent on input pin \"SRAM_A19\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 219 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A19"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A20 " "No output dependent on input pin \"SRAM_A20\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A20"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_A21 " "No output dependent on input pin \"SRAM_A21\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 221 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_A21"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_WAIT " "No output dependent on input pin \"SRAM_WAIT\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_WAIT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SRAM_CE " "No output dependent on input pin \"SRAM_CE\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 224 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|SRAM_CE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_usb_uart_rts " "No output dependent on input pin \"I_usb_uart_rts\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|I_usb_uart_rts"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_CTL6 " "No output dependent on input pin \"USB_CTL6\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|USB_CTL6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_CTL8 " "No output dependent on input pin \"USB_CTL8\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 249 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|USB_CTL8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_CTL9 " "No output dependent on input pin \"USB_CTL9\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|USB_CTL9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_CTL10 " "No output dependent on input pin \"USB_CTL10\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|USB_CTL10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_CLKIN " "No output dependent on input pin \"USB_CLKIN\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 266 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|USB_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAC_GCLK " "No output dependent on input pin \"DAC_GCLK\"" {  } { { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443509948028 "|HUCB2P0_TOP|DAC_GCLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1443509948028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6158 " "Implemented 6158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "151 " "Implemented 151 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443509948064 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443509948064 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1443509948064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5494 " "Implemented 5494 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443509948064 ""} { "Info" "ICUT_CUT_TM_RAMS" "348 " "Implemented 348 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1443509948064 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1443509948064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443509948064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 443 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 443 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443509948227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 14:59:08 2015 " "Processing ended: Tue Sep 29 14:59:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443509948227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443509948227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443509948227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443509948227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443509953834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443509953835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 14:59:13 2015 " "Processing started: Tue Sep 29 14:59:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443509953835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1443509953835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HUCB2P0_TOP -c HUCB2P0_TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HUCB2P0_TOP -c HUCB2P0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1443509953835 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1443509953913 ""}
{ "Info" "0" "" "Project  = HUCB2P0_TOP" {  } {  } 0 0 "Project  = HUCB2P0_TOP" 0 0 "Fitter" 0 0 1443509953913 ""}
{ "Info" "0" "" "Revision = HUCB2P0_TOP" {  } {  } 0 0 "Revision = HUCB2P0_TOP" 0 0 "Fitter" 0 0 1443509953913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1443509954224 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HUCB2P0_TOP 5CGXFC7D7F31C8 " "Selected device 5CGXFC7D7F31C8 for design \"HUCB2P0_TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1443509954325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1443509954417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1443509954417 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1443509954643 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1443509955609 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1443509955971 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1443509956248 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 307 " "No exact pin location assignment(s) for 5 pins of 307 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1443509956592 ""}
{ "Info" "IFOCT_OCT_CREATED_CONTROL_BLOCK" "termination_blk0 " "Created on-chip termination control block \"termination_blk0\" " {  } { { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termination_blk0~O_SERDATAOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 24269 9684 10422 0}  }  } }  } 0 174060 "Created on-chip termination control block \"%1!s!\" " 0 0 "Fitter" 0 -1 1443509956644 ""}
{ "Info" "IFOCT_OCT_CREATED_RZQ_PIN" "termination_blk0~_rzq_pad " "Created on-chip termination (OCT) RZQ pin \"termination_blk0~_rzq_pad\" " {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { termination_blk0~_rzq_pad } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termination_blk0~_rzq_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 24270 9684 10422 0}  }  } }  } 0 174063 "Created on-chip termination (OCT) RZQ pin \"%1!s!\" " 0 0 "Fitter" 0 -1 1443509956644 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "termination_blk0~_rzq_pad " "RUP, RDN, or RZQ pin termination_blk0~_rzq_pad not assigned to an exact location on the device" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { termination_blk0~_rzq_pad } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termination_blk0~_rzq_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 24270 9684 10422 0}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1443509956644 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1443509956644 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "47 " "47 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_oclk I_adca_oclk(n) " "differential I/O pin \"I_adca_oclk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_oclk(n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_oclk } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_oclk" } { 0 "I_adca_oclk(n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 88 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_oclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 521 9684 10422 0} { 0 { 0 ""} 0 1017 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_oclk(n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_oclk(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_d\[0\] I_adca_d\[0\](n) " "differential I/O pin \"I_adca_d\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_d\[0\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_d\[0\]" } { 0 "I_adca_d\[0\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 347 9684 10422 0} { 0 { 0 ""} 0 1011 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[0](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_d\[1\] I_adca_d\[1\](n) " "differential I/O pin \"I_adca_d\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_d\[1\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_d\[1\]" } { 0 "I_adca_d\[1\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 348 9684 10422 0} { 0 { 0 ""} 0 1012 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[1](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_d\[2\] I_adca_d\[2\](n) " "differential I/O pin \"I_adca_d\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_d\[2\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_d\[2\]" } { 0 "I_adca_d\[2\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 349 9684 10422 0} { 0 { 0 ""} 0 1013 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[2](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_d\[3\] I_adca_d\[3\](n) " "differential I/O pin \"I_adca_d\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_d\[3\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_d\[3\]" } { 0 "I_adca_d\[3\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 350 9684 10422 0} { 0 { 0 ""} 0 1014 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[3](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_d\[4\] I_adca_d\[4\](n) " "differential I/O pin \"I_adca_d\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_d\[4\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_d\[4\]" } { 0 "I_adca_d\[4\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 351 9684 10422 0} { 0 { 0 ""} 0 1015 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[4](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_d\[5\] I_adca_d\[5\](n) " "differential I/O pin \"I_adca_d\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_d\[5\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_d\[5\]" } { 0 "I_adca_d\[5\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 352 9684 10422 0} { 0 { 0 ""} 0 1016 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[5](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcb_d\[0\] I_adcb_d\[0\](n) " "differential I/O pin \"I_adcb_d\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcb_d\[0\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcb_d\[0\]" } { 0 "I_adcb_d\[0\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 353 9684 10422 0} { 0 { 0 ""} 0 1018 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[0](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcb_d\[1\] I_adcb_d\[1\](n) " "differential I/O pin \"I_adcb_d\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcb_d\[1\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcb_d\[1\]" } { 0 "I_adcb_d\[1\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 354 9684 10422 0} { 0 { 0 ""} 0 1019 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[1](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcb_d\[2\] I_adcb_d\[2\](n) " "differential I/O pin \"I_adcb_d\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcb_d\[2\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcb_d\[2\]" } { 0 "I_adcb_d\[2\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 355 9684 10422 0} { 0 { 0 ""} 0 1020 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[2](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcb_d\[3\] I_adcb_d\[3\](n) " "differential I/O pin \"I_adcb_d\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcb_d\[3\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcb_d\[3\]" } { 0 "I_adcb_d\[3\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 356 9684 10422 0} { 0 { 0 ""} 0 1021 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[3](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcb_d\[4\] I_adcb_d\[4\](n) " "differential I/O pin \"I_adcb_d\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcb_d\[4\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcb_d\[4\]" } { 0 "I_adcb_d\[4\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 357 9684 10422 0} { 0 { 0 ""} 0 1022 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[4](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcb_d\[5\] I_adcb_d\[5\](n) " "differential I/O pin \"I_adcb_d\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcb_d\[5\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcb_d\[5\]" } { 0 "I_adcb_d\[5\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 358 9684 10422 0} { 0 { 0 ""} 0 1023 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[5](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcc_d\[0\] I_adcc_d\[0\](n) " "differential I/O pin \"I_adcc_d\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcc_d\[0\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcc_d\[0\]" } { 0 "I_adcc_d\[0\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 359 9684 10422 0} { 0 { 0 ""} 0 1024 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[0](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcc_d\[1\] I_adcc_d\[1\](n) " "differential I/O pin \"I_adcc_d\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcc_d\[1\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcc_d\[1\]" } { 0 "I_adcc_d\[1\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 360 9684 10422 0} { 0 { 0 ""} 0 1025 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[1](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcc_d\[2\] I_adcc_d\[2\](n) " "differential I/O pin \"I_adcc_d\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcc_d\[2\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcc_d\[2\]" } { 0 "I_adcc_d\[2\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 361 9684 10422 0} { 0 { 0 ""} 0 1026 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[2](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcc_d\[3\] I_adcc_d\[3\](n) " "differential I/O pin \"I_adcc_d\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcc_d\[3\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcc_d\[3\]" } { 0 "I_adcc_d\[3\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 362 9684 10422 0} { 0 { 0 ""} 0 1027 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[3](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcc_d\[4\] I_adcc_d\[4\](n) " "differential I/O pin \"I_adcc_d\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcc_d\[4\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcc_d\[4\]" } { 0 "I_adcc_d\[4\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 363 9684 10422 0} { 0 { 0 ""} 0 1028 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[4](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcc_d\[5\] I_adcc_d\[5\](n) " "differential I/O pin \"I_adcc_d\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcc_d\[5\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcc_d\[5\]" } { 0 "I_adcc_d\[5\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 364 9684 10422 0} { 0 { 0 ""} 0 1029 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[5](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcd_d\[0\] I_adcd_d\[0\](n) " "differential I/O pin \"I_adcd_d\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcd_d\[0\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcd_d\[0\]" } { 0 "I_adcd_d\[0\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 365 9684 10422 0} { 0 { 0 ""} 0 1030 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[0](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcd_d\[1\] I_adcd_d\[1\](n) " "differential I/O pin \"I_adcd_d\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcd_d\[1\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcd_d\[1\]" } { 0 "I_adcd_d\[1\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 366 9684 10422 0} { 0 { 0 ""} 0 1031 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[1](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcd_d\[2\] I_adcd_d\[2\](n) " "differential I/O pin \"I_adcd_d\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcd_d\[2\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcd_d\[2\]" } { 0 "I_adcd_d\[2\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 367 9684 10422 0} { 0 { 0 ""} 0 1032 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[2](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcd_d\[3\] I_adcd_d\[3\](n) " "differential I/O pin \"I_adcd_d\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcd_d\[3\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcd_d\[3\]" } { 0 "I_adcd_d\[3\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 368 9684 10422 0} { 0 { 0 ""} 0 1033 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[3](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcd_d\[4\] I_adcd_d\[4\](n) " "differential I/O pin \"I_adcd_d\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcd_d\[4\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcd_d\[4\]" } { 0 "I_adcd_d\[4\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 369 9684 10422 0} { 0 { 0 ""} 0 1034 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[4](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcd_d\[5\] I_adcd_d\[5\](n) " "differential I/O pin \"I_adcd_d\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcd_d\[5\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcd_d\[5\]" } { 0 "I_adcd_d\[5\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 370 9684 10422 0} { 0 { 0 ""} 0 1035 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[5](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_clk I_adce_clk(n) " "differential I/O pin \"I_adce_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_clk(n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_clk } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_clk" } { 0 "I_adce_clk(n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 96 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 522 9684 10422 0} { 0 { 0 ""} 0 1036 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_clk(n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_clk(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_d\[0\] I_adce_d\[0\](n) " "differential I/O pin \"I_adce_d\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_d\[0\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_d\[0\]" } { 0 "I_adce_d\[0\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 371 9684 10422 0} { 0 { 0 ""} 0 1037 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[0](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_d\[1\] I_adce_d\[1\](n) " "differential I/O pin \"I_adce_d\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_d\[1\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_d\[1\]" } { 0 "I_adce_d\[1\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 372 9684 10422 0} { 0 { 0 ""} 0 1038 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[1](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_d\[2\] I_adce_d\[2\](n) " "differential I/O pin \"I_adce_d\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_d\[2\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_d\[2\]" } { 0 "I_adce_d\[2\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 373 9684 10422 0} { 0 { 0 ""} 0 1039 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[2](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_d\[3\] I_adce_d\[3\](n) " "differential I/O pin \"I_adce_d\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_d\[3\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_d\[3\]" } { 0 "I_adce_d\[3\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 374 9684 10422 0} { 0 { 0 ""} 0 1040 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[3](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_d\[4\] I_adce_d\[4\](n) " "differential I/O pin \"I_adce_d\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_d\[4\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_d\[4\]" } { 0 "I_adce_d\[4\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 375 9684 10422 0} { 0 { 0 ""} 0 1041 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[4](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_d\[5\] I_adce_d\[5\](n) " "differential I/O pin \"I_adce_d\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_d\[5\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_d\[5\]" } { 0 "I_adce_d\[5\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 376 9684 10422 0} { 0 { 0 ""} 0 1042 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[5](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_or I_adce_or(n) " "differential I/O pin \"I_adce_or\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_or(n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_or } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_or" } { 0 "I_adce_or(n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 98 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_or } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 523 9684 10422 0} { 0 { 0 ""} 0 1043 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_or(n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_or(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_or I_adcf_or(n) " "differential I/O pin \"I_adcf_or\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_or(n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_or } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_or" } { 0 "I_adcf_or(n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 106 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_or } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 528 9684 10422 0} { 0 { 0 ""} 0 1057 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_or(n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_or(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_clk I_adcf_clk(n) " "differential I/O pin \"I_adcf_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_clk(n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_clk } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_clk" } { 0 "I_adcf_clk(n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 104 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 527 9684 10422 0} { 0 { 0 ""} 0 1044 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_clk(n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_clk(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[0\] I_adcf_d\[0\](n) " "differential I/O pin \"I_adcf_d\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[0\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[0\]" } { 0 "I_adcf_d\[0\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 377 9684 10422 0} { 0 { 0 ""} 0 1045 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[0](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[10\] I_adcf_d\[10\](n) " "differential I/O pin \"I_adcf_d\[10\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[10\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[10] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[10\]" } { 0 "I_adcf_d\[10\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 387 9684 10422 0} { 0 { 0 ""} 0 1055 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[10](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[10](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[11\] I_adcf_d\[11\](n) " "differential I/O pin \"I_adcf_d\[11\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[11\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[11] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[11\]" } { 0 "I_adcf_d\[11\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 388 9684 10422 0} { 0 { 0 ""} 0 1056 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[11](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[11](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[1\] I_adcf_d\[1\](n) " "differential I/O pin \"I_adcf_d\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[1\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[1\]" } { 0 "I_adcf_d\[1\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 378 9684 10422 0} { 0 { 0 ""} 0 1046 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[1](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[2\] I_adcf_d\[2\](n) " "differential I/O pin \"I_adcf_d\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[2\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[2\]" } { 0 "I_adcf_d\[2\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 379 9684 10422 0} { 0 { 0 ""} 0 1047 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[2](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[3\] I_adcf_d\[3\](n) " "differential I/O pin \"I_adcf_d\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[3\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[3\]" } { 0 "I_adcf_d\[3\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 380 9684 10422 0} { 0 { 0 ""} 0 1048 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[3](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[4\] I_adcf_d\[4\](n) " "differential I/O pin \"I_adcf_d\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[4\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[4\]" } { 0 "I_adcf_d\[4\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 381 9684 10422 0} { 0 { 0 ""} 0 1049 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[4](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[5\] I_adcf_d\[5\](n) " "differential I/O pin \"I_adcf_d\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[5\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[5\]" } { 0 "I_adcf_d\[5\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 382 9684 10422 0} { 0 { 0 ""} 0 1050 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[5](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[6\] I_adcf_d\[6\](n) " "differential I/O pin \"I_adcf_d\[6\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[6\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[6] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[6\]" } { 0 "I_adcf_d\[6\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 383 9684 10422 0} { 0 { 0 ""} 0 1051 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[6](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[6](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[7\] I_adcf_d\[7\](n) " "differential I/O pin \"I_adcf_d\[7\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[7\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[7] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[7\]" } { 0 "I_adcf_d\[7\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 384 9684 10422 0} { 0 { 0 ""} 0 1052 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[7](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[7](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[8\] I_adcf_d\[8\](n) " "differential I/O pin \"I_adcf_d\[8\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[8\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[8] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[8\]" } { 0 "I_adcf_d\[8\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 385 9684 10422 0} { 0 { 0 ""} 0 1053 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[8](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[8](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[9\] I_adcf_d\[9\](n) " "differential I/O pin \"I_adcf_d\[9\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[9\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[9] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[9\]" } { 0 "I_adcf_d\[9\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 386 9684 10422 0} { 0 { 0 ""} 0 1054 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[9](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[9](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1443509968773 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1443509968773 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[4\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[4\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972206 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509972206 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[0\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[0\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972208 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509972208 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[5\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[5\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972210 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509972210 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[4\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[4\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972213 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509972213 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[1\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[1\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972215 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509972215 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[2\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[2\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972217 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509972217 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[1\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[1\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972219 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509972219 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[0\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[0\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509972220 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509972220 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1443509972280 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[4\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[4\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976788 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509976788 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[0\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[0\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976793 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509976793 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[5\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[5\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976796 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509976796 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[4\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[4\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976798 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509976798 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[1\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[1\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976800 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509976800 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[2\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[2\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976802 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509976802 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[1\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[1\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976804 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509976804 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[0\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[0\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509976806 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509976806 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1443509976812 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1443509976812 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y74_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y74_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1443509976812 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1443509976812 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 989 global CLKCTRL_G6 " "usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 989 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1443509976868 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G7 " "usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1443509976868 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1956 global CLKCTRL_G10 " "adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1956 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1443509976868 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1443509976868 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "I_ref_clk~inputCLKENA0 157 global CLKCTRL_G9 " "I_ref_clk~inputCLKENA0 with 157 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1443509976868 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1443509976868 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[4\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[4\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977953 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509977953 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[0\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[0\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977955 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509977955 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[5\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[5\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977958 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509977958 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[4\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[4\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977961 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509977961 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[1\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[1\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977964 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509977964 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[2\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[2\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977966 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509977966 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[1\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[1\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977968 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509977968 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[0\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[0\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1443509977970 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1443509977970 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:05 " "Fitter periphery placement operations ending: elapsed time is 00:00:05" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443509977979 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o3q1 " "Entity dcfifo_o3q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_t0q1 " "Entity dcfifo_t0q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_uhs1 " "Entity dcfifo_uhs1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe21\|dffe22a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe21\|dffe22a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443509983234 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1443509983234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443509983315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983317 ""}  } { { "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1443509983317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443509983319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983320 ""}  } { { "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1443509983320 ""}
{ "Info" "ISTA_SDC_FOUND" "tt.sdc " "Reading SDC File: 'tt.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1443509983322 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 4.166 -waveform \{0.000 2.083\} -name I_adcf_clk I_adcf_clk " "create_clock -period 4.166 -waveform \{0.000 2.083\} -name I_adcf_clk I_adcf_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983332 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 50.000 -waveform \{0.000 25.000\} -name I_ref_clk I_ref_clk " "create_clock -period 50.000 -waveform \{0.000 25.000\} -name I_ref_clk I_ref_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983332 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 15 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 15 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983332 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983332 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983332 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 9 -duty_cycle 50.00 -name \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 9 -duty_cycle 50.00 -name \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983332 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase 50.01 -duty_cycle 50.00 -name \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase 50.01 -duty_cycle 50.00 -name \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983332 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1443509983332 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk_4883 " "Node: S_clk_4883 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register p2s_dac:U8_p2s_dac\|ld S_clk_4883 " "Register p2s_dac:U8_p2s_dac\|ld is being clocked by S_clk_4883" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443509983367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1443509983367 "|HUCB2P0_TOP|S_clk_4883"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_key_start_dclk " "Node: S_key_start_dclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register S_key_start_temp1 S_key_start_dclk " "Register S_key_start_temp1 is being clocked by S_key_start_dclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443509983367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1443509983367 "|HUCB2P0_TOP|S_key_start_dclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_DA_a " "Node: S_DA_a was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register S_DA_addr\[0\] S_DA_a " "Register S_DA_addr\[0\] is being clocked by S_DA_a" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443509983368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1443509983368 "|HUCB2P0_TOP|S_DA_a"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983408 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1443509983408 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1443509983503 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1443509983504 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1443509983508 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.166   I_adcf_clk " "   4.166   I_adcf_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000    I_ref_clk " "  50.000    I_ref_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  16.666 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  16.666 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.851 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.851 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.664 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  16.664 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443509983513 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1443509983513 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1443509984150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1443509984169 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1443509984228 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1443509984271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1443509984272 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1443509984288 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1443509985466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1443509985484 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1443509985484 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK " "Node \"FPGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK(n) " "Node \"FPGA_CLK(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RCLK " "Node \"PCIE_RCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RCLK(n) " "Node \"PCIE_RCLK(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RCLK(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_0 " "Node \"PCIE_RX_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_0(n) " "Node \"PCIE_RX_0(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_0(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_1 " "Node \"PCIE_RX_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_1(n) " "Node \"PCIE_RX_1(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_1(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_2 " "Node \"PCIE_RX_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_2(n) " "Node \"PCIE_RX_2(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_2(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_3 " "Node \"PCIE_RX_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_3(n) " "Node \"PCIE_RX_3(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_3(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_0 " "Node \"PCIE_TX_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_0(n) " "Node \"PCIE_TX_0(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_0(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_1 " "Node \"PCIE_TX_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_1(n) " "Node \"PCIE_TX_1(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_1(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_2 " "Node \"PCIE_TX_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_2(n) " "Node \"PCIE_TX_2(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_2(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_3 " "Node \"PCIE_TX_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_3(n) " "Node \"PCIE_TX_3(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_3(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443509986702 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1443509986702 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443509986736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1443510003679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443510010384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1443510010637 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1443510031248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443510031248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1443510037885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 11 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1443510069042 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1443510069042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:31 " "Fitter routing operations ending: elapsed time is 00:00:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443510082947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1443510082950 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1443510082950 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "18.06 " "Total time spent on timing analysis during the Fitter is 18.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1443510094104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1443510094507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1443510107851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1443510108140 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1443510120573 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:05 " "Fitter post-fit operations ending: elapsed time is 00:01:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443510159311 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1443510160488 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "52 " "Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D0 a permanently disabled " "Pin DDR3_D0 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D0 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D0" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 41 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 487 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D1 a permanently disabled " "Pin DDR3_D1 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D1 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D1" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 42 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 488 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D2 a permanently disabled " "Pin DDR3_D2 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D2 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D2" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 43 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 489 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D3 a permanently disabled " "Pin DDR3_D3 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D3 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D3" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 44 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 490 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D4 a permanently disabled " "Pin DDR3_D4 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D4 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D4" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 45 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 491 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D5 a permanently disabled " "Pin DDR3_D5 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D5 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D5" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 46 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 492 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D6 a permanently disabled " "Pin DDR3_D6 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D6 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D6" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 47 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 493 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D7 a permanently disabled " "Pin DDR3_D7 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D7 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D7" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 48 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 494 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D8 a permanently disabled " "Pin DDR3_D8 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D8 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D8" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 49 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 495 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D9 a permanently disabled " "Pin DDR3_D9 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D9 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D9" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 50 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 496 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D10 a permanently disabled " "Pin DDR3_D10 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D10 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D10" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 51 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 497 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D11 a permanently disabled " "Pin DDR3_D11 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D11 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D11" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 52 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 498 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D12 a permanently disabled " "Pin DDR3_D12 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D12 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D12" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 53 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 499 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D13 a permanently disabled " "Pin DDR3_D13 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D13 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D13" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 54 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 500 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D14 a permanently disabled " "Pin DDR3_D14 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D14 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D14" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 55 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 501 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D15 a permanently disabled " "Pin DDR3_D15 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D15 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D15" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 56 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 502 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS0 a permanently disabled " "Pin DDR3_DQS0 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS0 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS0" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 67 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 506 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS0_n a permanently disabled " "Pin DDR3_DQS0_n has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS0_n } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS0_n" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 68 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS0_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 507 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS1 a permanently disabled " "Pin DDR3_DQS1 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS1 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS1" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 69 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 508 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS1_n a permanently disabled " "Pin DDR3_DQS1_n has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS1_n } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS1_n" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 70 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS1_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 509 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[0\] a permanently enabled " "Pin IO_usb_dq\[0\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[0\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 421 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[1\] a permanently enabled " "Pin IO_usb_dq\[1\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[1\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 422 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[2\] a permanently enabled " "Pin IO_usb_dq\[2\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[2\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 423 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[3\] a permanently enabled " "Pin IO_usb_dq\[3\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[3\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 424 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[4\] a permanently enabled " "Pin IO_usb_dq\[4\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[4\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 425 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[5\] a permanently enabled " "Pin IO_usb_dq\[5\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[5\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 426 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[6\] a permanently enabled " "Pin IO_usb_dq\[6\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[6] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[6\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 427 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[7\] a permanently enabled " "Pin IO_usb_dq\[7\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[7] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[7\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 428 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[8\] a permanently enabled " "Pin IO_usb_dq\[8\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[8] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[8\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 429 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[9\] a permanently enabled " "Pin IO_usb_dq\[9\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[9] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[9\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 430 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[10\] a permanently enabled " "Pin IO_usb_dq\[10\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[10] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[10\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 431 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[11\] a permanently enabled " "Pin IO_usb_dq\[11\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[11] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[11\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 432 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[12\] a permanently enabled " "Pin IO_usb_dq\[12\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[12] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[12\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 433 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[13\] a permanently enabled " "Pin IO_usb_dq\[13\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[13] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[13\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 434 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[14\] a permanently enabled " "Pin IO_usb_dq\[14\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[14] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[14\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 435 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[15\] a permanently enabled " "Pin IO_usb_dq\[15\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[15] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[15\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 436 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[16\] a permanently enabled " "Pin IO_usb_dq\[16\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[16] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[16\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 437 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[17\] a permanently enabled " "Pin IO_usb_dq\[17\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[17] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[17\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 438 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[18\] a permanently enabled " "Pin IO_usb_dq\[18\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[18] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[18\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 439 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[19\] a permanently enabled " "Pin IO_usb_dq\[19\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[19] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[19\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 440 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[20\] a permanently enabled " "Pin IO_usb_dq\[20\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[20] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[20\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 441 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[21\] a permanently enabled " "Pin IO_usb_dq\[21\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[21] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[21\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 442 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[22\] a permanently enabled " "Pin IO_usb_dq\[22\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[22] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[22\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 443 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[23\] a permanently enabled " "Pin IO_usb_dq\[23\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[23] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[23\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 444 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[24\] a permanently enabled " "Pin IO_usb_dq\[24\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[24] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[24\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 445 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[25\] a permanently enabled " "Pin IO_usb_dq\[25\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[25] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[25\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 446 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[26\] a permanently enabled " "Pin IO_usb_dq\[26\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[26] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[26\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 447 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[27\] a permanently enabled " "Pin IO_usb_dq\[27\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[27] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[27\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 448 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[28\] a permanently enabled " "Pin IO_usb_dq\[28\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[28] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[28\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 449 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[29\] a permanently enabled " "Pin IO_usb_dq\[29\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[29] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[29\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 450 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[30\] a permanently enabled " "Pin IO_usb_dq\[30\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[30] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[30\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 451 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[31\] a permanently enabled " "Pin IO_usb_dq\[31\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[31] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[31\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 452 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443510160775 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1443510160775 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "25 " "Following 25 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_ODT\[0\] GND " "Pin DDR3_ODT\[0\] has GND driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_ODT[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT\[0\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 71 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_ODT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 344 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DML GND " "Pin DDR3_DML has GND driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DML } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DML" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 72 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DML } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 510 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_CKE\[0\] GND " "Pin DDR3_CKE\[0\] has GND driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_CKE[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE\[0\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 73 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_CKE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 345 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DMU GND " "Pin DDR3_DMU has GND driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DMU } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DMU" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 74 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DMU } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 511 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_RST GND " "Pin DDR3_RST has GND driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_RST } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RST" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 76 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 512 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D0 VCC " "Pin DDR3_D0 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D0 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D0" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 41 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 487 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D1 VCC " "Pin DDR3_D1 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D1 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D1" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 42 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 488 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D2 VCC " "Pin DDR3_D2 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D2 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D2" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 43 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 489 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D3 VCC " "Pin DDR3_D3 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D3 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D3" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 44 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 490 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D4 VCC " "Pin DDR3_D4 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D4 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D4" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 45 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 491 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D5 VCC " "Pin DDR3_D5 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D5 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D5" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 46 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 492 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D6 VCC " "Pin DDR3_D6 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D6 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D6" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 47 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 493 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D7 VCC " "Pin DDR3_D7 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D7 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D7" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 48 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 494 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D8 VCC " "Pin DDR3_D8 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D8 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D8" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 49 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 495 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D9 VCC " "Pin DDR3_D9 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D9 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D9" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 50 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 496 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D10 VCC " "Pin DDR3_D10 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D10 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D10" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 51 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 497 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D11 VCC " "Pin DDR3_D11 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D11 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D11" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 52 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 498 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D12 VCC " "Pin DDR3_D12 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D12 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D12" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 53 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 499 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D13 VCC " "Pin DDR3_D13 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D13 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D13" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 54 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 500 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D14 VCC " "Pin DDR3_D14 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D14 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D14" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 55 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 501 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D15 VCC " "Pin DDR3_D15 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D15 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D15" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 56 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 502 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS0 VCC " "Pin DDR3_DQS0 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS0 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS0" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 67 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 506 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS0_n VCC " "Pin DDR3_DQS0_n has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS0_n } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS0_n" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 68 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS0_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 507 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS1 VCC " "Pin DDR3_DQS1 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS1 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS1" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 69 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 508 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS1_n VCC " "Pin DDR3_DQS1_n has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS1_n } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS1_n" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 70 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS1_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 509 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1443510160775 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1443510160775 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/another_team/HUCB2P0_150701/output_files/HUCB2P0_TOP.fit.smsg " "Generated suppressed messages file D:/another_team/HUCB2P0_150701/output_files/HUCB2P0_TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1443510162136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2117 " "Peak virtual memory: 2117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443510167256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 15:02:47 2015 " "Processing ended: Tue Sep 29 15:02:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443510167256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:34 " "Elapsed time: 00:03:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443510167256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:22 " "Total CPU time (on all processors): 00:04:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443510167256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1443510167256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1443510170882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443510170882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 15:02:50 2015 " "Processing started: Tue Sep 29 15:02:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443510170882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1443510170882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HUCB2P0_TOP -c HUCB2P0_TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HUCB2P0_TOP -c HUCB2P0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1443510170882 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1443510186667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "749 " "Peak virtual memory: 749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443510190904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 15:03:10 2015 " "Processing ended: Tue Sep 29 15:03:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443510190904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443510190904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443510190904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1443510190904 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1443510191727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1443510194055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443510194056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 15:03:13 2015 " "Processing started: Tue Sep 29 15:03:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443510194056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443510194056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HUCB2P0_TOP -c HUCB2P0_TOP " "Command: quartus_sta HUCB2P0_TOP -c HUCB2P0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443510194057 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1443510194169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443510195660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1443510195722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1443510195722 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o3q1 " "Entity dcfifo_o3q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_t0q1 " "Entity dcfifo_t0q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_uhs1 " "Entity dcfifo_uhs1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe21\|dffe22a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe21\|dffe22a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443510198904 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1443510198904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1117 *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1117): *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera_14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443510199014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1117 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/altera_14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199014 ""}  } { { "D:/altera_14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1443510199014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1117 *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1117): *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera_14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443510199014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1117 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/altera_14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199014 ""}  } { { "D:/altera_14.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1443510199014 ""}
{ "Info" "ISTA_SDC_FOUND" "tt.sdc " "Reading SDC File: 'tt.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1443510199029 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 4.166 -waveform \{0.000 2.083\} -name I_adcf_clk I_adcf_clk " "create_clock -period 4.166 -waveform \{0.000 2.083\} -name I_adcf_clk I_adcf_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199029 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 50.000 -waveform \{0.000 25.000\} -name I_ref_clk I_ref_clk " "create_clock -period 50.000 -waveform \{0.000 25.000\} -name I_ref_clk I_ref_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199029 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 30 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 30 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199029 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199029 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199029 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 9 -duty_cycle 50.00 -name \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 9 -duty_cycle 50.00 -name \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199029 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase 50.01 -duty_cycle 50.00 -name \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase 50.01 -duty_cycle 50.00 -name \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199029 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199029 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk_4883 " "Node: S_clk_4883 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register p2s_dac:U8_p2s_dac\|ld S_clk_4883 " "Register p2s_dac:U8_p2s_dac\|ld is being clocked by S_clk_4883" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443510199057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1443510199057 "|HUCB2P0_TOP|S_clk_4883"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_key_start_dclk " "Node: S_key_start_dclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register S_key_start_temp1 S_key_start_dclk " "Register S_key_start_temp1 is being clocked by S_key_start_dclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443510199057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1443510199057 "|HUCB2P0_TOP|S_key_start_dclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_DA_a " "Node: S_DA_a was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register S_DA_addr\[0\] S_DA_a " "Register S_DA_addr\[0\] is being clocked by S_DA_a" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443510199057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1443510199057 "|HUCB2P0_TOP|S_DA_a"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510199088 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1443510199088 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1443510199159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443510215896 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1443510215942 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1443510215989 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443510216372 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443510216372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.971 " "Worst-case setup slack is -6.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.971            -153.597 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.971            -153.597 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.378               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.378               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.686               0.000 altera_reserved_tck  " "    7.686               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.717               0.000 I_ref_clk  " "   40.717               0.000 I_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510216372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.466 " "Worst-case hold slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.466               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 altera_reserved_tck  " "    0.486               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.507               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 I_ref_clk  " "    0.524               0.000 I_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510216435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.669 " "Worst-case recovery slack is 13.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.669               0.000 altera_reserved_tck  " "   13.669               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.370               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.370               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510216466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.993 " "Worst-case removal slack is 0.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.993               0.000 altera_reserved_tck  " "    0.993               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.209               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.209               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.063               0.000 I_adcf_clk  " "    2.063               0.000 I_adcf_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.714               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.714               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.727               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.727               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.853               0.000 altera_reserved_tck  " "   14.853               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.890               0.000 I_ref_clk  " "   23.890               0.000 I_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510216482 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1443510216805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1443510216898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1443510229329 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk_4883 " "Node: S_clk_4883 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register p2s_dac:U8_p2s_dac\|ld S_clk_4883 " "Register p2s_dac:U8_p2s_dac\|ld is being clocked by S_clk_4883" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443510230099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1443510230099 "|HUCB2P0_TOP|S_clk_4883"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_key_start_dclk " "Node: S_key_start_dclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register S_key_start_temp1 S_key_start_dclk " "Register S_key_start_temp1 is being clocked by S_key_start_dclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443510230099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1443510230099 "|HUCB2P0_TOP|S_key_start_dclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_DA_a " "Node: S_DA_a was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register S_DA_addr\[0\] S_DA_a " "Register S_DA_addr\[0\] is being clocked by S_DA_a" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443510230099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1443510230099 "|HUCB2P0_TOP|S_DA_a"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510230146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510230146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510230146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510230146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510230146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510230146 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510230146 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1443510230146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443510249847 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443510250063 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443510250063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.652 " "Worst-case setup slack is -6.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.652            -157.756 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.652            -157.756 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.815               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.815               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.048               0.000 altera_reserved_tck  " "    8.048               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.937               0.000 I_ref_clk  " "   40.937               0.000 I_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510250063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.437 " "Worst-case hold slack is 0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.437               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 altera_reserved_tck  " "    0.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.508               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 I_ref_clk  " "    0.513               0.000 I_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510250138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.098 " "Worst-case recovery slack is 14.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.098               0.000 altera_reserved_tck  " "   14.098               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.476               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.476               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510250153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.968 " "Worst-case removal slack is 0.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.968               0.000 altera_reserved_tck  " "    0.968               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.137               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510250169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.062               0.000 I_adcf_clk  " "    2.062               0.000 I_adcf_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.666               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.666               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.673               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.673               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.815               0.000 altera_reserved_tck  " "   14.815               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.712               0.000 I_ref_clk  " "   23.712               0.000 I_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510250198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510250198 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1443510250363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1443510250864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1443510261813 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk_4883 " "Node: S_clk_4883 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register p2s_dac:U8_p2s_dac\|ld S_clk_4883 " "Register p2s_dac:U8_p2s_dac\|ld is being clocked by S_clk_4883" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443510262653 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1443510262653 "|HUCB2P0_TOP|S_clk_4883"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_key_start_dclk " "Node: S_key_start_dclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register S_key_start_temp1 S_key_start_dclk " "Register S_key_start_temp1 is being clocked by S_key_start_dclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443510262653 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1443510262653 "|HUCB2P0_TOP|S_key_start_dclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_DA_a " "Node: S_DA_a was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register S_DA_addr\[0\] S_DA_a " "Register S_DA_addr\[0\] is being clocked by S_DA_a" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443510262654 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1443510262654 "|HUCB2P0_TOP|S_DA_a"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510262679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510262679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510262679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510262679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510262679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510262679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510262679 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1443510262679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443510281137 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443510281137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.979 " "Worst-case setup slack is -2.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.979             -66.861 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.979             -66.861 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.689               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.689               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.800               0.000 altera_reserved_tck  " "   12.800               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.666               0.000 I_ref_clk  " "   44.666               0.000 I_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510281137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.063 " "Worst-case hold slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 altera_reserved_tck  " "    0.063               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 I_ref_clk  " "    0.179               0.000 I_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510281211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.610 " "Worst-case recovery slack is 15.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.610               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.610               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.929               0.000 altera_reserved_tck  " "   15.929               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510281234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.280 " "Worst-case removal slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 altera_reserved_tck  " "    0.280               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.505               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510281252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.058               0.000 I_adcf_clk  " "    2.058               0.000 I_adcf_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.225               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.225               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.227               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.227               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.692               0.000 altera_reserved_tck  " "   14.692               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.647               0.000 I_ref_clk  " "   23.647               0.000 I_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510281268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510281268 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1443510281445 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk_4883 " "Node: S_clk_4883 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register p2s_dac:U8_p2s_dac\|ld S_clk_4883 " "Register p2s_dac:U8_p2s_dac\|ld is being clocked by S_clk_4883" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443510282983 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1443510282983 "|HUCB2P0_TOP|S_clk_4883"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_key_start_dclk " "Node: S_key_start_dclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register S_key_start_temp1 S_key_start_dclk " "Register S_key_start_temp1 is being clocked by S_key_start_dclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443510282983 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1443510282983 "|HUCB2P0_TOP|S_key_start_dclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_DA_a " "Node: S_DA_a was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register S_DA_addr\[0\] S_DA_a " "Register S_DA_addr\[0\] is being clocked by S_DA_a" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1443510282983 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1443510282983 "|HUCB2P0_TOP|S_DA_a"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510283014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510283014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510283014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510283014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510283014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510283014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443510283014 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1443510283014 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443510300931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443510301009 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443510301009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.655 " "Worst-case setup slack is -2.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.655             -64.209 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.655             -64.209 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.504               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.504               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.344               0.000 altera_reserved_tck  " "   13.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.291               0.000 I_ref_clk  " "   45.291               0.000 I_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510301009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.071 " "Worst-case hold slack is 0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 altera_reserved_tck  " "    0.071               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 I_ref_clk  " "    0.168               0.000 I_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.169               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.169               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510301069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.727 " "Worst-case recovery slack is 15.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.727               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.727               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.111               0.000 altera_reserved_tck  " "   16.111               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510301085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.250 " "Worst-case removal slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 altera_reserved_tck  " "    0.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.451               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510301100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.066               0.000 I_adcf_clk  " "    2.066               0.000 I_adcf_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.223               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.223               0.000 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.225               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.225               0.000 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.696               0.000 altera_reserved_tck  " "   14.696               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.587               0.000 I_ref_clk  " "   23.587               0.000 I_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443510301116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443510301116 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1443510305863 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1443510305864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1205 " "Peak virtual memory: 1205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443510306170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 15:05:06 2015 " "Processing ended: Tue Sep 29 15:05:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443510306170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443510306170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443510306170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443510306170 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 524 s " "Quartus II Full Compilation was successful. 0 errors, 524 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443510307115 ""}
