<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">qsys_top</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments></interconnectAssignments>
    <className>qsys_top</className>
    <version>1.0</version>
    <name>qsys_top</name>
    <uniqueName>qsys_top</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">clk_100</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;100000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;clk_100&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>altera_clock_bridge_inst</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/clk_100.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clk_100</name>
        <uniqueName>clk_100</uniqueName>
        <fixedName>clk_100</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>ext_hps_m_master/clock</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>mm_interconnect_0/clk_100_out_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>mm_interconnect_1/clk_100_out_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>mm_interconnect_2/clk_100_out_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>mm_interconnect_3/clk_100_out_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>ocm/clk1</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>rst_controller/clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>rst_controller_001/clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>rst_translator/clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_debug/clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_hps/f2sdram_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_hps/fpga2hps_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_hps/hps2fpga_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_hps/lwhps2fpga_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_hps/usb31_phy_reconfig_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_periph/clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_periph/ssgdma_h2d0_mm_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_periph/ssgdma_host_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.clk_100</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">ext_hps_m_master</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;windowed_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;30&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4294967296&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;ext_hps_m_master.expanded_master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;expanded_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;33&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_address_span_extender&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Address Span Extender Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;windowed_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;windowed_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='windowed_slave' start='0x0' end='0x40000' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;18&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;windowed_slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;30&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4294967296&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;ext_hps_m_master.expanded_master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;expanded_master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;33&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ext_hps_m_master&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>altera_address_span_extender_inst</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/ext_hps_m_master.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURSTCOUNT_WIDTH&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BYTEENABLE_WIDTH&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CNTL_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MASTER_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;33&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_BYTES&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_WORDS&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SLAVE_ADDRESS_SHIFT&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SLAVE_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;30&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SUB_WINDOW_COUNT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>ext_hps_m_master</name>
        <uniqueName>ext_hps_m_master</uniqueName>
        <fixedName>ext_hps_m_master</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>ext_hps_m_master/clock</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_0/ext_hps_m_master_expanded_master</end>
            <start>ext_hps_m_master/expanded_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>ext_hps_m_master/windowed_slave</end>
            <start>mm_interconnect_2/ext_hps_m_master_windowed_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>ext_hps_m_master/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.ext_hps_m_master</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">irq_mapper</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>IRQ_MAP</name>
            <value>0:0,1:1,2:2</value>
          </parameter>
          <parameter>
            <name>NUM_RCVRS</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>REMOVE_CLK_RST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>SENDER_IRQ_WIDTH</name>
            <value>63</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_irq_mapper</className>
        <version>20.0.1</version>
        <name>irq_mapper</name>
        <uniqueName>qsys_top_altera_irq_mapper_2001_d3htozq</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.4</version>
            <end>subsys_periph/button_pio_irq</end>
            <start>irq_mapper/receiver0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.4</version>
            <end>subsys_periph/dipsw_pio_irq</end>
            <start>irq_mapper/receiver1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.4</version>
            <end>subsys_periph/ssgdma_interrupt</end>
            <start>irq_mapper/receiver2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.4</version>
            <end>irq_mapper/sender</end>
            <start>subsys_hps/f2h_irq_in</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.irq_mapper</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {ext_hps_m_master_expanded_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_ADDRESS_W} {33};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {UAV_ADDRESS_W} {33};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_READDATA} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_READ} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_WRITE} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_LOCK} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_OUTPUTENABLE} {0};add_instance {subsys_hps_f2sdram_translator} {altera_merlin_axi_translator};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWID} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_BID} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARID} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_RID} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_ID_WIDTH} {5};set_instance_parameter_value {subsys_hps_f2sdram_translator} {DATA_WIDTH} {256};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_ID_WIDTH} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_ADDR_WIDTH} {33};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_f2sdram_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_f2sdram_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_f2sdram_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_f2sdram_translator} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {ROLE_BASED_USER} {0};add_instance {ext_hps_m_master_expanded_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_WUNIQUE} {148};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DOMAIN_H} {147};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DOMAIN_L} {146};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SNOOP_H} {145};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SNOOP_L} {142};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BARRIER_H} {141};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BARRIER_L} {140};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ORI_BURST_SIZE_H} {139};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ORI_BURST_SIZE_L} {137};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_RESPONSE_STATUS_H} {136};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_RESPONSE_STATUS_L} {135};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_QOS_H} {124};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_QOS_L} {121};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DATA_SIDEBAND_H} {119};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DATA_SIDEBAND_L} {112};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ADDR_SIDEBAND_H} {111};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ADDR_SIDEBAND_L} {104};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BURST_TYPE_H} {103};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BURST_TYPE_L} {102};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_CACHE_H} {134};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_CACHE_L} {131};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_THREAD_ID_H} {127};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_THREAD_ID_L} {127};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BURST_SIZE_H} {101};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BURST_SIZE_L} {99};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_EXCLUSIVE} {74};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_LOCK} {73};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BEGIN_BURST} {120};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_PROTECTION_H} {130};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_PROTECTION_L} {128};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BURSTWRAP_H} {98};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BYTE_CNT_L} {75};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ADDR_H} {68};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_COMPRESSED_READ} {69};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_POSTED} {70};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_WRITE} {71};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_READ} {72};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SRC_ID_H} {125};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SRC_ID_L} {125};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DEST_ID_H} {126};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DEST_ID_L} {126};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_POISON_H} {149};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_POISON_L} {149};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DATACHK_H} {150};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DATACHK_L} {150};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ADDRCHK_H} {151};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ADDRCHK_L} {151};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SAI_H} {152};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SAI_L} {152};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_EOP_OOO} {153};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SOP_OOO} {154};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_SEQ_H} {161};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_SEQ_L} {155};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {ST_DATA_W} {162};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="subsys_hps_f2sdram_translator.s0"
   start="0x0000000000000000"
   end="0x00000000200000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {ID} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {BURSTWRAP_VALUE} {1023};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {ROLE_BASED_USER} {0};add_instance {subsys_hps_f2sdram_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_QOS_H} {376};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_QOS_L} {373};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_THREAD_ID_H} {379};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_THREAD_ID_L} {379};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_RESPONSE_STATUS_H} {388};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_RESPONSE_STATUS_L} {387};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BEGIN_BURST} {372};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_CACHE_H} {386};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_CACHE_L} {383};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DATA_SIDEBAND_H} {371};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DATA_SIDEBAND_L} {364};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ADDR_SIDEBAND_H} {363};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ADDR_SIDEBAND_L} {356};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BURST_TYPE_H} {355};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BURST_TYPE_L} {354};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_PROTECTION_H} {382};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_PROTECTION_L} {380};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BURST_SIZE_H} {353};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BURST_SIZE_L} {351};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BURSTWRAP_H} {350};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BURSTWRAP_L} {341};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BYTE_CNT_H} {340};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BYTE_CNT_L} {327};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ADDR_H} {320};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_EXCLUSIVE} {326};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_LOCK} {325};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_COMPRESSED_READ} {321};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_POSTED} {322};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_WRITE} {323};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_READ} {324};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DATA_H} {255};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SRC_ID_H} {377};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SRC_ID_L} {377};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DEST_ID_H} {378};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DEST_ID_L} {378};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ORI_BURST_SIZE_L} {389};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ORI_BURST_SIZE_H} {391};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DOMAIN_L} {398};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DOMAIN_H} {399};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SNOOP_L} {394};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SNOOP_H} {397};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BARRIER_L} {392};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BARRIER_H} {393};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_WUNIQUE} {400};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_EOP_OOO} {405};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SOP_OOO} {406};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_POISON_H} {401};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_POISON_L} {401};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DATACHK_H} {402};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DATACHK_L} {402};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ADDRCHK_H} {403};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ADDRCHK_L} {403};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SAI_H} {404};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SAI_L} {404};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_SEQ_H} {413};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_SEQ_L} {407};set_instance_parameter_value {subsys_hps_f2sdram_agent} {SAI_WIDTH} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_agent} {DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ST_DATA_W} {414};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ADDR_WIDTH} {33};set_instance_parameter_value {subsys_hps_f2sdram_agent} {RDATA_WIDTH} {256};set_instance_parameter_value {subsys_hps_f2sdram_agent} {WDATA_WIDTH} {256};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {subsys_hps_f2sdram_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_f2sdram_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ID} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {subsys_hps_f2sdram_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {USE_DATA_USER} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {SYNC_RESET} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {REORDER_BUFFER} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x200000000 0x200000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {68};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {130};set_instance_parameter_value {router} {PKT_PROTECTION_L} {128};set_instance_parameter_value {router} {PKT_DEST_ID_H} {126};set_instance_parameter_value {router} {PKT_DEST_ID_L} {126};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {71};set_instance_parameter_value {router} {PKT_TRANS_READ} {72};set_instance_parameter_value {router} {ST_DATA_W} {162};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {320};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {382};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {380};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {378};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {378};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {323};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {324};set_instance_parameter_value {router_001} {ST_DATA_W} {414};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {320};set_instance_parameter_value {router_002} {PKT_ADDR_L} {288};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {382};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {380};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {378};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {378};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {323};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {324};set_instance_parameter_value {router_002} {ST_DATA_W} {414};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {ext_hps_m_master_expanded_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_DEST_ID_H} {126};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_DEST_ID_L} {126};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_SRC_ID_H} {125};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_SRC_ID_L} {125};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_BYTE_CNT_L} {75};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_TRANS_POSTED} {70};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_TRANS_WRITE} {71};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_THREAD_ID_H} {127};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_THREAD_ID_L} {127};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_TRANS_SEQ_H} {161};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_TRANS_SEQ_L} {155};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {MAX_OUTSTANDING_RESPONSES} {14};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PIPELINED} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {ST_DATA_W} {162};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {REORDER} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {ENABLE_OOO} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {162};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {162};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {73};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {162};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {73};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {162};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {162};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {162};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {73};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {subsys_hps_f2sdram_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {68};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {69};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {71};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {98};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {101};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {99};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {136};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {135};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {74};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {103};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {102};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {137};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {139};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_ST_DATA_W} {162};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {320};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {340};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {327};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {321};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {353};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {351};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {388};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {387};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {326};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {355};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {354};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {389};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {391};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_EOP_OOO} {405};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_SOP_OOO} {406};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_ST_DATA_W} {414};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {subsys_hps_f2sdram_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {68};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {69};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {71};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {98};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {101};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {99};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {136};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {135};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {74};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {103};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {102};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {137};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {139};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_ST_DATA_W} {162};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {320};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {340};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {327};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {321};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {353};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {351};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {388};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {387};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {326};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {355};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {354};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {389};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {391};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_EOP_OOO} {405};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_SOP_OOO} {406};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_ST_DATA_W} {414};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {SYNC_RESET} {1};add_instance {subsys_hps_f2sdram_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {320};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {340};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {327};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {321};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {323};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {350};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {341};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {353};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {351};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {388};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {387};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {326};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {355};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {354};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {389};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {391};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_ST_DATA_W} {414};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {68};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {69};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {101};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {99};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {136};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {135};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {74};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {103};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {102};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {137};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {139};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_EOP_OOO} {153};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_SOP_OOO} {154};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_ST_DATA_W} {162};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {SYNC_RESET} {1};add_instance {subsys_hps_f2sdram_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {320};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {340};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {327};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {321};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {323};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {350};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {341};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {353};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {351};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {388};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {387};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {326};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {355};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {354};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {389};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {391};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_ST_DATA_W} {414};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {68};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {69};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {101};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {99};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {136};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {135};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {74};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {103};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {102};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {137};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {139};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_EOP_OOO} {153};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_SOP_OOO} {154};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_ST_DATA_W} {162};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {SYNC_RESET} {1};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {162};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {162};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {414};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {414};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {414};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {414};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {162};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {162};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {162};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {162};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {1};add_instance {ext_hps_m_master_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ext_hps_m_master_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ext_hps_m_master_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ext_hps_m_master_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ext_hps_m_master_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {ext_hps_m_master_reset_reset_bridge} {SYNC_RESET} {1};add_instance {ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0} {ext_hps_m_master_expanded_master_agent.av} {avalon};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {domainAlias} {};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_f2sdram_agent.altera_axi_master} {subsys_hps_f2sdram_translator.s0} {avalon};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {defaultConnection} {false};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {domainAlias} {};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ext_hps_m_master_expanded_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {ext_hps_m_master_expanded_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.command};add_connection {ext_hps_m_master_expanded_master_limiter.rsp_src} {ext_hps_m_master_expanded_master_agent.rp} {avalon_streaming};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_mux_001.src} {subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {router_001.src} {subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {subsys_hps_f2sdram_wr_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {subsys_hps_f2sdram_rd_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {ext_hps_m_master_expanded_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {ext_hps_m_master_expanded_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.response};add_connection {subsys_hps_f2sdram_wr_cmd_width_adapter.src} {agent_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {subsys_hps_f2sdram_agent.write_cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.command};add_connection {subsys_hps_f2sdram_rd_cmd_width_adapter.src} {agent_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.command};add_connection {agent_pipeline_001.source0} {subsys_hps_f2sdram_agent.read_cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.command};add_connection {subsys_hps_f2sdram_agent.write_rp} {agent_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.response};add_connection {agent_pipeline_002.source0} {router_001.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_002.source0/router_001.sink} {qsys_mm.response};add_connection {subsys_hps_f2sdram_agent.read_rp} {agent_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_002.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_003.source0/router_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.response};add_connection {mux_pipeline_002.source0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.response};add_connection {mux_pipeline_003.source0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {ext_hps_m_master_expanded_master_translator.reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {subsys_hps_f2sdram_translator.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {ext_hps_m_master_expanded_master_agent.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {subsys_hps_f2sdram_agent.reset_sink} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {ext_hps_m_master_expanded_master_limiter.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {subsys_hps_f2sdram_wr_cmd_width_adapter.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {subsys_hps_f2sdram_rd_cmd_width_adapter.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {subsys_hps_f2sdram_wr_rsp_width_adapter.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {subsys_hps_f2sdram_rd_rsp_width_adapter.clk_reset} {reset};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ext_hps_m_master_expanded_master_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_f2sdram_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ext_hps_m_master_expanded_master_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_f2sdram_agent.clock_sink} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ext_hps_m_master_expanded_master_limiter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_f2sdram_wr_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_f2sdram_rd_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_f2sdram_wr_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_f2sdram_rd_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ext_hps_m_master_reset_reset_bridge.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.clk} {clock};add_interface {ext_hps_m_master_expanded_master} {avalon} {slave};set_interface_property {ext_hps_m_master_expanded_master} {EXPORT_OF} {ext_hps_m_master_expanded_master_translator.avalon_anti_master_0};add_interface {subsys_hps_f2sdram} {axi4} {master};set_interface_property {subsys_hps_f2sdram} {EXPORT_OF} {subsys_hps_f2sdram_translator.m0};add_interface {ext_hps_m_master_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ext_hps_m_master_reset_reset_bridge_in_reset} {EXPORT_OF} {ext_hps_m_master_reset_reset_bridge.in_reset};add_interface {ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.in_reset};add_interface {clk_100_out_clk} {clock} {slave};set_interface_property {clk_100_out_clk} {EXPORT_OF} {clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.ext_hps_m_master.expanded_master} {0};set_module_assignment {interconnect_id.subsys_hps.f2sdram} {0};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_0</name>
        <uniqueName>qsys_top_altera_mm_interconnect_1920_rlujt6i</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>mm_interconnect_0/clk_100_out_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_0/ext_hps_m_master_expanded_master</end>
            <start>ext_hps_m_master/expanded_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>subsys_hps/f2sdram</end>
            <start>mm_interconnect_0/subsys_hps_f2sdram</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>mm_interconnect_0/ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>mm_interconnect_0/ext_hps_m_master_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.mm_interconnect_0</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>414</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>agent_pipeline</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp</name>
                <end>subsys_hps_f2sdram_agent/write_cp</end>
                <start>agent_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline.cr0</name>
                <end>agent_pipeline/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/agent_pipeline.cr0_reset</name>
                <end>agent_pipeline/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0</name>
                <end>agent_pipeline/sink0</end>
                <start>subsys_hps_f2sdram_wr_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>414</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>agent_pipeline_001</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp</name>
                <end>subsys_hps_f2sdram_agent/read_cp</end>
                <start>agent_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_001.cr0</name>
                <end>agent_pipeline_001/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/agent_pipeline_001.cr0_reset</name>
                <end>agent_pipeline_001/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0</name>
                <end>agent_pipeline_001/sink0</end>
                <start>subsys_hps_f2sdram_rd_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>414</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>agent_pipeline_002</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_002.source0/router_001.sink</name>
                <end>router_001/sink</end>
                <start>agent_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_002.cr0</name>
                <end>agent_pipeline_002/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/agent_pipeline_002.cr0_reset</name>
                <end>agent_pipeline_002/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0</name>
                <end>agent_pipeline_002/sink0</end>
                <start>subsys_hps_f2sdram_agent/write_rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>414</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>agent_pipeline_003</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_003.source0/router_002.sink</name>
                <end>router_002/sink</end>
                <start>agent_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_003.cr0</name>
                <end>agent_pipeline_003/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/agent_pipeline_003.cr0_reset</name>
                <end>agent_pipeline_003/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0</name>
                <end>agent_pipeline_003/sink0</end>
                <start>subsys_hps_f2sdram_agent/read_rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.agent_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">clk_100_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>clk_100_out_clk_clock_bridge</name>
            <uniqueName>qsys_top_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline.cr0</name>
                <end>agent_pipeline/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_001.cr0</name>
                <end>agent_pipeline_001/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_002.cr0</name>
                <end>agent_pipeline_002/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_003.cr0</name>
                <end>agent_pipeline_003/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ext_hps_m_master_expanded_master_agent.clk</name>
                <end>ext_hps_m_master_expanded_master_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ext_hps_m_master_expanded_master_limiter.clk</name>
                <end>ext_hps_m_master_expanded_master_limiter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ext_hps_m_master_expanded_master_translator.clk</name>
                <end>ext_hps_m_master_expanded_master_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ext_hps_m_master_expanded_master_translator_reset_reset_bridge.clk</name>
                <end>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ext_hps_m_master_reset_reset_bridge.clk</name>
                <end>ext_hps_m_master_reset_reset_bridge/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/limiter_pipeline.cr0</name>
                <end>limiter_pipeline/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/limiter_pipeline_001.cr0</name>
                <end>limiter_pipeline_001/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline.cr0</name>
                <end>mux_pipeline/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_001.cr0</name>
                <end>mux_pipeline_001/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_002.cr0</name>
                <end>mux_pipeline_002/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_003.cr0</name>
                <end>mux_pipeline_003/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_f2sdram_agent.clock_sink</name>
                <end>subsys_hps_f2sdram_agent/clock_sink</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_f2sdram_rd_cmd_width_adapter.clk</name>
                <end>subsys_hps_f2sdram_rd_cmd_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_f2sdram_rd_rsp_width_adapter.clk</name>
                <end>subsys_hps_f2sdram_rd_rsp_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_f2sdram_translator.clk</name>
                <end>subsys_hps_f2sdram_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_f2sdram_wr_cmd_width_adapter.clk</name>
                <end>subsys_hps_f2sdram_wr_cmd_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_f2sdram_wr_rsp_width_adapter.clk</name>
                <end>subsys_hps_f2sdram_wr_rsp_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.clk_100_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_wos5imq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux.src0/mux_pipeline.sink0</name>
                <end>mux_pipeline/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux.src1/mux_pipeline_001.sink0</name>
                <end>mux_pipeline_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>limiter_pipeline.source0/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>limiter_pipeline/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>cmd_mux</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_vmbgqdi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink</name>
                <end>subsys_hps_f2sdram_wr_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline.source0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>mux_pipeline/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>cmd_mux_001</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_vmbgqdi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink</name>
                <end>subsys_hps_f2sdram_rd_cmd_width_adapter/sink</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_001.source0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>mux_pipeline_001/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ext_hps_m_master_expanded_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="subsys_hps_f2sdram_translator.s0"
   start="0x0000000000000000"
   end="0x00000000200000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1023</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>150</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>150</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>147</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>146</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>153</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>149</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>149</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>145</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>148</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.2.1</version>
            <name>ext_hps_m_master_expanded_master_agent</name>
            <uniqueName>qsys_top_altera_merlin_master_agent_1921_2inlndi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ext_hps_m_master_expanded_master_agent.clk</name>
                <end>ext_hps_m_master_expanded_master_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>ext_hps_m_master_expanded_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp</name>
                <end>ext_hps_m_master_expanded_master_agent/rp</end>
                <start>ext_hps_m_master_expanded_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av</name>
                <end>ext_hps_m_master_expanded_master_agent/av</end>
                <start>ext_hps_m_master_expanded_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/ext_hps_m_master_expanded_master_agent.clk_reset</name>
                <end>ext_hps_m_master_expanded_master_agent/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.ext_hps_m_master_expanded_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ext_hps_m_master_expanded_master_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ENABLE_CONCURRENT_SUBORDINATE_ACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>14</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_REPEATED_IDS_BETWEEN_SUBORDINATES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>19.2.1</version>
            <name>ext_hps_m_master_expanded_master_limiter</name>
            <uniqueName>qsys_top_altera_merlin_traffic_limiter_1921_hlh4v7a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ext_hps_m_master_expanded_master_limiter.clk</name>
                <end>ext_hps_m_master_expanded_master_limiter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0</name>
                <end>limiter_pipeline/sink0</end>
                <start>ext_hps_m_master_expanded_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp</name>
                <end>ext_hps_m_master_expanded_master_agent/rp</end>
                <start>ext_hps_m_master_expanded_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/ext_hps_m_master_expanded_master_limiter.clk_reset</name>
                <end>ext_hps_m_master_expanded_master_limiter/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink</name>
                <end>ext_hps_m_master_expanded_master_limiter/rsp_sink</end>
                <start>limiter_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink</name>
                <end>ext_hps_m_master_expanded_master_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.ext_hps_m_master_expanded_master_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>5</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>14</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter_altera_avalon_sc_fifo</className>
                <version>19.2.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_xaathgq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_0.ext_hps_m_master_expanded_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>5</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>14</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_0.ext_hps_m_master_expanded_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ext_hps_m_master_expanded_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>33</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>33</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>ext_hps_m_master_expanded_master_translator</name>
            <uniqueName>qsys_top_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ext_hps_m_master_expanded_master_translator.clk</name>
                <end>ext_hps_m_master_expanded_master_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av</name>
                <end>ext_hps_m_master_expanded_master_agent/av</end>
                <start>ext_hps_m_master_expanded_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/ext_hps_m_master_expanded_master_translator.reset</name>
                <end>ext_hps_m_master_expanded_master_translator/reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.ext_hps_m_master_expanded_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ext_hps_m_master_expanded_master_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge</name>
            <uniqueName>qsys_top_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ext_hps_m_master_expanded_master_translator_reset_reset_bridge.clk</name>
                <end>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/ext_hps_m_master_expanded_master_agent.clk_reset</name>
                <end>ext_hps_m_master_expanded_master_agent/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/ext_hps_m_master_expanded_master_limiter.clk_reset</name>
                <end>ext_hps_m_master_expanded_master_limiter/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/ext_hps_m_master_expanded_master_translator.reset</name>
                <end>ext_hps_m_master_expanded_master_translator/reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/subsys_hps_f2sdram_agent.reset_sink</name>
                <end>subsys_hps_f2sdram_agent/reset_sink</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/subsys_hps_f2sdram_rd_cmd_width_adapter.clk_reset</name>
                <end>subsys_hps_f2sdram_rd_cmd_width_adapter/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/subsys_hps_f2sdram_rd_rsp_width_adapter.clk_reset</name>
                <end>subsys_hps_f2sdram_rd_rsp_width_adapter/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/subsys_hps_f2sdram_translator.clk_reset</name>
                <end>subsys_hps_f2sdram_translator/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/subsys_hps_f2sdram_wr_cmd_width_adapter.clk_reset</name>
                <end>subsys_hps_f2sdram_wr_cmd_width_adapter/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/subsys_hps_f2sdram_wr_rsp_width_adapter.clk_reset</name>
                <end>subsys_hps_f2sdram_wr_rsp_width_adapter/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.ext_hps_m_master_expanded_master_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ext_hps_m_master_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>ext_hps_m_master_reset_reset_bridge</name>
            <uniqueName>qsys_top_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ext_hps_m_master_reset_reset_bridge.clk</name>
                <end>ext_hps_m_master_reset_reset_bridge/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/agent_pipeline.cr0_reset</name>
                <end>agent_pipeline/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/agent_pipeline_001.cr0_reset</name>
                <end>agent_pipeline_001/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/agent_pipeline_002.cr0_reset</name>
                <end>agent_pipeline_002/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/agent_pipeline_003.cr0_reset</name>
                <end>agent_pipeline_003/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/limiter_pipeline.cr0_reset</name>
                <end>limiter_pipeline/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/limiter_pipeline_001.cr0_reset</name>
                <end>limiter_pipeline_001/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/mux_pipeline.cr0_reset</name>
                <end>mux_pipeline/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/mux_pipeline_001.cr0_reset</name>
                <end>mux_pipeline_001/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/mux_pipeline_002.cr0_reset</name>
                <end>mux_pipeline_002/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/mux_pipeline_003.cr0_reset</name>
                <end>mux_pipeline_003/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.ext_hps_m_master_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>limiter_pipeline</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/limiter_pipeline.cr0</name>
                <end>limiter_pipeline/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0</name>
                <end>limiter_pipeline/sink0</end>
                <start>ext_hps_m_master_expanded_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/limiter_pipeline.cr0_reset</name>
                <end>limiter_pipeline/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>limiter_pipeline.source0/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>limiter_pipeline/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.limiter_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>limiter_pipeline_001</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/limiter_pipeline_001.cr0</name>
                <end>limiter_pipeline_001/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/limiter_pipeline_001.cr0_reset</name>
                <end>limiter_pipeline_001/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink</name>
                <end>ext_hps_m_master_expanded_master_limiter/rsp_sink</end>
                <start>limiter_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux.src/limiter_pipeline_001.sink0</name>
                <end>limiter_pipeline_001/sink0</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.limiter_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline.cr0</name>
                <end>mux_pipeline/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux.src0/mux_pipeline.sink0</name>
                <end>mux_pipeline/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/mux_pipeline.cr0_reset</name>
                <end>mux_pipeline/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline.source0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>mux_pipeline/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_001</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_001.cr0</name>
                <end>mux_pipeline_001/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux.src1/mux_pipeline_001.sink0</name>
                <end>mux_pipeline_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/mux_pipeline_001.cr0_reset</name>
                <end>mux_pipeline_001/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_001.source0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>mux_pipeline_001/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_002</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_002.cr0</name>
                <end>mux_pipeline_002/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/mux_pipeline_002.cr0_reset</name>
                <end>mux_pipeline_002/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_002.source0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>mux_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux.src0/mux_pipeline_002.sink0</name>
                <end>mux_pipeline_002/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_003</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_003.cr0</name>
                <end>mux_pipeline_003/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_reset_reset_bridge.out_reset/mux_pipeline_003.cr0_reset</name>
                <end>mux_pipeline_003/cr0_reset</end>
                <start>ext_hps_m_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_003.source0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>mux_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_001.src0/mux_pipeline_003.sink0</name>
                <end>mux_pipeline_003/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.mux_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x200000000,0x200000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x200000000:write:1:0:0:1,0:10:0x0:0x200000000:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_spceyha</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>ext_hps_m_master_expanded_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink</name>
                <end>ext_hps_m_master_expanded_master_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>382</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>414</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_001</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_c23cday</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_002.source0/router_001.sink</name>
                <end>router_001/sink</end>
                <start>agent_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink</name>
                <end>subsys_hps_f2sdram_wr_rsp_width_adapter/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>382</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>414</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_002</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_c23cday</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_003.source0/router_002.sink</name>
                <end>router_002/sink</end>
                <start>agent_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink</name>
                <end>subsys_hps_f2sdram_rd_rsp_width_adapter/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_fqiuyra</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux.src0/mux_pipeline_002.sink0</name>
                <end>mux_pipeline_002/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>subsys_hps_f2sdram_wr_rsp_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_fqiuyra</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_001.src0/mux_pipeline_003.sink0</name>
                <end>mux_pipeline_003/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>subsys_hps_f2sdram_rd_rsp_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_teuq5zq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_002.source0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>mux_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_003.source0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>mux_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux.src/limiter_pipeline_001.sink0</name>
                <end>limiter_pipeline_001/sink0</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_f2sdram_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDRCHK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>33</value>
              </parameter>
              <parameter>
                <name>AXI_SLAVE_ID_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PASS_ID_TO_SLAVE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>403</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>403</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>363</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>392</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>341</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>327</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>402</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>402</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>364</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>398</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>405</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>401</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>401</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>382</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>373</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>387</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>404</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>404</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>397</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>394</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>406</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>377</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>377</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>413</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>407</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>400</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>REORDER_BUFFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SAI_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>414</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DATA_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_slave_ni</className>
            <version>19.7.1</version>
            <name>subsys_hps_f2sdram_agent</name>
            <uniqueName>qsys_top_altera_merlin_axi_slave_ni_1971_rxt43ga</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp</name>
                <end>subsys_hps_f2sdram_agent/write_cp</end>
                <start>agent_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp</name>
                <end>subsys_hps_f2sdram_agent/read_cp</end>
                <start>agent_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_f2sdram_agent.clock_sink</name>
                <end>subsys_hps_f2sdram_agent/clock_sink</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/subsys_hps_f2sdram_agent.reset_sink</name>
                <end>subsys_hps_f2sdram_agent/reset_sink</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0</name>
                <end>subsys_hps_f2sdram_translator/s0</end>
                <start>subsys_hps_f2sdram_agent/altera_axi_master</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0</name>
                <end>agent_pipeline_003/sink0</end>
                <start>subsys_hps_f2sdram_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0</name>
                <end>agent_pipeline_002/sink0</end>
                <start>subsys_hps_f2sdram_agent/write_rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_agent</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>415</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.7.1</version>
                <name>my_altera_avalon_sc_fifo_rd</name>
                <uniqueName>qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_tyvyr4a</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_agent.my_altera_avalon_sc_fifo_rd</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>415</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_rd</name>
                    <uniqueName>qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_agent.my_altera_avalon_sc_fifo_rd.my_altera_avalon_sc_fifo_rd</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>415</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.7.1</version>
                <name>my_altera_avalon_sc_fifo_wr</name>
                <uniqueName>qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_tyvyr4a</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_agent.my_altera_avalon_sc_fifo_wr</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>415</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_wr</name>
                    <uniqueName>qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_agent.my_altera_avalon_sc_fifo_wr.my_altera_avalon_sc_fifo_wr</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rd</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>268</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage</className>
                <version>19.7.1</version>
                <name>my_altera_avalon_st_pipeline_stage_rd</name>
                <uniqueName>qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_2n65csy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_agent.my_altera_avalon_st_pipeline_stage_rd</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rd</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>268</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage_rd</name>
                    <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_agent.my_altera_avalon_st_pipeline_stage_rd.my_altera_avalon_st_pipeline_stage_rd</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rp</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>414</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage</className>
                <version>19.7.1</version>
                <name>my_altera_avalon_st_pipeline_stage_rp</name>
                <uniqueName>qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_d35qd7q</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_agent.my_altera_avalon_st_pipeline_stage_rp</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rp</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>414</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage_rp</name>
                    <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_agent.my_altera_avalon_st_pipeline_stage_rp.my_altera_avalon_st_pipeline_stage_rp</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_wr</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>11</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage</className>
                <version>19.7.1</version>
                <name>my_altera_avalon_st_pipeline_stage_wr</name>
                <uniqueName>qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qrbnrzi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_agent.my_altera_avalon_st_pipeline_stage_wr</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_wr</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>11</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage_wr</name>
                    <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_agent.my_altera_avalon_st_pipeline_stage_wr.my_altera_avalon_st_pipeline_stage_wr</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_f2sdram_rd_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>327</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>405</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>387</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>406</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>414</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.3.3</version>
            <name>subsys_hps_f2sdram_rd_cmd_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_1933_45ijzbq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_f2sdram_rd_cmd_width_adapter.clk</name>
                <end>subsys_hps_f2sdram_rd_cmd_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink</name>
                <end>subsys_hps_f2sdram_rd_cmd_width_adapter/sink</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/subsys_hps_f2sdram_rd_cmd_width_adapter.clk_reset</name>
                <end>subsys_hps_f2sdram_rd_cmd_width_adapter/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0</name>
                <end>agent_pipeline_001/sink0</end>
                <start>subsys_hps_f2sdram_rd_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_rd_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_f2sdram_rd_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>341</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>327</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>387</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>414</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>153</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.3.3</version>
            <name>subsys_hps_f2sdram_rd_rsp_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_1933_to6u3iq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_f2sdram_rd_rsp_width_adapter.clk</name>
                <end>subsys_hps_f2sdram_rd_rsp_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/subsys_hps_f2sdram_rd_rsp_width_adapter.clk_reset</name>
                <end>subsys_hps_f2sdram_rd_rsp_width_adapter/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink</name>
                <end>subsys_hps_f2sdram_rd_rsp_width_adapter/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>subsys_hps_f2sdram_rd_rsp_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_rd_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_f2sdram_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>33</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.3.1</version>
            <name>subsys_hps_f2sdram_translator</name>
            <uniqueName>qsys_top_altera_merlin_axi_translator_1931_d46vvwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_f2sdram_translator.clk</name>
                <end>subsys_hps_f2sdram_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/subsys_hps_f2sdram_translator.clk_reset</name>
                <end>subsys_hps_f2sdram_translator/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0</name>
                <end>subsys_hps_f2sdram_translator/s0</end>
                <start>subsys_hps_f2sdram_agent/altera_axi_master</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_f2sdram_wr_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>327</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>405</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>387</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>406</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>414</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.3.3</version>
            <name>subsys_hps_f2sdram_wr_cmd_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_1933_45ijzbq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_f2sdram_wr_cmd_width_adapter.clk</name>
                <end>subsys_hps_f2sdram_wr_cmd_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink</name>
                <end>subsys_hps_f2sdram_wr_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/subsys_hps_f2sdram_wr_cmd_width_adapter.clk_reset</name>
                <end>subsys_hps_f2sdram_wr_cmd_width_adapter/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0</name>
                <end>agent_pipeline/sink0</end>
                <start>subsys_hps_f2sdram_wr_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_wr_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_f2sdram_wr_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>341</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>327</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>387</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>414</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>153</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.3.3</version>
            <name>subsys_hps_f2sdram_wr_rsp_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_1933_to6u3iq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_f2sdram_wr_rsp_width_adapter.clk</name>
                <end>subsys_hps_f2sdram_wr_rsp_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset/subsys_hps_f2sdram_wr_rsp_width_adapter.clk_reset</name>
                <end>subsys_hps_f2sdram_wr_rsp_width_adapter/clk_reset</end>
                <start>ext_hps_m_master_expanded_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink</name>
                <end>subsys_hps_f2sdram_wr_rsp_width_adapter/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>subsys_hps_f2sdram_wr_rsp_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_0.subsys_hps_f2sdram_wr_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_1</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {subsys_debug_fpga_m_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_READDATA} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_READ} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_WRITE} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_LOCK} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_OUTPUTENABLE} {0};add_instance {subsys_hps_hps2fpga_translator} {altera_merlin_axi_translator};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWID} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_BID} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARID} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_RID} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_ID_WIDTH} {8};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {DATA_WIDTH} {128};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_ADDR_WIDTH} {38};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_ADDR_WIDTH} {38};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {ROLE_BASED_USER} {0};add_instance {subsys_periph_ssgdma_h2d0_translator} {altera_merlin_axi_translator};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWID} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWLOCK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_BID} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARID} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARLOCK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_RID} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_ID_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {DATA_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_ID_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_ADDR_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_ADDR_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {ROLE_BASED_USER} {0};add_instance {subsys_hps_lwhps2fpga_translator} {altera_merlin_axi_translator};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWID} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_BID} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARID} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_RID} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_ID_WIDTH} {8};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {DATA_WIDTH} {32};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_ADDR_WIDTH} {29};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_ADDR_WIDTH} {29};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {ROLE_BASED_USER} {0};add_instance {ocm_axi_s1_translator} {altera_merlin_axi_translator};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWID} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWREGION} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWLOCK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWCACHE} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWPROT} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWQOS} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_BID} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARID} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARREGION} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARLOCK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARCACHE} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARQOS} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARPROT} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_RID} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {ocm_axi_s1_translator} {M0_ID_WIDTH} {10};set_instance_parameter_value {ocm_axi_s1_translator} {DATA_WIDTH} {128};set_instance_parameter_value {ocm_axi_s1_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {ocm_axi_s1_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {ocm_axi_s1_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {ocm_axi_s1_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {ocm_axi_s1_translator} {S0_ID_WIDTH} {10};set_instance_parameter_value {ocm_axi_s1_translator} {M0_ADDR_WIDTH} {18};set_instance_parameter_value {ocm_axi_s1_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {S0_ADDR_WIDTH} {18};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWUSER} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARUSER} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_WUSER} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_RUSER} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_BUSER} {0};set_instance_parameter_value {ocm_axi_s1_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {ocm_axi_s1_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {ocm_axi_s1_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {ocm_axi_s1_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {ocm_axi_s1_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {ocm_axi_s1_translator} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ocm_axi_s1_translator} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ocm_axi_s1_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ocm_axi_s1_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {ocm_axi_s1_translator} {SYNC_RESET} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {ocm_axi_s1_translator} {ROLE_BASED_USER} {0};add_instance {subsys_hps_usb31_phy_reconfig_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_ADDRESS_W} {21};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_READ} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {SYNC_RESET} {1};add_instance {subsys_periph_pb_cpu_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_ADDRESS_W} {23};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {SYNC_RESET} {1};add_instance {subsys_debug_fpga_m_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_WUNIQUE} {172};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DOMAIN_H} {171};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DOMAIN_L} {170};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SNOOP_H} {169};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SNOOP_L} {166};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BARRIER_H} {165};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BARRIER_L} {164};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_QOS_H} {139};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_QOS_L} {136};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DATA_SIDEBAND_H} {134};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DATA_SIDEBAND_L} {134};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ADDR_SIDEBAND_H} {133};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ADDR_SIDEBAND_L} {133};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BURST_TYPE_H} {132};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BURST_TYPE_L} {131};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_CACHE_H} {158};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_CACHE_L} {155};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_THREAD_ID_H} {151};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BEGIN_BURST} {135};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_PROTECTION_H} {154};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_PROTECTION_L} {152};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SRC_ID_H} {141};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DEST_ID_L} {142};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_POISON_H} {173};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_POISON_L} {173};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DATACHK_H} {174};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DATACHK_L} {174};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ADDRCHK_H} {175};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ADDRCHK_L} {175};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SAI_H} {176};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SAI_L} {176};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_EOP_OOO} {177};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SOP_OOO} {178};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_SEQ_H} {185};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_SEQ_L} {179};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {ST_DATA_W} {186};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="ocm_axi_s1_translator.s0"
   start="0x0000000000040000"
   end="0x00000000000080000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0"
   start="0x0000000000800000"
   end="0x00000000001000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {ID} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {ROLE_BASED_USER} {0};add_instance {subsys_hps_hps2fpga_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ID_WIDTH} {8};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ADDR_WIDTH} {38};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {RDATA_WIDTH} {128};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {WDATA_WIDTH} {128};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {SAI_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BEGIN_BURST} {243};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_CACHE_H} {266};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_CACHE_L} {263};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ADDR_SIDEBAND_H} {241};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ADDR_SIDEBAND_L} {241};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_PROTECTION_H} {262};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_PROTECTION_L} {260};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BURST_SIZE_H} {238};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BURST_SIZE_L} {236};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BURST_TYPE_H} {240};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BURST_TYPE_L} {239};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BURSTWRAP_H} {235};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BURSTWRAP_L} {227};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BYTE_CNT_H} {226};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BYTE_CNT_L} {214};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ADDR_H} {207};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_LOCK} {212};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_POSTED} {209};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_WRITE} {210};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_READ} {211};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DATA_H} {127};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SRC_ID_H} {249};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SRC_ID_L} {248};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DEST_ID_H} {251};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DEST_ID_L} {250};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_THREAD_ID_H} {259};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_THREAD_ID_L} {252};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_QOS_L} {244};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_QOS_H} {247};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DATA_SIDEBAND_H} {242};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DATA_SIDEBAND_L} {242};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DOMAIN_H} {279};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DOMAIN_L} {278};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SNOOP_H} {277};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SNOOP_L} {274};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BARRIER_H} {273};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BARRIER_L} {272};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_WUNIQUE} {280};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_EOP_OOO} {285};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SOP_OOO} {286};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_POISON_H} {281};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_POISON_L} {281};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DATACHK_H} {282};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DATACHK_L} {282};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ADDRCHK_H} {283};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ADDRCHK_L} {283};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SAI_H} {284};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SAI_L} {284};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_SEQ_H} {293};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_SEQ_L} {287};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ST_DATA_W} {294};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ID} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="ocm_axi_s1_translator.s0"
   start="0x0000000000000000"
   end="0x00000000000040000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {SYNC_RESET} {1};add_instance {subsys_periph_ssgdma_h2d0_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ID_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ADDR_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {RDATA_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {WDATA_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {SAI_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BEGIN_BURST} {171};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_CACHE_H} {194};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_CACHE_L} {191};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ADDR_SIDEBAND_H} {169};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ADDR_SIDEBAND_L} {169};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_PROTECTION_H} {190};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_PROTECTION_L} {188};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BURST_SIZE_H} {166};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BURST_SIZE_L} {164};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BURST_TYPE_H} {168};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BURST_TYPE_L} {167};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_RESPONSE_STATUS_L} {195};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_RESPONSE_STATUS_H} {196};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BURSTWRAP_H} {163};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BURSTWRAP_L} {155};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BYTE_CNT_H} {154};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BYTE_CNT_L} {142};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ADDR_H} {135};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_POSTED} {137};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_READ} {139};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SRC_ID_H} {177};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SRC_ID_L} {176};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DEST_ID_H} {179};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DEST_ID_L} {178};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_THREAD_ID_H} {187};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_THREAD_ID_L} {180};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_QOS_L} {172};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_QOS_H} {175};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ORI_BURST_SIZE_L} {197};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ORI_BURST_SIZE_H} {199};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DATA_SIDEBAND_H} {170};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DATA_SIDEBAND_L} {170};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DOMAIN_H} {207};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DOMAIN_L} {206};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SNOOP_H} {205};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SNOOP_L} {202};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BARRIER_H} {201};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BARRIER_L} {200};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_WUNIQUE} {208};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_EOP_OOO} {213};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SOP_OOO} {214};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_POISON_H} {209};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_POISON_L} {209};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DATACHK_H} {210};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DATACHK_L} {210};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ADDRCHK_H} {211};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ADDRCHK_L} {211};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SAI_H} {212};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SAI_L} {212};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_SEQ_H} {221};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_SEQ_L} {215};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ST_DATA_W} {222};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ID} {3};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="ocm_axi_s1_translator.s0"
   start="0x0000000000000000"
   end="0x00000000000040000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {SYNC_RESET} {1};add_instance {subsys_hps_lwhps2fpga_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ID_WIDTH} {8};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ADDR_WIDTH} {29};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {SAI_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BEGIN_BURST} {135};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_CACHE_H} {158};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_CACHE_L} {155};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ADDR_SIDEBAND_H} {133};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ADDR_SIDEBAND_L} {133};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_PROTECTION_H} {154};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_PROTECTION_L} {152};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BURST_TYPE_H} {132};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BURST_TYPE_L} {131};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DATA_H} {31};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SRC_ID_H} {141};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DEST_ID_L} {142};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_THREAD_ID_H} {151};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_QOS_L} {136};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_QOS_H} {139};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DATA_SIDEBAND_H} {134};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DATA_SIDEBAND_L} {134};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DOMAIN_H} {171};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DOMAIN_L} {170};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SNOOP_H} {169};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SNOOP_L} {166};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BARRIER_H} {165};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BARRIER_L} {164};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_WUNIQUE} {172};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_EOP_OOO} {177};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SOP_OOO} {178};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_POISON_H} {173};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_POISON_L} {173};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DATACHK_H} {174};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DATACHK_L} {174};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ADDRCHK_H} {175};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ADDRCHK_L} {175};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SAI_H} {176};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SAI_L} {176};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_SEQ_H} {185};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_SEQ_L} {179};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ST_DATA_W} {186};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ID} {2};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="1"
   name="subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0"
   start="0x0000000000800000"
   end="0x00000000001000000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="2"
   name="subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000800000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {SYNC_RESET} {1};add_instance {ocm_axi_s1_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_QOS_H} {247};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_QOS_L} {244};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_THREAD_ID_H} {259};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_THREAD_ID_L} {252};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BEGIN_BURST} {243};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_CACHE_H} {266};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_CACHE_L} {263};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DATA_SIDEBAND_H} {242};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DATA_SIDEBAND_L} {242};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ADDR_SIDEBAND_H} {241};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ADDR_SIDEBAND_L} {241};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BURST_TYPE_H} {240};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BURST_TYPE_L} {239};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_PROTECTION_H} {262};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_PROTECTION_L} {260};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BURST_SIZE_H} {238};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BURST_SIZE_L} {236};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BURSTWRAP_H} {235};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BURSTWRAP_L} {227};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BYTE_CNT_H} {226};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BYTE_CNT_L} {214};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ADDR_H} {207};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_LOCK} {212};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_POSTED} {209};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_WRITE} {210};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_READ} {211};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DATA_H} {127};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SRC_ID_H} {249};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SRC_ID_L} {248};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DEST_ID_H} {251};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DEST_ID_L} {250};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DOMAIN_L} {278};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DOMAIN_H} {279};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SNOOP_L} {274};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SNOOP_H} {277};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BARRIER_L} {272};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BARRIER_H} {273};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_WUNIQUE} {280};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_EOP_OOO} {285};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SOP_OOO} {286};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_POISON_H} {281};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_POISON_L} {281};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DATACHK_H} {282};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DATACHK_L} {282};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ADDRCHK_H} {283};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ADDRCHK_L} {283};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SAI_H} {284};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SAI_L} {284};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_SEQ_H} {293};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_SEQ_L} {287};set_instance_parameter_value {ocm_axi_s1_agent} {SAI_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_agent} {ST_DATA_W} {294};set_instance_parameter_value {ocm_axi_s1_agent} {ADDR_WIDTH} {18};set_instance_parameter_value {ocm_axi_s1_agent} {RDATA_WIDTH} {128};set_instance_parameter_value {ocm_axi_s1_agent} {WDATA_WIDTH} {128};set_instance_parameter_value {ocm_axi_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {ocm_axi_s1_agent} {AXI_SLAVE_ID_W} {10};set_instance_parameter_value {ocm_axi_s1_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {ocm_axi_s1_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {ocm_axi_s1_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {ocm_axi_s1_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ocm_axi_s1_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ocm_axi_s1_agent} {ID} {0};set_instance_parameter_value {ocm_axi_s1_agent} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_axi_s1_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {ocm_axi_s1_agent} {USE_DATA_USER} {1};set_instance_parameter_value {ocm_axi_s1_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {ocm_axi_s1_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {ocm_axi_s1_agent} {SYNC_RESET} {1};set_instance_parameter_value {ocm_axi_s1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ocm_axi_s1_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {ocm_axi_s1_agent} {ENABLE_OOO} {0};set_instance_parameter_value {ocm_axi_s1_agent} {REORDER_BUFFER} {0};add_instance {subsys_hps_usb31_phy_reconfig_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BEGIN_BURST} {135};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_PROTECTION_H} {154};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_PROTECTION_L} {152};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_SRC_ID_H} {141};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_DEST_ID_L} {142};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_POISON_H} {173};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_POISON_L} {173};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_DATACHK_H} {174};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_DATACHK_L} {174};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_SAI_H} {176};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_SAI_L} {176};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_ADDRCHK_H} {175};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_ADDRCHK_L} {175};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_EOP_OOO} {177};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_SOP_OOO} {178};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_SEQ_H} {185};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_SEQ_L} {179};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {ST_DATA_W} {186};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {ID} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {SYNC_RESET} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {ROLE_BASED_USER} {0};add_instance {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {187};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {subsys_periph_pb_cpu_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BEGIN_BURST} {135};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_PROTECTION_H} {154};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_PROTECTION_L} {152};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_SRC_ID_H} {141};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_DEST_ID_L} {142};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_POISON_H} {173};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_POISON_L} {173};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_DATACHK_H} {174};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_DATACHK_L} {174};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_SAI_H} {176};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_SAI_L} {176};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_ADDRCHK_H} {175};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_ADDRCHK_L} {175};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_EOP_OOO} {177};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_SOP_OOO} {178};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_SEQ_H} {185};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_SEQ_L} {179};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {ST_DATA_W} {186};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {ID} {2};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {ROLE_BASED_USER} {0};add_instance {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {187};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write read both };set_instance_parameter_value {router} {START_ADDRESS} {0x40000 0x40000 0x800000 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000 0x80000 0x1000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {99};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {154};set_instance_parameter_value {router} {PKT_PROTECTION_L} {152};set_instance_parameter_value {router} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router} {PKT_DEST_ID_L} {142};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router} {PKT_TRANS_READ} {103};set_instance_parameter_value {router} {ST_DATA_W} {186};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {207};set_instance_parameter_value {router_001} {PKT_ADDR_L} {144};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {262};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {260};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {251};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {250};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {210};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {211};set_instance_parameter_value {router_001} {ST_DATA_W} {294};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {207};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {262};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {260};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {251};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {250};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {210};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {211};set_instance_parameter_value {router_002} {ST_DATA_W} {294};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {135};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {190};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {188};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {179};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {178};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {139};set_instance_parameter_value {router_003} {ST_DATA_W} {222};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {135};set_instance_parameter_value {router_004} {PKT_ADDR_L} {72};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {190};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {188};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {179};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {178};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {139};set_instance_parameter_value {router_004} {ST_DATA_W} {222};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {2 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x800000 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x800000 0x1000000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {99};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {154};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {152};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {142};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_005} {ST_DATA_W} {186};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {1};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {2 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x800000 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x800000 0x1000000 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {99};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {154};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {152};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {142};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_006} {ST_DATA_W} {186};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {0};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {1};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 1 3 };set_instance_parameter_value {router_007} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both write write };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {207};set_instance_parameter_value {router_007} {PKT_ADDR_L} {144};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {262};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {260};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {251};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {250};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {210};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {211};set_instance_parameter_value {router_007} {ST_DATA_W} {294};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_007} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_007} {SYNC_RESET} {1};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 3 };set_instance_parameter_value {router_008} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {207};set_instance_parameter_value {router_008} {PKT_ADDR_L} {144};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {262};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {260};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {251};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {250};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {210};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {211};set_instance_parameter_value {router_008} {ST_DATA_W} {294};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_008} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_008} {SYNC_RESET} {1};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 2 2 };set_instance_parameter_value {router_009} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both write read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {99};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {154};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {152};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {142};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_009} {ST_DATA_W} {186};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_009} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_009} {SYNC_RESET} {1};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {2 2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {99};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {154};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {152};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {142};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_010} {ST_DATA_W} {186};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_010} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_010} {SYNC_RESET} {1};add_instance {subsys_debug_fpga_m_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_DEST_ID_H} {143};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_DEST_ID_L} {142};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_SRC_ID_H} {141};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_SRC_ID_L} {140};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_THREAD_ID_H} {151};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_TRANS_SEQ_H} {185};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_TRANS_SEQ_L} {179};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PIPELINED} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {ST_DATA_W} {186};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {REORDER} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {ENABLE_OOO} {0};add_instance {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_ADDR_H} {99};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BEGIN_BURST} {135};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BURST_TYPE_H} {132};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BURST_TYPE_L} {131};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_TRANS_READ} {103};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {ST_DATA_W} {186};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {OUT_BYTE_CNT_H} {108};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {OUT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {SYNC_RESET} {1};add_instance {subsys_periph_pb_cpu_0_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_ADDR_H} {99};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BEGIN_BURST} {135};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_TYPE_H} {132};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_TYPE_L} {131};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_TRANS_READ} {103};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {ST_DATA_W} {186};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {OUT_BYTE_CNT_H} {108};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {OUT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {186};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {294};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {294};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {1};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {222};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux_003} {SYNC_RESET} {1};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {222};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux_004} {SYNC_RESET} {1};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {186};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_005} {SYNC_RESET} {1};add_instance {cmd_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_006} {ST_DATA_W} {186};set_instance_parameter_value {cmd_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_006} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_006} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {294};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {212};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {294};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {212};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {186};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_002} {PKT_EOP_OOO} {76};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {186};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_003} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_003} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_003} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {294};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {294};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {186};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {186};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {186};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {294};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {212};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {294};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {212};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_002} {PKT_EOP_OOO} {76};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {222};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux_003} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_003} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_003} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_003} {PKT_EOP_OOO} {76};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {222};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux_004} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_004} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_004} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_004} {PKT_EOP_OOO} {76};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {186};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_005} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_005} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_005} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_005} {PKT_EOP_OOO} {76};add_instance {rsp_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_006} {ST_DATA_W} {186};set_instance_parameter_value {rsp_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_006} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_006} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_006} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_006} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_006} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_006} {PKT_EOP_OOO} {76};add_instance {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {99};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {132};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {131};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_ST_DATA_W} {186};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {207};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_EOP_OOO} {285};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_SOP_OOO} {286};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_ST_DATA_W} {294};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {99};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {132};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {131};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_ST_DATA_W} {186};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {207};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_EOP_OOO} {285};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_SOP_OOO} {286};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_ST_DATA_W} {294};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {SYNC_RESET} {1};add_instance {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {135};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {154};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {142};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {138};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {163};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {155};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {166};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {164};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {196};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {195};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {168};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {167};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {197};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {199};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_ST_DATA_W} {222};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {207};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_EOP_OOO} {285};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_SOP_OOO} {286};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_ST_DATA_W} {294};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {135};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {154};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {142};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {138};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {163};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {155};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {166};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {164};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {196};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {195};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {168};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {167};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {197};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {199};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_ST_DATA_W} {222};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {207};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_EOP_OOO} {285};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_SOP_OOO} {286};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_ST_DATA_W} {294};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {SYNC_RESET} {1};add_instance {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDR_H} {207};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {210};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {235};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {227};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_ST_DATA_W} {294};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {99};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {130};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {128};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {132};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {131};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_EOP_OOO} {177};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_SOP_OOO} {178};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_ST_DATA_W} {186};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {SYNC_RESET} {1};add_instance {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {207};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {210};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {235};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {227};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_ST_DATA_W} {294};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {135};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {154};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {142};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {166};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {164};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {196};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {195};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {168};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {167};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {197};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {199};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_EOP_OOO} {213};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_SOP_OOO} {214};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_ST_DATA_W} {222};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {SYNC_RESET} {1};add_instance {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDR_H} {207};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {210};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {235};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {227};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_ST_DATA_W} {294};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {99};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {130};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {128};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {132};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {131};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_EOP_OOO} {177};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_SOP_OOO} {178};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_ST_DATA_W} {186};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {SYNC_RESET} {1};add_instance {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {207};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {210};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {235};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {227};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_ST_DATA_W} {294};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {135};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {154};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {142};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {166};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {164};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {196};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {195};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {168};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {167};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {197};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {199};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_EOP_OOO} {213};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_SOP_OOO} {214};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_ST_DATA_W} {222};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {SYNC_RESET} {1};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {7};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {7};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_004} {SYNC_RESET} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_005} {SYNC_RESET} {1};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_006} {SYNC_RESET} {1};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_007} {SYNC_RESET} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_004} {SYNC_RESET} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_005} {SYNC_RESET} {1};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_006} {SYNC_RESET} {1};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_007} {SYNC_RESET} {1};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_008} {SYNC_RESET} {1};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_009} {SYNC_RESET} {1};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_010} {SYNC_RESET} {1};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_011} {SYNC_RESET} {1};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_012} {SYNC_RESET} {1};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_013} {SYNC_RESET} {1};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_014} {SYNC_RESET} {1};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_015} {SYNC_RESET} {1};add_instance {mux_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_016} {BITS_PER_SYMBOL} {222};set_instance_parameter_value {mux_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_016} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_016} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_016} {SYNC_RESET} {1};add_instance {mux_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_017} {BITS_PER_SYMBOL} {222};set_instance_parameter_value {mux_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_017} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_017} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_017} {SYNC_RESET} {1};add_instance {mux_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_018} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_018} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_018} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_018} {SYNC_RESET} {1};add_instance {mux_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_019} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_019} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_019} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_019} {SYNC_RESET} {1};add_instance {mux_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_020} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_020} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_020} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_020} {SYNC_RESET} {1};add_instance {mux_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_021} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_021} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_021} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_021} {SYNC_RESET} {1};add_instance {subsys_debug_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {SYNC_RESET} {1};add_instance {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge} {SYNC_RESET} {1};add_instance {clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {subsys_debug_fpga_m_master_translator.avalon_universal_master_0} {subsys_debug_fpga_m_master_agent.av} {avalon};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {domainAlias} {};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_hps2fpga_translator.m0} {subsys_hps_hps2fpga_agent.altera_axi_slave} {avalon};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_001.src} {subsys_hps_hps2fpga_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_002.src} {subsys_hps_hps2fpga_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.response};add_connection {subsys_periph_ssgdma_h2d0_translator.m0} {subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {avalon};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_003.src} {subsys_periph_ssgdma_h2d0_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_004.src} {subsys_periph_ssgdma_h2d0_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.response};add_connection {subsys_hps_lwhps2fpga_translator.m0} {subsys_hps_lwhps2fpga_agent.altera_axi_slave} {avalon};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_005.src} {subsys_hps_lwhps2fpga_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_006.src} {subsys_hps_lwhps2fpga_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.response};add_connection {ocm_axi_s1_agent.altera_axi_master} {ocm_axi_s1_translator.s0} {avalon};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {defaultConnection} {false};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {domainAlias} {};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_usb31_phy_reconfig_slave_agent.m0} {subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source} {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out} {subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src} {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out} {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_periph_pb_cpu_0_s0_agent.m0} {subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_periph_pb_cpu_0_s0_agent.rf_source} {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out} {subsys_periph_pb_cpu_0_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src} {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out} {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_debug_fpga_m_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.command};add_connection {subsys_hps_hps2fpga_agent.write_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {subsys_hps_hps2fpga_agent.read_cp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {subsys_periph_ssgdma_h2d0_agent.write_cp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {subsys_periph_ssgdma_h2d0_agent.read_cp} {router_004.sink} {avalon_streaming};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {subsys_hps_lwhps2fpga_agent.write_cp} {router_005.sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {subsys_hps_lwhps2fpga_agent.read_cp} {router_006.sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.command};add_connection {router_006.src} {cmd_demux_006.sink} {avalon_streaming};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_006.src/cmd_demux_006.sink} {qsys_mm.command};add_connection {router_007.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_007.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_008.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_009.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_003.sink} {avalon_streaming};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_010.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router.src} {subsys_debug_fpga_m_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.command};add_connection {subsys_debug_fpga_m_master_limiter.rsp_src} {subsys_debug_fpga_m_master_agent.rp} {avalon_streaming};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux_002.src} {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux.src1} {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_003.src0} {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_004.src0} {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {rsp_demux.src0} {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux.src2} {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_001.src0} {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_001.src2} {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {subsys_debug_fpga_m_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {subsys_debug_fpga_m_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cmd_mux.src} {agent_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {ocm_axi_s1_agent.write_cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {agent_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.command};add_connection {agent_pipeline_001.source0} {ocm_axi_s1_agent.read_cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.command};add_connection {ocm_axi_s1_agent.write_rp} {agent_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.response};add_connection {agent_pipeline_002.source0} {router_007.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_002.source0/router_007.sink} {qsys_mm.response};add_connection {ocm_axi_s1_agent.read_rp} {agent_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_008.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_003.source0/router_008.sink} {qsys_mm.response};add_connection {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {subsys_hps_usb31_phy_reconfig_slave_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.command};add_connection {subsys_hps_usb31_phy_reconfig_slave_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_009.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_005.source0/router_009.sink} {qsys_mm.response};add_connection {subsys_periph_pb_cpu_0_s0_burst_adapter.source0} {agent_pipeline_006.sink0} {avalon_streaming};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {subsys_periph_pb_cpu_0_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.command};add_connection {subsys_periph_pb_cpu_0_s0_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_010.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_007.source0/router_010.sink} {qsys_mm.response};add_connection {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src} {mux_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src} {mux_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.command};add_connection {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src} {mux_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {mux_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src} {mux_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_001.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_006.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_005.src0} {mux_pipeline_007.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_002.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_006.src0} {mux_pipeline_008.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.command};add_connection {mux_pipeline_008.source0} {cmd_mux_002.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.command};add_connection {cmd_demux_005.src1} {mux_pipeline_009.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.command};add_connection {mux_pipeline_009.source0} {cmd_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_006.src1} {mux_pipeline_010.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.command};add_connection {mux_pipeline_010.source0} {cmd_mux_003.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.command};add_connection {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src} {mux_pipeline_011.sink0} {avalon_streaming};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.response};add_connection {mux_pipeline_011.source0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src} {mux_pipeline_012.sink0} {avalon_streaming};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.response};add_connection {mux_pipeline_012.source0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_013.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.response};add_connection {mux_pipeline_013.source0} {rsp_mux.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_014.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.response};add_connection {mux_pipeline_014.source0} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {mux_pipeline_015.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.response};add_connection {mux_pipeline_015.source0} {rsp_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src} {mux_pipeline_016.sink0} {avalon_streaming};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.response};add_connection {mux_pipeline_016.source0} {rsp_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.response};add_connection {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src} {mux_pipeline_017.sink0} {avalon_streaming};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.response};add_connection {mux_pipeline_017.source0} {rsp_mux_004.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src1} {mux_pipeline_018.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.response};add_connection {mux_pipeline_018.source0} {rsp_mux_005.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {mux_pipeline_019.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.response};add_connection {mux_pipeline_019.source0} {rsp_mux_005.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src2} {mux_pipeline_020.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.response};add_connection {mux_pipeline_020.source0} {rsp_mux_006.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src1} {mux_pipeline_021.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.response};add_connection {mux_pipeline_021.source0} {rsp_mux_006.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.response};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_debug_fpga_m_master_translator.reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_hps2fpga_translator.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_ssgdma_h2d0_translator.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_lwhps2fpga_translator.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ocm_axi_s1_translator.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_usb31_phy_reconfig_slave_translator.reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_pb_cpu_0_s0_translator.reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_debug_fpga_m_master_agent.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_hps2fpga_agent.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_ssgdma_h2d0_agent.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_lwhps2fpga_agent.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ocm_axi_s1_agent.reset_sink} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_usb31_phy_reconfig_slave_agent.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_pb_cpu_0_s0_agent.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_debug_fpga_m_master_limiter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.cr0_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_pb_cpu_0_s0_burst_adapter.cr0_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux_006.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux_006.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.clk_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_016.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_017.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_018.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_019.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_020.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_021.cr0_reset} {reset};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_fpga_m_master_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_hps2fpga_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_h2d0_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_lwhps2fpga_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_axi_s1_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_usb31_phy_reconfig_slave_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_pb_cpu_0_s0_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_fpga_m_master_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_hps2fpga_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_h2d0_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_lwhps2fpga_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_axi_s1_agent.clock_sink} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_usb31_phy_reconfig_slave_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_pb_cpu_0_s0_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_fpga_m_master_limiter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_pb_cpu_0_s0_burst_adapter.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_006.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_006.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_016.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_017.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_018.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_019.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_020.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_021.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_reset_reset_bridge.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.clk} {clock};add_interface {subsys_debug_fpga_m_master} {avalon} {slave};set_interface_property {subsys_debug_fpga_m_master} {EXPORT_OF} {subsys_debug_fpga_m_master_translator.avalon_anti_master_0};add_interface {subsys_hps_hps2fpga} {axi4} {slave};set_interface_property {subsys_hps_hps2fpga} {EXPORT_OF} {subsys_hps_hps2fpga_translator.s0};add_interface {subsys_periph_ssgdma_h2d0} {axi4} {slave};set_interface_property {subsys_periph_ssgdma_h2d0} {EXPORT_OF} {subsys_periph_ssgdma_h2d0_translator.s0};add_interface {subsys_hps_lwhps2fpga} {axi4} {slave};set_interface_property {subsys_hps_lwhps2fpga} {EXPORT_OF} {subsys_hps_lwhps2fpga_translator.s0};add_interface {ocm_axi_s1} {axi4} {master};set_interface_property {ocm_axi_s1} {EXPORT_OF} {ocm_axi_s1_translator.m0};add_interface {subsys_hps_usb31_phy_reconfig_slave} {avalon} {master};set_interface_property {subsys_hps_usb31_phy_reconfig_slave} {EXPORT_OF} {subsys_hps_usb31_phy_reconfig_slave_translator.avalon_anti_slave_0};add_interface {subsys_periph_pb_cpu_0_s0} {avalon} {master};set_interface_property {subsys_periph_pb_cpu_0_s0} {EXPORT_OF} {subsys_periph_pb_cpu_0_s0_translator.avalon_anti_slave_0};add_interface {subsys_debug_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {subsys_debug_reset_reset_bridge_in_reset} {EXPORT_OF} {subsys_debug_reset_reset_bridge.in_reset};add_interface {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge_in_reset} {EXPORT_OF} {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.in_reset};add_interface {clk_100_out_clk} {clock} {slave};set_interface_property {clk_100_out_clk} {EXPORT_OF} {clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.ocm.axi_s1} {0};set_module_assignment {interconnect_id.subsys_debug.fpga_m_master} {0};set_module_assignment {interconnect_id.subsys_hps.hps2fpga} {1};set_module_assignment {interconnect_id.subsys_hps.lwhps2fpga} {2};set_module_assignment {interconnect_id.subsys_hps.usb31_phy_reconfig_slave} {1};set_module_assignment {interconnect_id.subsys_periph.pb_cpu_0_s0} {2};set_module_assignment {interconnect_id.subsys_periph.ssgdma_h2d0} {3};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_1</name>
        <uniqueName>qsys_top_altera_mm_interconnect_1920_gcrqmfy</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>mm_interconnect_1/clk_100_out_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>ocm/axi_s1</end>
            <start>mm_interconnect_1/ocm_axi_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>subsys_hps/usb31_phy_reconfig_slave</end>
            <start>mm_interconnect_1/subsys_hps_usb31_phy_reconfig_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>subsys_periph/pb_cpu_0_s0</end>
            <start>mm_interconnect_1/subsys_periph_pb_cpu_0_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>mm_interconnect_1/subsys_debug_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>mm_interconnect_1/subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_1/subsys_debug_fpga_m_master</end>
            <start>subsys_debug/fpga_m_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_1/subsys_hps_hps2fpga</end>
            <start>subsys_hps/hps2fpga</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_1/subsys_hps_lwhps2fpga</end>
            <start>subsys_hps/lwhps2fpga</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_1/subsys_periph_ssgdma_h2d0</end>
            <start>subsys_periph/ssgdma_h2d0</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.mm_interconnect_1</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>agent_pipeline</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline.source0/ocm_axi_s1_agent.write_cp</name>
                <end>ocm_axi_s1_agent/write_cp</end>
                <start>agent_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline.cr0</name>
                <end>agent_pipeline/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_mux.src/agent_pipeline.sink0</name>
                <end>agent_pipeline/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline.cr0_reset</name>
                <end>agent_pipeline/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.agent_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>agent_pipeline_001</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp</name>
                <end>ocm_axi_s1_agent/read_cp</end>
                <start>agent_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_001.cr0</name>
                <end>agent_pipeline_001/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_mux_001.src/agent_pipeline_001.sink0</name>
                <end>agent_pipeline_001/sink0</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_001.cr0_reset</name>
                <end>agent_pipeline_001/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.agent_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>agent_pipeline_002</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_002.source0/router_007.sink</name>
                <end>router_007/sink</end>
                <start>agent_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_002.cr0</name>
                <end>agent_pipeline_002/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0</name>
                <end>agent_pipeline_002/sink0</end>
                <start>ocm_axi_s1_agent/write_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_002.cr0_reset</name>
                <end>agent_pipeline_002/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.agent_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>agent_pipeline_003</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_003.source0/router_008.sink</name>
                <end>router_008/sink</end>
                <start>agent_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_003.cr0</name>
                <end>agent_pipeline_003/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0</name>
                <end>agent_pipeline_003/sink0</end>
                <start>ocm_axi_s1_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_003.cr0_reset</name>
                <end>agent_pipeline_003/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.agent_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>agent_pipeline_004</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent/cp</end>
                <start>agent_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_004.cr0</name>
                <end>agent_pipeline_004/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0</name>
                <end>agent_pipeline_004/sink0</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_004.cr0_reset</name>
                <end>agent_pipeline_004/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.agent_pipeline_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>agent_pipeline_005</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_005.source0/router_009.sink</name>
                <end>router_009/sink</end>
                <start>agent_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_005.cr0</name>
                <end>agent_pipeline_005/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0</name>
                <end>agent_pipeline_005/sink0</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_005.cr0_reset</name>
                <end>agent_pipeline_005/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.agent_pipeline_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>agent_pipeline_006</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp</name>
                <end>subsys_periph_pb_cpu_0_s0_agent/cp</end>
                <start>agent_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_006.cr0</name>
                <end>agent_pipeline_006/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0</name>
                <end>agent_pipeline_006/sink0</end>
                <start>subsys_periph_pb_cpu_0_s0_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_006.cr0_reset</name>
                <end>agent_pipeline_006/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.agent_pipeline_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>agent_pipeline_007</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_007.source0/router_010.sink</name>
                <end>router_010/sink</end>
                <start>agent_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_007.cr0</name>
                <end>agent_pipeline_007/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0</name>
                <end>agent_pipeline_007/sink0</end>
                <start>subsys_periph_pb_cpu_0_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_007.cr0_reset</name>
                <end>agent_pipeline_007/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.agent_pipeline_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">clk_100_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>clk_100_out_clk_clock_bridge</name>
            <uniqueName>qsys_top_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline.cr0</name>
                <end>agent_pipeline/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_001.cr0</name>
                <end>agent_pipeline_001/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_002.cr0</name>
                <end>agent_pipeline_002/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_003.cr0</name>
                <end>agent_pipeline_003/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_004.cr0</name>
                <end>agent_pipeline_004/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_005.cr0</name>
                <end>agent_pipeline_005/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_006.cr0</name>
                <end>agent_pipeline_006/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/agent_pipeline_007.cr0</name>
                <end>agent_pipeline_007/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux_002.clk</name>
                <end>cmd_demux_002/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux_003.clk</name>
                <end>cmd_demux_003/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux_004.clk</name>
                <end>cmd_demux_004/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux_005.clk</name>
                <end>cmd_demux_005/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux_006.clk</name>
                <end>cmd_demux_006/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_mux_003.clk</name>
                <end>cmd_mux_003/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/limiter_pipeline.cr0</name>
                <end>limiter_pipeline/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/limiter_pipeline_001.cr0</name>
                <end>limiter_pipeline_001/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline.cr0</name>
                <end>mux_pipeline/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_001.cr0</name>
                <end>mux_pipeline_001/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_002.cr0</name>
                <end>mux_pipeline_002/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_003.cr0</name>
                <end>mux_pipeline_003/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_004.cr0</name>
                <end>mux_pipeline_004/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_005.cr0</name>
                <end>mux_pipeline_005/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_006.cr0</name>
                <end>mux_pipeline_006/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_007.cr0</name>
                <end>mux_pipeline_007/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_008.cr0</name>
                <end>mux_pipeline_008/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_009.cr0</name>
                <end>mux_pipeline_009/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_010.cr0</name>
                <end>mux_pipeline_010/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_011.cr0</name>
                <end>mux_pipeline_011/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_012.cr0</name>
                <end>mux_pipeline_012/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_013.cr0</name>
                <end>mux_pipeline_013/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_014.cr0</name>
                <end>mux_pipeline_014/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_015.cr0</name>
                <end>mux_pipeline_015/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_016.cr0</name>
                <end>mux_pipeline_016/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_017.cr0</name>
                <end>mux_pipeline_017/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_018.cr0</name>
                <end>mux_pipeline_018/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_019.cr0</name>
                <end>mux_pipeline_019/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_020.cr0</name>
                <end>mux_pipeline_020/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_021.cr0</name>
                <end>mux_pipeline_021/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ocm_axi_s1_agent.clock_sink</name>
                <end>ocm_axi_s1_agent/clock_sink</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk</name>
                <end>ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.clk</name>
                <end>ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ocm_axi_s1_translator.clk</name>
                <end>ocm_axi_s1_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk</name>
                <end>ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.clk</name>
                <end>ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_007.clk</name>
                <end>router_007/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_008.clk</name>
                <end>router_008/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_009.clk</name>
                <end>router_009/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_010.clk</name>
                <end>router_010/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_demux_003.clk</name>
                <end>rsp_demux_003/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux_002.clk</name>
                <end>rsp_mux_002/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux_003.clk</name>
                <end>rsp_mux_003/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux_004.clk</name>
                <end>rsp_mux_004/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux_005.clk</name>
                <end>rsp_mux_005/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux_006.clk</name>
                <end>rsp_mux_006/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_fpga_m_master_agent.clk</name>
                <end>subsys_debug_fpga_m_master_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_fpga_m_master_limiter.clk</name>
                <end>subsys_debug_fpga_m_master_limiter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.clk</name>
                <end>subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.clk</name>
                <end>subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_fpga_m_master_translator.clk</name>
                <end>subsys_debug_fpga_m_master_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_reset_reset_bridge.clk</name>
                <end>subsys_debug_reset_reset_bridge/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_hps2fpga_agent.clk</name>
                <end>subsys_hps_hps2fpga_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_hps2fpga_translator.clk</name>
                <end>subsys_hps_hps2fpga_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_lwhps2fpga_agent.clk</name>
                <end>subsys_hps_lwhps2fpga_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_lwhps2fpga_translator.clk</name>
                <end>subsys_hps_lwhps2fpga_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_usb31_phy_reconfig_slave_agent.clk</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.clk</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.clk</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.cr0</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_burst_adapter/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_usb31_phy_reconfig_slave_translator.clk</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_pb_cpu_0_s0_agent.clk</name>
                <end>subsys_periph_pb_cpu_0_s0_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.clk</name>
                <end>subsys_periph_pb_cpu_0_s0_agent_rdata_fifo/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.clk</name>
                <end>subsys_periph_pb_cpu_0_s0_agent_rsp_fifo/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_pb_cpu_0_s0_burst_adapter.cr0</name>
                <end>subsys_periph_pb_cpu_0_s0_burst_adapter/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_pb_cpu_0_s0_translator.clk</name>
                <end>subsys_periph_pb_cpu_0_s0_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_h2d0_agent.clk</name>
                <end>subsys_periph_ssgdma_h2d0_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.clk</name>
                <end>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.clk</name>
                <end>subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_h2d0_translator.clk</name>
                <end>subsys_periph_ssgdma_h2d0_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.clk</name>
                <end>subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.clk_100_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_7yme6wa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink</name>
                <end>subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter/sink</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink</name>
                <end>subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter/sink</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux.src2/mux_pipeline_006.sink0</name>
                <end>mux_pipeline_006/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>limiter_pipeline.source0/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>limiter_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_2vnw3da</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_001.src0/mux_pipeline_001.sink0</name>
                <end>mux_pipeline_001/sink0</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_002</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_2vnw3da</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux_002.clk</name>
                <end>cmd_demux_002/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_002.src0/mux_pipeline_004.sink0</name>
                <end>mux_pipeline_004/sink0</end>
                <start>cmd_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_002.src/cmd_demux_002.sink</name>
                <end>cmd_demux_002/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux_002.clk_reset</name>
                <end>cmd_demux_002/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.cmd_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_003</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_rbm5eda</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux_003.clk</name>
                <end>cmd_demux_003/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink</name>
                <end>subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter/sink</end>
                <start>cmd_demux_003/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_003.src/cmd_demux_003.sink</name>
                <end>cmd_demux_003/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux_003.clk_reset</name>
                <end>cmd_demux_003/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.cmd_demux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_004</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_rbm5eda</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux_004.clk</name>
                <end>cmd_demux_004/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink</name>
                <end>subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter/sink</end>
                <start>cmd_demux_004/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_004.src/cmd_demux_004.sink</name>
                <end>cmd_demux_004/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux_004.clk_reset</name>
                <end>cmd_demux_004/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.cmd_demux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_005</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_fcmc6ny</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux_005.clk</name>
                <end>cmd_demux_005/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_005.src0/mux_pipeline_007.sink0</name>
                <end>mux_pipeline_007/sink0</end>
                <start>cmd_demux_005/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_005.src1/mux_pipeline_009.sink0</name>
                <end>mux_pipeline_009/sink0</end>
                <start>cmd_demux_005/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_005.src/cmd_demux_005.sink</name>
                <end>cmd_demux_005/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux_005.clk_reset</name>
                <end>cmd_demux_005/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.cmd_demux_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_006</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_fcmc6ny</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_demux_006.clk</name>
                <end>cmd_demux_006/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_006.src0/mux_pipeline_008.sink0</name>
                <end>mux_pipeline_008/sink0</end>
                <start>cmd_demux_006/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_006.src1/mux_pipeline_010.sink0</name>
                <end>mux_pipeline_010/sink0</end>
                <start>cmd_demux_006/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_006.src/cmd_demux_006.sink</name>
                <end>cmd_demux_006/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux_006.clk_reset</name>
                <end>cmd_demux_006/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.cmd_demux_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>212</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>cmd_mux</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_vgwgk4i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_mux.src/agent_pipeline.sink0</name>
                <end>agent_pipeline/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline.source0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>mux_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_001.source0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>mux_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_002.source0/cmd_mux.sink2</name>
                <end>cmd_mux/sink2</end>
                <start>mux_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>212</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>cmd_mux_001</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_vgwgk4i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_mux_001.src/agent_pipeline_001.sink0</name>
                <end>agent_pipeline_001/sink0</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_003.source0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>mux_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_004.source0/cmd_mux_001.sink1</name>
                <end>cmd_mux_001/sink1</end>
                <start>mux_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_005.source0/cmd_mux_001.sink2</name>
                <end>cmd_mux_001/sink2</end>
                <start>mux_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>cmd_mux_002</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_ksgr2rq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_burst_adapter/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_006.source0/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>mux_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_007.source0/cmd_mux_002.sink1</name>
                <end>cmd_mux_002/sink1</end>
                <start>mux_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_008.source0/cmd_mux_002.sink2</name>
                <end>cmd_mux_002/sink2</end>
                <start>mux_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.cmd_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>cmd_mux_003</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_5yug5ta</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/cmd_mux_003.clk</name>
                <end>cmd_mux_003/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0</name>
                <end>subsys_periph_pb_cpu_0_s0_burst_adapter/sink0</end>
                <start>cmd_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_009.source0/cmd_mux_003.sink0</name>
                <end>cmd_mux_003/sink0</end>
                <start>mux_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_010.source0/cmd_mux_003.sink1</name>
                <end>cmd_mux_003/sink1</end>
                <start>mux_pipeline_010/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_mux_003.clk_reset</name>
                <end>cmd_mux_003/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.cmd_mux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>limiter_pipeline</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/limiter_pipeline.cr0</name>
                <end>limiter_pipeline/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>limiter_pipeline.source0/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>limiter_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0</name>
                <end>limiter_pipeline/sink0</end>
                <start>subsys_debug_fpga_m_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/limiter_pipeline.cr0_reset</name>
                <end>limiter_pipeline/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.limiter_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>limiter_pipeline_001</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/limiter_pipeline_001.cr0</name>
                <end>limiter_pipeline_001/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink</name>
                <end>subsys_debug_fpga_m_master_limiter/rsp_sink</end>
                <start>limiter_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux.src/limiter_pipeline_001.sink0</name>
                <end>limiter_pipeline_001/sink0</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/limiter_pipeline_001.cr0_reset</name>
                <end>limiter_pipeline_001/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.limiter_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline.cr0</name>
                <end>mux_pipeline/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline.source0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>mux_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0</name>
                <end>mux_pipeline/sink0</end>
                <start>subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline.cr0_reset</name>
                <end>mux_pipeline/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_001</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_001.cr0</name>
                <end>mux_pipeline_001/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_001.src0/mux_pipeline_001.sink0</name>
                <end>mux_pipeline_001/sink0</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_001.source0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>mux_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_001.cr0_reset</name>
                <end>mux_pipeline_001/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_002</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_002.cr0</name>
                <end>mux_pipeline_002/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_002.source0/cmd_mux.sink2</name>
                <end>cmd_mux/sink2</end>
                <start>mux_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_002.cr0_reset</name>
                <end>mux_pipeline_002/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0</name>
                <end>mux_pipeline_002/sink0</end>
                <start>subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_003</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_003.cr0</name>
                <end>mux_pipeline_003/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_003.source0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>mux_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0</name>
                <end>mux_pipeline_003/sink0</end>
                <start>subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_003.cr0_reset</name>
                <end>mux_pipeline_003/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_004</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_004.cr0</name>
                <end>mux_pipeline_004/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_002.src0/mux_pipeline_004.sink0</name>
                <end>mux_pipeline_004/sink0</end>
                <start>cmd_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_004.source0/cmd_mux_001.sink1</name>
                <end>cmd_mux_001/sink1</end>
                <start>mux_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_004.cr0_reset</name>
                <end>mux_pipeline_004/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_005</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_005.cr0</name>
                <end>mux_pipeline_005/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_005.source0/cmd_mux_001.sink2</name>
                <end>cmd_mux_001/sink2</end>
                <start>mux_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_005.cr0_reset</name>
                <end>mux_pipeline_005/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0</name>
                <end>mux_pipeline_005/sink0</end>
                <start>subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_006</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_006.cr0</name>
                <end>mux_pipeline_006/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux.src2/mux_pipeline_006.sink0</name>
                <end>mux_pipeline_006/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_006.source0/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>mux_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_006.cr0_reset</name>
                <end>mux_pipeline_006/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_007</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_007.cr0</name>
                <end>mux_pipeline_007/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_005.src0/mux_pipeline_007.sink0</name>
                <end>mux_pipeline_007/sink0</end>
                <start>cmd_demux_005/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_007.source0/cmd_mux_002.sink1</name>
                <end>cmd_mux_002/sink1</end>
                <start>mux_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_007.cr0_reset</name>
                <end>mux_pipeline_007/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_008</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_008</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_008.cr0</name>
                <end>mux_pipeline_008/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_006.src0/mux_pipeline_008.sink0</name>
                <end>mux_pipeline_008/sink0</end>
                <start>cmd_demux_006/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_008.source0/cmd_mux_002.sink2</name>
                <end>cmd_mux_002/sink2</end>
                <start>mux_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_008.cr0_reset</name>
                <end>mux_pipeline_008/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_008</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_009</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_009</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_009.cr0</name>
                <end>mux_pipeline_009/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_005.src1/mux_pipeline_009.sink0</name>
                <end>mux_pipeline_009/sink0</end>
                <start>cmd_demux_005/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_009.source0/cmd_mux_003.sink0</name>
                <end>cmd_mux_003/sink0</end>
                <start>mux_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_009.cr0_reset</name>
                <end>mux_pipeline_009/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_009</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_010</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_010</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_010.cr0</name>
                <end>mux_pipeline_010/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_006.src1/mux_pipeline_010.sink0</name>
                <end>mux_pipeline_010/sink0</end>
                <start>cmd_demux_006/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_010.source0/cmd_mux_003.sink1</name>
                <end>cmd_mux_003/sink1</end>
                <start>mux_pipeline_010/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_010.cr0_reset</name>
                <end>mux_pipeline_010/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_010</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_011</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_011</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_011.cr0</name>
                <end>mux_pipeline_011/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_011.source0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>mux_pipeline_011/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0</name>
                <end>mux_pipeline_011/sink0</end>
                <start>ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_011.cr0_reset</name>
                <end>mux_pipeline_011/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_011</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_012</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_012</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_012.cr0</name>
                <end>mux_pipeline_012/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_012.source0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>mux_pipeline_012/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0</name>
                <end>mux_pipeline_012/sink0</end>
                <start>ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_012.cr0_reset</name>
                <end>mux_pipeline_012/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_012</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_013</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_013</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_013.cr0</name>
                <end>mux_pipeline_013/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_013.source0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>mux_pipeline_013/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_002.src0/mux_pipeline_013.sink0</name>
                <end>mux_pipeline_013/sink0</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_013.cr0_reset</name>
                <end>mux_pipeline_013/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_013</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_014</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_014</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_014.cr0</name>
                <end>mux_pipeline_014/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_014.source0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>mux_pipeline_014/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux.src1/mux_pipeline_014.sink0</name>
                <end>mux_pipeline_014/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_014.cr0_reset</name>
                <end>mux_pipeline_014/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_014</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_015</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_015</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_015.cr0</name>
                <end>mux_pipeline_015/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_015.source0/rsp_mux_002.sink0</name>
                <end>rsp_mux_002/sink0</end>
                <start>mux_pipeline_015/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_001.src1/mux_pipeline_015.sink0</name>
                <end>mux_pipeline_015/sink0</end>
                <start>rsp_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_015.cr0_reset</name>
                <end>mux_pipeline_015/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_015</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_016</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_016</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_016.cr0</name>
                <end>mux_pipeline_016/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_016.source0/rsp_mux_003.sink0</name>
                <end>rsp_mux_003/sink0</end>
                <start>mux_pipeline_016/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0</name>
                <end>mux_pipeline_016/sink0</end>
                <start>ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_016.cr0_reset</name>
                <end>mux_pipeline_016/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_016</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_017</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_017</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_017.cr0</name>
                <end>mux_pipeline_017/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_017.source0/rsp_mux_004.sink0</name>
                <end>rsp_mux_004/sink0</end>
                <start>mux_pipeline_017/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0</name>
                <end>mux_pipeline_017/sink0</end>
                <start>ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_017.cr0_reset</name>
                <end>mux_pipeline_017/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_017</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_018</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_018</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_018.cr0</name>
                <end>mux_pipeline_018/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_018.source0/rsp_mux_005.sink0</name>
                <end>rsp_mux_005/sink0</end>
                <start>mux_pipeline_018/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_002.src1/mux_pipeline_018.sink0</name>
                <end>mux_pipeline_018/sink0</end>
                <start>rsp_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_018.cr0_reset</name>
                <end>mux_pipeline_018/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_018</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_019</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_019</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_019.cr0</name>
                <end>mux_pipeline_019/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_019.source0/rsp_mux_005.sink1</name>
                <end>rsp_mux_005/sink1</end>
                <start>mux_pipeline_019/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_003.src0/mux_pipeline_019.sink0</name>
                <end>mux_pipeline_019/sink0</end>
                <start>rsp_demux_003/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_019.cr0_reset</name>
                <end>mux_pipeline_019/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_019</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_020</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_020</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_020.cr0</name>
                <end>mux_pipeline_020/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_020.source0/rsp_mux_006.sink0</name>
                <end>rsp_mux_006/sink0</end>
                <start>mux_pipeline_020/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_002.src2/mux_pipeline_020.sink0</name>
                <end>mux_pipeline_020/sink0</end>
                <start>rsp_demux_002/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_020.cr0_reset</name>
                <end>mux_pipeline_020/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_020</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_021</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.3.0</version>
            <name>mux_pipeline_021</name>
            <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/mux_pipeline_021.cr0</name>
                <end>mux_pipeline_021/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_021.source0/rsp_mux_006.sink1</name>
                <end>rsp_mux_006/sink1</end>
                <start>mux_pipeline_021/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_003.src1/mux_pipeline_021.sink0</name>
                <end>mux_pipeline_021/sink0</end>
                <start>rsp_demux_003/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_021.cr0_reset</name>
                <end>mux_pipeline_021/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.mux_pipeline_021</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ocm_axi_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDRCHK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>AXI_SLAVE_ID_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>PASS_ID_TO_SLAVE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>283</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>283</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>273</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>272</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>243</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>235</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>227</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>266</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>263</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>282</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>282</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>242</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>242</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>279</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>278</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>285</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>271</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>269</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>281</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>281</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>262</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>260</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>247</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>244</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>268</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>267</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>284</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>284</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>277</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>274</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>286</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>249</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>248</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>259</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>252</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>212</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>209</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>293</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>280</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>REORDER_BUFFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SAI_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DATA_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_slave_ni</className>
            <version>19.7.1</version>
            <name>ocm_axi_s1_agent</name>
            <uniqueName>qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline.source0/ocm_axi_s1_agent.write_cp</name>
                <end>ocm_axi_s1_agent/write_cp</end>
                <start>agent_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp</name>
                <end>ocm_axi_s1_agent/read_cp</end>
                <start>agent_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ocm_axi_s1_agent.clock_sink</name>
                <end>ocm_axi_s1_agent/clock_sink</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0</name>
                <end>ocm_axi_s1_translator/s0</end>
                <start>ocm_axi_s1_agent/altera_axi_master</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0</name>
                <end>agent_pipeline_003/sink0</end>
                <start>ocm_axi_s1_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0</name>
                <end>agent_pipeline_002/sink0</end>
                <start>ocm_axi_s1_agent/write_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ocm_axi_s1_agent.reset_sink</name>
                <end>ocm_axi_s1_agent/reset_sink</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.ocm_axi_s1_agent</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>295</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.7.1</version>
                <name>my_altera_avalon_sc_fifo_rd</name>
                <uniqueName>qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_5kghwhi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_1.ocm_axi_s1_agent.my_altera_avalon_sc_fifo_rd</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>295</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_rd</name>
                    <uniqueName>qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_1.ocm_axi_s1_agent.my_altera_avalon_sc_fifo_rd.my_altera_avalon_sc_fifo_rd</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>295</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.7.1</version>
                <name>my_altera_avalon_sc_fifo_wr</name>
                <uniqueName>qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_5kghwhi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_1.ocm_axi_s1_agent.my_altera_avalon_sc_fifo_wr</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>295</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_wr</name>
                    <uniqueName>qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_1.ocm_axi_s1_agent.my_altera_avalon_sc_fifo_wr.my_altera_avalon_sc_fifo_wr</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rd</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>142</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage</className>
                <version>19.7.1</version>
                <name>my_altera_avalon_st_pipeline_stage_rd</name>
                <uniqueName>qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vhbp2ri</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_1.ocm_axi_s1_agent.my_altera_avalon_st_pipeline_stage_rd</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rd</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>142</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage_rd</name>
                    <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_1.ocm_axi_s1_agent.my_altera_avalon_st_pipeline_stage_rd.my_altera_avalon_st_pipeline_stage_rd</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rp</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>294</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage</className>
                <version>19.7.1</version>
                <name>my_altera_avalon_st_pipeline_stage_rp</name>
                <uniqueName>qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_5gukxnq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_1.ocm_axi_s1_agent.my_altera_avalon_st_pipeline_stage_rp</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_rp</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>294</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage_rp</name>
                    <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_1.ocm_axi_s1_agent.my_altera_avalon_st_pipeline_stage_rp.my_altera_avalon_st_pipeline_stage_rp</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_wr</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>13</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage</className>
                <version>19.7.1</version>
                <name>my_altera_avalon_st_pipeline_stage_wr</name>
                <uniqueName>qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_hykem2a</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_1.ocm_axi_s1_agent.my_altera_avalon_st_pipeline_stage_wr</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage_wr</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>13</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage_wr</name>
                    <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_1.ocm_axi_s1_agent.my_altera_avalon_st_pipeline_stage_wr.my_altera_avalon_st_pipeline_stage_wr</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>235</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>227</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>271</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>269</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>268</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>267</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>160</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.3.3</version>
            <name>ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_1933_agoluhi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk</name>
                <end>ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0</name>
                <end>mux_pipeline_012/sink0</end>
                <start>ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink</name>
                <end>ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter/sink</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk_reset</name>
                <end>ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>235</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>227</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>271</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>269</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>268</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>267</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>166</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>164</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>168</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.3.3</version>
            <name>ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_1933_gqqw3vi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.clk</name>
                <end>ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0</name>
                <end>mux_pipeline_017/sink0</end>
                <start>ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink</name>
                <end>ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter/sink</end>
                <start>rsp_demux_001/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.clk_reset</name>
                <end>ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ocm_axi_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.3.1</version>
            <name>ocm_axi_s1_translator</name>
            <uniqueName>qsys_top_altera_merlin_axi_translator_1931_d46vvwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ocm_axi_s1_translator.clk</name>
                <end>ocm_axi_s1_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0</name>
                <end>ocm_axi_s1_translator/s0</end>
                <start>ocm_axi_s1_agent/altera_axi_master</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ocm_axi_s1_translator.clk_reset</name>
                <end>ocm_axi_s1_translator/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.ocm_axi_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>235</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>227</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>271</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>269</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>268</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>267</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>160</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.3.3</version>
            <name>ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_1933_agoluhi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk</name>
                <end>ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0</name>
                <end>mux_pipeline_011/sink0</end>
                <start>ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink</name>
                <end>ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter/sink</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk_reset</name>
                <end>ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>235</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>227</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>271</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>269</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>268</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>267</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>166</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>164</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>168</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.3.3</version>
            <name>ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_1933_gqqw3vi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.clk</name>
                <end>ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0</name>
                <end>mux_pipeline_016/sink0</end>
                <start>ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink</name>
                <end>ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter/sink</end>
                <start>rsp_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.clk_reset</name>
                <end>ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>001,010,100</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x80000,0x80000,0x1000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:001:0x40000:0x80000:write:1:0:0:1,0:010:0x40000:0x80000:read:1:0:0:1,1:100:0x800000:0x1000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x40000,0x40000,0x800000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_gokv6wq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router.src/subsys_debug_fpga_m_master_limiter.cmd_sink</name>
                <end>subsys_debug_fpga_m_master_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_debug_fpga_m_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>subsys_debug_fpga_m_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x40000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>262</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>260</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x40000:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_001</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_qczapdq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_hps2fpga_agent.write_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>subsys_hps_hps2fpga_agent/write_cp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x40000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>262</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>260</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x40000:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_002</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_jltcj4q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_002.src/cmd_demux_002.sink</name>
                <end>cmd_demux_002/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_hps2fpga_agent.read_cp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>subsys_hps_hps2fpga_agent/read_cp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x40000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>190</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x40000:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_003</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_z3eduwq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_003.src/cmd_demux_003.sink</name>
                <end>cmd_demux_003/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>subsys_periph_ssgdma_h2d0_agent/write_cp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x40000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>190</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x40000:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_004</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_jyvenyy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_004.src/cmd_demux_004.sink</name>
                <end>cmd_demux_004/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>subsys_periph_ssgdma_h2d0_agent/read_cp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.router_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>10,01</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>2,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x800000,0x1000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>2:10:0x0:0x800000:both:1:0:0:1,1:01:0x800000:0x1000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x800000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_005</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_22u2bwi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_005.src/cmd_demux_005.sink</name>
                <end>cmd_demux_005/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink</name>
                <end>router_005/sink</end>
                <start>subsys_hps_lwhps2fpga_agent/write_cp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.router_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>10,01</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>2,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x800000,0x1000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>2:10:0x0:0x800000:both:1:0:0:1,1:01:0x800000:0x1000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x800000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_006</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_22u2bwi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_006.src/cmd_demux_006.sink</name>
                <end>cmd_demux_006/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink</name>
                <end>router_006/sink</end>
                <start>subsys_hps_lwhps2fpga_agent/read_cp</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.router_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>001,010,100</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1,3</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>262</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>260</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:write:1:0:0:1,3:100:0x0:0x0:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,write,write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_007</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_pfqmhhy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_002.source0/router_007.sink</name>
                <end>router_007/sink</end>
                <start>agent_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_007.clk</name>
                <end>router_007/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_007.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_007/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_007.clk_reset</name>
                <end>router_007/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.router_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_008</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>001,010,100</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1,3</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>262</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>260</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:read:1:0:0:1,3:100:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,read,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_008</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_crmanyy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_003.source0/router_008.sink</name>
                <end>router_008/sink</end>
                <start>agent_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_008.clk</name>
                <end>router_008/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_008.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_008/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_008.clk_reset</name>
                <end>router_008/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.router_008</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_009</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>001,010,100</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,2,2</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:001:0x0:0x0:both:1:0:0:1,2:010:0x0:0x0:write:1:0:0:1,2:100:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_009</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_oh767ji</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_005.source0/router_009.sink</name>
                <end>router_009/sink</end>
                <start>agent_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_009.clk</name>
                <end>router_009/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_009.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_009/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_009.clk_reset</name>
                <end>router_009/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.router_009</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_010</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>2,2</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>2:01:0x0:0x0:write:1:0:0:1,2:10:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_010</name>
            <uniqueName>qsys_top_altera_merlin_router_1921_4qyajbq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_007.source0/router_010.sink</name>
                <end>router_010/sink</end>
                <start>agent_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/router_010.clk</name>
                <end>router_010/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_010.src/rsp_demux_003.sink</name>
                <end>rsp_demux_003/sink</end>
                <start>router_010/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_010.clk_reset</name>
                <end>router_010/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.router_010</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_le7zfeq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_007.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_007/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink</name>
                <end>ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter/sink</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux.src1/mux_pipeline_014.sink0</name>
                <end>mux_pipeline_014/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink</name>
                <end>ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter/sink</end>
                <start>rsp_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_le7zfeq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_008.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_008/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink</name>
                <end>ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter/sink</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_001.src1/mux_pipeline_015.sink0</name>
                <end>mux_pipeline_015/sink0</end>
                <start>rsp_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink</name>
                <end>ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter/sink</end>
                <start>rsp_demux_001/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_002</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_7yme6wa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_009.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_009/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_002.src0/mux_pipeline_013.sink0</name>
                <end>mux_pipeline_013/sink0</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_002.src1/mux_pipeline_018.sink0</name>
                <end>mux_pipeline_018/sink0</end>
                <start>rsp_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_002.src2/mux_pipeline_020.sink0</name>
                <end>mux_pipeline_020/sink0</end>
                <start>rsp_demux_002/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.rsp_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_003</name>
            <uniqueName>qsys_top_altera_merlin_demultiplexer_1921_fcmc6ny</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_demux_003.clk</name>
                <end>rsp_demux_003/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router_010.src/rsp_demux_003.sink</name>
                <end>rsp_demux_003/sink</end>
                <start>router_010/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_003.src0/mux_pipeline_019.sink0</name>
                <end>mux_pipeline_019/sink0</end>
                <start>rsp_demux_003/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_demux_003.src1/mux_pipeline_021.sink0</name>
                <end>mux_pipeline_021/sink0</end>
                <start>rsp_demux_003/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_demux_003.clk_reset</name>
                <end>rsp_demux_003/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.rsp_demux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_pg4uvbq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_011.source0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>mux_pipeline_011/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_012.source0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>mux_pipeline_012/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_013.source0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>mux_pipeline_013/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux.src/limiter_pipeline_001.sink0</name>
                <end>limiter_pipeline_001/sink0</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>212</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux_001</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_zqycw4i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_014.source0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>mux_pipeline_014/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp</name>
                <end>subsys_hps_hps2fpga_agent/write_rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>212</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux_002</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_zqycw4i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux_002.clk</name>
                <end>rsp_mux_002/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_015.source0/rsp_mux_002.sink0</name>
                <end>rsp_mux_002/sink0</end>
                <start>mux_pipeline_015/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp</name>
                <end>subsys_hps_hps2fpga_agent/read_rp</end>
                <start>rsp_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux_002.clk_reset</name>
                <end>rsp_mux_002/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.rsp_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux_003</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_cn5m5dy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux_003.clk</name>
                <end>rsp_mux_003/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_016.source0/rsp_mux_003.sink0</name>
                <end>rsp_mux_003/sink0</end>
                <start>mux_pipeline_016/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp</name>
                <end>subsys_periph_ssgdma_h2d0_agent/write_rp</end>
                <start>rsp_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux_003.clk_reset</name>
                <end>rsp_mux_003/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.rsp_mux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux_004</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_cn5m5dy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux_004.clk</name>
                <end>rsp_mux_004/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_017.source0/rsp_mux_004.sink0</name>
                <end>rsp_mux_004/sink0</end>
                <start>mux_pipeline_017/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp</name>
                <end>subsys_periph_ssgdma_h2d0_agent/read_rp</end>
                <start>rsp_mux_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux_004.clk_reset</name>
                <end>rsp_mux_004/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.rsp_mux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux_005</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_zama6oq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux_005.clk</name>
                <end>rsp_mux_005/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_018.source0/rsp_mux_005.sink0</name>
                <end>rsp_mux_005/sink0</end>
                <start>mux_pipeline_018/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_019.source0/rsp_mux_005.sink1</name>
                <end>rsp_mux_005/sink1</end>
                <start>mux_pipeline_019/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp</name>
                <end>subsys_hps_lwhps2fpga_agent/write_rp</end>
                <start>rsp_mux_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux_005.clk_reset</name>
                <end>rsp_mux_005/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.rsp_mux_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux_006</name>
            <uniqueName>qsys_top_altera_merlin_multiplexer_1922_zama6oq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/rsp_mux_006.clk</name>
                <end>rsp_mux_006/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_020.source0/rsp_mux_006.sink0</name>
                <end>rsp_mux_006/sink0</end>
                <start>mux_pipeline_020/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>mux_pipeline_021.source0/rsp_mux_006.sink1</name>
                <end>rsp_mux_006/sink1</end>
                <start>mux_pipeline_021/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp</name>
                <end>subsys_hps_lwhps2fpga_agent/read_rp</end>
                <start>rsp_mux_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux_006.clk_reset</name>
                <end>rsp_mux_006/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.rsp_mux_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_debug_fpga_m_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="ocm_axi_s1_translator.s0"
   start="0x0000000000040000"
   end="0x00000000000080000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0"
   start="0x0000000000800000"
   end="0x00000000001000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>165</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>164</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>158</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>174</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>174</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>171</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>170</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>173</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>173</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>160</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>169</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>166</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>172</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.2.1</version>
            <name>subsys_debug_fpga_m_master_agent</name>
            <uniqueName>qsys_top_altera_merlin_master_agent_1921_2inlndi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_fpga_m_master_agent.clk</name>
                <end>subsys_debug_fpga_m_master_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_debug_fpga_m_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>subsys_debug_fpga_m_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp</name>
                <end>subsys_debug_fpga_m_master_agent/rp</end>
                <start>subsys_debug_fpga_m_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av</name>
                <end>subsys_debug_fpga_m_master_agent/av</end>
                <start>subsys_debug_fpga_m_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_debug_fpga_m_master_agent.clk_reset</name>
                <end>subsys_debug_fpga_m_master_agent/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_debug_fpga_m_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_debug_fpga_m_master_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ENABLE_CONCURRENT_SUBORDINATE_ACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_REPEATED_IDS_BETWEEN_SUBORDINATES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>19.2.1</version>
            <name>subsys_debug_fpga_m_master_limiter</name>
            <uniqueName>qsys_top_altera_merlin_traffic_limiter_1921_oarheta</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_fpga_m_master_limiter.clk</name>
                <end>subsys_debug_fpga_m_master_limiter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink</name>
                <end>subsys_debug_fpga_m_master_limiter/rsp_sink</end>
                <start>limiter_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>router.src/subsys_debug_fpga_m_master_limiter.cmd_sink</name>
                <end>subsys_debug_fpga_m_master_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0</name>
                <end>limiter_pipeline/sink0</end>
                <start>subsys_debug_fpga_m_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp</name>
                <end>subsys_debug_fpga_m_master_agent/rp</end>
                <start>subsys_debug_fpga_m_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_debug_fpga_m_master_limiter.clk_reset</name>
                <end>subsys_debug_fpga_m_master_limiter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_debug_fpga_m_master_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>16</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter_altera_avalon_sc_fifo</className>
                <version>19.2.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3cviryy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_1.subsys_debug_fpga_m_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>6</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>16</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_1.subsys_debug_fpga_m_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>160</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>285</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>271</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>269</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>268</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>267</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>286</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.3.3</version>
            <name>subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_1933_agt7p5q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.clk</name>
                <end>subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink</name>
                <end>subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter/sink</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0</name>
                <end>mux_pipeline_003/sink0</end>
                <start>subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.clk_reset</name>
                <end>subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>160</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>285</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>271</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>269</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>268</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>267</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>286</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.3.3</version>
            <name>subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_1933_agt7p5q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.clk</name>
                <end>subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink</name>
                <end>subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter/sink</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0</name>
                <end>mux_pipeline/sink0</end>
                <start>subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.clk_reset</name>
                <end>subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_debug_fpga_m_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>subsys_debug_fpga_m_master_translator</name>
            <uniqueName>qsys_top_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_fpga_m_master_translator.clk</name>
                <end>subsys_debug_fpga_m_master_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av</name>
                <end>subsys_debug_fpga_m_master_agent/av</end>
                <start>subsys_debug_fpga_m_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_debug_fpga_m_master_translator.reset</name>
                <end>subsys_debug_fpga_m_master_translator/reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_debug_fpga_m_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_debug_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>subsys_debug_reset_reset_bridge</name>
            <uniqueName>qsys_top_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_reset_reset_bridge.clk</name>
                <end>subsys_debug_reset_reset_bridge/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux_002.clk_reset</name>
                <end>cmd_demux_002/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux_003.clk_reset</name>
                <end>cmd_demux_003/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux_004.clk_reset</name>
                <end>cmd_demux_004/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux_005.clk_reset</name>
                <end>cmd_demux_005/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_demux_006.clk_reset</name>
                <end>cmd_demux_006/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/cmd_mux_003.clk_reset</name>
                <end>cmd_mux_003/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ocm_axi_s1_agent.reset_sink</name>
                <end>ocm_axi_s1_agent/reset_sink</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk_reset</name>
                <end>ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.clk_reset</name>
                <end>ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ocm_axi_s1_translator.clk_reset</name>
                <end>ocm_axi_s1_translator/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk_reset</name>
                <end>ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.clk_reset</name>
                <end>ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_007.clk_reset</name>
                <end>router_007/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_008.clk_reset</name>
                <end>router_008/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_009.clk_reset</name>
                <end>router_009/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/router_010.clk_reset</name>
                <end>router_010/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_demux_003.clk_reset</name>
                <end>rsp_demux_003/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux_002.clk_reset</name>
                <end>rsp_mux_002/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux_003.clk_reset</name>
                <end>rsp_mux_003/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux_004.clk_reset</name>
                <end>rsp_mux_004/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux_005.clk_reset</name>
                <end>rsp_mux_005/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/rsp_mux_006.clk_reset</name>
                <end>rsp_mux_006/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_debug_fpga_m_master_agent.clk_reset</name>
                <end>subsys_debug_fpga_m_master_agent/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_debug_fpga_m_master_limiter.clk_reset</name>
                <end>subsys_debug_fpga_m_master_limiter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.clk_reset</name>
                <end>subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.clk_reset</name>
                <end>subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_debug_fpga_m_master_translator.reset</name>
                <end>subsys_debug_fpga_m_master_translator/reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_hps2fpga_agent.clk_reset</name>
                <end>subsys_hps_hps2fpga_agent/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_hps2fpga_translator.clk_reset</name>
                <end>subsys_hps_hps2fpga_translator/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_lwhps2fpga_agent.clk_reset</name>
                <end>subsys_hps_lwhps2fpga_agent/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_lwhps2fpga_translator.clk_reset</name>
                <end>subsys_hps_lwhps2fpga_translator/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_usb31_phy_reconfig_slave_agent.clk_reset</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.cr0_reset</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_burst_adapter/cr0_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_usb31_phy_reconfig_slave_translator.reset</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_translator/reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_pb_cpu_0_s0_agent.clk_reset</name>
                <end>subsys_periph_pb_cpu_0_s0_agent/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_pb_cpu_0_s0_burst_adapter.cr0_reset</name>
                <end>subsys_periph_pb_cpu_0_s0_burst_adapter/cr0_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_pb_cpu_0_s0_translator.reset</name>
                <end>subsys_periph_pb_cpu_0_s0_translator/reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_ssgdma_h2d0_agent.clk_reset</name>
                <end>subsys_periph_ssgdma_h2d0_agent/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.clk_reset</name>
                <end>subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_ssgdma_h2d0_translator.clk_reset</name>
                <end>subsys_periph_ssgdma_h2d0_translator/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.clk_reset</name>
                <end>subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_debug_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_hps2fpga_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDRCHK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="ocm_axi_s1_translator.s0"
   start="0x0000000000000000"
   end="0x00000000000040000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>38</value>
              </parameter>
              <parameter>
                <name>AXI_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AXI_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ID_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>283</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>283</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>273</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>272</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>243</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>235</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>227</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>266</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>263</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>282</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>282</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>242</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>242</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>279</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>278</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>285</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>271</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>269</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>281</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>281</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>262</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>260</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>247</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>244</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>268</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>267</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>284</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>284</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>277</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>274</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>286</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>249</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>248</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>259</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>252</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>212</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>209</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>293</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>280</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SAI_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_master_ni</className>
            <version>19.6.2</version>
            <name>subsys_hps_hps2fpga_agent</name>
            <uniqueName>qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_hps2fpga_agent.clk</name>
                <end>subsys_hps_hps2fpga_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp</name>
                <end>subsys_hps_hps2fpga_agent/write_rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp</name>
                <end>subsys_hps_hps2fpga_agent/read_rp</end>
                <start>rsp_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_hps2fpga_agent.clk_reset</name>
                <end>subsys_hps_hps2fpga_agent/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_hps2fpga_agent.read_cp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>subsys_hps_hps2fpga_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_hps2fpga_agent.write_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>subsys_hps_hps2fpga_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave</name>
                <end>subsys_hps_hps2fpga_agent/altera_axi_slave</end>
                <start>subsys_hps_hps2fpga_translator/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_hps_hps2fpga_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_hps2fpga_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>38</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>38</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.3.1</version>
            <name>subsys_hps_hps2fpga_translator</name>
            <uniqueName>qsys_top_altera_merlin_axi_translator_1931_d46vvwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_hps2fpga_translator.clk</name>
                <end>subsys_hps_hps2fpga_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_hps2fpga_translator.clk_reset</name>
                <end>subsys_hps_hps2fpga_translator/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave</name>
                <end>subsys_hps_hps2fpga_agent/altera_axi_slave</end>
                <start>subsys_hps_hps2fpga_translator/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_hps_hps2fpga_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_lwhps2fpga_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDRCHK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="1"
   name="subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0"
   start="0x0000000000800000"
   end="0x00000000001000000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="2"
   name="subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000800000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>AXI_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AXI_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ID_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>165</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>164</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>158</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>174</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>174</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>171</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>170</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>173</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>173</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>160</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>169</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>166</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>172</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SAI_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_master_ni</className>
            <version>19.6.2</version>
            <name>subsys_hps_lwhps2fpga_agent</name>
            <uniqueName>qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_lwhps2fpga_agent.clk</name>
                <end>subsys_hps_lwhps2fpga_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp</name>
                <end>subsys_hps_lwhps2fpga_agent/write_rp</end>
                <start>rsp_mux_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp</name>
                <end>subsys_hps_lwhps2fpga_agent/read_rp</end>
                <start>rsp_mux_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_lwhps2fpga_agent.clk_reset</name>
                <end>subsys_hps_lwhps2fpga_agent/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink</name>
                <end>router_006/sink</end>
                <start>subsys_hps_lwhps2fpga_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink</name>
                <end>router_005/sink</end>
                <start>subsys_hps_lwhps2fpga_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave</name>
                <end>subsys_hps_lwhps2fpga_agent/altera_axi_slave</end>
                <start>subsys_hps_lwhps2fpga_translator/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_hps_lwhps2fpga_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_lwhps2fpga_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.3.1</version>
            <name>subsys_hps_lwhps2fpga_translator</name>
            <uniqueName>qsys_top_altera_merlin_axi_translator_1931_d46vvwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_lwhps2fpga_translator.clk</name>
                <end>subsys_hps_lwhps2fpga_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_lwhps2fpga_translator.clk_reset</name>
                <end>subsys_hps_lwhps2fpga_translator/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave</name>
                <end>subsys_hps_lwhps2fpga_agent/altera_axi_slave</end>
                <start>subsys_hps_lwhps2fpga_translator/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_hps_lwhps2fpga_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_usb31_phy_reconfig_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>174</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>174</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>173</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>173</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>160</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.2.1</version>
            <name>subsys_hps_usb31_phy_reconfig_slave_agent</name>
            <uniqueName>qsys_top_altera_merlin_slave_agent_1921_b6r3djy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent/cp</end>
                <start>agent_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_usb31_phy_reconfig_slave_agent.clk</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_usb31_phy_reconfig_slave_agent.clk_reset</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_translator/avalon_universal_slave_0</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo/in</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo/in</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0</name>
                <end>agent_pipeline_005/sink0</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent/rdata_fifo_sink</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent/rf_sink</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_hps_usb31_phy_reconfig_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.clk</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo/in</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent/rdata_fifo_sink</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.clk_reset</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo/clk_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.clk</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo/in</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent/rf_sink</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.clk_reset</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo/clk_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_usb31_phy_reconfig_slave_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>new</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.3.1</version>
            <name>subsys_hps_usb31_phy_reconfig_slave_burst_adapter</name>
            <uniqueName>qsys_top_altera_merlin_burst_adapter_1931_xpvuoly</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.cr0</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_burst_adapter/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_burst_adapter/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.cr0_reset</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_burst_adapter/cr0_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0</name>
                <end>agent_pipeline_004/sink0</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_hps_usb31_phy_reconfig_slave_burst_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>186</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>7</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                <version>19.3.1</version>
                <name>my_altera_avalon_st_pipeline_stage</name>
                <uniqueName>qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_lpdkwvy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_1.subsys_hps_usb31_phy_reconfig_slave_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>186</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>7</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage</name>
                    <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_1.subsys_hps_usb31_phy_reconfig_slave_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_usb31_phy_reconfig_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>21</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>subsys_hps_usb31_phy_reconfig_slave_translator</name>
            <uniqueName>qsys_top_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_usb31_phy_reconfig_slave_translator.clk</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_hps_usb31_phy_reconfig_slave_translator.reset</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_translator/reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_translator/avalon_universal_slave_0</end>
                <start>subsys_hps_usb31_phy_reconfig_slave_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_hps_usb31_phy_reconfig_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_periph_pb_cpu_0_s0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>174</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>174</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>173</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>173</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>160</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.2.1</version>
            <name>subsys_periph_pb_cpu_0_s0_agent</name>
            <uniqueName>qsys_top_altera_merlin_slave_agent_1921_b6r3djy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp</name>
                <end>subsys_periph_pb_cpu_0_s0_agent/cp</end>
                <start>agent_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_pb_cpu_0_s0_agent.clk</name>
                <end>subsys_periph_pb_cpu_0_s0_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_pb_cpu_0_s0_agent.clk_reset</name>
                <end>subsys_periph_pb_cpu_0_s0_agent/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0</name>
                <end>subsys_periph_pb_cpu_0_s0_translator/avalon_universal_slave_0</end>
                <start>subsys_periph_pb_cpu_0_s0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in</name>
                <end>subsys_periph_pb_cpu_0_s0_agent_rdata_fifo/in</end>
                <start>subsys_periph_pb_cpu_0_s0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in</name>
                <end>subsys_periph_pb_cpu_0_s0_agent_rsp_fifo/in</end>
                <start>subsys_periph_pb_cpu_0_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0</name>
                <end>agent_pipeline_007/sink0</end>
                <start>subsys_periph_pb_cpu_0_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink</name>
                <end>subsys_periph_pb_cpu_0_s0_agent/rdata_fifo_sink</end>
                <start>subsys_periph_pb_cpu_0_s0_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink</name>
                <end>subsys_periph_pb_cpu_0_s0_agent/rf_sink</end>
                <start>subsys_periph_pb_cpu_0_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_periph_pb_cpu_0_s0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_periph_pb_cpu_0_s0_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>subsys_periph_pb_cpu_0_s0_agent_rdata_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.clk</name>
                <end>subsys_periph_pb_cpu_0_s0_agent_rdata_fifo/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in</name>
                <end>subsys_periph_pb_cpu_0_s0_agent_rdata_fifo/in</end>
                <start>subsys_periph_pb_cpu_0_s0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink</name>
                <end>subsys_periph_pb_cpu_0_s0_agent/rdata_fifo_sink</end>
                <start>subsys_periph_pb_cpu_0_s0_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.clk_reset</name>
                <end>subsys_periph_pb_cpu_0_s0_agent_rdata_fifo/clk_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_periph_pb_cpu_0_s0_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_periph_pb_cpu_0_s0_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>subsys_periph_pb_cpu_0_s0_agent_rsp_fifo</name>
            <uniqueName>qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.clk</name>
                <end>subsys_periph_pb_cpu_0_s0_agent_rsp_fifo/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in</name>
                <end>subsys_periph_pb_cpu_0_s0_agent_rsp_fifo/in</end>
                <start>subsys_periph_pb_cpu_0_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink</name>
                <end>subsys_periph_pb_cpu_0_s0_agent/rf_sink</end>
                <start>subsys_periph_pb_cpu_0_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.clk_reset</name>
                <end>subsys_periph_pb_cpu_0_s0_agent_rsp_fifo/clk_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_periph_pb_cpu_0_s0_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_periph_pb_cpu_0_s0_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>new</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.3.1</version>
            <name>subsys_periph_pb_cpu_0_s0_burst_adapter</name>
            <uniqueName>qsys_top_altera_merlin_burst_adapter_1931_xpvuoly</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_pb_cpu_0_s0_burst_adapter.cr0</name>
                <end>subsys_periph_pb_cpu_0_s0_burst_adapter/cr0</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0</name>
                <end>subsys_periph_pb_cpu_0_s0_burst_adapter/sink0</end>
                <start>cmd_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_pb_cpu_0_s0_burst_adapter.cr0_reset</name>
                <end>subsys_periph_pb_cpu_0_s0_burst_adapter/cr0_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0</name>
                <end>agent_pipeline_006/sink0</end>
                <start>subsys_periph_pb_cpu_0_s0_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_periph_pb_cpu_0_s0_burst_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>186</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>7</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                <version>19.3.1</version>
                <name>my_altera_avalon_st_pipeline_stage</name>
                <uniqueName>qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_lpdkwvy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>qsys_top.mm_interconnect_1.subsys_periph_pb_cpu_0_s0_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>186</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>7</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage</name>
                    <uniqueName>qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>qsys_top.mm_interconnect_1.subsys_periph_pb_cpu_0_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_periph_pb_cpu_0_s0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>23</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>subsys_periph_pb_cpu_0_s0_translator</name>
            <uniqueName>qsys_top_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_pb_cpu_0_s0_translator.clk</name>
                <end>subsys_periph_pb_cpu_0_s0_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_pb_cpu_0_s0_translator.reset</name>
                <end>subsys_periph_pb_cpu_0_s0_translator/reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0</name>
                <end>subsys_periph_pb_cpu_0_s0_translator/avalon_universal_slave_0</end>
                <start>subsys_periph_pb_cpu_0_s0_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_periph_pb_cpu_0_s0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_periph_ssgdma_h2d0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDRCHK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="ocm_axi_s1_translator.s0"
   start="0x0000000000000000"
   end="0x00000000000040000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AXI_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AXI_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>169</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>169</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>201</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>200</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>171</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>166</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>164</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>168</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>194</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>191</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>170</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>170</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>206</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>209</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>209</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>190</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>172</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>212</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>212</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>202</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>221</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SAI_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_master_ni</className>
            <version>19.6.2</version>
            <name>subsys_periph_ssgdma_h2d0_agent</name>
            <uniqueName>qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_h2d0_agent.clk</name>
                <end>subsys_periph_ssgdma_h2d0_agent/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp</name>
                <end>subsys_periph_ssgdma_h2d0_agent/write_rp</end>
                <start>rsp_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp</name>
                <end>subsys_periph_ssgdma_h2d0_agent/read_rp</end>
                <start>rsp_mux_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_ssgdma_h2d0_agent.clk_reset</name>
                <end>subsys_periph_ssgdma_h2d0_agent/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>subsys_periph_ssgdma_h2d0_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>subsys_periph_ssgdma_h2d0_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave</name>
                <end>subsys_periph_ssgdma_h2d0_agent/altera_axi_slave</end>
                <start>subsys_periph_ssgdma_h2d0_translator/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_periph_ssgdma_h2d0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge</name>
            <uniqueName>qsys_top_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.clk</name>
                <end>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline.cr0_reset</name>
                <end>agent_pipeline/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_001.cr0_reset</name>
                <end>agent_pipeline_001/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_002.cr0_reset</name>
                <end>agent_pipeline_002/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_003.cr0_reset</name>
                <end>agent_pipeline_003/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_004.cr0_reset</name>
                <end>agent_pipeline_004/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_005.cr0_reset</name>
                <end>agent_pipeline_005/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_006.cr0_reset</name>
                <end>agent_pipeline_006/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/agent_pipeline_007.cr0_reset</name>
                <end>agent_pipeline_007/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/limiter_pipeline.cr0_reset</name>
                <end>limiter_pipeline/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/limiter_pipeline_001.cr0_reset</name>
                <end>limiter_pipeline_001/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline.cr0_reset</name>
                <end>mux_pipeline/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_001.cr0_reset</name>
                <end>mux_pipeline_001/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_002.cr0_reset</name>
                <end>mux_pipeline_002/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_003.cr0_reset</name>
                <end>mux_pipeline_003/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_004.cr0_reset</name>
                <end>mux_pipeline_004/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_005.cr0_reset</name>
                <end>mux_pipeline_005/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_006.cr0_reset</name>
                <end>mux_pipeline_006/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_007.cr0_reset</name>
                <end>mux_pipeline_007/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_008.cr0_reset</name>
                <end>mux_pipeline_008/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_009.cr0_reset</name>
                <end>mux_pipeline_009/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_010.cr0_reset</name>
                <end>mux_pipeline_010/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_011.cr0_reset</name>
                <end>mux_pipeline_011/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_012.cr0_reset</name>
                <end>mux_pipeline_012/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_013.cr0_reset</name>
                <end>mux_pipeline_013/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_014.cr0_reset</name>
                <end>mux_pipeline_014/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_015.cr0_reset</name>
                <end>mux_pipeline_015/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_016.cr0_reset</name>
                <end>mux_pipeline_016/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_017.cr0_reset</name>
                <end>mux_pipeline_017/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_018.cr0_reset</name>
                <end>mux_pipeline_018/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_019.cr0_reset</name>
                <end>mux_pipeline_019/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_020.cr0_reset</name>
                <end>mux_pipeline_020/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/mux_pipeline_021.cr0_reset</name>
                <end>mux_pipeline_021/cr0_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.clk_reset</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo/clk_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.clk_reset</name>
                <end>subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo/clk_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.clk_reset</name>
                <end>subsys_periph_pb_cpu_0_s0_agent_rdata_fifo/clk_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.clk_reset</name>
                <end>subsys_periph_pb_cpu_0_s0_agent_rsp_fifo/clk_reset</end>
                <start>subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>166</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>164</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>168</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>285</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>271</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>269</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>268</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>267</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>286</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.3.3</version>
            <name>subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_1933_eqv2cry</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.clk</name>
                <end>subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink</name>
                <end>subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter/sink</end>
                <start>cmd_demux_004/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.clk_reset</name>
                <end>subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0</name>
                <end>mux_pipeline_005/sink0</end>
                <start>subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_periph_ssgdma_h2d0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.3.1</version>
            <name>subsys_periph_ssgdma_h2d0_translator</name>
            <uniqueName>qsys_top_altera_merlin_axi_translator_1931_d46vvwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_h2d0_translator.clk</name>
                <end>subsys_periph_ssgdma_h2d0_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_ssgdma_h2d0_translator.clk_reset</name>
                <end>subsys_periph_ssgdma_h2d0_translator/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave</name>
                <end>subsys_periph_ssgdma_h2d0_agent/altera_axi_slave</end>
                <start>subsys_periph_ssgdma_h2d0_translator/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_periph_ssgdma_h2d0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>166</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>164</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>168</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>285</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>271</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>269</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>268</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>267</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>286</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>294</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.3.3</version>
            <name>subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter</name>
            <uniqueName>qsys_top_altera_merlin_width_adapter_1933_eqv2cry</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.clk</name>
                <end>subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink</name>
                <end>subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter/sink</end>
                <start>cmd_demux_003/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.clk_reset</name>
                <end>subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter/clk_reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0</name>
                <end>mux_pipeline_002/sink0</end>
                <start>subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_1.subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_2</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {subsys_debug_hps_m_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_READDATA} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_READ} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_WRITE} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_LOCK} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_OUTPUTENABLE} {0};add_instance {ext_hps_m_master_windowed_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_READ} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {SYNC_RESET} {1};add_instance {subsys_debug_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {subsys_debug_hps_m_master_translator.avalon_universal_master_0} {ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {4};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {AUTO};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {PER_BURST_TYPE_CONVERTER};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {TRUE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_debug_hps_m_master_translator.reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ext_hps_m_master_windowed_slave_translator.reset} {reset};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_hps_m_master_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ext_hps_m_master_windowed_slave_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_reset_reset_bridge.clk} {clock};add_interface {subsys_debug_hps_m_master} {avalon} {slave};set_interface_property {subsys_debug_hps_m_master} {EXPORT_OF} {subsys_debug_hps_m_master_translator.avalon_anti_master_0};add_interface {ext_hps_m_master_windowed_slave} {avalon} {master};set_interface_property {ext_hps_m_master_windowed_slave} {EXPORT_OF} {ext_hps_m_master_windowed_slave_translator.avalon_anti_slave_0};add_interface {subsys_debug_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {subsys_debug_reset_reset_bridge_in_reset} {EXPORT_OF} {subsys_debug_reset_reset_bridge.in_reset};add_interface {clk_100_out_clk} {clock} {slave};set_interface_property {clk_100_out_clk} {EXPORT_OF} {clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.ext_hps_m_master.windowed_slave} {0};set_module_assignment {interconnect_id.subsys_debug.hps_m_master} {0};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_2</name>
        <uniqueName>qsys_top_altera_mm_interconnect_1920_tz22qhq</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>mm_interconnect_2/clk_100_out_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>ext_hps_m_master/windowed_slave</end>
            <start>mm_interconnect_2/ext_hps_m_master_windowed_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>mm_interconnect_2/subsys_debug_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_2/subsys_debug_hps_m_master</end>
            <start>subsys_debug/hps_m_master</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.mm_interconnect_2</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">clk_100_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>clk_100_out_clk_clock_bridge</name>
            <uniqueName>qsys_top_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ext_hps_m_master_windowed_slave_translator.clk</name>
                <end>ext_hps_m_master_windowed_slave_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_hps_m_master_translator.clk</name>
                <end>subsys_debug_hps_m_master_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_reset_reset_bridge.clk</name>
                <end>subsys_debug_reset_reset_bridge/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_2.clk_100_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ext_hps_m_master_windowed_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>ext_hps_m_master_windowed_slave_translator</name>
            <uniqueName>qsys_top_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/ext_hps_m_master_windowed_slave_translator.clk</name>
                <end>ext_hps_m_master_windowed_slave_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>PER_BURST_TYPE_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>TRUE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0</name>
                <end>ext_hps_m_master_windowed_slave_translator/avalon_universal_slave_0</end>
                <start>subsys_debug_hps_m_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ext_hps_m_master_windowed_slave_translator.reset</name>
                <end>ext_hps_m_master_windowed_slave_translator/reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_2.ext_hps_m_master_windowed_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_debug_hps_m_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>subsys_debug_hps_m_master_translator</name>
            <uniqueName>qsys_top_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_hps_m_master_translator.clk</name>
                <end>subsys_debug_hps_m_master_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>PER_BURST_TYPE_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>TRUE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0</name>
                <end>ext_hps_m_master_windowed_slave_translator/avalon_universal_slave_0</end>
                <start>subsys_debug_hps_m_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_debug_hps_m_master_translator.reset</name>
                <end>subsys_debug_hps_m_master_translator/reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_2.subsys_debug_hps_m_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_debug_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>subsys_debug_reset_reset_bridge</name>
            <uniqueName>qsys_top_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_debug_reset_reset_bridge.clk</name>
                <end>subsys_debug_reset_reset_bridge/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/ext_hps_m_master_windowed_slave_translator.reset</name>
                <end>ext_hps_m_master_windowed_slave_translator/reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_debug_reset_reset_bridge.out_reset/subsys_debug_hps_m_master_translator.reset</name>
                <end>subsys_debug_hps_m_master_translator/reset</end>
                <start>subsys_debug_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_2.subsys_debug_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_3</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {subsys_periph_ssgdma_host_translator} {altera_merlin_axi_translator};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWID} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWLOCK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_BID} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARID} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARLOCK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_RID} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_ID_WIDTH} {5};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {DATA_WIDTH} {256};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_ID_WIDTH} {5};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_ADDR_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_ADDR_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {ROLE_BASED_USER} {0};add_instance {subsys_hps_fpga2hps_translator} {altera_merlin_axi_translator};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWID} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_BID} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARID} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_RID} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_ID_WIDTH} {5};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {DATA_WIDTH} {256};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_ID_WIDTH} {5};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_ADDR_WIDTH} {64};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {ROLE_BASED_USER} {0};add_instance {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {subsys_periph_ssgdma_host_translator.m0} {subsys_hps_fpga2hps_translator.s0} {avalon};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {defaultConnection} {false};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {domainAlias} {};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.maxAdditionalLatency} {4};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.clockCrossingAdapter} {AUTO};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.burstAdapterImplementation} {PER_BURST_TYPE_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.syncResets} {TRUE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.out_reset} {subsys_periph_ssgdma_host_translator.clk_reset} {reset};add_connection {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.out_reset} {subsys_hps_fpga2hps_translator.clk_reset} {reset};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_host_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_fpga2hps_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.clk} {clock};add_interface {subsys_periph_ssgdma_host} {axi4} {slave};set_interface_property {subsys_periph_ssgdma_host} {EXPORT_OF} {subsys_periph_ssgdma_host_translator.s0};add_interface {subsys_hps_fpga2hps} {axi4} {master};set_interface_property {subsys_hps_fpga2hps} {EXPORT_OF} {subsys_hps_fpga2hps_translator.m0};add_interface {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.in_reset};add_interface {clk_100_out_clk} {clock} {slave};set_interface_property {clk_100_out_clk} {EXPORT_OF} {clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.subsys_hps.fpga2hps} {0};set_module_assignment {interconnect_id.subsys_periph.ssgdma_host} {0};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_3</name>
        <uniqueName>qsys_top_altera_mm_interconnect_1920_i72dmty</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>mm_interconnect_3/clk_100_out_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>subsys_hps/fpga2hps</end>
            <start>mm_interconnect_3/subsys_hps_fpga2hps</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>mm_interconnect_3/subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_3/subsys_periph_ssgdma_host</end>
            <start>subsys_periph/ssgdma_host</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.mm_interconnect_3</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">clk_100_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>clk_100_out_clk_clock_bridge</name>
            <uniqueName>qsys_top_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_fpga2hps_translator.clk</name>
                <end>subsys_hps_fpga2hps_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_host_translator.clk</name>
                <end>subsys_periph_ssgdma_host_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.clk</name>
                <end>subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_3.clk_100_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_hps_fpga2hps_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.3.1</version>
            <name>subsys_hps_fpga2hps_translator</name>
            <uniqueName>qsys_top_altera_merlin_axi_translator_1931_d46vvwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_hps_fpga2hps_translator.clk</name>
                <end>subsys_hps_fpga2hps_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>PER_BURST_TYPE_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>TRUE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0</name>
                <end>subsys_hps_fpga2hps_translator/s0</end>
                <start>subsys_periph_ssgdma_host_translator/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.out_reset/subsys_hps_fpga2hps_translator.clk_reset</name>
                <end>subsys_hps_fpga2hps_translator/clk_reset</end>
                <start>subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_3.subsys_hps_fpga2hps_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_periph_ssgdma_host_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_SAI_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_USER_ADDRCHK_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER_SAI</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER_POISON</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.3.1</version>
            <name>subsys_periph_ssgdma_host_translator</name>
            <uniqueName>qsys_top_altera_merlin_axi_translator_1931_d46vvwa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_host_translator.clk</name>
                <end>subsys_periph_ssgdma_host_translator/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>PER_BURST_TYPE_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>TRUE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0</name>
                <end>subsys_hps_fpga2hps_translator/s0</end>
                <start>subsys_periph_ssgdma_host_translator/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.out_reset/subsys_periph_ssgdma_host_translator.clk_reset</name>
                <end>subsys_periph_ssgdma_host_translator/clk_reset</end>
                <start>subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_3.subsys_periph_ssgdma_host_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge</name>
            <uniqueName>qsys_top_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.4</version>
                <name>clk_100_out_clk_clock_bridge.out_clk/subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.clk</name>
                <end>subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge/clk</end>
                <start>clk_100_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.out_reset/subsys_hps_fpga2hps_translator.clk_reset</name>
                <end>subsys_hps_fpga2hps_translator/clk_reset</end>
                <start>subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.4</version>
                <name>subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.out_reset/subsys_periph_ssgdma_host_translator.clk_reset</name>
                <end>subsys_periph_ssgdma_host_translator/clk_reset</end>
                <start>subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>qsys_top.mm_interconnect_3.subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">ocm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>autoInitializationFileName</name>
            <value>qsys_top_ocm</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk1&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;axi_s1&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arid&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;10&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_araddr&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arlen&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arsize&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arburst&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arready&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arvalid&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awid&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;10&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awaddr&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awlen&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awsize&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awburst&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awready&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awvalid&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rid&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;10&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rdata&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rlast&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rready&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rvalid&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rresp&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wdata&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wstrb&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wlast&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wready&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wvalid&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_bid&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;10&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_bresp&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_bready&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_bvalid&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wakeupSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;uniqueIdSupport&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;poison&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;traceSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset1&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_req&lt;/name&gt;
                        &lt;role&gt;reset_req&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;intel_onchip_memory&lt;/className&gt;
        &lt;version&gt;1.4.7&lt;/version&gt;
        &lt;displayName&gt;On-Chip Memory II (RAM or ROM) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;autoInitializationFileName&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFamily&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFeatures&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FEATURES&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;axi_s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;axi_s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='axi_s1' start='0x0' end='0x40000' datawidth='128' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;18&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;128&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk1&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;axi_s1&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arid&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;10&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_araddr&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arlen&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arsize&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arburst&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arready&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arvalid&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awid&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;10&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awaddr&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awlen&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awsize&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awburst&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awready&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awvalid&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rid&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;10&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rdata&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rlast&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rready&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rvalid&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rresp&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wdata&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wstrb&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wlast&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wready&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wvalid&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_bid&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;10&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_bresp&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_bready&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_bvalid&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wakeupSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;uniqueIdSupport&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;poison&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;traceSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset1&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_req&lt;/name&gt;
                    &lt;role&gt;reset_req&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>deviceFamily</name>
            <value>Agilex 5</value>
          </parameter>
          <parameter>
            <name>deviceFeatures</name>
            <value>ADDER_CHAIN_ONLY_IN_LAB 0 ADVANCED_INFO 0 ALE_HAS_FAST_LUT5OUT 1 ALE_HAS_FAST_LUT6OUT 1 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ALLOW_NO_JTAG_ID 0 ANY_QFP 0 ASSEMBLER_BCM_CHECK_DISABLED 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 BASE_DEVICE_SUPPORTS_CBX_MF 0 BLACKLISTS_HIERARCHIES 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 CORE_BLOCK_DATA_LEIMS_MERGED 0 CORRELATED_TIMING_MODEL 0 DISABLE_COMPILER_SUPPORT 0 DISABLE_CRC_ERROR_DETECTION 0 DISABLE_DUAL_BOOT 0 DISABLE_ERAM_PRELOAD 0 DOES_NOT_HAVE_DPA_SILICON_FIX_IN_ENGINEERING_SAMPLE 0 DOES_NOT_SUPPORT_TIMING_MODELS_FOR_ROUTING_WIRES_WITH_ONLY_REDUNDANT_FANOUTS 0 DSP 0 DSP_PRIME_SUPPORTED 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 ECCN_3A991 0 ECCN_5A002 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FAST_POWER_ON_RESET 0 FF_PACKING_THROUGH_C_D 0 FINAL_DEVICE_MODEL 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FM_PHASE2 0 FM_REVB 0 FORBID_MIGRATION_ES_WITH_PRODUCTION 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HARDCOPY_PROTOTYPE 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 0 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_HIPI_SUPPORT 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CROSS_FEATURE_VERTICAL_MIGRATION_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 0 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_DIB 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_EPEQ_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FAST_PRESERVATION_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 0 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 0 HAS_HARDCOPYII_SUPPORT 0 HAS_HARDCOPY_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LAB_LATCHES 1 HAS_LEIM_HIPI_DEPOPULATION_SUPPORT 1 HAS_LEIM_RES_MERGED_IN_RR_GRAPH 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 0 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MISSING_PAD_INFO 0 HAS_MISSING_PKG_INFO 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 1 HAS_NADDER_STYLE_FF 1 HAS_NADDER_STYLE_LCELL_COMB 1 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_DATA_DRIVEN_PACKAGE_INFO 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PERIPHERY_HIPI_SUPPORT 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 1 HAS_PRELIMINARY_HSSI_TO_PLD_MCF_CONNECTIVITY 0 HAS_PVA_SUPPORT 0 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QSPI_RESET_SUPPORT 0 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 0 HAS_SPEED_GRADE_OFFSET 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 0 HAS_VIRTUAL_DEVICES 0 HAS_VOLTAGE_REGULATOR 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 1 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IN_BRINGUP 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_32_BIT_QUARTUS_COMPATIBLE 0 IS_ALTERA_QSPI_DEVICE 0 IS_ASC_DEVICE 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOWER_POWER 0 IS_LOW_POWER_PART 0 IS_MCP_DEVICE 0 IS_QSPI_DEVICE 0 IS_REVE_SILICON 0 IS_SC_DEVICE 0 IS_SDM_LITE 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 IS_TSUNAMI_VER 0 IS_UDM_BASED 0 LABLINE_HAS_SAME_LEIM_FANOUTS_FOR_ALL_ALMS 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 1 LUT6_REQUIRE_C_D_DUPLICATION 1 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 0 M20K_MEMORY 0 MAC_NEGATE_SUPPORT_DISABLED 0 MLAB_MEMORY 0 NOT_AUTOSELECTED 0 NOT_LISTED 1 NOT_MIGRATABLE 0 NOT_SUPPORTED_BY_QPA 0 NO_CLOCK_REGION 0 NO_DATA_FILES 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PINTABLE_AND_FULLCHIP_SUPPORT 0 NO_PIN_OUT 0 NO_POF 0 NO_ROUTING 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 PINTABLE_OPTIONAL 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PRE_ND5_L_FINALITY 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_USES_PAN2 1 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 RAM_SUPPORTS_FULL_MIXED_WIDTH_RATIO 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRES_TLG 0 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 1 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 RPI_SETTING_CONSIDERS_BCM_DEFAULT 0 SDM_1_2_AND_ABOVE_SUPPORTED 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 SM_DEVICE 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_ADVANCED_SECURITY 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_EASIC 0 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_IBIS_AMI 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MAIB_C4BUMP 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PARTIAL_MIGRATION 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORTS_VID_ALGORITHM 1 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_IBIS_WRITER 0 SUPPORT_MULTIPLE_PAD_PER_PIN 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 U2B2_SUPPORT_NOT_READY 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DMF_TIMING 0 USES_DSPF_ROUTING_MODELS 0 USES_DSP_FROM_PREVIOUS_FAMILY 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_FAMILY_PART_INFO 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_ANNOTATION_FOR_LAB_OUTPUTS 1 USES_LIBERTY_ANNOTATION_FOR_M20K_DSP_OUTPUTS 1 USES_LIBERTY_TIMING 0 USES_MULTIPLE_VID_VOLTAGES 0 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_PART_SPECIFIC_DEV_FILES 0 USES_RAM_FROM_PREVIOUS_FAMILY 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_TIMING_ROUTING_DELAYS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_VIRTUAL_DEV_NAME_FOR_FDI 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 VERMEER_USES_TSUNAMI_DIE 0 VIRTUAL_PACKAGE 0 WHITEBOARD_SUPPORT 0 WORKS_AROUND_MISSING_RED_FLAGS_IN_DSPF_ROUTING_MODELS 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ocm&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>intel_onchip_memory_inst</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/ocm.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CONTENTS_INFO&lt;/key&gt;
            &lt;value&gt;""&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DUAL_PORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_CONTENTS_FILE&lt;/key&gt;
            &lt;value&gt;ocm_intel_onchip_memory_inst&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_MEM_CONTENT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INSTANCE_ID&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.READ_DURING_WRITE_MODE&lt;/key&gt;
            &lt;value&gt;DONT_CARE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SINGLE_CLOCK_OP&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_MULTIPLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_VALUE&lt;/key&gt;
            &lt;value&gt;262144&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.WRITABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;SIM_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_DAT_SYM&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_HEX&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HAS_BYTE_LANE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HEX_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;QPF_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;128&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_FILENAME&lt;/key&gt;
            &lt;value&gt;ocm_intel_onchip_memory_inst&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.param_name&lt;/key&gt;
            &lt;value&gt;INIT_FILE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.type&lt;/key&gt;
            &lt;value&gt;MEM_INIT&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>ocm</name>
        <uniqueName>ocm</uniqueName>
        <fixedName>ocm</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>ocm/clk1</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>ocm/axi_s1</end>
            <start>mm_interconnect_1/ocm_axi_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>ocm/reset1</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.ocm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.2</version>
        <name>rst_controller</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>rst_controller/clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>ocm/reset1</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>rst_translator/in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>rst_controller/reset_in0</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.rst_controller</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_001</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.2</version>
        <name>rst_controller_001</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>rst_controller_001/clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>mm_interconnect_0/ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>mm_interconnect_0/ext_hps_m_master_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>mm_interconnect_1/subsys_debug_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>mm_interconnect_1/subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>mm_interconnect_2/subsys_debug_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>mm_interconnect_3/subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_debug/reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_periph/reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>rst_controller_001/reset_in0</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.rst_controller_001</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_in</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>-1</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rst_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>altera_reset_bridge_inst</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/rst_in.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>rst_in</name>
        <uniqueName>rst_in</uniqueName>
        <fixedName>rst_in</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>rst_controller/reset_in0</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>rst_controller_001/reset_in0</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_hps/f2sdram_rst</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_hps/fpga2hps_rst</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_hps/hps2fpga_rst</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_hps/lwhps2fpga_rst</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_hps/usb31_phy_reconfig_rst</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.rst_in</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_translator</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ACTIVE_LOW_RESET</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_INPUT_ENABLE</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNCHRONOUS_EDGES</name>
            <value>deassert</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_translator</className>
        <version>19.2.0</version>
        <name>rst_translator</name>
        <uniqueName>qsys_top_altera_reset_translator_1920_aht5tzq</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>rst_translator/clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>rst_translator/in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>ext_hps_m_master/reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_periph/ssgdma_h2d0_mm_resetn</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_periph/ssgdma_host_aresetn</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.rst_translator</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">subsys_debug</instanceKey>
      <instanceData xsi:type="data">
        <parameters></parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>jtag_subsys</className>
        <version>1.0</version>
        <name>subsys_debug</name>
        <uniqueName>jtag_subsys</uniqueName>
        <fixedName>jtag_subsys</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_debug/clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_debug/reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_1/subsys_debug_fpga_m_master</end>
            <start>subsys_debug/fpga_m_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_2/subsys_debug_hps_m_master</end>
            <start>subsys_debug/hps_m_master</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.subsys_debug</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">subsys_hps</instanceKey>
      <instanceData xsi:type="data">
        <parameters></parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>hps_subsys</className>
        <version>1.0</version>
        <name>subsys_hps</name>
        <uniqueName>hps_subsys</uniqueName>
        <fixedName>hps_subsys</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_hps/f2sdram_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_hps/fpga2hps_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_hps/hps2fpga_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_hps/lwhps2fpga_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_hps/usb31_phy_reconfig_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>subsys_hps/f2sdram</end>
            <start>mm_interconnect_0/subsys_hps_f2sdram</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>subsys_hps/usb31_phy_reconfig_slave</end>
            <start>mm_interconnect_1/subsys_hps_usb31_phy_reconfig_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>subsys_hps/fpga2hps</end>
            <start>mm_interconnect_3/subsys_hps_fpga2hps</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_hps/f2sdram_rst</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_hps/fpga2hps_rst</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_hps/hps2fpga_rst</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_hps/lwhps2fpga_rst</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_hps/usb31_phy_reconfig_rst</end>
            <start>rst_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.4</version>
            <end>irq_mapper/sender</end>
            <start>subsys_hps/f2h_irq_in</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_1/subsys_hps_hps2fpga</end>
            <start>subsys_hps/hps2fpga</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_1/subsys_hps_lwhps2fpga</end>
            <start>subsys_hps/lwhps2fpga</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.subsys_hps</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">subsys_periph</instanceKey>
      <instanceData xsi:type="data">
        <parameters></parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>peripheral_subsys</className>
        <version>1.0</version>
        <name>subsys_periph</name>
        <uniqueName>peripheral_subsys</uniqueName>
        <fixedName>peripheral_subsys</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_periph/clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_periph/ssgdma_h2d0_mm_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.4</version>
            <end>subsys_periph/ssgdma_host_clk</end>
            <start>clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.4</version>
            <end>subsys_periph/button_pio_irq</end>
            <start>irq_mapper/receiver0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.4</version>
            <end>subsys_periph/dipsw_pio_irq</end>
            <start>irq_mapper/receiver1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.4</version>
            <end>subsys_periph/ssgdma_interrupt</end>
            <start>irq_mapper/receiver2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>subsys_periph/pb_cpu_0_s0</end>
            <start>mm_interconnect_1/subsys_periph_pb_cpu_0_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_periph/reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_periph/ssgdma_h2d0_mm_resetn</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.4</version>
            <end>subsys_periph/ssgdma_host_aresetn</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_1/subsys_periph_ssgdma_h2d0</end>
            <start>subsys_periph/ssgdma_h2d0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>PER_BURST_TYPE_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.4</version>
            <end>mm_interconnect_3/subsys_periph_ssgdma_host</end>
            <start>subsys_periph/ssgdma_host</start>
          </incidentConnection>
        </incidentConnections>
        <path>qsys_top.subsys_periph</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">user_rst_clkgate_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DEVICE_FAMILY</name>
            <value>Agilex 5</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;ninit_done&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ninit_done&lt;/name&gt;
                        &lt;role&gt;ninit_done&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;intel_user_rst_clkgate&lt;/className&gt;
        &lt;version&gt;1.0.0&lt;/version&gt;
        &lt;displayName&gt;Agilex Reset Release Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;ninit_done&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ninit_done&lt;/name&gt;
                    &lt;role&gt;ninit_done&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;user_rst_clkgate_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>intel_user_rst_clkgate_inst</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/user_rst_clkgate_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>user_rst_clkgate_0</name>
        <uniqueName>user_rst_clkgate_0</uniqueName>
        <fixedName>user_rst_clkgate_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections></incidentConnections>
        <path>qsys_top.user_rst_clkgate_0</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>