{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732759506593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732759506593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 21:05:06 2024 " "Processing started: Wed Nov 27 21:05:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732759506593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732759506593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wordle -c wordle " "Command: quartus_map --read_settings_files=on --write_settings_files=off wordle -c wordle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732759506593 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732759506851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wordle.v(54) " "Verilog HDL information at wordle.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1732759506894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wordle.v 1 1 " "Found 1 design units, including 1 entities, in source file wordle.v" { { "Info" "ISGN_ENTITY_NAME" "1 wordle " "Found entity 1: wordle" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732759506894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732759506894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wordle " "Elaborating entity \"wordle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732759506911 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wordle.v(105) " "Verilog HDL Case Statement information at wordle.v(105): all case item expressions in this case statement are onehot" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1732759506911 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG1 wordle.v(171) " "Verilog HDL Always Construct warning at wordle.v(171): variable \"UG1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW1 wordle.v(171) " "Verilog HDL Always Construct warning at wordle.v(171): variable \"SW1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG2 wordle.v(177) " "Verilog HDL Always Construct warning at wordle.v(177): variable \"UG2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW2 wordle.v(177) " "Verilog HDL Always Construct warning at wordle.v(177): variable \"SW2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG3 wordle.v(183) " "Verilog HDL Always Construct warning at wordle.v(183): variable \"UG3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW3 wordle.v(183) " "Verilog HDL Always Construct warning at wordle.v(183): variable \"SW3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG4 wordle.v(189) " "Verilog HDL Always Construct warning at wordle.v(189): variable \"UG4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW4 wordle.v(189) " "Verilog HDL Always Construct warning at wordle.v(189): variable \"SW4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count wordle.v(194) " "Verilog HDL Always Construct warning at wordle.v(194): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(240) " "Verilog HDL assignment warning at wordle.v(240): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(246) " "Verilog HDL assignment warning at wordle.v(246): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(247) " "Verilog HDL assignment warning at wordle.v(247): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(252) " "Verilog HDL assignment warning at wordle.v(252): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(253) " "Verilog HDL assignment warning at wordle.v(253): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(254) " "Verilog HDL assignment warning at wordle.v(254): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(258) " "Verilog HDL assignment warning at wordle.v(258): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(259) " "Verilog HDL assignment warning at wordle.v(259): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(260) " "Verilog HDL assignment warning at wordle.v(260): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(261) " "Verilog HDL assignment warning at wordle.v(261): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG1 wordle.v(271) " "Verilog HDL Always Construct warning at wordle.v(271): variable \"UG1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW1 wordle.v(271) " "Verilog HDL Always Construct warning at wordle.v(271): variable \"SW1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG2 wordle.v(276) " "Verilog HDL Always Construct warning at wordle.v(276): variable \"UG2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW2 wordle.v(276) " "Verilog HDL Always Construct warning at wordle.v(276): variable \"SW2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG3 wordle.v(281) " "Verilog HDL Always Construct warning at wordle.v(281): variable \"UG3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW3 wordle.v(281) " "Verilog HDL Always Construct warning at wordle.v(281): variable \"SW3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG4 wordle.v(286) " "Verilog HDL Always Construct warning at wordle.v(286): variable \"UG4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW4 wordle.v(286) " "Verilog HDL Always Construct warning at wordle.v(286): variable \"SW4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count wordle.v(291) " "Verilog HDL Always Construct warning at wordle.v(291): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED1 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED1\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED2 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED2\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED3 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED3\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED4 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED4\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED7 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED7\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759506921 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED8 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED8\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759506926 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED9 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED9\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759506926 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED0 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED0\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759506926 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED0 wordle.v(164) " "Inferred latch for \"LED0\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759506927 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED9 wordle.v(164) " "Inferred latch for \"LED9\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759506927 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED8 wordle.v(164) " "Inferred latch for \"LED8\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759506927 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED7 wordle.v(164) " "Inferred latch for \"LED7\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759506927 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4 wordle.v(164) " "Inferred latch for \"LED4\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759506931 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED3 wordle.v(164) " "Inferred latch for \"LED3\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759506931 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED2 wordle.v(164) " "Inferred latch for \"LED2\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759506931 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1 wordle.v(164) " "Inferred latch for \"LED1\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759506931 "|wordle"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732759507656 "|wordle|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732759507656 "|wordle|LED6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732759507656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732759507766 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1732759507988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Maria/Documents/DSD-Wordle/output_files/wordle.map.smsg " "Generated suppressed messages file C:/Users/Maria/Documents/DSD-Wordle/output_files/wordle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1732759508036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732759508177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732759508177 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "470 " "Implemented 470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732759508255 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732759508255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "419 " "Implemented 419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732759508255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732759508255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732759508274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 21:05:08 2024 " "Processing ended: Wed Nov 27 21:05:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732759508274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732759508274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732759508274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732759508274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732759509658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732759509658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 21:05:09 2024 " "Processing started: Wed Nov 27 21:05:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732759509658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732759509658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wordle -c wordle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wordle -c wordle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732759509658 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732759509736 ""}
{ "Info" "0" "" "Project  = wordle" {  } {  } 0 0 "Project  = wordle" 0 0 "Fitter" 0 0 1732759509736 ""}
{ "Info" "0" "" "Revision = wordle" {  } {  } 0 0 "Revision = wordle" 0 0 "Fitter" 0 0 1732759509736 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1732759509784 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wordle EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"wordle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732759509784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732759509815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732759509815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732759509815 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732759509878 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732759509898 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732759510060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732759510060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732759510060 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732759510060 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 926 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732759510060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 928 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732759510060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 930 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732759510060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 932 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732759510060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 934 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732759510060 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732759510060 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732759510060 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1732759510767 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wordle.sdc " "Synopsys Design Constraints File file not found: 'wordle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732759510767 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732759510767 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732759510767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1732759510767 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732759510767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732759510782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.s6 " "Destination node state.s6" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.s6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1732759510782 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1732759510782 ""}  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 921 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732759510782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SS1~0  " "Automatically promoted node SS1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732759510782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector20~0 " "Destination node Selector20~0" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector20~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 533 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1732759510782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector18~0 " "Destination node Selector18~0" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector18~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 570 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1732759510782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr48 " "Destination node WideOr48" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1732759510782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector32~2 " "Destination node Selector32~2" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector32~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 634 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1732759510782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector31~1 " "Destination node Selector31~1" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector31~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 638 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1732759510782 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1732759510782 ""}  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SS1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 0 { 0 ""} 0 532 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732759510782 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732759510956 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732759510956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732759510956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732759510956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732759510971 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732759510971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732759510971 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732759510971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732759510981 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1732759510981 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732759510981 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732759511004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732759511743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732759511885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732759511885 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732759512375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732759512375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732759512547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Maria/Documents/DSD-Wordle/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1732759513067 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732759513067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732759513838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1732759513838 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732759513838 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1732759513838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732759513870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732759514140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732759514171 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732759514344 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732759514644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Maria/Documents/DSD-Wordle/output_files/wordle.fit.smsg " "Generated suppressed messages file C:/Users/Maria/Documents/DSD-Wordle/output_files/wordle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732759515256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732759515460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 21:05:15 2024 " "Processing ended: Wed Nov 27 21:05:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732759515460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732759515460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732759515460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732759515460 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732759516694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732759516694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 21:05:16 2024 " "Processing started: Wed Nov 27 21:05:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732759516694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732759516694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wordle -c wordle " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wordle -c wordle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732759516694 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1732759517284 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732759517300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732759517530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 21:05:17 2024 " "Processing ended: Wed Nov 27 21:05:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732759517530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732759517530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732759517530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732759517530 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732759518210 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732759518930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732759518930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 21:05:18 2024 " "Processing started: Wed Nov 27 21:05:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732759518930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732759518930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wordle -c wordle " "Command: quartus_sta wordle -c wordle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732759518930 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1732759519009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732759519118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732759519118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732759519165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1732759519165 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1732759519276 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wordle.sdc " "Synopsys Design Constraints File file not found: 'wordle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1732759519323 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732759519323 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519323 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.s0 state.s0 " "create_clock -period 1.000 -name state.s0 state.s0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519323 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519323 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1732759519418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519418 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1732759519418 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1732759519418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732759519433 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732759519433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.314 " "Worst-case setup slack is -2.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.314            -198.646 clk  " "   -2.314            -198.646 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324              -0.402 state.s0  " "   -0.324              -0.402 state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732759519433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.596 " "Worst-case hold slack is -0.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596              -2.612 state.s0  " "   -0.596              -2.612 state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035              -0.035 clk  " "   -0.035              -0.035 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732759519449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732759519449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732759519449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -146.000 clk  " "   -3.000            -146.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 state.s0  " "    0.370               0.000 state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732759519449 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732759519512 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1732759519528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1732759519859 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519889 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732759519906 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732759519906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.967 " "Worst-case setup slack is -1.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.967            -165.299 clk  " "   -1.967            -165.299 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222              -0.254 state.s0  " "   -0.222              -0.254 state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732759519906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.491 " "Worst-case hold slack is -0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491              -1.863 state.s0  " "   -0.491              -1.863 state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.054 clk  " "   -0.054              -0.054 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732759519906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732759519906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732759519922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -146.000 clk  " "   -3.000            -146.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 state.s0  " "    0.428               0.000 state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759519922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732759519922 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732759519984 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520063 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1732759520063 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1732759520063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.902 " "Worst-case setup slack is -0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902             -62.285 clk  " "   -0.902             -62.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 state.s0  " "    0.210               0.000 state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732759520078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.319 " "Worst-case hold slack is -0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319              -1.432 state.s0  " "   -0.319              -1.432 state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -0.109 clk  " "   -0.109              -0.109 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732759520078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732759520094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732759520094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -154.462 clk  " "   -3.000            -154.462 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 state.s0  " "    0.322               0.000 state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1732759520103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1732759520103 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732759520330 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732759520330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732759520425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 21:05:20 2024 " "Processing ended: Wed Nov 27 21:05:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732759520425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732759520425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732759520425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732759520425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732759521761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732759521761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 21:05:21 2024 " "Processing started: Wed Nov 27 21:05:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732759521761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732759521761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wordle -c wordle " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wordle -c wordle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732759521761 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wordle_6_1200mv_85c_slow.vo C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim// simulation " "Generated file wordle_6_1200mv_85c_slow.vo in folder \"C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732759522072 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wordle_6_1200mv_0c_slow.vo C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim// simulation " "Generated file wordle_6_1200mv_0c_slow.vo in folder \"C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732759522120 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wordle_min_1200mv_0c_fast.vo C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim// simulation " "Generated file wordle_min_1200mv_0c_fast.vo in folder \"C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732759522167 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wordle.vo C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim// simulation " "Generated file wordle.vo in folder \"C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732759522214 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wordle_6_1200mv_85c_v_slow.sdo C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim// simulation " "Generated file wordle_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732759522261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wordle_6_1200mv_0c_v_slow.sdo C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim// simulation " "Generated file wordle_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732759522309 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wordle_min_1200mv_0c_v_fast.sdo C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim// simulation " "Generated file wordle_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732759522355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wordle_v.sdo C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim// simulation " "Generated file wordle_v.sdo in folder \"C:/Users/Maria/Documents/DSD-Wordle/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732759522402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732759522466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 21:05:22 2024 " "Processing ended: Wed Nov 27 21:05:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732759522466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732759522466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732759522466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732759522466 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus II Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732759523143 ""}
