INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:51:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.426ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer12/dataReg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.378ns (23.471%)  route 4.493ns (76.529%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1553, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X7Y104         FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.466     1.190    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X9Y105         LUT5 (Prop_lut5_I2_O)        0.043     1.233 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[1]_INST_0_i_1/O
                         net (fo=18, routed)          0.341     1.574    buffer0/fifo/load0_dataOut[1]
    SLICE_X11Y105        LUT5 (Prop_lut5_I1_O)        0.043     1.617 r  buffer0/fifo/Memory[0][1]_i_1/O
                         net (fo=5, routed)           0.327     1.944    buffer74/fifo/D[1]
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.043     1.987 r  buffer74/fifo/dataReg[1]_i_1__1/O
                         net (fo=2, routed)           0.163     2.150    init14/control/D[1]
    SLICE_X3Y106         LUT3 (Prop_lut3_I0_O)        0.043     2.193 r  init14/control/Memory[0][1]_i_1__0/O
                         net (fo=4, routed)           0.162     2.355    buffer75/fifo/init14_outs[1]
    SLICE_X3Y107         LUT5 (Prop_lut5_I1_O)        0.043     2.398 r  buffer75/fifo/Memory[0][1]_i_1__1/O
                         net (fo=4, routed)           0.260     2.658    buffer76/fifo/init15_outs[1]
    SLICE_X6Y108         LUT5 (Prop_lut5_I1_O)        0.043     2.701 r  buffer76/fifo/Memory[0][1]_i_1__2/O
                         net (fo=4, routed)           0.273     2.974    cmpi5/init16_outs[1]
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.043     3.017 r  cmpi5/Memory[1][0]_i_25/O
                         net (fo=1, routed)           0.172     3.189    cmpi5/Memory[1][0]_i_25_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I4_O)        0.043     3.232 r  cmpi5/Memory[1][0]_i_17/O
                         net (fo=1, routed)           0.000     3.232    cmpi5/Memory[1][0]_i_17_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     3.470 r  cmpi5/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.470    cmpi5/Memory_reg[1][0]_i_7_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.520 r  cmpi5/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.520    cmpi5/Memory_reg[1][0]_i_3_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.627 f  cmpi5/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=10, routed)          0.278     3.906    buffer63/fifo/result[0]
    SLICE_X9Y113         LUT5 (Prop_lut5_I0_O)        0.122     4.028 f  buffer63/fifo/transmitValue_i_5__12/O
                         net (fo=2, routed)           0.140     4.167    buffer63/fifo/buffer63_outs
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.043     4.210 r  buffer63/fifo/Head[0]_i_4/O
                         net (fo=3, routed)           0.325     4.535    fork2/control/generateBlocks[4].regblock/transmitValue_i_2__37
    SLICE_X8Y115         LUT6 (Prop_lut6_I3_O)        0.043     4.578 r  fork2/control/generateBlocks[4].regblock/transmitValue_i_4__23/O
                         net (fo=1, routed)           0.239     4.817    buffer44/fifo/Head_reg[0]_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I1_O)        0.043     4.860 f  buffer44/fifo/transmitValue_i_2__37/O
                         net (fo=12, routed)          0.192     5.052    fork6/control/generateBlocks[0].regblock/buffer44_outs_ready
    SLICE_X11Y116        LUT6 (Prop_lut6_I3_O)        0.043     5.095 r  fork6/control/generateBlocks[0].regblock/fullReg_i_13/O
                         net (fo=1, routed)           0.213     5.308    fork6/control/generateBlocks[11].regblock/fullReg_i_4__4_3
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.043     5.351 r  fork6/control/generateBlocks[11].regblock/fullReg_i_7/O
                         net (fo=1, routed)           0.413     5.765    fork6/control/generateBlocks[11].regblock/fullReg_i_7_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I0_O)        0.043     5.808 f  fork6/control/generateBlocks[11].regblock/fullReg_i_4__4/O
                         net (fo=27, routed)          0.184     5.991    fork3/control/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X16Y114        LUT6 (Prop_lut6_I2_O)        0.043     6.034 r  fork3/control/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.345     6.379    buffer12/E[0]
    SLICE_X19Y111        FDRE                                         r  buffer12/dataReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1553, unset)         0.483     4.183    buffer12/clk
    SLICE_X19Y111        FDRE                                         r  buffer12/dataReg_reg[10]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X19Y111        FDRE (Setup_fdre_C_CE)      -0.194     3.953    buffer12/dataReg_reg[10]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                 -2.426    




