Info: Starting: Create testbench Platform Designer system
Info: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado.ipx
Info: qsys-generate D:\Documents\quartusIIdata\TesteSubtrator\SistemaEmbarcado.qsys --testbench=STANDARD --output-directory=D:\Documents\quartusIIdata\TesteSubtrator --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading TesteSubtrator/SistemaEmbarcado.qsys
Progress: Reading input file
Progress: Adding Clock [clock_source 18.1]
Progress: Parameterizing module Clock
Progress: Adding Conduit_Img_1 [Conduit_Pixel 1.0]
Progress: Parameterizing module Conduit_Img_1
Progress: Adding Conduit_Img_2 [Conduit_Pixel 1.0]
Progress: Parameterizing module Conduit_Img_2
Progress: Adding Medidor [Medidor 1.0]
Progress: Parameterizing module Medidor
Progress: Adding MemoriaImg1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaImg1
Progress: Adding MemoriaImg2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaImg2
Progress: Adding MemoriaPrograma [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaPrograma
Progress: Adding Processador [altera_nios2_gen2 18.1]
Progress: Parameterizing module Processador
Progress: Adding Subtrator [Subtrator 1.0]
Progress: Parameterizing module Subtrator
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SistemaEmbarcado.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,01 seconds
Info: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index D:\Documents\quartusIIdata\TesteSubtrator\SistemaEmbarcado\testbench\SistemaEmbarcado.ipx
Progress: Loading TesteSubtrator/Conduit_Pixel_hw.tcl
Progress: Loading TesteSubtrator/Medidor_hw.tcl
Progress: Loading TesteSubtrator/SistemaEmbarcado.qsys
Progress: Loading TesteSubtrator/Subtrator_hw.tcl
Info: D:/Documents/quartusIIdata/TesteSubtrator/* matched 29 files in 0,18 seconds
Info: D:/Documents/quartusIIdata/TesteSubtrator/ip/**/* matched 0 files in 0,00 seconds
Info: D:/Documents/quartusIIdata/TesteSubtrator/*/* matched 12 files in 0,00 seconds
Info: D:\Documents\quartusIIdata\TesteSubtrator\SistemaEmbarcado\testbench\SistemaEmbarcado.ipx described 0 plugins, 3 paths, in 0,20 seconds
Info: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/* matched 4 files in 0,20 seconds
Info: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/*/* matched 0 files in 0,00 seconds
Info: C:/Users/felip/.altera.quartus/ip/18.1/**/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0,23 seconds
Info: C:/intelfpga_lite/18.1/ip/**/* matched 139 files in 0,27 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0,01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/**/* matched 8 files in 0,02 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0,02 seconds
Info: C:/intelfpga_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0,02 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0,52 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,52 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: SistemaEmbarcado
Info: TB_Gen: System design is: SistemaEmbarcado
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property Clock CLASS_NAME
Info: get_instance_assignment Clock testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property Clock CLASS_NAME
Info: get_instance_assignment Clock testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : SistemaEmbarcado_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : SistemaEmbarcado_tb with all standard BFMs
Info: create_system SistemaEmbarcado_tb
Info: add_instance SistemaEmbarcado_inst SistemaEmbarcado 
Info: set_use_testbench_naming_pattern true SistemaEmbarcado
Info: get_instance_interfaces SistemaEmbarcado_inst
Info: get_instance_interface_property SistemaEmbarcado_inst clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcado_inst reset CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcado_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property SistemaEmbarcado_inst clk CLASS_NAME
Info: add_instance SistemaEmbarcado_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property SistemaEmbarcado_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcado_inst clk clockRate
Info: set_instance_parameter_value SistemaEmbarcado_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value SistemaEmbarcado_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property SistemaEmbarcado_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcado_inst clk CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcado_inst_clk_bfm
Info: get_instance_interface_property SistemaEmbarcado_inst_clk_bfm clk CLASS_NAME
Info: add_connection SistemaEmbarcado_inst_clk_bfm.clk SistemaEmbarcado_inst.clk
Info: get_instance_interface_property SistemaEmbarcado_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property SistemaEmbarcado_inst reset CLASS_NAME
Info: add_instance SistemaEmbarcado_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property SistemaEmbarcado_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports SistemaEmbarcado_inst reset
Info: get_instance_interface_port_property SistemaEmbarcado_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property SistemaEmbarcado_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value SistemaEmbarcado_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value SistemaEmbarcado_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property SistemaEmbarcado_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcado_inst_reset_bfm
Info: get_instance_interface_property SistemaEmbarcado_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcado_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property SistemaEmbarcado_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcado_inst reset associatedClock
Info: get_instance_interfaces SistemaEmbarcado_inst_clk_bfm
Info: get_instance_interface_property SistemaEmbarcado_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: SistemaEmbarcado_inst_reset_bfm is not associated to any clock; connecting SistemaEmbarcado_inst_reset_bfm to 'SistemaEmbarcado_inst_clk_bfm.clk'
Warning: TB_Gen: SistemaEmbarcado_inst_reset_bfm is not associated to any clock; connecting SistemaEmbarcado_inst_reset_bfm to 'SistemaEmbarcado_inst_clk_bfm.clk'
Info: add_connection SistemaEmbarcado_inst_clk_bfm.clk SistemaEmbarcado_inst_reset_bfm.clk
Info: get_instance_interface_property SistemaEmbarcado_inst reset CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcado_inst_reset_bfm
Info: get_instance_interface_property SistemaEmbarcado_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcado_inst_reset_bfm reset CLASS_NAME
Info: add_connection SistemaEmbarcado_inst_reset_bfm.reset SistemaEmbarcado_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: SistemaEmbarcado_tb.qsys
Info: TB_Gen: Saving testbench system: SistemaEmbarcado_tb.qsys
Info: save_system SistemaEmbarcado_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb.qsys
Info: Done
Info: qsys-generate D:\Documents\quartusIIdata\TesteSubtrator\SistemaEmbarcado.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=D:\Documents\quartusIIdata\TesteSubtrator\SistemaEmbarcado\testbench\SistemaEmbarcado_tb\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading testbench/SistemaEmbarcado_tb.qsys
Progress: Reading input file
Progress: Adding SistemaEmbarcado_inst [SistemaEmbarcado 1.0]
Progress: Parameterizing module SistemaEmbarcado_inst
Progress: Adding SistemaEmbarcado_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module SistemaEmbarcado_inst_clk_bfm
Progress: Adding SistemaEmbarcado_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module SistemaEmbarcado_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SistemaEmbarcado_tb.SistemaEmbarcado_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SistemaEmbarcado_tb.SistemaEmbarcado_inst_clk_bfm: Elaborate: altera_clock_source
Info: SistemaEmbarcado_tb.SistemaEmbarcado_inst_clk_bfm:            $Revision: #1 $
Info: SistemaEmbarcado_tb.SistemaEmbarcado_inst_clk_bfm:            $Date: 2018/07/18 $
Info: SistemaEmbarcado_tb.SistemaEmbarcado_inst_reset_bfm: Elaborate: altera_reset_source
Info: SistemaEmbarcado_tb.SistemaEmbarcado_inst_reset_bfm:            $Revision: #1 $
Info: SistemaEmbarcado_tb.SistemaEmbarcado_inst_reset_bfm:            $Date: 2018/07/18 $
Info: SistemaEmbarcado_tb.SistemaEmbarcado_inst_reset_bfm: Reset is negatively asserted.
Info: SistemaEmbarcado_tb: Generating SistemaEmbarcado_tb "SistemaEmbarcado_tb" for SIM_VERILOG
Info: SistemaEmbarcado_inst: "SistemaEmbarcado_tb" instantiated SistemaEmbarcado "SistemaEmbarcado_inst"
Info: SistemaEmbarcado_inst_clk_bfm: "SistemaEmbarcado_tb" instantiated altera_avalon_clock_source "SistemaEmbarcado_inst_clk_bfm"
Info: SistemaEmbarcado_inst_reset_bfm: "SistemaEmbarcado_tb" instantiated altera_avalon_reset_source "SistemaEmbarcado_inst_reset_bfm"
Info: Reusing file D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/verbosity_pkg.sv
Info: Conduit_Img_1: "SistemaEmbarcado_inst" instantiated Conduit_Pixel "Conduit_Img_1"
Info: Medidor: "SistemaEmbarcado_inst" instantiated Medidor "Medidor"
Info: MemoriaImg1: Starting RTL generation for module 'SistemaEmbarcado_MemoriaImg1'
Info: MemoriaImg1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SistemaEmbarcado_MemoriaImg1 --dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0009_MemoriaImg1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0009_MemoriaImg1_gen//SistemaEmbarcado_MemoriaImg1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0009_MemoriaImg1_gen/  ]
Info: MemoriaImg1: Done RTL generation for module 'SistemaEmbarcado_MemoriaImg1'
Info: MemoriaImg1: "SistemaEmbarcado_inst" instantiated altera_avalon_onchip_memory2 "MemoriaImg1"
Info: MemoriaImg2: Starting RTL generation for module 'SistemaEmbarcado_MemoriaImg2'
Info: MemoriaImg2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SistemaEmbarcado_MemoriaImg2 --dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0010_MemoriaImg2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0010_MemoriaImg2_gen//SistemaEmbarcado_MemoriaImg2_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0010_MemoriaImg2_gen/  ]
Info: MemoriaImg2: Done RTL generation for module 'SistemaEmbarcado_MemoriaImg2'
Info: MemoriaImg2: "SistemaEmbarcado_inst" instantiated altera_avalon_onchip_memory2 "MemoriaImg2"
Info: MemoriaPrograma: Starting RTL generation for module 'SistemaEmbarcado_MemoriaPrograma'
Info: MemoriaPrograma:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SistemaEmbarcado_MemoriaPrograma --dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0011_MemoriaPrograma_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0011_MemoriaPrograma_gen//SistemaEmbarcado_MemoriaPrograma_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0011_MemoriaPrograma_gen/  ]
Info: MemoriaPrograma: Done RTL generation for module 'SistemaEmbarcado_MemoriaPrograma'
Info: MemoriaPrograma: "SistemaEmbarcado_inst" instantiated altera_avalon_onchip_memory2 "MemoriaPrograma"
Info: Processador: "SistemaEmbarcado_inst" instantiated altera_nios2_gen2 "Processador"
Info: Subtrator: "SistemaEmbarcado_inst" instantiated Subtrator "Subtrator"
Info: jtag_uart_0: Starting RTL generation for module 'SistemaEmbarcado_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SistemaEmbarcado_jtag_uart_0 --dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0013_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0013_jtag_uart_0_gen//SistemaEmbarcado_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0013_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'SistemaEmbarcado_jtag_uart_0'
Info: jtag_uart_0: "SistemaEmbarcado_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SistemaEmbarcado_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SistemaEmbarcado_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SistemaEmbarcado_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SistemaEmbarcado_Processador_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SistemaEmbarcado_Processador_cpu --dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0016_cpu_gen//SistemaEmbarcado_Processador_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0016_cpu_gen/  ]
Info: cpu: # 2022.07.03 00:54:46 (*) Starting Nios II generation
Info: cpu: # 2022.07.03 00:54:46 (*)   Checking for plaintext license.
Info: cpu: # 2022.07.03 00:54:48 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.07.03 00:54:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.07.03 00:54:48 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.07.03 00:54:48 (*)   Plaintext license not found.
Info: cpu: # 2022.07.03 00:54:48 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.07.03 00:54:48 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.07.03 00:54:48 (*)   Creating all objects for CPU
Info: cpu: # 2022.07.03 00:54:50 (*)   Creating 'C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0016_cpu_gen//SistemaEmbarcado_Processador_cpu_nios2_waves.do'
Info: cpu: # 2022.07.03 00:54:50 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.07.03 00:54:50 (*)   Creating plain-text RTL
Info: cpu: # 2022.07.03 00:54:51 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SistemaEmbarcado_Processador_cpu'
Info: cpu: "Processador" instantiated altera_nios2_gen2_unit "cpu"
Info: Processador_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Processador_data_master_translator"
Info: Medidor_Escrita_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Medidor_Escrita_translator"
Info: Processador_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Processador_data_master_agent"
Info: Medidor_Escrita_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Medidor_Escrita_agent"
Info: Medidor_Escrita_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Medidor_Escrita_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: MemoriaImg1_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "MemoriaImg1_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info: Reusing file D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: MemoriaImg1_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "MemoriaImg1_s1_rsp_width_adapter"
Info: Reusing file D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: SistemaEmbarcado_tb: Done "SistemaEmbarcado_tb" with 39 modules, 72 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=D:\Documents\quartusIIdata\TesteSubtrator\SistemaEmbarcado_tb.spd --output-directory=D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\Documents\quartusIIdata\TesteSubtrator\SistemaEmbarcado_tb.spd --output-directory=D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	38 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
