

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Mon Nov 18 09:31:32 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.916 us |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        5|        5| 4.578 us | 4.578 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.02>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 10 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 11 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_5, i3"   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_4, i3"   --->   Operation 13 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_3, i3"   --->   Operation 14 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_2, i3"   --->   Operation 15 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_1, i3"   --->   Operation 16 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%add_ln703 = add i19 %shl_ln, i19 %shl_ln728_1"   --->   Operation 17 'add' 'add_ln703' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.80ns)   --->   "%add_ln703_1 = add i19 %shl_ln728_4, i19 %shl_ln728_3"   --->   Operation 18 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i19 %shl_ln728_2, i19 %add_ln703_1"   --->   Operation 19 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 20 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_3 = add i19 %add_ln703, i19 %add_ln703_2"   --->   Operation 20 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i19 %add_ln703_3"   --->   Operation 21 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i31 %sext_ln1118, i31"   --->   Operation 22 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mean_V = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %r_V, i32, i32"   --->   Operation 23 'partselect' 'mean_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln708_5 = sext i18 %mean_V"   --->   Operation 24 'sext' 'sext_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.80ns)   --->   "%data_diff_V_0 = sub i19 %shl_ln, i19 %sext_ln708_5"   --->   Operation 25 'sub' 'data_diff_V_0' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i19 %data_diff_V_0"   --->   Operation 26 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708 = mul i32 %sext_ln1118_1, i32 %sext_ln1118_1"   --->   Operation 27 'mul' 'mul_ln708' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708, i32, i32"   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%data_diff_V_1 = sub i19 %shl_ln728_1, i19 %sext_ln708_5"   --->   Operation 29 'sub' 'data_diff_V_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i19 %data_diff_V_1"   --->   Operation 30 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_1 = mul i32 %sext_ln1118_2, i32 %sext_ln1118_2"   --->   Operation 31 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_1, i32, i32"   --->   Operation 32 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.80ns)   --->   "%data_diff_V_2 = sub i19 %shl_ln728_2, i19 %sext_ln708_5"   --->   Operation 33 'sub' 'data_diff_V_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i19 %data_diff_V_2"   --->   Operation 34 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_2 = mul i32 %sext_ln1118_3, i32 %sext_ln1118_3"   --->   Operation 35 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_2, i32, i32"   --->   Operation 36 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%data_diff_V_3 = sub i19 %shl_ln728_3, i19 %sext_ln708_5"   --->   Operation 37 'sub' 'data_diff_V_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i19 %data_diff_V_3"   --->   Operation 38 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_3 = mul i32 %sext_ln1118_4, i32 %sext_ln1118_4"   --->   Operation 39 'mul' 'mul_ln708_3' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_3, i32, i32"   --->   Operation 40 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.80ns)   --->   "%data_diff_V_4 = sub i19 %shl_ln728_4, i19 %sext_ln708_5"   --->   Operation 41 'sub' 'data_diff_V_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i19 %data_diff_V_4"   --->   Operation 42 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln708_4 = mul i32 %sext_ln1118_5, i32 %sext_ln1118_5"   --->   Operation 43 'mul' 'mul_ln708_4' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln708_4, i32, i32"   --->   Operation 44 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.80ns)   --->   "%add_ln703_4 = add i19 %trunc_ln, i19 %trunc_ln708_1"   --->   Operation 45 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.80ns)   --->   "%add_ln703_5 = add i19 %trunc_ln708_4, i19 %trunc_ln708_3"   --->   Operation 46 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i19 %trunc_ln708_2, i19 %add_ln703_5"   --->   Operation 47 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 48 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i19 %add_ln703_4, i19 %add_ln703_6"   --->   Operation 48 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i19 %add_ln703_7"   --->   Operation 49 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i31 %sext_ln1118_6, i31"   --->   Operation 50 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%var_V = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %r_V_1, i32, i32"   --->   Operation 51 'partselect' 'var_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.11>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln708_6 = sext i18 %var_V"   --->   Operation 52 'sext' 'sext_ln708_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.79ns)   --->   "%add_ln703_8 = add i19 %sext_ln708_6, i19"   --->   Operation 53 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [3/3] (3.31ns)   --->   "%deno_inver_V = call i25 @lookup_invert_sqr<config2>, i19 %add_ln703_8, i25 %invert_sqr_table_V" [firmware/nnet_utils/nnet_layernorm.h:121]   --->   Operation 54 'call' 'deno_inver_V' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 55 [2/3] (4.37ns)   --->   "%deno_inver_V = call i25 @lookup_invert_sqr<config2>, i19 %add_ln703_8, i25 %invert_sqr_table_V" [firmware/nnet_utils/nnet_layernorm.h:121]   --->   Operation 55 'call' 'deno_inver_V' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/3] (1.77ns)   --->   "%deno_inver_V = call i25 @lookup_invert_sqr<config2>, i19 %add_ln703_8, i25 %invert_sqr_table_V" [firmware/nnet_utils/nnet_layernorm.h:121]   --->   Operation 57 'call' 'deno_inver_V' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i25 %deno_inver_V"   --->   Operation 58 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i19 %data_diff_V_0"   --->   Operation 59 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i44 %sext_ln1118_7, i44 %zext_ln1116"   --->   Operation 60 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln1118, i32, i32"   --->   Operation 61 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i31 %trunc_ln708_7"   --->   Operation 62 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i19 %data_diff_V_1"   --->   Operation 63 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i44 %sext_ln1118_8, i44 %zext_ln1116"   --->   Operation 64 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln1118_1, i32, i32"   --->   Operation 65 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i31 %trunc_ln708_8"   --->   Operation 66 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i19 %data_diff_V_2"   --->   Operation 67 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i44 %sext_ln1118_9, i44 %zext_ln1116"   --->   Operation 68 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln1118_2, i32, i32"   --->   Operation 69 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i31 %trunc_ln708_9"   --->   Operation 70 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i19 %data_diff_V_3"   --->   Operation 71 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i44 %sext_ln1118_10, i44 %zext_ln1116"   --->   Operation 72 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln1118_3, i32, i32"   --->   Operation 73 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln708_3 = sext i31 %trunc_ln708_s"   --->   Operation 74 'sext' 'sext_ln708_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i19 %data_diff_V_4"   --->   Operation 75 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i44 %sext_ln1118_11, i44 %zext_ln1116"   --->   Operation 76 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = partselect i31 @_ssdm_op_PartSelect.i31.i44.i32.i32, i44 %mul_ln1118_4, i32, i32"   --->   Operation 77 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln708_4 = sext i31 %trunc_ln708_5"   --->   Operation 78 'sext' 'sext_ln708_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%mrv = insertvalue i165, i33 %sext_ln708" [firmware/nnet_utils/nnet_layernorm.h:127]   --->   Operation 79 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i165 %mrv, i33 %sext_ln708_1" [firmware/nnet_utils/nnet_layernorm.h:127]   --->   Operation 80 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i165 %mrv_1, i33 %sext_ln708_2" [firmware/nnet_utils/nnet_layernorm.h:127]   --->   Operation 81 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i165 %mrv_2, i33 %sext_ln708_3" [firmware/nnet_utils/nnet_layernorm.h:127]   --->   Operation 82 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i165 %mrv_3, i33 %sext_ln708_4" [firmware/nnet_utils/nnet_layernorm.h:127]   --->   Operation 83 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln127 = ret i165 %mrv_4" [firmware/nnet_utils/nnet_layernorm.h:127]   --->   Operation 84 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.02ns
The critical path consists of the following:
	wire read on port 'p_read4' [9]  (0 ns)
	'add' operation ('add_ln703_1') [20]  (0.803 ns)
	'add' operation ('add_ln703_2') [21]  (0 ns)
	'add' operation ('add_ln703_3') [22]  (0.685 ns)
	'mul' operation of DSP[24] ('r.V') [24]  (2.53 ns)

 <State 2>: 4.14ns
The critical path consists of the following:
	'sub' operation ('data_diff.V[0]') [27]  (0.803 ns)
	'mul' operation of DSP[29] ('mul_ln708') [29]  (2.53 ns)
	'add' operation ('add_ln703_4') [47]  (0.803 ns)

 <State 3>: 3.22ns
The critical path consists of the following:
	'add' operation ('add_ln703_6') [49]  (0 ns)
	'add' operation ('add_ln703_7') [50]  (0.685 ns)
	'mul' operation of DSP[52] ('r.V') [52]  (2.53 ns)

 <State 4>: 4.11ns
The critical path consists of the following:
	'add' operation ('add_ln703_8') [55]  (0.797 ns)
	'call' operation ('deno_inver.V', firmware/nnet_utils/nnet_layernorm.h:121) to 'lookup_invert_sqr<config2>' [56]  (3.31 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	'call' operation ('deno_inver.V', firmware/nnet_utils/nnet_layernorm.h:121) to 'lookup_invert_sqr<config2>' [56]  (4.38 ns)

 <State 6>: 4.31ns
The critical path consists of the following:
	'call' operation ('deno_inver.V', firmware/nnet_utils/nnet_layernorm.h:121) to 'lookup_invert_sqr<config2>' [56]  (1.78 ns)
	'mul' operation of DSP[59] ('mul_ln1118') [59]  (2.53 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
