// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module stream2mem_dataflow_in_loop_VITIS_LOOP_25_1_1 (
        p_read,
        img_data_dout,
        img_data_empty_n,
        img_data_read,
        baseAddr_address0,
        baseAddr_ce0,
        baseAddr_d0,
        baseAddr_q0,
        baseAddr_we0,
        r,
        row,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        pMemPort,
        index,
        ap_clk,
        ap_rst,
        pMemPort_ap_vld,
        ap_start,
        p_read_ap_vld,
        r_ap_vld,
        row_ap_vld,
        index_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [7:0] p_read;
input  [23:0] img_data_dout;
input   img_data_empty_n;
output   img_data_read;
output  [1:0] baseAddr_address0;
output   baseAddr_ce0;
output  [31:0] baseAddr_d0;
input  [31:0] baseAddr_q0;
output   baseAddr_we0;
input  [31:0] r;
input  [10:0] row;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] pMemPort;
input  [31:0] index;
input   ap_clk;
input   ap_rst;
input   pMemPort_ap_vld;
input   ap_start;
input   p_read_ap_vld;
input   r_ap_vld;
input   row_ap_vld;
input   index_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [63:0] entry_proc_U0_pMemPort_c_din;
wire    entry_proc_U0_pMemPort_c_write;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_start;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_done;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_continue;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_idle;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_cacheBuff_i_din;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_cacheBuff_i_write;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_img_data_read;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_start;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_done;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_continue;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_idle;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready;
wire   [1:0] dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_baseAddr_address0;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_baseAddr_ce0;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_img_cols_c_din;
wire    dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_img_cols_c_write;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_return;
wire    add_ln40_loc_i_channel_full_n;
wire    writemem5_U0_ap_start;
wire    writemem5_U0_ap_done;
wire    writemem5_U0_ap_continue;
wire    writemem5_U0_ap_idle;
wire    writemem5_U0_ap_ready;
wire    writemem5_U0_m_axi_gmem_AWVALID;
wire   [63:0] writemem5_U0_m_axi_gmem_AWADDR;
wire   [0:0] writemem5_U0_m_axi_gmem_AWID;
wire   [31:0] writemem5_U0_m_axi_gmem_AWLEN;
wire   [2:0] writemem5_U0_m_axi_gmem_AWSIZE;
wire   [1:0] writemem5_U0_m_axi_gmem_AWBURST;
wire   [1:0] writemem5_U0_m_axi_gmem_AWLOCK;
wire   [3:0] writemem5_U0_m_axi_gmem_AWCACHE;
wire   [2:0] writemem5_U0_m_axi_gmem_AWPROT;
wire   [3:0] writemem5_U0_m_axi_gmem_AWQOS;
wire   [3:0] writemem5_U0_m_axi_gmem_AWREGION;
wire   [0:0] writemem5_U0_m_axi_gmem_AWUSER;
wire    writemem5_U0_m_axi_gmem_WVALID;
wire   [31:0] writemem5_U0_m_axi_gmem_WDATA;
wire   [3:0] writemem5_U0_m_axi_gmem_WSTRB;
wire    writemem5_U0_m_axi_gmem_WLAST;
wire   [0:0] writemem5_U0_m_axi_gmem_WID;
wire   [0:0] writemem5_U0_m_axi_gmem_WUSER;
wire    writemem5_U0_m_axi_gmem_ARVALID;
wire   [63:0] writemem5_U0_m_axi_gmem_ARADDR;
wire   [0:0] writemem5_U0_m_axi_gmem_ARID;
wire   [31:0] writemem5_U0_m_axi_gmem_ARLEN;
wire   [2:0] writemem5_U0_m_axi_gmem_ARSIZE;
wire   [1:0] writemem5_U0_m_axi_gmem_ARBURST;
wire   [1:0] writemem5_U0_m_axi_gmem_ARLOCK;
wire   [3:0] writemem5_U0_m_axi_gmem_ARCACHE;
wire   [2:0] writemem5_U0_m_axi_gmem_ARPROT;
wire   [3:0] writemem5_U0_m_axi_gmem_ARQOS;
wire   [3:0] writemem5_U0_m_axi_gmem_ARREGION;
wire   [0:0] writemem5_U0_m_axi_gmem_ARUSER;
wire    writemem5_U0_m_axi_gmem_RREADY;
wire    writemem5_U0_m_axi_gmem_BREADY;
wire    writemem5_U0_pMemPort_read;
wire    writemem5_U0_cacheBuff_i_read;
wire    writemem5_U0_img_cols_read;
wire    pMemPort_c_full_n;
wire   [63:0] pMemPort_c_dout;
wire   [2:0] pMemPort_c_num_data_valid;
wire   [2:0] pMemPort_c_fifo_cap;
wire    pMemPort_c_empty_n;
wire    cacheBuff_full_n;
wire   [7:0] cacheBuff_dout;
wire   [9:0] cacheBuff_num_data_valid;
wire   [9:0] cacheBuff_fifo_cap;
wire    cacheBuff_empty_n;
wire    img_cols_c_full_n;
wire   [7:0] img_cols_c_dout;
wire   [1:0] img_cols_c_num_data_valid;
wire   [1:0] img_cols_c_fifo_cap;
wire    img_cols_c_empty_n;
wire   [31:0] add_ln40_loc_i_channel_dout;
wire   [1:0] add_ln40_loc_i_channel_num_data_valid;
wire   [1:0] add_ln40_loc_i_channel_fifo_cap;
wire    add_ln40_loc_i_channel_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready;
wire    ap_sync_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready;
reg    ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready;
wire    ap_sync_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready = 1'b0;
#0 ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready = 1'b0;
end

stream2mem_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .pMemPort(pMemPort),
    .pMemPort_c_din(entry_proc_U0_pMemPort_c_din),
    .pMemPort_c_num_data_valid(pMemPort_c_num_data_valid),
    .pMemPort_c_fifo_cap(pMemPort_c_fifo_cap),
    .pMemPort_c_full_n(pMemPort_c_full_n),
    .pMemPort_c_write(entry_proc_U0_pMemPort_c_write)
);

stream2mem_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13 dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_start),
    .ap_done(dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_done),
    .ap_continue(dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_continue),
    .ap_idle(dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_idle),
    .ap_ready(dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready),
    .cacheBuff_i_din(dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_cacheBuff_i_din),
    .cacheBuff_i_num_data_valid(cacheBuff_num_data_valid),
    .cacheBuff_i_fifo_cap(cacheBuff_fifo_cap),
    .cacheBuff_i_full_n(cacheBuff_full_n),
    .cacheBuff_i_write(dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_cacheBuff_i_write),
    .p_read(p_read),
    .img_data_dout(img_data_dout),
    .img_data_num_data_valid(2'd0),
    .img_data_fifo_cap(2'd0),
    .img_data_empty_n(img_data_empty_n),
    .img_data_read(dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_img_data_read)
);

stream2mem_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4 dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_start),
    .ap_done(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_done),
    .ap_continue(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_continue),
    .ap_idle(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_idle),
    .ap_ready(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready),
    .r(r),
    .baseAddr_address0(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_baseAddr_address0),
    .baseAddr_ce0(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_baseAddr_ce0),
    .baseAddr_q0(baseAddr_q0),
    .row(row),
    .p_read(p_read),
    .img_cols_c_din(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_img_cols_c_din),
    .img_cols_c_num_data_valid(img_cols_c_num_data_valid),
    .img_cols_c_fifo_cap(img_cols_c_fifo_cap),
    .img_cols_c_full_n(img_cols_c_full_n),
    .img_cols_c_write(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_img_cols_c_write),
    .index(index),
    .ap_return(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_return)
);

stream2mem_writemem5 writemem5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(writemem5_U0_ap_start),
    .ap_done(writemem5_U0_ap_done),
    .ap_continue(writemem5_U0_ap_continue),
    .ap_idle(writemem5_U0_ap_idle),
    .ap_ready(writemem5_U0_ap_ready),
    .m_axi_gmem_AWVALID(writemem5_U0_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
    .m_axi_gmem_AWADDR(writemem5_U0_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(writemem5_U0_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(writemem5_U0_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(writemem5_U0_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(writemem5_U0_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(writemem5_U0_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(writemem5_U0_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(writemem5_U0_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(writemem5_U0_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(writemem5_U0_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(writemem5_U0_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(writemem5_U0_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
    .m_axi_gmem_WDATA(writemem5_U0_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(writemem5_U0_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(writemem5_U0_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(writemem5_U0_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(writemem5_U0_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(writemem5_U0_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(writemem5_U0_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(writemem5_U0_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(writemem5_U0_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(writemem5_U0_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(writemem5_U0_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(writemem5_U0_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(writemem5_U0_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(writemem5_U0_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(writemem5_U0_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(writemem5_U0_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(writemem5_U0_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(writemem5_U0_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
    .m_axi_gmem_BREADY(writemem5_U0_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
    .m_axi_gmem_BID(m_axi_gmem_BID),
    .m_axi_gmem_BUSER(m_axi_gmem_BUSER),
    .pMemPort_dout(pMemPort_c_dout),
    .pMemPort_num_data_valid(pMemPort_c_num_data_valid),
    .pMemPort_fifo_cap(pMemPort_c_fifo_cap),
    .pMemPort_empty_n(pMemPort_c_empty_n),
    .pMemPort_read(writemem5_U0_pMemPort_read),
    .p_read(add_ln40_loc_i_channel_dout),
    .cacheBuff_i_dout(cacheBuff_dout),
    .cacheBuff_i_num_data_valid(cacheBuff_num_data_valid),
    .cacheBuff_i_fifo_cap(cacheBuff_fifo_cap),
    .cacheBuff_i_empty_n(cacheBuff_empty_n),
    .cacheBuff_i_read(writemem5_U0_cacheBuff_i_read),
    .img_cols_dout(img_cols_c_dout),
    .img_cols_num_data_valid(img_cols_c_num_data_valid),
    .img_cols_fifo_cap(img_cols_c_fifo_cap),
    .img_cols_empty_n(img_cols_c_empty_n),
    .img_cols_read(writemem5_U0_img_cols_read)
);

stream2mem_fifo_w64_d3_S pMemPort_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_pMemPort_c_din),
    .if_full_n(pMemPort_c_full_n),
    .if_write(entry_proc_U0_pMemPort_c_write),
    .if_dout(pMemPort_c_dout),
    .if_num_data_valid(pMemPort_c_num_data_valid),
    .if_fifo_cap(pMemPort_c_fifo_cap),
    .if_empty_n(pMemPort_c_empty_n),
    .if_read(writemem5_U0_pMemPort_read)
);

stream2mem_fifo_w8_d480_A cacheBuff_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_cacheBuff_i_din),
    .if_full_n(cacheBuff_full_n),
    .if_write(dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_cacheBuff_i_write),
    .if_dout(cacheBuff_dout),
    .if_num_data_valid(cacheBuff_num_data_valid),
    .if_fifo_cap(cacheBuff_fifo_cap),
    .if_empty_n(cacheBuff_empty_n),
    .if_read(writemem5_U0_cacheBuff_i_read)
);

stream2mem_fifo_w8_d2_S img_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_img_cols_c_din),
    .if_full_n(img_cols_c_full_n),
    .if_write(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_img_cols_c_write),
    .if_dout(img_cols_c_dout),
    .if_num_data_valid(img_cols_c_num_data_valid),
    .if_fifo_cap(img_cols_c_fifo_cap),
    .if_empty_n(img_cols_c_empty_n),
    .if_read(writemem5_U0_img_cols_read)
);

stream2mem_fifo_w32_d2_S add_ln40_loc_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_return),
    .if_full_n(add_ln40_loc_i_channel_full_n),
    .if_write(dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_done),
    .if_dout(add_ln40_loc_i_channel_dout),
    .if_num_data_valid(add_ln40_loc_i_channel_num_data_valid),
    .if_fifo_cap(add_ln40_loc_i_channel_fifo_cap),
    .if_empty_n(add_ln40_loc_i_channel_empty_n),
    .if_read(writemem5_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready <= ap_sync_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready <= ap_sync_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

assign ap_done = writemem5_U0_ap_done;

assign ap_idle = (writemem5_U0_ap_idle & (1'b1 ^ add_ln40_loc_i_channel_empty_n) & entry_proc_U0_ap_idle & dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_idle & dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready = (dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready | ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready);

assign ap_sync_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready = (dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready | ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_entry_proc_U0_ap_ready & ap_sync_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready & ap_sync_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready);

assign baseAddr_address0 = dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_baseAddr_address0;

assign baseAddr_ce0 = dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_baseAddr_ce0;

assign baseAddr_d0 = 32'd0;

assign baseAddr_we0 = 1'b0;

assign dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_continue = add_ln40_loc_i_channel_full_n;

assign dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_start = ((ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0_ap_ready ^ 1'b1) & ap_start);

assign dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_continue = 1'b1;

assign dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_start = ((ap_sync_reg_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_ap_ready ^ 1'b1) & ap_start);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign img_data_read = dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0_img_data_read;

assign m_axi_gmem_ARADDR = 64'd0;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd0;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_ARVALID = 1'b0;

assign m_axi_gmem_AWADDR = writemem5_U0_m_axi_gmem_AWADDR;

assign m_axi_gmem_AWBURST = writemem5_U0_m_axi_gmem_AWBURST;

assign m_axi_gmem_AWCACHE = writemem5_U0_m_axi_gmem_AWCACHE;

assign m_axi_gmem_AWID = writemem5_U0_m_axi_gmem_AWID;

assign m_axi_gmem_AWLEN = writemem5_U0_m_axi_gmem_AWLEN;

assign m_axi_gmem_AWLOCK = writemem5_U0_m_axi_gmem_AWLOCK;

assign m_axi_gmem_AWPROT = writemem5_U0_m_axi_gmem_AWPROT;

assign m_axi_gmem_AWQOS = writemem5_U0_m_axi_gmem_AWQOS;

assign m_axi_gmem_AWREGION = writemem5_U0_m_axi_gmem_AWREGION;

assign m_axi_gmem_AWSIZE = writemem5_U0_m_axi_gmem_AWSIZE;

assign m_axi_gmem_AWUSER = writemem5_U0_m_axi_gmem_AWUSER;

assign m_axi_gmem_AWVALID = writemem5_U0_m_axi_gmem_AWVALID;

assign m_axi_gmem_BREADY = writemem5_U0_m_axi_gmem_BREADY;

assign m_axi_gmem_RREADY = 1'b0;

assign m_axi_gmem_WDATA = writemem5_U0_m_axi_gmem_WDATA;

assign m_axi_gmem_WID = writemem5_U0_m_axi_gmem_WID;

assign m_axi_gmem_WLAST = writemem5_U0_m_axi_gmem_WLAST;

assign m_axi_gmem_WSTRB = writemem5_U0_m_axi_gmem_WSTRB;

assign m_axi_gmem_WUSER = writemem5_U0_m_axi_gmem_WUSER;

assign m_axi_gmem_WVALID = writemem5_U0_m_axi_gmem_WVALID;

assign writemem5_U0_ap_continue = ap_continue;

assign writemem5_U0_ap_start = add_ln40_loc_i_channel_empty_n;

endmodule //stream2mem_dataflow_in_loop_VITIS_LOOP_25_1_1
