

================================================================
== Vivado HLS Report for 'ip_sobel'
================================================================
* Date:           Tue May 30 17:47:59 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ip_sobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  195320553|  195320553|  195320554|  195320554|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |                          |               |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module    | min | max | min | max |   Type  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_convolution2D_fu_119  |convolution2D  |   70|   70|   70|   70|   none  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |             |        Latency        | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  195320552|  195320552|    191116|          -|          -|  1022|    no    |
        | + Loop 1.1  |     191114|     191114|       187|          -|          -|  1022|    no    |
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     458|    883|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     12|    2887|   3173|
|Memory           |        0|      -|     128|     10|
|Multiplexer      |        -|      -|       -|    307|
|Register         |        -|      -|     423|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|    3896|   4373|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|       3|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |grp_convolution2D_fu_119  |convolution2D         |        0|      4|   311|   250|
    |ip_sobel_dsqrt_64fYi_U7   |ip_sobel_dsqrt_64fYi  |        0|      0|  1832|  2180|
    |ip_sobel_mul_32s_g8j_U8   |ip_sobel_mul_32s_g8j  |        0|      4|   166|    49|
    |ip_sobel_mul_32s_g8j_U9   |ip_sobel_mul_32s_g8j  |        0|      4|   166|    49|
    |ip_sobel_uitodp_3eOg_U6   |ip_sobel_uitodp_3eOg  |        0|      0|   412|   645|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        0|     12|  2887|  3173|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |horiz_operator_U  |ip_sobel_horiz_opcud  |        0|  64|   5|     9|   32|     1|          288|
    |vert_operator_U   |ip_sobel_vert_opedEe  |        0|  64|   5|     9|   32|     1|          288|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total             |                      |        0| 128|  10|    18|   64|     2|          576|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+-----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+-----+-----+------------+------------+
    |i_1_fu_362_p2           |     +    |      0|    0|   17|          10|           1|
    |j_1_fu_153_p2           |     +    |      0|    0|   17|          10|           1|
    |p_fu_169_p2             |     +    |      0|    0|   39|          32|          32|
    |sh_assign_fu_202_p2     |     +    |      0|    0|   19|          11|          12|
    |tmp_13_i_i_i_fu_216_p2  |     -    |      0|    0|   18|          10|          11|
    |tmp_21_i_i_i_fu_302_p2  |     -    |      0|    0|   39|           1|          32|
    |exitcond1_fu_141_p2     |   icmp   |      0|    0|    5|          10|           2|
    |exitcond_fu_147_p2      |   icmp   |      0|    0|    5|          10|           2|
    |icmp_fu_325_p2          |   icmp   |      0|    0|   13|          24|           1|
    |tmp_15_i_i_i_fu_258_p2  |   lshr   |      0|  143|  162|          54|          54|
    |p_Val2_3_fu_292_p3      |  select  |      0|    0|   31|           1|          31|
    |p_Val2_s_fu_308_p3      |  select  |      0|    0|   32|           1|          32|
    |sh_assign_1_fu_226_p3   |  select  |      0|    0|   12|           1|          12|
    |tmp_16_i_i_i_fu_264_p2  |    shl   |      0|  315|  474|         137|         137|
    +------------------------+----------+-------+-----+-----+------------+------------+
    |Total                   |          |      0|  458|  883|         312|         360|
    +------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  217|         50|    1|         50|
    |grp_convolution2D_fu_119_operator_q0  |   15|          3|   32|         96|
    |horiz_operator_ce0                    |    9|          2|    1|          2|
    |i_reg_107                             |    9|          2|   10|         20|
    |input_img_ce0                         |    9|          2|    1|          2|
    |j_reg_95                              |    9|          2|   10|         20|
    |output_img_address0                   |   15|          3|   20|         60|
    |output_img_d0                         |   15|          3|    8|         24|
    |vert_operator_ce0                     |    9|          2|    1|          2|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  307|         69|   84|        276|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  49|   0|   49|          0|
    |ap_reg_grp_convolution2D_fu_119_ap_start  |   1|   0|    1|          0|
    |i_reg_107                                 |  10|   0|   10|          0|
    |isNeg_reg_426                             |   1|   0|    1|          0|
    |j_reg_95                                  |  10|   0|   10|          0|
    |loc_V_1_reg_421                           |  52|   0|   52|          0|
    |p_Result_s_reg_416                        |   1|   0|    1|          0|
    |p_Val2_3_reg_436                          |  31|   0|   31|          0|
    |p_reg_401                                 |  32|   0|   32|          0|
    |sh_assign_1_reg_431                       |  12|   0|   12|          0|
    |tmp1_reg_379                              |  32|   0|   32|          0|
    |tmp_2_reg_391                             |  32|   0|   32|          0|
    |tmp_5_reg_396                             |  32|   0|   32|          0|
    |tmp_6_reg_406                             |  64|   0|   64|          0|
    |x_assign_reg_411                          |  64|   0|   64|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 423|   0|  423|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   ip_sobel   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   ip_sobel   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   ip_sobel   | return value |
|ap_done              | out |    1| ap_ctrl_hs |   ip_sobel   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   ip_sobel   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   ip_sobel   | return value |
|input_img_address0   | out |   20|  ap_memory |   input_img  |     array    |
|input_img_ce0        | out |    1|  ap_memory |   input_img  |     array    |
|input_img_q0         |  in |    8|  ap_memory |   input_img  |     array    |
|output_img_address0  | out |   20|  ap_memory |  output_img  |     array    |
|output_img_ce0       | out |    1|  ap_memory |  output_img  |     array    |
|output_img_we0       | out |    1|  ap_memory |  output_img  |     array    |
|output_img_d0        | out |    8|  ap_memory |  output_img  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

