\hypertarget{union_d_a_c___c_t_r_l_a___type}{}\section{D\+A\+C\+\_\+\+C\+T\+R\+L\+A\+\_\+\+Type Union Reference}
\label{union_d_a_c___c_t_r_l_a___type}\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}


{\ttfamily \#include $<$dac.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type_a9334d5ac0548802c90a8129c52c8e490}{SWRST}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type_a2b3662f1b123463ae1a23c1f324e5cc5}{ENABLE}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type_aa24338c5cacc63e3b77adf2dc0938ff6}{RUNSTDBY}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type_a8b4eebe79ded0459acec2f4950102ba3}{\_\_pad0\_\_}}:5\\
\} \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type_a168eb3cc5c511144f111f4d91e3179c4}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type_a9428adc9af4653a2050e2536b55dec8d}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_d_a_c___c_t_r_l_a___type_a8b4eebe79ded0459acec2f4950102ba3}\label{union_d_a_c___c_t_r_l_a___type_a8b4eebe79ded0459acec2f4950102ba3}} 
\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 3.. 7 Reserved \mbox{\Hypertarget{union_d_a_c___c_t_r_l_a___type_a168eb3cc5c511144f111f4d91e3179c4}\label{union_d_a_c___c_t_r_l_a___type_a168eb3cc5c511144f111f4d91e3179c4}} 
\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}!bit@{bit}}
\index{bit@{bit}!DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_d_a_c___c_t_r_l_a___type_a2b3662f1b123463ae1a23c1f324e5cc5}\label{union_d_a_c___c_t_r_l_a___type_a2b3662f1b123463ae1a23c1f324e5cc5}} 
\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}!ENABLE@{ENABLE}}
\index{ENABLE@{ENABLE}!DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\subsubsection{\texorpdfstring{ENABLE}{ENABLE}}
{\footnotesize\ttfamily uint8\+\_\+t E\+N\+A\+B\+LE}

bit\+: 1 Enable \mbox{\Hypertarget{union_d_a_c___c_t_r_l_a___type_a9428adc9af4653a2050e2536b55dec8d}\label{union_d_a_c___c_t_r_l_a___type_a9428adc9af4653a2050e2536b55dec8d}} 
\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}!reg@{reg}}
\index{reg@{reg}!DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t reg}

Type used for register access \mbox{\Hypertarget{union_d_a_c___c_t_r_l_a___type_aa24338c5cacc63e3b77adf2dc0938ff6}\label{union_d_a_c___c_t_r_l_a___type_aa24338c5cacc63e3b77adf2dc0938ff6}} 
\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}!RUNSTDBY@{RUNSTDBY}}
\index{RUNSTDBY@{RUNSTDBY}!DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\subsubsection{\texorpdfstring{RUNSTDBY}{RUNSTDBY}}
{\footnotesize\ttfamily uint8\+\_\+t R\+U\+N\+S\+T\+D\+BY}

bit\+: 2 Run in Standby \mbox{\Hypertarget{union_d_a_c___c_t_r_l_a___type_a9334d5ac0548802c90a8129c52c8e490}\label{union_d_a_c___c_t_r_l_a___type_a9334d5ac0548802c90a8129c52c8e490}} 
\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}!SWRST@{SWRST}}
\index{SWRST@{SWRST}!DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\subsubsection{\texorpdfstring{SWRST}{SWRST}}
{\footnotesize\ttfamily uint8\+\_\+t S\+W\+R\+ST}

bit\+: 0 Software Reset 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2dac_8h}{dac.\+h}}\end{DoxyCompactItemize}
