#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 29 09:32:42 2023
# Process ID: 149217
# Current directory: /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.runs/synth_1
# Command line: vivado -log pro_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pro_wrapper.tcl
# Log file: /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.runs/synth_1/pro_wrapper.vds
# Journal file: /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source pro_wrapper.tcl -notrace
