// Seed: 3641668737
module module_0 (
    output wand id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wand id_3,
    input wire id_4,
    input tri id_5,
    input tri id_6,
    input tri1 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wire id_12,
    input tri id_13,
    inout tri0 id_14,
    input wand id_15,
    output wand id_16
);
  assign id_0 = id_3;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri id_4,
    output wor id_5,
    output tri id_6,
    input wor id_7,
    input uwire id_8,
    input wor id_9
    , id_19,
    output supply1 id_10,
    input tri1 id_11,
    inout tri1 id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri id_15,
    input tri id_16,
    output logic id_17
);
  parameter id_20 = -1;
  wire id_21, id_22;
  initial begin : LABEL_0
    id_17 <= #id_7 -1'b0;
  end
  module_0 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_8,
      id_9,
      id_11,
      id_0,
      id_11,
      id_2,
      id_11,
      id_9,
      id_8,
      id_9,
      id_0,
      id_12,
      id_15,
      id_2
  );
endmodule
