module score(input  Clk,                // 50 MHz clock
								Reset,              // Active-high reset signal
					  input  [6:0] score,
					  input  [9:0]   DrawX, DrawY, 
					  output logic is_score,
					  output logic [18:0] s1_addr,
					  output logic [18:0] s2_addr, 					  
					  );	
					  
	always_ff @ (posedge Clk)
	begin
		if (Reset == 1'b1)
			collision <= 1'b0;
		else// if ((frame_clk_rising_edge == 1'b1))
			begin
				if ((is_ball == 1'b1 && is_pipe == 1'b1) || (is_ball == 1'b1 && is_pipe_edge == 1'b1))
					begin
						collision <= 1'b1;
					end
				else
					collision <= 1'b0;
			end
	end		
endmodule
