{
  "module_name": "videodev2.h",
  "hash_id": "37a55bd02867d3dcd3c19ddd5af165e496ac6af3aad47fdf09afa991623eb3c5",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/videodev2.h",
  "human_readable_source": " \n \n#ifndef _UAPI__LINUX_VIDEODEV2_H\n#define _UAPI__LINUX_VIDEODEV2_H\n\n#ifndef __KERNEL__\n#include <sys/time.h>\n#endif\n#include <linux/compiler.h>\n#include <linux/ioctl.h>\n#include <linux/types.h>\n#include <linux/v4l2-common.h>\n#include <linux/v4l2-controls.h>\n\n \n#define VIDEO_MAX_FRAME               32\n#define VIDEO_MAX_PLANES               8\n\n \n\n \n#define v4l2_fourcc(a, b, c, d)\\\n\t((__u32)(a) | ((__u32)(b) << 8) | ((__u32)(c) << 16) | ((__u32)(d) << 24))\n#define v4l2_fourcc_be(a, b, c, d)\t(v4l2_fourcc(a, b, c, d) | (1U << 31))\n\n \nenum v4l2_field {\n\tV4L2_FIELD_ANY           = 0,  \n\tV4L2_FIELD_NONE          = 1,  \n\tV4L2_FIELD_TOP           = 2,  \n\tV4L2_FIELD_BOTTOM        = 3,  \n\tV4L2_FIELD_INTERLACED    = 4,  \n\tV4L2_FIELD_SEQ_TB        = 5,  \n\tV4L2_FIELD_SEQ_BT        = 6,  \n\tV4L2_FIELD_ALTERNATE     = 7,  \n\tV4L2_FIELD_INTERLACED_TB = 8,  \n\tV4L2_FIELD_INTERLACED_BT = 9,  \n};\n#define V4L2_FIELD_HAS_TOP(field)\t\\\n\t((field) == V4L2_FIELD_TOP\t||\\\n\t (field) == V4L2_FIELD_INTERLACED ||\\\n\t (field) == V4L2_FIELD_INTERLACED_TB ||\\\n\t (field) == V4L2_FIELD_INTERLACED_BT ||\\\n\t (field) == V4L2_FIELD_SEQ_TB\t||\\\n\t (field) == V4L2_FIELD_SEQ_BT)\n#define V4L2_FIELD_HAS_BOTTOM(field)\t\\\n\t((field) == V4L2_FIELD_BOTTOM\t||\\\n\t (field) == V4L2_FIELD_INTERLACED ||\\\n\t (field) == V4L2_FIELD_INTERLACED_TB ||\\\n\t (field) == V4L2_FIELD_INTERLACED_BT ||\\\n\t (field) == V4L2_FIELD_SEQ_TB\t||\\\n\t (field) == V4L2_FIELD_SEQ_BT)\n#define V4L2_FIELD_HAS_BOTH(field)\t\\\n\t((field) == V4L2_FIELD_INTERLACED ||\\\n\t (field) == V4L2_FIELD_INTERLACED_TB ||\\\n\t (field) == V4L2_FIELD_INTERLACED_BT ||\\\n\t (field) == V4L2_FIELD_SEQ_TB ||\\\n\t (field) == V4L2_FIELD_SEQ_BT)\n#define V4L2_FIELD_HAS_T_OR_B(field)\t\\\n\t((field) == V4L2_FIELD_BOTTOM ||\\\n\t (field) == V4L2_FIELD_TOP ||\\\n\t (field) == V4L2_FIELD_ALTERNATE)\n#define V4L2_FIELD_IS_INTERLACED(field) \\\n\t((field) == V4L2_FIELD_INTERLACED ||\\\n\t (field) == V4L2_FIELD_INTERLACED_TB ||\\\n\t (field) == V4L2_FIELD_INTERLACED_BT)\n#define V4L2_FIELD_IS_SEQUENTIAL(field) \\\n\t((field) == V4L2_FIELD_SEQ_TB ||\\\n\t (field) == V4L2_FIELD_SEQ_BT)\n\nenum v4l2_buf_type {\n\tV4L2_BUF_TYPE_VIDEO_CAPTURE        = 1,\n\tV4L2_BUF_TYPE_VIDEO_OUTPUT         = 2,\n\tV4L2_BUF_TYPE_VIDEO_OVERLAY        = 3,\n\tV4L2_BUF_TYPE_VBI_CAPTURE          = 4,\n\tV4L2_BUF_TYPE_VBI_OUTPUT           = 5,\n\tV4L2_BUF_TYPE_SLICED_VBI_CAPTURE   = 6,\n\tV4L2_BUF_TYPE_SLICED_VBI_OUTPUT    = 7,\n\tV4L2_BUF_TYPE_VIDEO_OUTPUT_OVERLAY = 8,\n\tV4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE = 9,\n\tV4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE  = 10,\n\tV4L2_BUF_TYPE_SDR_CAPTURE          = 11,\n\tV4L2_BUF_TYPE_SDR_OUTPUT           = 12,\n\tV4L2_BUF_TYPE_META_CAPTURE         = 13,\n\tV4L2_BUF_TYPE_META_OUTPUT\t   = 14,\n\t \n\tV4L2_BUF_TYPE_PRIVATE              = 0x80,\n};\n\n#define V4L2_TYPE_IS_MULTIPLANAR(type)\t\t\t\\\n\t((type) == V4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE\t\\\n\t || (type) == V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE)\n\n#define V4L2_TYPE_IS_OUTPUT(type)\t\t\t\t\\\n\t((type) == V4L2_BUF_TYPE_VIDEO_OUTPUT\t\t\t\\\n\t || (type) == V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE\t\t\\\n\t || (type) == V4L2_BUF_TYPE_VIDEO_OVERLAY\t\t\\\n\t || (type) == V4L2_BUF_TYPE_VIDEO_OUTPUT_OVERLAY\t\\\n\t || (type) == V4L2_BUF_TYPE_VBI_OUTPUT\t\t\t\\\n\t || (type) == V4L2_BUF_TYPE_SLICED_VBI_OUTPUT\t\t\\\n\t || (type) == V4L2_BUF_TYPE_SDR_OUTPUT\t\t\t\\\n\t || (type) == V4L2_BUF_TYPE_META_OUTPUT)\n\n#define V4L2_TYPE_IS_CAPTURE(type) (!V4L2_TYPE_IS_OUTPUT(type))\n\nenum v4l2_tuner_type {\n\tV4L2_TUNER_RADIO\t     = 1,\n\tV4L2_TUNER_ANALOG_TV\t     = 2,\n\tV4L2_TUNER_DIGITAL_TV\t     = 3,\n\tV4L2_TUNER_SDR               = 4,\n\tV4L2_TUNER_RF                = 5,\n};\n\n \n#define V4L2_TUNER_ADC  V4L2_TUNER_SDR\n\nenum v4l2_memory {\n\tV4L2_MEMORY_MMAP             = 1,\n\tV4L2_MEMORY_USERPTR          = 2,\n\tV4L2_MEMORY_OVERLAY          = 3,\n\tV4L2_MEMORY_DMABUF           = 4,\n};\n\n \n\tV4L2_COLORSPACE_DEFAULT       = 0,\n\n\t \n\tV4L2_COLORSPACE_SMPTE170M     = 1,\n\n\t \n\tV4L2_COLORSPACE_SMPTE240M     = 2,\n\n\t \n\tV4L2_COLORSPACE_REC709        = 3,\n\n\t \n\tV4L2_COLORSPACE_BT878         = 4,\n\n\t \n\tV4L2_COLORSPACE_470_SYSTEM_M  = 5,\n\n\t \n\tV4L2_COLORSPACE_470_SYSTEM_BG = 6,\n\n\t \n\tV4L2_COLORSPACE_JPEG          = 7,\n\n\t \n\tV4L2_COLORSPACE_SRGB          = 8,\n\n\t \n\tV4L2_COLORSPACE_OPRGB         = 9,\n\n\t \n\tV4L2_COLORSPACE_BT2020        = 10,\n\n\t \n\tV4L2_COLORSPACE_RAW           = 11,\n\n\t \n\tV4L2_COLORSPACE_DCI_P3        = 12,\n\n#ifdef __KERNEL__\n\t \n\tV4L2_COLORSPACE_LAST,\n#endif\n};\n\n \n#define V4L2_MAP_COLORSPACE_DEFAULT(is_sdtv, is_hdtv) \\\n\t((is_sdtv) ? V4L2_COLORSPACE_SMPTE170M : \\\n\t ((is_hdtv) ? V4L2_COLORSPACE_REC709 : V4L2_COLORSPACE_SRGB))\n\nenum v4l2_xfer_func {\n\t \n\tV4L2_XFER_FUNC_DEFAULT     = 0,\n\tV4L2_XFER_FUNC_709         = 1,\n\tV4L2_XFER_FUNC_SRGB        = 2,\n\tV4L2_XFER_FUNC_OPRGB       = 3,\n\tV4L2_XFER_FUNC_SMPTE240M   = 4,\n\tV4L2_XFER_FUNC_NONE        = 5,\n\tV4L2_XFER_FUNC_DCI_P3      = 6,\n\tV4L2_XFER_FUNC_SMPTE2084   = 7,\n#ifdef __KERNEL__\n\t \n\tV4L2_XFER_FUNC_LAST,\n#endif\n};\n\n \n#define V4L2_MAP_XFER_FUNC_DEFAULT(colsp) \\\n\t((colsp) == V4L2_COLORSPACE_OPRGB ? V4L2_XFER_FUNC_OPRGB : \\\n\t ((colsp) == V4L2_COLORSPACE_SMPTE240M ? V4L2_XFER_FUNC_SMPTE240M : \\\n\t  ((colsp) == V4L2_COLORSPACE_DCI_P3 ? V4L2_XFER_FUNC_DCI_P3 : \\\n\t   ((colsp) == V4L2_COLORSPACE_RAW ? V4L2_XFER_FUNC_NONE : \\\n\t    ((colsp) == V4L2_COLORSPACE_SRGB || (colsp) == V4L2_COLORSPACE_JPEG ? \\\n\t     V4L2_XFER_FUNC_SRGB : V4L2_XFER_FUNC_709)))))\n\nenum v4l2_ycbcr_encoding {\n\t \n\tV4L2_YCBCR_ENC_DEFAULT        = 0,\n\n\t \n\tV4L2_YCBCR_ENC_601            = 1,\n\n\t \n\tV4L2_YCBCR_ENC_709            = 2,\n\n\t \n\tV4L2_YCBCR_ENC_XV601          = 3,\n\n\t \n\tV4L2_YCBCR_ENC_XV709          = 4,\n\n#ifndef __KERNEL__\n\t \n\tV4L2_YCBCR_ENC_SYCC           = 5,\n#endif\n\n\t \n\tV4L2_YCBCR_ENC_BT2020         = 6,\n\n\t \n\tV4L2_YCBCR_ENC_BT2020_CONST_LUM = 7,\n\n\t \n\tV4L2_YCBCR_ENC_SMPTE240M      = 8,\n#ifdef __KERNEL__\n\t \n\tV4L2_YCBCR_ENC_LAST,\n#endif\n};\n\n \nenum v4l2_hsv_encoding {\n\n\t \n\tV4L2_HSV_ENC_180\t\t= 128,\n\n\t \n\tV4L2_HSV_ENC_256\t\t= 129,\n};\n\n \n#define V4L2_MAP_YCBCR_ENC_DEFAULT(colsp) \\\n\t(((colsp) == V4L2_COLORSPACE_REC709 || \\\n\t  (colsp) == V4L2_COLORSPACE_DCI_P3) ? V4L2_YCBCR_ENC_709 : \\\n\t ((colsp) == V4L2_COLORSPACE_BT2020 ? V4L2_YCBCR_ENC_BT2020 : \\\n\t  ((colsp) == V4L2_COLORSPACE_SMPTE240M ? V4L2_YCBCR_ENC_SMPTE240M : \\\n\t   V4L2_YCBCR_ENC_601)))\n\nenum v4l2_quantization {\n\t \n\tV4L2_QUANTIZATION_DEFAULT     = 0,\n\tV4L2_QUANTIZATION_FULL_RANGE  = 1,\n\tV4L2_QUANTIZATION_LIM_RANGE   = 2,\n};\n\n \n#define V4L2_MAP_QUANTIZATION_DEFAULT(is_rgb_or_hsv, colsp, ycbcr_enc) \\\n\t(((is_rgb_or_hsv) || (colsp) == V4L2_COLORSPACE_JPEG) ? \\\n\t V4L2_QUANTIZATION_FULL_RANGE : V4L2_QUANTIZATION_LIM_RANGE)\n\n \n#ifndef __KERNEL__\n#define V4L2_COLORSPACE_ADOBERGB V4L2_COLORSPACE_OPRGB\n#define V4L2_XFER_FUNC_ADOBERGB  V4L2_XFER_FUNC_OPRGB\n#endif\n\nenum v4l2_priority {\n\tV4L2_PRIORITY_UNSET       = 0,   \n\tV4L2_PRIORITY_BACKGROUND  = 1,\n\tV4L2_PRIORITY_INTERACTIVE = 2,\n\tV4L2_PRIORITY_RECORD      = 3,\n\tV4L2_PRIORITY_DEFAULT     = V4L2_PRIORITY_INTERACTIVE,\n};\n\nstruct v4l2_rect {\n\t__s32   left;\n\t__s32   top;\n\t__u32   width;\n\t__u32   height;\n};\n\nstruct v4l2_fract {\n\t__u32   numerator;\n\t__u32   denominator;\n};\n\nstruct v4l2_area {\n\t__u32   width;\n\t__u32   height;\n};\n\n \nstruct v4l2_capability {\n\t__u8\tdriver[16];\n\t__u8\tcard[32];\n\t__u8\tbus_info[32];\n\t__u32   version;\n\t__u32\tcapabilities;\n\t__u32\tdevice_caps;\n\t__u32\treserved[3];\n};\n\n \n#define V4L2_CAP_VIDEO_CAPTURE\t\t0x00000001   \n#define V4L2_CAP_VIDEO_OUTPUT\t\t0x00000002   \n#define V4L2_CAP_VIDEO_OVERLAY\t\t0x00000004   \n#define V4L2_CAP_VBI_CAPTURE\t\t0x00000010   \n#define V4L2_CAP_VBI_OUTPUT\t\t0x00000020   \n#define V4L2_CAP_SLICED_VBI_CAPTURE\t0x00000040   \n#define V4L2_CAP_SLICED_VBI_OUTPUT\t0x00000080   \n#define V4L2_CAP_RDS_CAPTURE\t\t0x00000100   \n#define V4L2_CAP_VIDEO_OUTPUT_OVERLAY\t0x00000200   \n#define V4L2_CAP_HW_FREQ_SEEK\t\t0x00000400   \n#define V4L2_CAP_RDS_OUTPUT\t\t0x00000800   \n\n \n#define V4L2_CAP_VIDEO_CAPTURE_MPLANE\t0x00001000\n \n#define V4L2_CAP_VIDEO_OUTPUT_MPLANE\t0x00002000\n \n#define V4L2_CAP_VIDEO_M2M_MPLANE\t0x00004000\n \n#define V4L2_CAP_VIDEO_M2M\t\t0x00008000\n\n#define V4L2_CAP_TUNER\t\t\t0x00010000   \n#define V4L2_CAP_AUDIO\t\t\t0x00020000   \n#define V4L2_CAP_RADIO\t\t\t0x00040000   \n#define V4L2_CAP_MODULATOR\t\t0x00080000   \n\n#define V4L2_CAP_SDR_CAPTURE\t\t0x00100000   \n#define V4L2_CAP_EXT_PIX_FORMAT\t\t0x00200000   \n#define V4L2_CAP_SDR_OUTPUT\t\t0x00400000   \n#define V4L2_CAP_META_CAPTURE\t\t0x00800000   \n\n#define V4L2_CAP_READWRITE              0x01000000   \n#define V4L2_CAP_STREAMING              0x04000000   \n#define V4L2_CAP_META_OUTPUT\t\t0x08000000   \n\n#define V4L2_CAP_TOUCH                  0x10000000   \n\n#define V4L2_CAP_IO_MC\t\t\t0x20000000   \n\n#define V4L2_CAP_DEVICE_CAPS            0x80000000   \n\n \nstruct v4l2_pix_format {\n\t__u32\t\t\twidth;\n\t__u32\t\t\theight;\n\t__u32\t\t\tpixelformat;\n\t__u32\t\t\tfield;\t\t \n\t__u32\t\t\tbytesperline;\t \n\t__u32\t\t\tsizeimage;\n\t__u32\t\t\tcolorspace;\t \n\t__u32\t\t\tpriv;\t\t \n\t__u32\t\t\tflags;\t\t \n\tunion {\n\t\t \n\t\t__u32\t\t\tycbcr_enc;\n\t\t \n\t\t__u32\t\t\thsv_enc;\n\t};\n\t__u32\t\t\tquantization;\t \n\t__u32\t\t\txfer_func;\t \n};\n\n \n\n \n#define V4L2_PIX_FMT_RGB332  v4l2_fourcc('R', 'G', 'B', '1')  \n#define V4L2_PIX_FMT_RGB444  v4l2_fourcc('R', '4', '4', '4')  \n#define V4L2_PIX_FMT_ARGB444 v4l2_fourcc('A', 'R', '1', '2')  \n#define V4L2_PIX_FMT_XRGB444 v4l2_fourcc('X', 'R', '1', '2')  \n#define V4L2_PIX_FMT_RGBA444 v4l2_fourcc('R', 'A', '1', '2')  \n#define V4L2_PIX_FMT_RGBX444 v4l2_fourcc('R', 'X', '1', '2')  \n#define V4L2_PIX_FMT_ABGR444 v4l2_fourcc('A', 'B', '1', '2')  \n#define V4L2_PIX_FMT_XBGR444 v4l2_fourcc('X', 'B', '1', '2')  \n#define V4L2_PIX_FMT_BGRA444 v4l2_fourcc('G', 'A', '1', '2')  \n#define V4L2_PIX_FMT_BGRX444 v4l2_fourcc('B', 'X', '1', '2')  \n#define V4L2_PIX_FMT_RGB555  v4l2_fourcc('R', 'G', 'B', 'O')  \n#define V4L2_PIX_FMT_ARGB555 v4l2_fourcc('A', 'R', '1', '5')  \n#define V4L2_PIX_FMT_XRGB555 v4l2_fourcc('X', 'R', '1', '5')  \n#define V4L2_PIX_FMT_RGBA555 v4l2_fourcc('R', 'A', '1', '5')  \n#define V4L2_PIX_FMT_RGBX555 v4l2_fourcc('R', 'X', '1', '5')  \n#define V4L2_PIX_FMT_ABGR555 v4l2_fourcc('A', 'B', '1', '5')  \n#define V4L2_PIX_FMT_XBGR555 v4l2_fourcc('X', 'B', '1', '5')  \n#define V4L2_PIX_FMT_BGRA555 v4l2_fourcc('B', 'A', '1', '5')  \n#define V4L2_PIX_FMT_BGRX555 v4l2_fourcc('B', 'X', '1', '5')  \n#define V4L2_PIX_FMT_RGB565  v4l2_fourcc('R', 'G', 'B', 'P')  \n#define V4L2_PIX_FMT_RGB555X v4l2_fourcc('R', 'G', 'B', 'Q')  \n#define V4L2_PIX_FMT_ARGB555X v4l2_fourcc_be('A', 'R', '1', '5')  \n#define V4L2_PIX_FMT_XRGB555X v4l2_fourcc_be('X', 'R', '1', '5')  \n#define V4L2_PIX_FMT_RGB565X v4l2_fourcc('R', 'G', 'B', 'R')  \n\n \n#define V4L2_PIX_FMT_BGR666  v4l2_fourcc('B', 'G', 'R', 'H')  \n#define V4L2_PIX_FMT_BGR24   v4l2_fourcc('B', 'G', 'R', '3')  \n#define V4L2_PIX_FMT_RGB24   v4l2_fourcc('R', 'G', 'B', '3')  \n#define V4L2_PIX_FMT_BGR32   v4l2_fourcc('B', 'G', 'R', '4')  \n#define V4L2_PIX_FMT_ABGR32  v4l2_fourcc('A', 'R', '2', '4')  \n#define V4L2_PIX_FMT_XBGR32  v4l2_fourcc('X', 'R', '2', '4')  \n#define V4L2_PIX_FMT_BGRA32  v4l2_fourcc('R', 'A', '2', '4')  \n#define V4L2_PIX_FMT_BGRX32  v4l2_fourcc('R', 'X', '2', '4')  \n#define V4L2_PIX_FMT_RGB32   v4l2_fourcc('R', 'G', 'B', '4')  \n#define V4L2_PIX_FMT_RGBA32  v4l2_fourcc('A', 'B', '2', '4')  \n#define V4L2_PIX_FMT_RGBX32  v4l2_fourcc('X', 'B', '2', '4')  \n#define V4L2_PIX_FMT_ARGB32  v4l2_fourcc('B', 'A', '2', '4')  \n#define V4L2_PIX_FMT_XRGB32  v4l2_fourcc('B', 'X', '2', '4')  \n#define V4L2_PIX_FMT_RGBX1010102 v4l2_fourcc('R', 'X', '3', '0')  \n#define V4L2_PIX_FMT_RGBA1010102 v4l2_fourcc('R', 'A', '3', '0')  \n#define V4L2_PIX_FMT_ARGB2101010 v4l2_fourcc('A', 'R', '3', '0')  \n\n \n#define V4L2_PIX_FMT_BGR48_12    v4l2_fourcc('B', '3', '1', '2')  \n#define V4L2_PIX_FMT_ABGR64_12   v4l2_fourcc('B', '4', '1', '2')  \n\n \n#define V4L2_PIX_FMT_GREY    v4l2_fourcc('G', 'R', 'E', 'Y')  \n#define V4L2_PIX_FMT_Y4      v4l2_fourcc('Y', '0', '4', ' ')  \n#define V4L2_PIX_FMT_Y6      v4l2_fourcc('Y', '0', '6', ' ')  \n#define V4L2_PIX_FMT_Y10     v4l2_fourcc('Y', '1', '0', ' ')  \n#define V4L2_PIX_FMT_Y12     v4l2_fourcc('Y', '1', '2', ' ')  \n#define V4L2_PIX_FMT_Y012    v4l2_fourcc('Y', '0', '1', '2')  \n#define V4L2_PIX_FMT_Y14     v4l2_fourcc('Y', '1', '4', ' ')  \n#define V4L2_PIX_FMT_Y16     v4l2_fourcc('Y', '1', '6', ' ')  \n#define V4L2_PIX_FMT_Y16_BE  v4l2_fourcc_be('Y', '1', '6', ' ')  \n\n \n#define V4L2_PIX_FMT_Y10BPACK    v4l2_fourcc('Y', '1', '0', 'B')  \n#define V4L2_PIX_FMT_Y10P    v4l2_fourcc('Y', '1', '0', 'P')  \n#define V4L2_PIX_FMT_IPU3_Y10\t\tv4l2_fourcc('i', 'p', '3', 'y')  \n\n \n#define V4L2_PIX_FMT_PAL8    v4l2_fourcc('P', 'A', 'L', '8')  \n\n \n#define V4L2_PIX_FMT_UV8     v4l2_fourcc('U', 'V', '8', ' ')  \n\n \n#define V4L2_PIX_FMT_YUYV    v4l2_fourcc('Y', 'U', 'Y', 'V')  \n#define V4L2_PIX_FMT_YYUV    v4l2_fourcc('Y', 'Y', 'U', 'V')  \n#define V4L2_PIX_FMT_YVYU    v4l2_fourcc('Y', 'V', 'Y', 'U')  \n#define V4L2_PIX_FMT_UYVY    v4l2_fourcc('U', 'Y', 'V', 'Y')  \n#define V4L2_PIX_FMT_VYUY    v4l2_fourcc('V', 'Y', 'U', 'Y')  \n#define V4L2_PIX_FMT_Y41P    v4l2_fourcc('Y', '4', '1', 'P')  \n#define V4L2_PIX_FMT_YUV444  v4l2_fourcc('Y', '4', '4', '4')  \n#define V4L2_PIX_FMT_YUV555  v4l2_fourcc('Y', 'U', 'V', 'O')  \n#define V4L2_PIX_FMT_YUV565  v4l2_fourcc('Y', 'U', 'V', 'P')  \n#define V4L2_PIX_FMT_YUV24   v4l2_fourcc('Y', 'U', 'V', '3')  \n#define V4L2_PIX_FMT_YUV32   v4l2_fourcc('Y', 'U', 'V', '4')  \n#define V4L2_PIX_FMT_AYUV32  v4l2_fourcc('A', 'Y', 'U', 'V')  \n#define V4L2_PIX_FMT_XYUV32  v4l2_fourcc('X', 'Y', 'U', 'V')  \n#define V4L2_PIX_FMT_VUYA32  v4l2_fourcc('V', 'U', 'Y', 'A')  \n#define V4L2_PIX_FMT_VUYX32  v4l2_fourcc('V', 'U', 'Y', 'X')  \n#define V4L2_PIX_FMT_YUVA32  v4l2_fourcc('Y', 'U', 'V', 'A')  \n#define V4L2_PIX_FMT_YUVX32  v4l2_fourcc('Y', 'U', 'V', 'X')  \n#define V4L2_PIX_FMT_M420    v4l2_fourcc('M', '4', '2', '0')  \n#define V4L2_PIX_FMT_YUV48_12    v4l2_fourcc('Y', '3', '1', '2')  \n\n \n#define V4L2_PIX_FMT_Y210    v4l2_fourcc('Y', '2', '1', '0')  \n#define V4L2_PIX_FMT_Y212    v4l2_fourcc('Y', '2', '1', '2')  \n#define V4L2_PIX_FMT_Y216    v4l2_fourcc('Y', '2', '1', '6')  \n\n \n#define V4L2_PIX_FMT_NV12    v4l2_fourcc('N', 'V', '1', '2')  \n#define V4L2_PIX_FMT_NV21    v4l2_fourcc('N', 'V', '2', '1')  \n#define V4L2_PIX_FMT_NV16    v4l2_fourcc('N', 'V', '1', '6')  \n#define V4L2_PIX_FMT_NV61    v4l2_fourcc('N', 'V', '6', '1')  \n#define V4L2_PIX_FMT_NV24    v4l2_fourcc('N', 'V', '2', '4')  \n#define V4L2_PIX_FMT_NV42    v4l2_fourcc('N', 'V', '4', '2')  \n#define V4L2_PIX_FMT_P010    v4l2_fourcc('P', '0', '1', '0')  \n#define V4L2_PIX_FMT_P012    v4l2_fourcc('P', '0', '1', '2')  \n\n \n#define V4L2_PIX_FMT_NV12M   v4l2_fourcc('N', 'M', '1', '2')  \n#define V4L2_PIX_FMT_NV21M   v4l2_fourcc('N', 'M', '2', '1')  \n#define V4L2_PIX_FMT_NV16M   v4l2_fourcc('N', 'M', '1', '6')  \n#define V4L2_PIX_FMT_NV61M   v4l2_fourcc('N', 'M', '6', '1')  \n#define V4L2_PIX_FMT_P012M   v4l2_fourcc('P', 'M', '1', '2')  \n\n \n#define V4L2_PIX_FMT_YUV410  v4l2_fourcc('Y', 'U', 'V', '9')  \n#define V4L2_PIX_FMT_YVU410  v4l2_fourcc('Y', 'V', 'U', '9')  \n#define V4L2_PIX_FMT_YUV411P v4l2_fourcc('4', '1', '1', 'P')  \n#define V4L2_PIX_FMT_YUV420  v4l2_fourcc('Y', 'U', '1', '2')  \n#define V4L2_PIX_FMT_YVU420  v4l2_fourcc('Y', 'V', '1', '2')  \n#define V4L2_PIX_FMT_YUV422P v4l2_fourcc('4', '2', '2', 'P')  \n\n \n#define V4L2_PIX_FMT_YUV420M v4l2_fourcc('Y', 'M', '1', '2')  \n#define V4L2_PIX_FMT_YVU420M v4l2_fourcc('Y', 'M', '2', '1')  \n#define V4L2_PIX_FMT_YUV422M v4l2_fourcc('Y', 'M', '1', '6')  \n#define V4L2_PIX_FMT_YVU422M v4l2_fourcc('Y', 'M', '6', '1')  \n#define V4L2_PIX_FMT_YUV444M v4l2_fourcc('Y', 'M', '2', '4')  \n#define V4L2_PIX_FMT_YVU444M v4l2_fourcc('Y', 'M', '4', '2')  \n\n \n#define V4L2_PIX_FMT_NV12_4L4 v4l2_fourcc('V', 'T', '1', '2')    \n#define V4L2_PIX_FMT_NV12_16L16 v4l2_fourcc('H', 'M', '1', '2')  \n#define V4L2_PIX_FMT_NV12_32L32 v4l2_fourcc('S', 'T', '1', '2')  \n#define V4L2_PIX_FMT_NV15_4L4 v4l2_fourcc('V', 'T', '1', '5')  \n#define V4L2_PIX_FMT_P010_4L4 v4l2_fourcc('T', '0', '1', '0')  \n#define V4L2_PIX_FMT_NV12_8L128       v4l2_fourcc('A', 'T', '1', '2')  \n#define V4L2_PIX_FMT_NV12_10BE_8L128  v4l2_fourcc_be('A', 'X', '1', '2')  \n\n \n#define V4L2_PIX_FMT_NV12MT  v4l2_fourcc('T', 'M', '1', '2')  \n#define V4L2_PIX_FMT_NV12MT_16X16 v4l2_fourcc('V', 'M', '1', '2')  \n#define V4L2_PIX_FMT_NV12M_8L128      v4l2_fourcc('N', 'A', '1', '2')  \n#define V4L2_PIX_FMT_NV12M_10BE_8L128 v4l2_fourcc_be('N', 'T', '1', '2')  \n\n \n#define V4L2_PIX_FMT_SBGGR8  v4l2_fourcc('B', 'A', '8', '1')  \n#define V4L2_PIX_FMT_SGBRG8  v4l2_fourcc('G', 'B', 'R', 'G')  \n#define V4L2_PIX_FMT_SGRBG8  v4l2_fourcc('G', 'R', 'B', 'G')  \n#define V4L2_PIX_FMT_SRGGB8  v4l2_fourcc('R', 'G', 'G', 'B')  \n#define V4L2_PIX_FMT_SBGGR10 v4l2_fourcc('B', 'G', '1', '0')  \n#define V4L2_PIX_FMT_SGBRG10 v4l2_fourcc('G', 'B', '1', '0')  \n#define V4L2_PIX_FMT_SGRBG10 v4l2_fourcc('B', 'A', '1', '0')  \n#define V4L2_PIX_FMT_SRGGB10 v4l2_fourcc('R', 'G', '1', '0')  \n\t \n#define V4L2_PIX_FMT_SBGGR10P v4l2_fourcc('p', 'B', 'A', 'A')\n#define V4L2_PIX_FMT_SGBRG10P v4l2_fourcc('p', 'G', 'A', 'A')\n#define V4L2_PIX_FMT_SGRBG10P v4l2_fourcc('p', 'g', 'A', 'A')\n#define V4L2_PIX_FMT_SRGGB10P v4l2_fourcc('p', 'R', 'A', 'A')\n\t \n#define V4L2_PIX_FMT_SBGGR10ALAW8 v4l2_fourcc('a', 'B', 'A', '8')\n#define V4L2_PIX_FMT_SGBRG10ALAW8 v4l2_fourcc('a', 'G', 'A', '8')\n#define V4L2_PIX_FMT_SGRBG10ALAW8 v4l2_fourcc('a', 'g', 'A', '8')\n#define V4L2_PIX_FMT_SRGGB10ALAW8 v4l2_fourcc('a', 'R', 'A', '8')\n\t \n#define V4L2_PIX_FMT_SBGGR10DPCM8 v4l2_fourcc('b', 'B', 'A', '8')\n#define V4L2_PIX_FMT_SGBRG10DPCM8 v4l2_fourcc('b', 'G', 'A', '8')\n#define V4L2_PIX_FMT_SGRBG10DPCM8 v4l2_fourcc('B', 'D', '1', '0')\n#define V4L2_PIX_FMT_SRGGB10DPCM8 v4l2_fourcc('b', 'R', 'A', '8')\n#define V4L2_PIX_FMT_SBGGR12 v4l2_fourcc('B', 'G', '1', '2')  \n#define V4L2_PIX_FMT_SGBRG12 v4l2_fourcc('G', 'B', '1', '2')  \n#define V4L2_PIX_FMT_SGRBG12 v4l2_fourcc('B', 'A', '1', '2')  \n#define V4L2_PIX_FMT_SRGGB12 v4l2_fourcc('R', 'G', '1', '2')  \n\t \n#define V4L2_PIX_FMT_SBGGR12P v4l2_fourcc('p', 'B', 'C', 'C')\n#define V4L2_PIX_FMT_SGBRG12P v4l2_fourcc('p', 'G', 'C', 'C')\n#define V4L2_PIX_FMT_SGRBG12P v4l2_fourcc('p', 'g', 'C', 'C')\n#define V4L2_PIX_FMT_SRGGB12P v4l2_fourcc('p', 'R', 'C', 'C')\n#define V4L2_PIX_FMT_SBGGR14 v4l2_fourcc('B', 'G', '1', '4')  \n#define V4L2_PIX_FMT_SGBRG14 v4l2_fourcc('G', 'B', '1', '4')  \n#define V4L2_PIX_FMT_SGRBG14 v4l2_fourcc('G', 'R', '1', '4')  \n#define V4L2_PIX_FMT_SRGGB14 v4l2_fourcc('R', 'G', '1', '4')  \n\t \n#define V4L2_PIX_FMT_SBGGR14P v4l2_fourcc('p', 'B', 'E', 'E')\n#define V4L2_PIX_FMT_SGBRG14P v4l2_fourcc('p', 'G', 'E', 'E')\n#define V4L2_PIX_FMT_SGRBG14P v4l2_fourcc('p', 'g', 'E', 'E')\n#define V4L2_PIX_FMT_SRGGB14P v4l2_fourcc('p', 'R', 'E', 'E')\n#define V4L2_PIX_FMT_SBGGR16 v4l2_fourcc('B', 'Y', 'R', '2')  \n#define V4L2_PIX_FMT_SGBRG16 v4l2_fourcc('G', 'B', '1', '6')  \n#define V4L2_PIX_FMT_SGRBG16 v4l2_fourcc('G', 'R', '1', '6')  \n#define V4L2_PIX_FMT_SRGGB16 v4l2_fourcc('R', 'G', '1', '6')  \n\n \n#define V4L2_PIX_FMT_HSV24 v4l2_fourcc('H', 'S', 'V', '3')\n#define V4L2_PIX_FMT_HSV32 v4l2_fourcc('H', 'S', 'V', '4')\n\n \n#define V4L2_PIX_FMT_MJPEG    v4l2_fourcc('M', 'J', 'P', 'G')  \n#define V4L2_PIX_FMT_JPEG     v4l2_fourcc('J', 'P', 'E', 'G')  \n#define V4L2_PIX_FMT_DV       v4l2_fourcc('d', 'v', 's', 'd')  \n#define V4L2_PIX_FMT_MPEG     v4l2_fourcc('M', 'P', 'E', 'G')  \n#define V4L2_PIX_FMT_H264     v4l2_fourcc('H', '2', '6', '4')  \n#define V4L2_PIX_FMT_H264_NO_SC v4l2_fourcc('A', 'V', 'C', '1')  \n#define V4L2_PIX_FMT_H264_MVC v4l2_fourcc('M', '2', '6', '4')  \n#define V4L2_PIX_FMT_H263     v4l2_fourcc('H', '2', '6', '3')  \n#define V4L2_PIX_FMT_MPEG1    v4l2_fourcc('M', 'P', 'G', '1')  \n#define V4L2_PIX_FMT_MPEG2    v4l2_fourcc('M', 'P', 'G', '2')  \n#define V4L2_PIX_FMT_MPEG2_SLICE v4l2_fourcc('M', 'G', '2', 'S')  \n#define V4L2_PIX_FMT_MPEG4    v4l2_fourcc('M', 'P', 'G', '4')  \n#define V4L2_PIX_FMT_XVID     v4l2_fourcc('X', 'V', 'I', 'D')  \n#define V4L2_PIX_FMT_VC1_ANNEX_G v4l2_fourcc('V', 'C', '1', 'G')  \n#define V4L2_PIX_FMT_VC1_ANNEX_L v4l2_fourcc('V', 'C', '1', 'L')  \n#define V4L2_PIX_FMT_VP8      v4l2_fourcc('V', 'P', '8', '0')  \n#define V4L2_PIX_FMT_VP8_FRAME v4l2_fourcc('V', 'P', '8', 'F')  \n#define V4L2_PIX_FMT_VP9      v4l2_fourcc('V', 'P', '9', '0')  \n#define V4L2_PIX_FMT_VP9_FRAME v4l2_fourcc('V', 'P', '9', 'F')  \n#define V4L2_PIX_FMT_HEVC     v4l2_fourcc('H', 'E', 'V', 'C')  \n#define V4L2_PIX_FMT_FWHT     v4l2_fourcc('F', 'W', 'H', 'T')  \n#define V4L2_PIX_FMT_FWHT_STATELESS     v4l2_fourcc('S', 'F', 'W', 'H')  \n#define V4L2_PIX_FMT_H264_SLICE v4l2_fourcc('S', '2', '6', '4')  \n#define V4L2_PIX_FMT_HEVC_SLICE v4l2_fourcc('S', '2', '6', '5')  \n#define V4L2_PIX_FMT_AV1_FRAME v4l2_fourcc('A', 'V', '1', 'F')  \n#define V4L2_PIX_FMT_SPK      v4l2_fourcc('S', 'P', 'K', '0')  \n#define V4L2_PIX_FMT_RV30     v4l2_fourcc('R', 'V', '3', '0')  \n#define V4L2_PIX_FMT_RV40     v4l2_fourcc('R', 'V', '4', '0')  \n\n \n#define V4L2_PIX_FMT_CPIA1    v4l2_fourcc('C', 'P', 'I', 'A')  \n#define V4L2_PIX_FMT_WNVA     v4l2_fourcc('W', 'N', 'V', 'A')  \n#define V4L2_PIX_FMT_SN9C10X  v4l2_fourcc('S', '9', '1', '0')  \n#define V4L2_PIX_FMT_SN9C20X_I420 v4l2_fourcc('S', '9', '2', '0')  \n#define V4L2_PIX_FMT_PWC1     v4l2_fourcc('P', 'W', 'C', '1')  \n#define V4L2_PIX_FMT_PWC2     v4l2_fourcc('P', 'W', 'C', '2')  \n#define V4L2_PIX_FMT_ET61X251 v4l2_fourcc('E', '6', '2', '5')  \n#define V4L2_PIX_FMT_SPCA501  v4l2_fourcc('S', '5', '0', '1')  \n#define V4L2_PIX_FMT_SPCA505  v4l2_fourcc('S', '5', '0', '5')  \n#define V4L2_PIX_FMT_SPCA508  v4l2_fourcc('S', '5', '0', '8')  \n#define V4L2_PIX_FMT_SPCA561  v4l2_fourcc('S', '5', '6', '1')  \n#define V4L2_PIX_FMT_PAC207   v4l2_fourcc('P', '2', '0', '7')  \n#define V4L2_PIX_FMT_MR97310A v4l2_fourcc('M', '3', '1', '0')  \n#define V4L2_PIX_FMT_JL2005BCD v4l2_fourcc('J', 'L', '2', '0')  \n#define V4L2_PIX_FMT_SN9C2028 v4l2_fourcc('S', 'O', 'N', 'X')  \n#define V4L2_PIX_FMT_SQ905C   v4l2_fourcc('9', '0', '5', 'C')  \n#define V4L2_PIX_FMT_PJPG     v4l2_fourcc('P', 'J', 'P', 'G')  \n#define V4L2_PIX_FMT_OV511    v4l2_fourcc('O', '5', '1', '1')  \n#define V4L2_PIX_FMT_OV518    v4l2_fourcc('O', '5', '1', '8')  \n#define V4L2_PIX_FMT_STV0680  v4l2_fourcc('S', '6', '8', '0')  \n#define V4L2_PIX_FMT_TM6000   v4l2_fourcc('T', 'M', '6', '0')  \n#define V4L2_PIX_FMT_CIT_YYVYUY v4l2_fourcc('C', 'I', 'T', 'V')  \n#define V4L2_PIX_FMT_KONICA420  v4l2_fourcc('K', 'O', 'N', 'I')  \n#define V4L2_PIX_FMT_JPGL\tv4l2_fourcc('J', 'P', 'G', 'L')  \n#define V4L2_PIX_FMT_SE401      v4l2_fourcc('S', '4', '0', '1')  \n#define V4L2_PIX_FMT_S5C_UYVY_JPG v4l2_fourcc('S', '5', 'C', 'I')  \n#define V4L2_PIX_FMT_Y8I      v4l2_fourcc('Y', '8', 'I', ' ')  \n#define V4L2_PIX_FMT_Y12I     v4l2_fourcc('Y', '1', '2', 'I')  \n#define V4L2_PIX_FMT_Z16      v4l2_fourcc('Z', '1', '6', ' ')  \n#define V4L2_PIX_FMT_MT21C    v4l2_fourcc('M', 'T', '2', '1')  \n#define V4L2_PIX_FMT_MM21     v4l2_fourcc('M', 'M', '2', '1')  \n#define V4L2_PIX_FMT_MT2110T  v4l2_fourcc('M', 'T', '2', 'T')  \n#define V4L2_PIX_FMT_MT2110R  v4l2_fourcc('M', 'T', '2', 'R')  \n#define V4L2_PIX_FMT_INZI     v4l2_fourcc('I', 'N', 'Z', 'I')  \n#define V4L2_PIX_FMT_CNF4     v4l2_fourcc('C', 'N', 'F', '4')  \n#define V4L2_PIX_FMT_HI240    v4l2_fourcc('H', 'I', '2', '4')  \n#define V4L2_PIX_FMT_QC08C    v4l2_fourcc('Q', '0', '8', 'C')  \n#define V4L2_PIX_FMT_QC10C    v4l2_fourcc('Q', '1', '0', 'C')  \n#define V4L2_PIX_FMT_AJPG     v4l2_fourcc('A', 'J', 'P', 'G')  \n\n \n#define V4L2_PIX_FMT_IPU3_SBGGR10\tv4l2_fourcc('i', 'p', '3', 'b')  \n#define V4L2_PIX_FMT_IPU3_SGBRG10\tv4l2_fourcc('i', 'p', '3', 'g')  \n#define V4L2_PIX_FMT_IPU3_SGRBG10\tv4l2_fourcc('i', 'p', '3', 'G')  \n#define V4L2_PIX_FMT_IPU3_SRGGB10\tv4l2_fourcc('i', 'p', '3', 'r')  \n\n \n#define V4L2_SDR_FMT_CU8          v4l2_fourcc('C', 'U', '0', '8')  \n#define V4L2_SDR_FMT_CU16LE       v4l2_fourcc('C', 'U', '1', '6')  \n#define V4L2_SDR_FMT_CS8          v4l2_fourcc('C', 'S', '0', '8')  \n#define V4L2_SDR_FMT_CS14LE       v4l2_fourcc('C', 'S', '1', '4')  \n#define V4L2_SDR_FMT_RU12LE       v4l2_fourcc('R', 'U', '1', '2')  \n#define V4L2_SDR_FMT_PCU16BE\t  v4l2_fourcc('P', 'C', '1', '6')  \n#define V4L2_SDR_FMT_PCU18BE\t  v4l2_fourcc('P', 'C', '1', '8')  \n#define V4L2_SDR_FMT_PCU20BE\t  v4l2_fourcc('P', 'C', '2', '0')  \n\n \n#define V4L2_TCH_FMT_DELTA_TD16\tv4l2_fourcc('T', 'D', '1', '6')  \n#define V4L2_TCH_FMT_DELTA_TD08\tv4l2_fourcc('T', 'D', '0', '8')  \n#define V4L2_TCH_FMT_TU16\tv4l2_fourcc('T', 'U', '1', '6')  \n#define V4L2_TCH_FMT_TU08\tv4l2_fourcc('T', 'U', '0', '8')  \n\n \n#define V4L2_META_FMT_VSP1_HGO    v4l2_fourcc('V', 'S', 'P', 'H')  \n#define V4L2_META_FMT_VSP1_HGT    v4l2_fourcc('V', 'S', 'P', 'T')  \n#define V4L2_META_FMT_UVC         v4l2_fourcc('U', 'V', 'C', 'H')  \n#define V4L2_META_FMT_D4XX        v4l2_fourcc('D', '4', 'X', 'X')  \n#define V4L2_META_FMT_VIVID\t  v4l2_fourcc('V', 'I', 'V', 'D')  \n\n \n#define V4L2_META_FMT_RK_ISP1_PARAMS\tv4l2_fourcc('R', 'K', '1', 'P')  \n#define V4L2_META_FMT_RK_ISP1_STAT_3A\tv4l2_fourcc('R', 'K', '1', 'S')  \n\n \n#define V4L2_PIX_FMT_PRIV_MAGIC\t\t0xfeedcafe\n\n \n#define V4L2_PIX_FMT_FLAG_PREMUL_ALPHA\t0x00000001\n#define V4L2_PIX_FMT_FLAG_SET_CSC\t0x00000002\n\n \nstruct v4l2_fmtdesc {\n\t__u32\t\t    index;              \n\t__u32\t\t    type;               \n\t__u32               flags;\n\t__u8\t\t    description[32];    \n\t__u32\t\t    pixelformat;        \n\t__u32\t\t    mbus_code;\t\t \n\t__u32\t\t    reserved[3];\n};\n\n#define V4L2_FMT_FLAG_COMPRESSED\t\t0x0001\n#define V4L2_FMT_FLAG_EMULATED\t\t\t0x0002\n#define V4L2_FMT_FLAG_CONTINUOUS_BYTESTREAM\t0x0004\n#define V4L2_FMT_FLAG_DYN_RESOLUTION\t\t0x0008\n#define V4L2_FMT_FLAG_ENC_CAP_FRAME_INTERVAL\t0x0010\n#define V4L2_FMT_FLAG_CSC_COLORSPACE\t\t0x0020\n#define V4L2_FMT_FLAG_CSC_XFER_FUNC\t\t0x0040\n#define V4L2_FMT_FLAG_CSC_YCBCR_ENC\t\t0x0080\n#define V4L2_FMT_FLAG_CSC_HSV_ENC\t\tV4L2_FMT_FLAG_CSC_YCBCR_ENC\n#define V4L2_FMT_FLAG_CSC_QUANTIZATION\t\t0x0100\n\n\t \n \nenum v4l2_frmsizetypes {\n\tV4L2_FRMSIZE_TYPE_DISCRETE\t= 1,\n\tV4L2_FRMSIZE_TYPE_CONTINUOUS\t= 2,\n\tV4L2_FRMSIZE_TYPE_STEPWISE\t= 3,\n};\n\nstruct v4l2_frmsize_discrete {\n\t__u32\t\t\twidth;\t\t \n\t__u32\t\t\theight;\t\t \n};\n\nstruct v4l2_frmsize_stepwise {\n\t__u32\t\t\tmin_width;\t \n\t__u32\t\t\tmax_width;\t \n\t__u32\t\t\tstep_width;\t \n\t__u32\t\t\tmin_height;\t \n\t__u32\t\t\tmax_height;\t \n\t__u32\t\t\tstep_height;\t \n};\n\nstruct v4l2_frmsizeenum {\n\t__u32\t\t\tindex;\t\t \n\t__u32\t\t\tpixel_format;\t \n\t__u32\t\t\ttype;\t\t \n\n\tunion {\t\t\t\t\t \n\t\tstruct v4l2_frmsize_discrete\tdiscrete;\n\t\tstruct v4l2_frmsize_stepwise\tstepwise;\n\t};\n\n\t__u32   reserved[2];\t\t\t \n};\n\n \nenum v4l2_frmivaltypes {\n\tV4L2_FRMIVAL_TYPE_DISCRETE\t= 1,\n\tV4L2_FRMIVAL_TYPE_CONTINUOUS\t= 2,\n\tV4L2_FRMIVAL_TYPE_STEPWISE\t= 3,\n};\n\nstruct v4l2_frmival_stepwise {\n\tstruct v4l2_fract\tmin;\t\t \n\tstruct v4l2_fract\tmax;\t\t \n\tstruct v4l2_fract\tstep;\t\t \n};\n\nstruct v4l2_frmivalenum {\n\t__u32\t\t\tindex;\t\t \n\t__u32\t\t\tpixel_format;\t \n\t__u32\t\t\twidth;\t\t \n\t__u32\t\t\theight;\t\t \n\t__u32\t\t\ttype;\t\t \n\n\tunion {\t\t\t\t\t \n\t\tstruct v4l2_fract\t\tdiscrete;\n\t\tstruct v4l2_frmival_stepwise\tstepwise;\n\t};\n\n\t__u32\treserved[2];\t\t\t \n};\n\n \nstruct v4l2_timecode {\n\t__u32\ttype;\n\t__u32\tflags;\n\t__u8\tframes;\n\t__u8\tseconds;\n\t__u8\tminutes;\n\t__u8\thours;\n\t__u8\tuserbits[4];\n};\n\n \n#define V4L2_TC_TYPE_24FPS\t\t1\n#define V4L2_TC_TYPE_25FPS\t\t2\n#define V4L2_TC_TYPE_30FPS\t\t3\n#define V4L2_TC_TYPE_50FPS\t\t4\n#define V4L2_TC_TYPE_60FPS\t\t5\n\n \n#define V4L2_TC_FLAG_DROPFRAME\t\t0x0001  \n#define V4L2_TC_FLAG_COLORFRAME\t\t0x0002\n#define V4L2_TC_USERBITS_field\t\t0x000C\n#define V4L2_TC_USERBITS_USERDEFINED\t0x0000\n#define V4L2_TC_USERBITS_8BITCHARS\t0x0008\n \n\nstruct v4l2_jpegcompression {\n\tint quality;\n\n\tint  APPn;               \n\tint  APP_len;            \n\tchar APP_data[60];       \n\n\tint  COM_len;            \n\tchar COM_data[60];       \n\n\t__u32 jpeg_markers;      \n\n#define V4L2_JPEG_MARKER_DHT (1<<3)     \n#define V4L2_JPEG_MARKER_DQT (1<<4)     \n#define V4L2_JPEG_MARKER_DRI (1<<5)     \n#define V4L2_JPEG_MARKER_COM (1<<6)     \n#define V4L2_JPEG_MARKER_APP (1<<7)     \n};\n\n \n\n#ifdef __KERNEL__\n \nstruct __kernel_v4l2_timeval {\n\tlong long\ttv_sec;\n#if defined(__sparc__) && defined(__arch64__)\n\tint\t\ttv_usec;\n\tint\t\t__pad;\n#else\n\tlong long\ttv_usec;\n#endif\n};\n#endif\n\nstruct v4l2_requestbuffers {\n\t__u32\t\t\tcount;\n\t__u32\t\t\ttype;\t\t \n\t__u32\t\t\tmemory;\t\t \n\t__u32\t\t\tcapabilities;\n\t__u8\t\t\tflags;\n\t__u8\t\t\treserved[3];\n};\n\n#define V4L2_MEMORY_FLAG_NON_COHERENT\t\t\t(1 << 0)\n\n \n#define V4L2_BUF_CAP_SUPPORTS_MMAP\t\t\t(1 << 0)\n#define V4L2_BUF_CAP_SUPPORTS_USERPTR\t\t\t(1 << 1)\n#define V4L2_BUF_CAP_SUPPORTS_DMABUF\t\t\t(1 << 2)\n#define V4L2_BUF_CAP_SUPPORTS_REQUESTS\t\t\t(1 << 3)\n#define V4L2_BUF_CAP_SUPPORTS_ORPHANED_BUFS\t\t(1 << 4)\n#define V4L2_BUF_CAP_SUPPORTS_M2M_HOLD_CAPTURE_BUF\t(1 << 5)\n#define V4L2_BUF_CAP_SUPPORTS_MMAP_CACHE_HINTS\t\t(1 << 6)\n\n \nstruct v4l2_plane {\n\t__u32\t\t\tbytesused;\n\t__u32\t\t\tlength;\n\tunion {\n\t\t__u32\t\tmem_offset;\n\t\tunsigned long\tuserptr;\n\t\t__s32\t\tfd;\n\t} m;\n\t__u32\t\t\tdata_offset;\n\t__u32\t\t\treserved[11];\n};\n\n \nstruct v4l2_buffer {\n\t__u32\t\t\tindex;\n\t__u32\t\t\ttype;\n\t__u32\t\t\tbytesused;\n\t__u32\t\t\tflags;\n\t__u32\t\t\tfield;\n#ifdef __KERNEL__\n\tstruct __kernel_v4l2_timeval timestamp;\n#else\n\tstruct timeval\t\ttimestamp;\n#endif\n\tstruct v4l2_timecode\ttimecode;\n\t__u32\t\t\tsequence;\n\n\t \n\t__u32\t\t\tmemory;\n\tunion {\n\t\t__u32           offset;\n\t\tunsigned long   userptr;\n\t\tstruct v4l2_plane *planes;\n\t\t__s32\t\tfd;\n\t} m;\n\t__u32\t\t\tlength;\n\t__u32\t\t\treserved2;\n\tunion {\n\t\t__s32\t\trequest_fd;\n\t\t__u32\t\treserved;\n\t};\n};\n\n#ifndef __KERNEL__\n \nstatic inline __u64 v4l2_timeval_to_ns(const struct timeval *tv)\n{\n\treturn (__u64)tv->tv_sec * 1000000000ULL + tv->tv_usec * 1000;\n}\n#endif\n\n \n \n#define V4L2_BUF_FLAG_MAPPED\t\t\t0x00000001\n \n#define V4L2_BUF_FLAG_QUEUED\t\t\t0x00000002\n \n#define V4L2_BUF_FLAG_DONE\t\t\t0x00000004\n \n#define V4L2_BUF_FLAG_KEYFRAME\t\t\t0x00000008\n \n#define V4L2_BUF_FLAG_PFRAME\t\t\t0x00000010\n \n#define V4L2_BUF_FLAG_BFRAME\t\t\t0x00000020\n \n#define V4L2_BUF_FLAG_ERROR\t\t\t0x00000040\n \n#define V4L2_BUF_FLAG_IN_REQUEST\t\t0x00000080\n \n#define V4L2_BUF_FLAG_TIMECODE\t\t\t0x00000100\n \n#define V4L2_BUF_FLAG_M2M_HOLD_CAPTURE_BUF\t0x00000200\n \n#define V4L2_BUF_FLAG_PREPARED\t\t\t0x00000400\n \n#define V4L2_BUF_FLAG_NO_CACHE_INVALIDATE\t0x00000800\n#define V4L2_BUF_FLAG_NO_CACHE_CLEAN\t\t0x00001000\n \n#define V4L2_BUF_FLAG_TIMESTAMP_MASK\t\t0x0000e000\n#define V4L2_BUF_FLAG_TIMESTAMP_UNKNOWN\t\t0x00000000\n#define V4L2_BUF_FLAG_TIMESTAMP_MONOTONIC\t0x00002000\n#define V4L2_BUF_FLAG_TIMESTAMP_COPY\t\t0x00004000\n \n#define V4L2_BUF_FLAG_TSTAMP_SRC_MASK\t\t0x00070000\n#define V4L2_BUF_FLAG_TSTAMP_SRC_EOF\t\t0x00000000\n#define V4L2_BUF_FLAG_TSTAMP_SRC_SOE\t\t0x00010000\n \n#define V4L2_BUF_FLAG_LAST\t\t\t0x00100000\n \n#define V4L2_BUF_FLAG_REQUEST_FD\t\t0x00800000\n\n \nstruct v4l2_exportbuffer {\n\t__u32\t\ttype;  \n\t__u32\t\tindex;\n\t__u32\t\tplane;\n\t__u32\t\tflags;\n\t__s32\t\tfd;\n\t__u32\t\treserved[11];\n};\n\n \nstruct v4l2_framebuffer {\n\t__u32\t\t\tcapability;\n\t__u32\t\t\tflags;\n \n\tvoid                    *base;\n\tstruct {\n\t\t__u32\t\twidth;\n\t\t__u32\t\theight;\n\t\t__u32\t\tpixelformat;\n\t\t__u32\t\tfield;\t\t \n\t\t__u32\t\tbytesperline;\t \n\t\t__u32\t\tsizeimage;\n\t\t__u32\t\tcolorspace;\t \n\t\t__u32\t\tpriv;\t\t \n\t} fmt;\n};\n \n#define V4L2_FBUF_CAP_EXTERNOVERLAY\t0x0001\n#define V4L2_FBUF_CAP_CHROMAKEY\t\t0x0002\n#ifndef __KERNEL__\n#define V4L2_FBUF_CAP_LIST_CLIPPING     0x0004\n#define V4L2_FBUF_CAP_BITMAP_CLIPPING\t0x0008\n#endif\n#define V4L2_FBUF_CAP_LOCAL_ALPHA\t0x0010\n#define V4L2_FBUF_CAP_GLOBAL_ALPHA\t0x0020\n#define V4L2_FBUF_CAP_LOCAL_INV_ALPHA\t0x0040\n#define V4L2_FBUF_CAP_SRC_CHROMAKEY\t0x0080\n \n#define V4L2_FBUF_FLAG_PRIMARY\t\t0x0001\n#define V4L2_FBUF_FLAG_OVERLAY\t\t0x0002\n#define V4L2_FBUF_FLAG_CHROMAKEY\t0x0004\n#define V4L2_FBUF_FLAG_LOCAL_ALPHA\t0x0008\n#define V4L2_FBUF_FLAG_GLOBAL_ALPHA\t0x0010\n#define V4L2_FBUF_FLAG_LOCAL_INV_ALPHA\t0x0020\n#define V4L2_FBUF_FLAG_SRC_CHROMAKEY\t0x0040\n\nstruct v4l2_clip {\n\tstruct v4l2_rect        c;\n\tstruct v4l2_clip\t__user *next;\n};\n\nstruct v4l2_window {\n\tstruct v4l2_rect        w;\n\t__u32\t\t\tfield;\t  \n\t__u32\t\t\tchromakey;\n\tstruct v4l2_clip\t*clips;\n\t__u32\t\t\tclipcount;\n\tvoid\t\t\t__user *bitmap;\n\t__u8                    global_alpha;\n};\n\n \nstruct v4l2_captureparm {\n\t__u32\t\t   capability;\t   \n\t__u32\t\t   capturemode;\t   \n\tstruct v4l2_fract  timeperframe;   \n\t__u32\t\t   extendedmode;   \n\t__u32              readbuffers;    \n\t__u32\t\t   reserved[4];\n};\n\n \n#define V4L2_MODE_HIGHQUALITY\t0x0001\t \n#define V4L2_CAP_TIMEPERFRAME\t0x1000\t \n\nstruct v4l2_outputparm {\n\t__u32\t\t   capability;\t  \n\t__u32\t\t   outputmode;\t  \n\tstruct v4l2_fract  timeperframe;  \n\t__u32\t\t   extendedmode;  \n\t__u32              writebuffers;  \n\t__u32\t\t   reserved[4];\n};\n\n \nstruct v4l2_cropcap {\n\t__u32\t\t\ttype;\t \n\tstruct v4l2_rect        bounds;\n\tstruct v4l2_rect        defrect;\n\tstruct v4l2_fract       pixelaspect;\n};\n\nstruct v4l2_crop {\n\t__u32\t\t\ttype;\t \n\tstruct v4l2_rect        c;\n};\n\n \nstruct v4l2_selection {\n\t__u32\t\t\ttype;\n\t__u32\t\t\ttarget;\n\t__u32                   flags;\n\tstruct v4l2_rect        r;\n\t__u32                   reserved[9];\n};\n\n\n \n\ntypedef __u64 v4l2_std_id;\n\n \n \n#define V4L2_STD_PAL_B          ((v4l2_std_id)0x00000001)\n#define V4L2_STD_PAL_B1         ((v4l2_std_id)0x00000002)\n#define V4L2_STD_PAL_G          ((v4l2_std_id)0x00000004)\n#define V4L2_STD_PAL_H          ((v4l2_std_id)0x00000008)\n#define V4L2_STD_PAL_I          ((v4l2_std_id)0x00000010)\n#define V4L2_STD_PAL_D          ((v4l2_std_id)0x00000020)\n#define V4L2_STD_PAL_D1         ((v4l2_std_id)0x00000040)\n#define V4L2_STD_PAL_K          ((v4l2_std_id)0x00000080)\n\n#define V4L2_STD_PAL_M          ((v4l2_std_id)0x00000100)\n#define V4L2_STD_PAL_N          ((v4l2_std_id)0x00000200)\n#define V4L2_STD_PAL_Nc         ((v4l2_std_id)0x00000400)\n#define V4L2_STD_PAL_60         ((v4l2_std_id)0x00000800)\n\n#define V4L2_STD_NTSC_M         ((v4l2_std_id)0x00001000)\t \n#define V4L2_STD_NTSC_M_JP      ((v4l2_std_id)0x00002000)\t \n#define V4L2_STD_NTSC_443       ((v4l2_std_id)0x00004000)\n#define V4L2_STD_NTSC_M_KR      ((v4l2_std_id)0x00008000)\t \n\n#define V4L2_STD_SECAM_B        ((v4l2_std_id)0x00010000)\n#define V4L2_STD_SECAM_D        ((v4l2_std_id)0x00020000)\n#define V4L2_STD_SECAM_G        ((v4l2_std_id)0x00040000)\n#define V4L2_STD_SECAM_H        ((v4l2_std_id)0x00080000)\n#define V4L2_STD_SECAM_K        ((v4l2_std_id)0x00100000)\n#define V4L2_STD_SECAM_K1       ((v4l2_std_id)0x00200000)\n#define V4L2_STD_SECAM_L        ((v4l2_std_id)0x00400000)\n#define V4L2_STD_SECAM_LC       ((v4l2_std_id)0x00800000)\n\n \n#define V4L2_STD_ATSC_8_VSB     ((v4l2_std_id)0x01000000)\n#define V4L2_STD_ATSC_16_VSB    ((v4l2_std_id)0x02000000)\n\n \n\n \n\n \n#define V4L2_STD_NTSC           (V4L2_STD_NTSC_M\t|\\\n\t\t\t\t V4L2_STD_NTSC_M_JP     |\\\n\t\t\t\t V4L2_STD_NTSC_M_KR)\n \n#define V4L2_STD_SECAM_DK\t(V4L2_STD_SECAM_D\t|\\\n\t\t\t\t V4L2_STD_SECAM_K\t|\\\n\t\t\t\t V4L2_STD_SECAM_K1)\n \n#define V4L2_STD_SECAM\t\t(V4L2_STD_SECAM_B\t|\\\n\t\t\t\t V4L2_STD_SECAM_G\t|\\\n\t\t\t\t V4L2_STD_SECAM_H\t|\\\n\t\t\t\t V4L2_STD_SECAM_DK\t|\\\n\t\t\t\t V4L2_STD_SECAM_L       |\\\n\t\t\t\t V4L2_STD_SECAM_LC)\n \n#define V4L2_STD_PAL_BG\t\t(V4L2_STD_PAL_B\t\t|\\\n\t\t\t\t V4L2_STD_PAL_B1\t|\\\n\t\t\t\t V4L2_STD_PAL_G)\n#define V4L2_STD_PAL_DK\t\t(V4L2_STD_PAL_D\t\t|\\\n\t\t\t\t V4L2_STD_PAL_D1\t|\\\n\t\t\t\t V4L2_STD_PAL_K)\n \n#define V4L2_STD_PAL\t\t(V4L2_STD_PAL_BG\t|\\\n\t\t\t\t V4L2_STD_PAL_DK\t|\\\n\t\t\t\t V4L2_STD_PAL_H\t\t|\\\n\t\t\t\t V4L2_STD_PAL_I)\n \n#define V4L2_STD_B\t\t(V4L2_STD_PAL_B\t\t|\\\n\t\t\t\t V4L2_STD_PAL_B1\t|\\\n\t\t\t\t V4L2_STD_SECAM_B)\n#define V4L2_STD_G\t\t(V4L2_STD_PAL_G\t\t|\\\n\t\t\t\t V4L2_STD_SECAM_G)\n#define V4L2_STD_H\t\t(V4L2_STD_PAL_H\t\t|\\\n\t\t\t\t V4L2_STD_SECAM_H)\n#define V4L2_STD_L\t\t(V4L2_STD_SECAM_L\t|\\\n\t\t\t\t V4L2_STD_SECAM_LC)\n#define V4L2_STD_GH\t\t(V4L2_STD_G\t\t|\\\n\t\t\t\t V4L2_STD_H)\n#define V4L2_STD_DK\t\t(V4L2_STD_PAL_DK\t|\\\n\t\t\t\t V4L2_STD_SECAM_DK)\n#define V4L2_STD_BG\t\t(V4L2_STD_B\t\t|\\\n\t\t\t\t V4L2_STD_G)\n#define V4L2_STD_MN\t\t(V4L2_STD_PAL_M\t\t|\\\n\t\t\t\t V4L2_STD_PAL_N\t\t|\\\n\t\t\t\t V4L2_STD_PAL_Nc\t|\\\n\t\t\t\t V4L2_STD_NTSC)\n\n \n#define V4L2_STD_MTS\t\t(V4L2_STD_NTSC_M\t|\\\n\t\t\t\t V4L2_STD_PAL_M\t\t|\\\n\t\t\t\t V4L2_STD_PAL_N\t\t|\\\n\t\t\t\t V4L2_STD_PAL_Nc)\n\n \n#define V4L2_STD_525_60\t\t(V4L2_STD_PAL_M\t\t|\\\n\t\t\t\t V4L2_STD_PAL_60\t|\\\n\t\t\t\t V4L2_STD_NTSC\t\t|\\\n\t\t\t\t V4L2_STD_NTSC_443)\n \n#define V4L2_STD_625_50\t\t(V4L2_STD_PAL\t\t|\\\n\t\t\t\t V4L2_STD_PAL_N\t\t|\\\n\t\t\t\t V4L2_STD_PAL_Nc\t|\\\n\t\t\t\t V4L2_STD_SECAM)\n\n#define V4L2_STD_ATSC           (V4L2_STD_ATSC_8_VSB    |\\\n\t\t\t\t V4L2_STD_ATSC_16_VSB)\n \n#define V4L2_STD_UNKNOWN        0\n#define V4L2_STD_ALL            (V4L2_STD_525_60\t|\\\n\t\t\t\t V4L2_STD_625_50)\n\nstruct v4l2_standard {\n\t__u32\t\t     index;\n\tv4l2_std_id          id;\n\t__u8\t\t     name[24];\n\tstruct v4l2_fract    frameperiod;  \n\t__u32\t\t     framelines;\n\t__u32\t\t     reserved[4];\n};\n\n \n\n \nstruct v4l2_bt_timings {\n\t__u32\twidth;\n\t__u32\theight;\n\t__u32\tinterlaced;\n\t__u32\tpolarities;\n\t__u64\tpixelclock;\n\t__u32\thfrontporch;\n\t__u32\thsync;\n\t__u32\thbackporch;\n\t__u32\tvfrontporch;\n\t__u32\tvsync;\n\t__u32\tvbackporch;\n\t__u32\til_vfrontporch;\n\t__u32\til_vsync;\n\t__u32\til_vbackporch;\n\t__u32\tstandards;\n\t__u32\tflags;\n\tstruct v4l2_fract picture_aspect;\n\t__u8\tcea861_vic;\n\t__u8\thdmi_vic;\n\t__u8\treserved[46];\n} __attribute__ ((packed));\n\n \n#define\tV4L2_DV_PROGRESSIVE\t0\n#define\tV4L2_DV_INTERLACED\t1\n\n \n#define V4L2_DV_VSYNC_POS_POL\t0x00000001\n#define V4L2_DV_HSYNC_POS_POL\t0x00000002\n\n \n#define V4L2_DV_BT_STD_CEA861\t(1 << 0)   \n#define V4L2_DV_BT_STD_DMT\t(1 << 1)   \n#define V4L2_DV_BT_STD_CVT\t(1 << 2)   \n#define V4L2_DV_BT_STD_GTF\t(1 << 3)   \n#define V4L2_DV_BT_STD_SDI\t(1 << 4)   \n\n \n\n \n#define V4L2_DV_FL_REDUCED_BLANKING\t\t(1 << 0)\n \n#define V4L2_DV_FL_CAN_REDUCE_FPS\t\t(1 << 1)\n \n#define V4L2_DV_FL_REDUCED_FPS\t\t\t(1 << 2)\n \n#define V4L2_DV_FL_HALF_LINE\t\t\t(1 << 3)\n \n#define V4L2_DV_FL_IS_CE_VIDEO\t\t\t(1 << 4)\n \n#define V4L2_DV_FL_FIRST_FIELD_EXTRA_LINE\t(1 << 5)\n \n#define V4L2_DV_FL_HAS_PICTURE_ASPECT\t\t(1 << 6)\n \n#define V4L2_DV_FL_HAS_CEA861_VIC\t\t(1 << 7)\n \n#define V4L2_DV_FL_HAS_HDMI_VIC\t\t\t(1 << 8)\n \n#define V4L2_DV_FL_CAN_DETECT_REDUCED_FPS\t(1 << 9)\n\n \n#define V4L2_DV_BT_BLANKING_WIDTH(bt) \\\n\t((bt)->hfrontporch + (bt)->hsync + (bt)->hbackporch)\n#define V4L2_DV_BT_FRAME_WIDTH(bt) \\\n\t((bt)->width + V4L2_DV_BT_BLANKING_WIDTH(bt))\n#define V4L2_DV_BT_BLANKING_HEIGHT(bt) \\\n\t((bt)->vfrontporch + (bt)->vsync + (bt)->vbackporch + \\\n\t ((bt)->interlaced ? \\\n\t  ((bt)->il_vfrontporch + (bt)->il_vsync + (bt)->il_vbackporch) : 0))\n#define V4L2_DV_BT_FRAME_HEIGHT(bt) \\\n\t((bt)->height + V4L2_DV_BT_BLANKING_HEIGHT(bt))\n\n \nstruct v4l2_dv_timings {\n\t__u32 type;\n\tunion {\n\t\tstruct v4l2_bt_timings\tbt;\n\t\t__u32\treserved[32];\n\t};\n} __attribute__ ((packed));\n\n \n#define V4L2_DV_BT_656_1120\t0\t \n\n\n \nstruct v4l2_enum_dv_timings {\n\t__u32 index;\n\t__u32 pad;\n\t__u32 reserved[2];\n\tstruct v4l2_dv_timings timings;\n};\n\n \nstruct v4l2_bt_timings_cap {\n\t__u32\tmin_width;\n\t__u32\tmax_width;\n\t__u32\tmin_height;\n\t__u32\tmax_height;\n\t__u64\tmin_pixelclock;\n\t__u64\tmax_pixelclock;\n\t__u32\tstandards;\n\t__u32\tcapabilities;\n\t__u32\treserved[16];\n} __attribute__ ((packed));\n\n \n#define V4L2_DV_BT_CAP_INTERLACED\t(1 << 0)\n \n#define V4L2_DV_BT_CAP_PROGRESSIVE\t(1 << 1)\n \n#define V4L2_DV_BT_CAP_REDUCED_BLANKING\t(1 << 2)\n \n#define V4L2_DV_BT_CAP_CUSTOM\t\t(1 << 3)\n\n \nstruct v4l2_dv_timings_cap {\n\t__u32 type;\n\t__u32 pad;\n\t__u32 reserved[2];\n\tunion {\n\t\tstruct v4l2_bt_timings_cap bt;\n\t\t__u32 raw_data[32];\n\t};\n};\n\n\n \nstruct v4l2_input {\n\t__u32\t     index;\t\t \n\t__u8\t     name[32];\t\t \n\t__u32\t     type;\t\t \n\t__u32\t     audioset;\t\t \n\t__u32        tuner;              \n\tv4l2_std_id  std;\n\t__u32\t     status;\n\t__u32\t     capabilities;\n\t__u32\t     reserved[3];\n};\n\n \n#define V4L2_INPUT_TYPE_TUNER\t\t1\n#define V4L2_INPUT_TYPE_CAMERA\t\t2\n#define V4L2_INPUT_TYPE_TOUCH\t\t3\n\n \n#define V4L2_IN_ST_NO_POWER    0x00000001   \n#define V4L2_IN_ST_NO_SIGNAL   0x00000002\n#define V4L2_IN_ST_NO_COLOR    0x00000004\n\n \n \n#define V4L2_IN_ST_HFLIP       0x00000010  \n#define V4L2_IN_ST_VFLIP       0x00000020  \n\n \n#define V4L2_IN_ST_NO_H_LOCK   0x00000100   \n#define V4L2_IN_ST_COLOR_KILL  0x00000200   \n#define V4L2_IN_ST_NO_V_LOCK   0x00000400   \n#define V4L2_IN_ST_NO_STD_LOCK 0x00000800   \n\n \n#define V4L2_IN_ST_NO_SYNC     0x00010000   \n#define V4L2_IN_ST_NO_EQU      0x00020000   \n#define V4L2_IN_ST_NO_CARRIER  0x00040000   \n\n \n#define V4L2_IN_ST_MACROVISION 0x01000000   \n#define V4L2_IN_ST_NO_ACCESS   0x02000000   \n#define V4L2_IN_ST_VTR         0x04000000   \n\n \n#define V4L2_IN_CAP_DV_TIMINGS\t\t0x00000002  \n#define V4L2_IN_CAP_CUSTOM_TIMINGS\tV4L2_IN_CAP_DV_TIMINGS  \n#define V4L2_IN_CAP_STD\t\t\t0x00000004  \n#define V4L2_IN_CAP_NATIVE_SIZE\t\t0x00000008  \n\n \nstruct v4l2_output {\n\t__u32\t     index;\t\t \n\t__u8\t     name[32];\t\t \n\t__u32\t     type;\t\t \n\t__u32\t     audioset;\t\t \n\t__u32\t     modulator;          \n\tv4l2_std_id  std;\n\t__u32\t     capabilities;\n\t__u32\t     reserved[3];\n};\n \n#define V4L2_OUTPUT_TYPE_MODULATOR\t\t1\n#define V4L2_OUTPUT_TYPE_ANALOG\t\t\t2\n#define V4L2_OUTPUT_TYPE_ANALOGVGAOVERLAY\t3\n\n \n#define V4L2_OUT_CAP_DV_TIMINGS\t\t0x00000002  \n#define V4L2_OUT_CAP_CUSTOM_TIMINGS\tV4L2_OUT_CAP_DV_TIMINGS  \n#define V4L2_OUT_CAP_STD\t\t0x00000004  \n#define V4L2_OUT_CAP_NATIVE_SIZE\t0x00000008  \n\n \nstruct v4l2_control {\n\t__u32\t\t     id;\n\t__s32\t\t     value;\n};\n\nstruct v4l2_ext_control {\n\t__u32 id;\n\t__u32 size;\n\t__u32 reserved2[1];\n\tunion {\n\t\t__s32 value;\n\t\t__s64 value64;\n\t\tchar __user *string;\n\t\t__u8 __user *p_u8;\n\t\t__u16 __user *p_u16;\n\t\t__u32 __user *p_u32;\n\t\t__s32 __user *p_s32;\n\t\t__s64 __user *p_s64;\n\t\tstruct v4l2_area __user *p_area;\n\t\tstruct v4l2_ctrl_h264_sps __user *p_h264_sps;\n\t\tstruct v4l2_ctrl_h264_pps *p_h264_pps;\n\t\tstruct v4l2_ctrl_h264_scaling_matrix __user *p_h264_scaling_matrix;\n\t\tstruct v4l2_ctrl_h264_pred_weights __user *p_h264_pred_weights;\n\t\tstruct v4l2_ctrl_h264_slice_params __user *p_h264_slice_params;\n\t\tstruct v4l2_ctrl_h264_decode_params __user *p_h264_decode_params;\n\t\tstruct v4l2_ctrl_fwht_params __user *p_fwht_params;\n\t\tstruct v4l2_ctrl_vp8_frame __user *p_vp8_frame;\n\t\tstruct v4l2_ctrl_mpeg2_sequence __user *p_mpeg2_sequence;\n\t\tstruct v4l2_ctrl_mpeg2_picture __user *p_mpeg2_picture;\n\t\tstruct v4l2_ctrl_mpeg2_quantisation __user *p_mpeg2_quantisation;\n\t\tstruct v4l2_ctrl_vp9_compressed_hdr __user *p_vp9_compressed_hdr_probs;\n\t\tstruct v4l2_ctrl_vp9_frame __user *p_vp9_frame;\n\t\tstruct v4l2_ctrl_hevc_sps __user *p_hevc_sps;\n\t\tstruct v4l2_ctrl_hevc_pps __user *p_hevc_pps;\n\t\tstruct v4l2_ctrl_hevc_slice_params __user *p_hevc_slice_params;\n\t\tstruct v4l2_ctrl_hevc_scaling_matrix __user *p_hevc_scaling_matrix;\n\t\tstruct v4l2_ctrl_hevc_decode_params __user *p_hevc_decode_params;\n\t\tstruct v4l2_ctrl_av1_sequence __user *p_av1_sequence;\n\t\tstruct v4l2_ctrl_av1_tile_group_entry __user *p_av1_tile_group_entry;\n\t\tstruct v4l2_ctrl_av1_frame __user *p_av1_frame;\n\t\tstruct v4l2_ctrl_av1_film_grain __user *p_av1_film_grain;\n\t\tvoid __user *ptr;\n\t};\n} __attribute__ ((packed));\n\nstruct v4l2_ext_controls {\n\tunion {\n#ifndef __KERNEL__\n\t\t__u32 ctrl_class;\n#endif\n\t\t__u32 which;\n\t};\n\t__u32 count;\n\t__u32 error_idx;\n\t__s32 request_fd;\n\t__u32 reserved[1];\n\tstruct v4l2_ext_control *controls;\n};\n\n#define V4L2_CTRL_ID_MASK\t  (0x0fffffff)\n#ifndef __KERNEL__\n#define V4L2_CTRL_ID2CLASS(id)    ((id) & 0x0fff0000UL)\n#endif\n#define V4L2_CTRL_ID2WHICH(id)    ((id) & 0x0fff0000UL)\n#define V4L2_CTRL_DRIVER_PRIV(id) (((id) & 0xffff) >= 0x1000)\n#define V4L2_CTRL_MAX_DIMS\t  (4)\n#define V4L2_CTRL_WHICH_CUR_VAL   0\n#define V4L2_CTRL_WHICH_DEF_VAL   0x0f000000\n#define V4L2_CTRL_WHICH_REQUEST_VAL 0x0f010000\n\nenum v4l2_ctrl_type {\n\tV4L2_CTRL_TYPE_INTEGER\t     = 1,\n\tV4L2_CTRL_TYPE_BOOLEAN\t     = 2,\n\tV4L2_CTRL_TYPE_MENU\t     = 3,\n\tV4L2_CTRL_TYPE_BUTTON\t     = 4,\n\tV4L2_CTRL_TYPE_INTEGER64     = 5,\n\tV4L2_CTRL_TYPE_CTRL_CLASS    = 6,\n\tV4L2_CTRL_TYPE_STRING        = 7,\n\tV4L2_CTRL_TYPE_BITMASK       = 8,\n\tV4L2_CTRL_TYPE_INTEGER_MENU  = 9,\n\n\t \n\tV4L2_CTRL_COMPOUND_TYPES     = 0x0100,\n\tV4L2_CTRL_TYPE_U8\t     = 0x0100,\n\tV4L2_CTRL_TYPE_U16\t     = 0x0101,\n\tV4L2_CTRL_TYPE_U32\t     = 0x0102,\n\tV4L2_CTRL_TYPE_AREA          = 0x0106,\n\n\tV4L2_CTRL_TYPE_HDR10_CLL_INFO\t\t= 0x0110,\n\tV4L2_CTRL_TYPE_HDR10_MASTERING_DISPLAY\t= 0x0111,\n\n\tV4L2_CTRL_TYPE_H264_SPS             = 0x0200,\n\tV4L2_CTRL_TYPE_H264_PPS\t\t    = 0x0201,\n\tV4L2_CTRL_TYPE_H264_SCALING_MATRIX  = 0x0202,\n\tV4L2_CTRL_TYPE_H264_SLICE_PARAMS    = 0x0203,\n\tV4L2_CTRL_TYPE_H264_DECODE_PARAMS   = 0x0204,\n\tV4L2_CTRL_TYPE_H264_PRED_WEIGHTS    = 0x0205,\n\n\tV4L2_CTRL_TYPE_FWHT_PARAMS\t    = 0x0220,\n\n\tV4L2_CTRL_TYPE_VP8_FRAME            = 0x0240,\n\n\tV4L2_CTRL_TYPE_MPEG2_QUANTISATION   = 0x0250,\n\tV4L2_CTRL_TYPE_MPEG2_SEQUENCE       = 0x0251,\n\tV4L2_CTRL_TYPE_MPEG2_PICTURE        = 0x0252,\n\n\tV4L2_CTRL_TYPE_VP9_COMPRESSED_HDR\t= 0x0260,\n\tV4L2_CTRL_TYPE_VP9_FRAME\t\t= 0x0261,\n\n\tV4L2_CTRL_TYPE_HEVC_SPS\t\t\t= 0x0270,\n\tV4L2_CTRL_TYPE_HEVC_PPS\t\t\t= 0x0271,\n\tV4L2_CTRL_TYPE_HEVC_SLICE_PARAMS\t= 0x0272,\n\tV4L2_CTRL_TYPE_HEVC_SCALING_MATRIX\t= 0x0273,\n\tV4L2_CTRL_TYPE_HEVC_DECODE_PARAMS\t= 0x0274,\n\n\tV4L2_CTRL_TYPE_AV1_SEQUENCE\t    = 0x280,\n\tV4L2_CTRL_TYPE_AV1_TILE_GROUP_ENTRY = 0x281,\n\tV4L2_CTRL_TYPE_AV1_FRAME\t    = 0x282,\n\tV4L2_CTRL_TYPE_AV1_FILM_GRAIN\t    = 0x283,\n};\n\n \nstruct v4l2_queryctrl {\n\t__u32\t\t     id;\n\t__u32\t\t     type;\t \n\t__u8\t\t     name[32];\t \n\t__s32\t\t     minimum;\t \n\t__s32\t\t     maximum;\n\t__s32\t\t     step;\n\t__s32\t\t     default_value;\n\t__u32                flags;\n\t__u32\t\t     reserved[2];\n};\n\n \nstruct v4l2_query_ext_ctrl {\n\t__u32\t\t     id;\n\t__u32\t\t     type;\n\tchar\t\t     name[32];\n\t__s64\t\t     minimum;\n\t__s64\t\t     maximum;\n\t__u64\t\t     step;\n\t__s64\t\t     default_value;\n\t__u32                flags;\n\t__u32                elem_size;\n\t__u32                elems;\n\t__u32                nr_of_dims;\n\t__u32                dims[V4L2_CTRL_MAX_DIMS];\n\t__u32\t\t     reserved[32];\n};\n\n \nstruct v4l2_querymenu {\n\t__u32\t\tid;\n\t__u32\t\tindex;\n\tunion {\n\t\t__u8\tname[32];\t \n\t\t__s64\tvalue;\n\t};\n\t__u32\t\treserved;\n} __attribute__ ((packed));\n\n \n#define V4L2_CTRL_FLAG_DISABLED\t\t0x0001\n#define V4L2_CTRL_FLAG_GRABBED\t\t0x0002\n#define V4L2_CTRL_FLAG_READ_ONLY\t0x0004\n#define V4L2_CTRL_FLAG_UPDATE\t\t0x0008\n#define V4L2_CTRL_FLAG_INACTIVE\t\t0x0010\n#define V4L2_CTRL_FLAG_SLIDER\t\t0x0020\n#define V4L2_CTRL_FLAG_WRITE_ONLY\t0x0040\n#define V4L2_CTRL_FLAG_VOLATILE\t\t0x0080\n#define V4L2_CTRL_FLAG_HAS_PAYLOAD\t0x0100\n#define V4L2_CTRL_FLAG_EXECUTE_ON_WRITE\t0x0200\n#define V4L2_CTRL_FLAG_MODIFY_LAYOUT\t0x0400\n#define V4L2_CTRL_FLAG_DYNAMIC_ARRAY\t0x0800\n\n \n#define V4L2_CTRL_FLAG_NEXT_CTRL\t0x80000000\n#define V4L2_CTRL_FLAG_NEXT_COMPOUND\t0x40000000\n\n \n#define V4L2_CID_MAX_CTRLS\t\t1024\n \n#define V4L2_CID_PRIVATE_BASE\t\t0x08000000\n\n\n \nstruct v4l2_tuner {\n\t__u32                   index;\n\t__u8\t\t\tname[32];\n\t__u32\t\t\ttype;\t \n\t__u32\t\t\tcapability;\n\t__u32\t\t\trangelow;\n\t__u32\t\t\trangehigh;\n\t__u32\t\t\trxsubchans;\n\t__u32\t\t\taudmode;\n\t__s32\t\t\tsignal;\n\t__s32\t\t\tafc;\n\t__u32\t\t\treserved[4];\n};\n\nstruct v4l2_modulator {\n\t__u32\t\t\tindex;\n\t__u8\t\t\tname[32];\n\t__u32\t\t\tcapability;\n\t__u32\t\t\trangelow;\n\t__u32\t\t\trangehigh;\n\t__u32\t\t\ttxsubchans;\n\t__u32\t\t\ttype;\t \n\t__u32\t\t\treserved[3];\n};\n\n \n#define V4L2_TUNER_CAP_LOW\t\t0x0001\n#define V4L2_TUNER_CAP_NORM\t\t0x0002\n#define V4L2_TUNER_CAP_HWSEEK_BOUNDED\t0x0004\n#define V4L2_TUNER_CAP_HWSEEK_WRAP\t0x0008\n#define V4L2_TUNER_CAP_STEREO\t\t0x0010\n#define V4L2_TUNER_CAP_LANG2\t\t0x0020\n#define V4L2_TUNER_CAP_SAP\t\t0x0020\n#define V4L2_TUNER_CAP_LANG1\t\t0x0040\n#define V4L2_TUNER_CAP_RDS\t\t0x0080\n#define V4L2_TUNER_CAP_RDS_BLOCK_IO\t0x0100\n#define V4L2_TUNER_CAP_RDS_CONTROLS\t0x0200\n#define V4L2_TUNER_CAP_FREQ_BANDS\t0x0400\n#define V4L2_TUNER_CAP_HWSEEK_PROG_LIM\t0x0800\n#define V4L2_TUNER_CAP_1HZ\t\t0x1000\n\n \n#define V4L2_TUNER_SUB_MONO\t\t0x0001\n#define V4L2_TUNER_SUB_STEREO\t\t0x0002\n#define V4L2_TUNER_SUB_LANG2\t\t0x0004\n#define V4L2_TUNER_SUB_SAP\t\t0x0004\n#define V4L2_TUNER_SUB_LANG1\t\t0x0008\n#define V4L2_TUNER_SUB_RDS\t\t0x0010\n\n \n#define V4L2_TUNER_MODE_MONO\t\t0x0000\n#define V4L2_TUNER_MODE_STEREO\t\t0x0001\n#define V4L2_TUNER_MODE_LANG2\t\t0x0002\n#define V4L2_TUNER_MODE_SAP\t\t0x0002\n#define V4L2_TUNER_MODE_LANG1\t\t0x0003\n#define V4L2_TUNER_MODE_LANG1_LANG2\t0x0004\n\nstruct v4l2_frequency {\n\t__u32\ttuner;\n\t__u32\ttype;\t \n\t__u32\tfrequency;\n\t__u32\treserved[8];\n};\n\n#define V4L2_BAND_MODULATION_VSB\t(1 << 1)\n#define V4L2_BAND_MODULATION_FM\t\t(1 << 2)\n#define V4L2_BAND_MODULATION_AM\t\t(1 << 3)\n\nstruct v4l2_frequency_band {\n\t__u32\ttuner;\n\t__u32\ttype;\t \n\t__u32\tindex;\n\t__u32\tcapability;\n\t__u32\trangelow;\n\t__u32\trangehigh;\n\t__u32\tmodulation;\n\t__u32\treserved[9];\n};\n\nstruct v4l2_hw_freq_seek {\n\t__u32\ttuner;\n\t__u32\ttype;\t \n\t__u32\tseek_upward;\n\t__u32\twrap_around;\n\t__u32\tspacing;\n\t__u32\trangelow;\n\t__u32\trangehigh;\n\t__u32\treserved[5];\n};\n\n \n\nstruct v4l2_rds_data {\n\t__u8\tlsb;\n\t__u8\tmsb;\n\t__u8\tblock;\n} __attribute__ ((packed));\n\n#define V4L2_RDS_BLOCK_MSK\t 0x7\n#define V4L2_RDS_BLOCK_A\t 0\n#define V4L2_RDS_BLOCK_B\t 1\n#define V4L2_RDS_BLOCK_C\t 2\n#define V4L2_RDS_BLOCK_D\t 3\n#define V4L2_RDS_BLOCK_C_ALT\t 4\n#define V4L2_RDS_BLOCK_INVALID\t 7\n\n#define V4L2_RDS_BLOCK_CORRECTED 0x40\n#define V4L2_RDS_BLOCK_ERROR\t 0x80\n\n \nstruct v4l2_audio {\n\t__u32\tindex;\n\t__u8\tname[32];\n\t__u32\tcapability;\n\t__u32\tmode;\n\t__u32\treserved[2];\n};\n\n \n#define V4L2_AUDCAP_STEREO\t\t0x00001\n#define V4L2_AUDCAP_AVL\t\t\t0x00002\n\n \n#define V4L2_AUDMODE_AVL\t\t0x00001\n\nstruct v4l2_audioout {\n\t__u32\tindex;\n\t__u8\tname[32];\n\t__u32\tcapability;\n\t__u32\tmode;\n\t__u32\treserved[2];\n};\n\n \n#if 1\n#define V4L2_ENC_IDX_FRAME_I    (0)\n#define V4L2_ENC_IDX_FRAME_P    (1)\n#define V4L2_ENC_IDX_FRAME_B    (2)\n#define V4L2_ENC_IDX_FRAME_MASK (0xf)\n\nstruct v4l2_enc_idx_entry {\n\t__u64 offset;\n\t__u64 pts;\n\t__u32 length;\n\t__u32 flags;\n\t__u32 reserved[2];\n};\n\n#define V4L2_ENC_IDX_ENTRIES (64)\nstruct v4l2_enc_idx {\n\t__u32 entries;\n\t__u32 entries_cap;\n\t__u32 reserved[4];\n\tstruct v4l2_enc_idx_entry entry[V4L2_ENC_IDX_ENTRIES];\n};\n\n\n#define V4L2_ENC_CMD_START      (0)\n#define V4L2_ENC_CMD_STOP       (1)\n#define V4L2_ENC_CMD_PAUSE      (2)\n#define V4L2_ENC_CMD_RESUME     (3)\n\n \n#define V4L2_ENC_CMD_STOP_AT_GOP_END    (1 << 0)\n\nstruct v4l2_encoder_cmd {\n\t__u32 cmd;\n\t__u32 flags;\n\tunion {\n\t\tstruct {\n\t\t\t__u32 data[8];\n\t\t} raw;\n\t};\n};\n\n \n#define V4L2_DEC_CMD_START       (0)\n#define V4L2_DEC_CMD_STOP        (1)\n#define V4L2_DEC_CMD_PAUSE       (2)\n#define V4L2_DEC_CMD_RESUME      (3)\n#define V4L2_DEC_CMD_FLUSH       (4)\n\n \n#define V4L2_DEC_CMD_START_MUTE_AUDIO\t(1 << 0)\n\n \n#define V4L2_DEC_CMD_PAUSE_TO_BLACK\t(1 << 0)\n\n \n#define V4L2_DEC_CMD_STOP_TO_BLACK\t(1 << 0)\n#define V4L2_DEC_CMD_STOP_IMMEDIATELY\t(1 << 1)\n\n \n\n \n#define V4L2_DEC_START_FMT_NONE\t\t(0)\n \n#define V4L2_DEC_START_FMT_GOP\t\t(1)\n\n \nstruct v4l2_decoder_cmd {\n\t__u32 cmd;\n\t__u32 flags;\n\tunion {\n\t\tstruct {\n\t\t\t__u64 pts;\n\t\t} stop;\n\n\t\tstruct {\n\t\t\t \n\t\t\t__s32 speed;\n\t\t\t__u32 format;\n\t\t} start;\n\n\t\tstruct {\n\t\t\t__u32 data[16];\n\t\t} raw;\n\t};\n};\n#endif\n\n\n \n\n \nstruct v4l2_vbi_format {\n\t__u32\tsampling_rate;\t\t \n\t__u32\toffset;\n\t__u32\tsamples_per_line;\n\t__u32\tsample_format;\t\t \n\t__s32\tstart[2];\n\t__u32\tcount[2];\n\t__u32\tflags;\t\t\t \n\t__u32\treserved[2];\t\t \n};\n\n \n#define V4L2_VBI_UNSYNC\t\t(1 << 0)\n#define V4L2_VBI_INTERLACED\t(1 << 1)\n\n \n#define V4L2_VBI_ITU_525_F1_START (1)\n#define V4L2_VBI_ITU_525_F2_START (264)\n#define V4L2_VBI_ITU_625_F1_START (1)\n#define V4L2_VBI_ITU_625_F2_START (314)\n\n \n\nstruct v4l2_sliced_vbi_format {\n\t__u16   service_set;\n\t \n\t__u16   service_lines[2][24];\n\t__u32   io_size;\n\t__u32   reserved[2];             \n};\n\n \n#define V4L2_SLICED_TELETEXT_B          (0x0001)\n \n#define V4L2_SLICED_VPS                 (0x0400)\n \n#define V4L2_SLICED_CAPTION_525         (0x1000)\n \n#define V4L2_SLICED_WSS_625             (0x4000)\n\n#define V4L2_SLICED_VBI_525             (V4L2_SLICED_CAPTION_525)\n#define V4L2_SLICED_VBI_625             (V4L2_SLICED_TELETEXT_B | V4L2_SLICED_VPS | V4L2_SLICED_WSS_625)\n\nstruct v4l2_sliced_vbi_cap {\n\t__u16   service_set;\n\t \n\t__u16   service_lines[2][24];\n\t__u32\ttype;\t\t \n\t__u32   reserved[3];     \n};\n\nstruct v4l2_sliced_vbi_data {\n\t__u32   id;\n\t__u32   field;           \n\t__u32   line;            \n\t__u32   reserved;        \n\t__u8    data[48];\n};\n\n \n\n \n\n \n#define V4L2_MPEG_VBI_IVTV_TELETEXT_B     (1)\n#define V4L2_MPEG_VBI_IVTV_CAPTION_525    (4)\n#define V4L2_MPEG_VBI_IVTV_WSS_625        (5)\n#define V4L2_MPEG_VBI_IVTV_VPS            (7)\n\nstruct v4l2_mpeg_vbi_itv0_line {\n\t__u8 id;\t \n\t__u8 data[42];\t \n} __attribute__ ((packed));\n\nstruct v4l2_mpeg_vbi_itv0 {\n\t__le32 linemask[2];  \n\tstruct v4l2_mpeg_vbi_itv0_line line[35];\n} __attribute__ ((packed));\n\nstruct v4l2_mpeg_vbi_ITV0 {\n\tstruct v4l2_mpeg_vbi_itv0_line line[36];\n} __attribute__ ((packed));\n\n#define V4L2_MPEG_VBI_IVTV_MAGIC0\t\"itv0\"\n#define V4L2_MPEG_VBI_IVTV_MAGIC1\t\"ITV0\"\n\nstruct v4l2_mpeg_vbi_fmt_ivtv {\n\t__u8 magic[4];\n\tunion {\n\t\tstruct v4l2_mpeg_vbi_itv0 itv0;\n\t\tstruct v4l2_mpeg_vbi_ITV0 ITV0;\n\t};\n} __attribute__ ((packed));\n\n \n\n \nstruct v4l2_plane_pix_format {\n\t__u32\t\tsizeimage;\n\t__u32\t\tbytesperline;\n\t__u16\t\treserved[6];\n} __attribute__ ((packed));\n\n \nstruct v4l2_pix_format_mplane {\n\t__u32\t\t\t\twidth;\n\t__u32\t\t\t\theight;\n\t__u32\t\t\t\tpixelformat;\n\t__u32\t\t\t\tfield;\n\t__u32\t\t\t\tcolorspace;\n\n\tstruct v4l2_plane_pix_format\tplane_fmt[VIDEO_MAX_PLANES];\n\t__u8\t\t\t\tnum_planes;\n\t__u8\t\t\t\tflags;\n\t union {\n\t\t__u8\t\t\t\tycbcr_enc;\n\t\t__u8\t\t\t\thsv_enc;\n\t};\n\t__u8\t\t\t\tquantization;\n\t__u8\t\t\t\txfer_func;\n\t__u8\t\t\t\treserved[7];\n} __attribute__ ((packed));\n\n \nstruct v4l2_sdr_format {\n\t__u32\t\t\t\tpixelformat;\n\t__u32\t\t\t\tbuffersize;\n\t__u8\t\t\t\treserved[24];\n} __attribute__ ((packed));\n\n \nstruct v4l2_meta_format {\n\t__u32\t\t\t\tdataformat;\n\t__u32\t\t\t\tbuffersize;\n} __attribute__ ((packed));\n\n \nstruct v4l2_format {\n\t__u32\t type;\n\tunion {\n\t\tstruct v4l2_pix_format\t\tpix;      \n\t\tstruct v4l2_pix_format_mplane\tpix_mp;   \n\t\tstruct v4l2_window\t\twin;      \n\t\tstruct v4l2_vbi_format\t\tvbi;      \n\t\tstruct v4l2_sliced_vbi_format\tsliced;   \n\t\tstruct v4l2_sdr_format\t\tsdr;      \n\t\tstruct v4l2_meta_format\t\tmeta;     \n\t\t__u8\traw_data[200];                    \n\t} fmt;\n};\n\n \nstruct v4l2_streamparm {\n\t__u32\t type;\t\t\t \n\tunion {\n\t\tstruct v4l2_captureparm\tcapture;\n\t\tstruct v4l2_outputparm\toutput;\n\t\t__u8\traw_data[200];   \n\t} parm;\n};\n\n \n\n#define V4L2_EVENT_ALL\t\t\t\t0\n#define V4L2_EVENT_VSYNC\t\t\t1\n#define V4L2_EVENT_EOS\t\t\t\t2\n#define V4L2_EVENT_CTRL\t\t\t\t3\n#define V4L2_EVENT_FRAME_SYNC\t\t\t4\n#define V4L2_EVENT_SOURCE_CHANGE\t\t5\n#define V4L2_EVENT_MOTION_DET\t\t\t6\n#define V4L2_EVENT_PRIVATE_START\t\t0x08000000\n\n \nstruct v4l2_event_vsync {\n\t \n\t__u8 field;\n} __attribute__ ((packed));\n\n \n#define V4L2_EVENT_CTRL_CH_VALUE\t\t(1 << 0)\n#define V4L2_EVENT_CTRL_CH_FLAGS\t\t(1 << 1)\n#define V4L2_EVENT_CTRL_CH_RANGE\t\t(1 << 2)\n#define V4L2_EVENT_CTRL_CH_DIMENSIONS\t\t(1 << 3)\n\nstruct v4l2_event_ctrl {\n\t__u32 changes;\n\t__u32 type;\n\tunion {\n\t\t__s32 value;\n\t\t__s64 value64;\n\t};\n\t__u32 flags;\n\t__s32 minimum;\n\t__s32 maximum;\n\t__s32 step;\n\t__s32 default_value;\n};\n\nstruct v4l2_event_frame_sync {\n\t__u32 frame_sequence;\n};\n\n#define V4L2_EVENT_SRC_CH_RESOLUTION\t\t(1 << 0)\n\nstruct v4l2_event_src_change {\n\t__u32 changes;\n};\n\n#define V4L2_EVENT_MD_FL_HAVE_FRAME_SEQ\t(1 << 0)\n\n \nstruct v4l2_event_motion_det {\n\t__u32 flags;\n\t__u32 frame_sequence;\n\t__u32 region_mask;\n};\n\nstruct v4l2_event {\n\t__u32\t\t\t\ttype;\n\tunion {\n\t\tstruct v4l2_event_vsync\t\tvsync;\n\t\tstruct v4l2_event_ctrl\t\tctrl;\n\t\tstruct v4l2_event_frame_sync\tframe_sync;\n\t\tstruct v4l2_event_src_change\tsrc_change;\n\t\tstruct v4l2_event_motion_det\tmotion_det;\n\t\t__u8\t\t\t\tdata[64];\n\t} u;\n\t__u32\t\t\t\tpending;\n\t__u32\t\t\t\tsequence;\n#ifdef __KERNEL__\n\tstruct __kernel_timespec\ttimestamp;\n#else\n\tstruct timespec\t\t\ttimestamp;\n#endif\n\t__u32\t\t\t\tid;\n\t__u32\t\t\t\treserved[8];\n};\n\n#define V4L2_EVENT_SUB_FL_SEND_INITIAL\t\t(1 << 0)\n#define V4L2_EVENT_SUB_FL_ALLOW_FEEDBACK\t(1 << 1)\n\nstruct v4l2_event_subscription {\n\t__u32\t\t\t\ttype;\n\t__u32\t\t\t\tid;\n\t__u32\t\t\t\tflags;\n\t__u32\t\t\t\treserved[5];\n};\n\n \n\n \n\n#define V4L2_CHIP_MATCH_BRIDGE      0   \n#define V4L2_CHIP_MATCH_SUBDEV      4   \n\n \n#define V4L2_CHIP_MATCH_HOST V4L2_CHIP_MATCH_BRIDGE\n#define V4L2_CHIP_MATCH_I2C_DRIVER  1   \n#define V4L2_CHIP_MATCH_I2C_ADDR    2   \n#define V4L2_CHIP_MATCH_AC97        3   \n\nstruct v4l2_dbg_match {\n\t__u32 type;  \n\tunion {      \n\t\t__u32 addr;\n\t\tchar name[32];\n\t};\n} __attribute__ ((packed));\n\nstruct v4l2_dbg_register {\n\tstruct v4l2_dbg_match match;\n\t__u32 size;\t \n\t__u64 reg;\n\t__u64 val;\n} __attribute__ ((packed));\n\n#define V4L2_CHIP_FL_READABLE (1 << 0)\n#define V4L2_CHIP_FL_WRITABLE (1 << 1)\n\n \nstruct v4l2_dbg_chip_info {\n\tstruct v4l2_dbg_match match;\n\tchar name[32];\n\t__u32 flags;\n\t__u32 reserved[32];\n} __attribute__ ((packed));\n\n \nstruct v4l2_create_buffers {\n\t__u32\t\t\tindex;\n\t__u32\t\t\tcount;\n\t__u32\t\t\tmemory;\n\tstruct v4l2_format\tformat;\n\t__u32\t\t\tcapabilities;\n\t__u32\t\t\tflags;\n\t__u32\t\t\treserved[6];\n};\n\n \n#define VIDIOC_QUERYCAP\t\t _IOR('V',  0, struct v4l2_capability)\n#define VIDIOC_ENUM_FMT         _IOWR('V',  2, struct v4l2_fmtdesc)\n#define VIDIOC_G_FMT\t\t_IOWR('V',  4, struct v4l2_format)\n#define VIDIOC_S_FMT\t\t_IOWR('V',  5, struct v4l2_format)\n#define VIDIOC_REQBUFS\t\t_IOWR('V',  8, struct v4l2_requestbuffers)\n#define VIDIOC_QUERYBUF\t\t_IOWR('V',  9, struct v4l2_buffer)\n#define VIDIOC_G_FBUF\t\t _IOR('V', 10, struct v4l2_framebuffer)\n#define VIDIOC_S_FBUF\t\t _IOW('V', 11, struct v4l2_framebuffer)\n#define VIDIOC_OVERLAY\t\t _IOW('V', 14, int)\n#define VIDIOC_QBUF\t\t_IOWR('V', 15, struct v4l2_buffer)\n#define VIDIOC_EXPBUF\t\t_IOWR('V', 16, struct v4l2_exportbuffer)\n#define VIDIOC_DQBUF\t\t_IOWR('V', 17, struct v4l2_buffer)\n#define VIDIOC_STREAMON\t\t _IOW('V', 18, int)\n#define VIDIOC_STREAMOFF\t _IOW('V', 19, int)\n#define VIDIOC_G_PARM\t\t_IOWR('V', 21, struct v4l2_streamparm)\n#define VIDIOC_S_PARM\t\t_IOWR('V', 22, struct v4l2_streamparm)\n#define VIDIOC_G_STD\t\t _IOR('V', 23, v4l2_std_id)\n#define VIDIOC_S_STD\t\t _IOW('V', 24, v4l2_std_id)\n#define VIDIOC_ENUMSTD\t\t_IOWR('V', 25, struct v4l2_standard)\n#define VIDIOC_ENUMINPUT\t_IOWR('V', 26, struct v4l2_input)\n#define VIDIOC_G_CTRL\t\t_IOWR('V', 27, struct v4l2_control)\n#define VIDIOC_S_CTRL\t\t_IOWR('V', 28, struct v4l2_control)\n#define VIDIOC_G_TUNER\t\t_IOWR('V', 29, struct v4l2_tuner)\n#define VIDIOC_S_TUNER\t\t _IOW('V', 30, struct v4l2_tuner)\n#define VIDIOC_G_AUDIO\t\t _IOR('V', 33, struct v4l2_audio)\n#define VIDIOC_S_AUDIO\t\t _IOW('V', 34, struct v4l2_audio)\n#define VIDIOC_QUERYCTRL\t_IOWR('V', 36, struct v4l2_queryctrl)\n#define VIDIOC_QUERYMENU\t_IOWR('V', 37, struct v4l2_querymenu)\n#define VIDIOC_G_INPUT\t\t _IOR('V', 38, int)\n#define VIDIOC_S_INPUT\t\t_IOWR('V', 39, int)\n#define VIDIOC_G_EDID\t\t_IOWR('V', 40, struct v4l2_edid)\n#define VIDIOC_S_EDID\t\t_IOWR('V', 41, struct v4l2_edid)\n#define VIDIOC_G_OUTPUT\t\t _IOR('V', 46, int)\n#define VIDIOC_S_OUTPUT\t\t_IOWR('V', 47, int)\n#define VIDIOC_ENUMOUTPUT\t_IOWR('V', 48, struct v4l2_output)\n#define VIDIOC_G_AUDOUT\t\t _IOR('V', 49, struct v4l2_audioout)\n#define VIDIOC_S_AUDOUT\t\t _IOW('V', 50, struct v4l2_audioout)\n#define VIDIOC_G_MODULATOR\t_IOWR('V', 54, struct v4l2_modulator)\n#define VIDIOC_S_MODULATOR\t _IOW('V', 55, struct v4l2_modulator)\n#define VIDIOC_G_FREQUENCY\t_IOWR('V', 56, struct v4l2_frequency)\n#define VIDIOC_S_FREQUENCY\t _IOW('V', 57, struct v4l2_frequency)\n#define VIDIOC_CROPCAP\t\t_IOWR('V', 58, struct v4l2_cropcap)\n#define VIDIOC_G_CROP\t\t_IOWR('V', 59, struct v4l2_crop)\n#define VIDIOC_S_CROP\t\t _IOW('V', 60, struct v4l2_crop)\n#define VIDIOC_G_JPEGCOMP\t _IOR('V', 61, struct v4l2_jpegcompression)\n#define VIDIOC_S_JPEGCOMP\t _IOW('V', 62, struct v4l2_jpegcompression)\n#define VIDIOC_QUERYSTD\t\t _IOR('V', 63, v4l2_std_id)\n#define VIDIOC_TRY_FMT\t\t_IOWR('V', 64, struct v4l2_format)\n#define VIDIOC_ENUMAUDIO\t_IOWR('V', 65, struct v4l2_audio)\n#define VIDIOC_ENUMAUDOUT\t_IOWR('V', 66, struct v4l2_audioout)\n#define VIDIOC_G_PRIORITY\t _IOR('V', 67, __u32)  \n#define VIDIOC_S_PRIORITY\t _IOW('V', 68, __u32)  \n#define VIDIOC_G_SLICED_VBI_CAP _IOWR('V', 69, struct v4l2_sliced_vbi_cap)\n#define VIDIOC_LOG_STATUS         _IO('V', 70)\n#define VIDIOC_G_EXT_CTRLS\t_IOWR('V', 71, struct v4l2_ext_controls)\n#define VIDIOC_S_EXT_CTRLS\t_IOWR('V', 72, struct v4l2_ext_controls)\n#define VIDIOC_TRY_EXT_CTRLS\t_IOWR('V', 73, struct v4l2_ext_controls)\n#define VIDIOC_ENUM_FRAMESIZES\t_IOWR('V', 74, struct v4l2_frmsizeenum)\n#define VIDIOC_ENUM_FRAMEINTERVALS _IOWR('V', 75, struct v4l2_frmivalenum)\n#define VIDIOC_G_ENC_INDEX       _IOR('V', 76, struct v4l2_enc_idx)\n#define VIDIOC_ENCODER_CMD      _IOWR('V', 77, struct v4l2_encoder_cmd)\n#define VIDIOC_TRY_ENCODER_CMD  _IOWR('V', 78, struct v4l2_encoder_cmd)\n\n \n#define\tVIDIOC_DBG_S_REGISTER\t _IOW('V', 79, struct v4l2_dbg_register)\n#define\tVIDIOC_DBG_G_REGISTER\t_IOWR('V', 80, struct v4l2_dbg_register)\n\n#define VIDIOC_S_HW_FREQ_SEEK\t _IOW('V', 82, struct v4l2_hw_freq_seek)\n#define\tVIDIOC_S_DV_TIMINGS\t_IOWR('V', 87, struct v4l2_dv_timings)\n#define\tVIDIOC_G_DV_TIMINGS\t_IOWR('V', 88, struct v4l2_dv_timings)\n#define\tVIDIOC_DQEVENT\t\t _IOR('V', 89, struct v4l2_event)\n#define\tVIDIOC_SUBSCRIBE_EVENT\t _IOW('V', 90, struct v4l2_event_subscription)\n#define\tVIDIOC_UNSUBSCRIBE_EVENT _IOW('V', 91, struct v4l2_event_subscription)\n#define VIDIOC_CREATE_BUFS\t_IOWR('V', 92, struct v4l2_create_buffers)\n#define VIDIOC_PREPARE_BUF\t_IOWR('V', 93, struct v4l2_buffer)\n#define VIDIOC_G_SELECTION\t_IOWR('V', 94, struct v4l2_selection)\n#define VIDIOC_S_SELECTION\t_IOWR('V', 95, struct v4l2_selection)\n#define VIDIOC_DECODER_CMD\t_IOWR('V', 96, struct v4l2_decoder_cmd)\n#define VIDIOC_TRY_DECODER_CMD\t_IOWR('V', 97, struct v4l2_decoder_cmd)\n#define VIDIOC_ENUM_DV_TIMINGS  _IOWR('V', 98, struct v4l2_enum_dv_timings)\n#define VIDIOC_QUERY_DV_TIMINGS  _IOR('V', 99, struct v4l2_dv_timings)\n#define VIDIOC_DV_TIMINGS_CAP   _IOWR('V', 100, struct v4l2_dv_timings_cap)\n#define VIDIOC_ENUM_FREQ_BANDS\t_IOWR('V', 101, struct v4l2_frequency_band)\n\n \n#define VIDIOC_DBG_G_CHIP_INFO  _IOWR('V', 102, struct v4l2_dbg_chip_info)\n\n#define VIDIOC_QUERY_EXT_CTRL\t_IOWR('V', 103, struct v4l2_query_ext_ctrl)\n\n \n\n#define BASE_VIDIOC_PRIVATE\t192\t\t \n\n \n#ifndef __KERNEL__\n#define V4L2_PIX_FMT_HM12 V4L2_PIX_FMT_NV12_16L16\n#define V4L2_PIX_FMT_SUNXI_TILED_NV12 V4L2_PIX_FMT_NV12_32L32\n \n#define V4L2_CAP_ASYNCIO 0x02000000\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}