# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/385_final_project {U:/385_final_project/mario.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:31 on Apr 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/385_final_project" U:/385_final_project/mario.sv 
# -- Compiling module mario
# ** Error: U:/385_final_project/mario.sv(25): 'process' already declared as a typedef
# ** Error: U:/385_final_project/mario.sv(25): 'process' already declared as a typedef
# ** Error: (vlog-13069) U:/385_final_project/mario.sv(69): near "<=": syntax error, unexpected <=, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER or '='.
# ** Error: U:/385_final_project/mario.sv(72): Illegal declaration after the statement near line '68'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) U:/385_final_project/mario.sv(84): near "<=": syntax error, unexpected <=, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER or '='.
# ** Error: U:/385_final_project/mario.sv(86): Illegal declaration after the statement near line '83'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) U:/385_final_project/mario.sv(102): near ";": syntax error, unexpected ';', expecting '\''.
# ** Error: (vlog-13069) U:/385_final_project/mario.sv(148): near "+": syntax error, unexpected '+', expecting '\''.
# ** Error: (vlog-13069) U:/385_final_project/mario.sv(222): near "+": syntax error, unexpected '+', expecting '\''.
# ** Error: (vlog-13069) U:/385_final_project/mario.sv(231): near "+": syntax error, unexpected '+', expecting '\''.
# ** Error: U:/385_final_project/mario.sv(256): (vlog-13205) Syntax error found in the scope following 'next_counter'. Is there a missing '::'?
# End time: 02:08:31 on Apr 18,2018, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA/16.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab8_run_msim_rtl_verilog.do line 8
# C:/intelFPGA/16.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+U:/385_final_project {U:/385_final_project/mario.sv}"
