// Seed: 884399813
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input uwire id_3,
    input wire id_4,
    input uwire id_5
);
  wand id_7;
  logic [7:0][1 'd0] id_8;
  final $display((id_4));
  supply1 id_9;
  assign id_8 = id_4;
  assign id_7 = 1;
  assign id_9 = 1;
  assign id_9 = id_4;
  wire id_10, id_11;
  wire id_12, id_13;
  wire id_14, id_15, id_16;
  wire id_17, id_18;
  wand id_19 = 1;
  wire id_20, id_21, id_22;
  wire id_23;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    input  wire  id_2,
    input  wand  id_3,
    input  tri   id_4
);
  always begin
    if (id_0) id_1 = 1;
    id_1 <= 1 <-> 1'b0;
  end
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_3
  );
  wire id_6, id_7, id_8;
endmodule
