<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/remote_gdb.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">remote_gdb.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2arm_2remote__gdb_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright 2015 LabWare</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2014 Google Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2010, 2013, 2016, 2018-2019 ARM Limited</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Authors: Nathan Binkert</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          William Wang</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *          Boris Shingarov</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * Copyright (c) 1990, 1993 The Regents of the University of California</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * This software was developed by the Computer Systems Engineering group</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * contributed to Berkeley.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * All advertising materials mentioning features or use of this software</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * must display the following acknowledgement:</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> *      This product includes software developed by the University of</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *      California, Lawrence Berkeley Laboratories.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * 3. All advertising materials mentioning features or use of this software</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *    must display the following acknowledgement:</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *      This product includes software developed by the University of</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> *      California, Berkeley and its contributors.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * 4. Neither the name of the University nor the names of its contributors</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> *    may be used to endorse or promote products derived from this software</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS&#39;&#39; AND</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * SUCH DAMAGE.</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *      @(#)kgdb_stub.c 8.4 (Berkeley) 1/12/94</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/*-</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * Copyright (c) 2001 The NetBSD Foundation, Inc.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * This code is derived from software contributed to The NetBSD Foundation</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * by Jason R. Thorpe.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * 3. All advertising materials mentioning features or use of this software</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> *    must display the following acknowledgement:</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> *      This product includes software developed by the NetBSD</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> *      Foundation, Inc. and its contributors.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * 4. Neither the name of The NetBSD Foundation nor the names of its</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> * $NetBSD: kgdb_stub.c,v 1.8 2001/07/07 22:58:00 wdk Exp $</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> * Taken from NetBSD</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> * &quot;Stub&quot; to allow remote cpu to debug over a serial line using gdb.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2remote__gdb_8hh.html">arch/arm/remote_gdb.hh</a>&quot;</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#include &lt;sys/signal.h&gt;</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#include &lt;unistd.h&gt;</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2decoder_8hh.html">arch/arm/decoder.hh</a>&quot;</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2pagetable_8hh.html">arch/arm/pagetable.hh</a>&quot;</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2registers_8hh.html">arch/arm/registers.hh</a>&quot;</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2system_8hh.html">arch/arm/system.hh</a>&quot;</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2utility_8hh.html">arch/arm/utility.hh</a>&quot;</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2vtophys_8hh.html">arch/arm/vtophys.hh</a>&quot;</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="chunk__generator_8hh.html">base/chunk_generator.hh</a>&quot;</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="intmath_8hh.html">base/intmath.hh</a>&quot;</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2remote__gdb_8hh.html">base/remote_gdb.hh</a>&quot;</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="socket_8hh.html">base/socket.hh</a>&quot;</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#include &quot;blobs/gdb_xml_aarch64_core.hh&quot;</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#include &quot;blobs/gdb_xml_aarch64_fpu.hh&quot;</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#include &quot;blobs/gdb_xml_aarch64_target.hh&quot;</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#include &quot;blobs/gdb_xml_arm_core.hh&quot;</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#include &quot;blobs/gdb_xml_arm_target.hh&quot;</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#include &quot;blobs/gdb_xml_arm_vfpv3.hh&quot;</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="thread__state_8hh.html">cpu/thread_state.hh</a>&quot;</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#include &quot;debug/GDBAcc.hh&quot;</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#include &quot;debug/GDBMisc.hh&quot;</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html">mem/page_table.hh</a>&quot;</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="physical_8hh.html">mem/physical.hh</a>&quot;</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem_2port_8hh.html">mem/port.hh</a>&quot;</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classArmISA_1_1RemoteGDB.html#a393fc88cbb0f655d41aa3f6914d6812e">  173</a></span>&#160;RemoteGDB::RemoteGDB(<a class="code" href="classSystem.html">System</a> *_system, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> _port)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    : <a class="code" href="classBaseRemoteGDB.html">BaseRemoteGDB</a>(_system, tc, _port), regCache32(this), regCache64(this)</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;{</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * Determine if the mapping at va..(va+len) is valid.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classArmISA_1_1RemoteGDB.html#a6ed18171d0c8344be8f6868b990528c1">  182</a></span>&#160;<a class="code" href="classArmISA_1_1RemoteGDB.html#a6ed18171d0c8344be8f6868b990528c1">RemoteGDB::acc</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, <span class="keywordtype">size_t</span> <a class="code" href="namespaceArmISA.html#a2d396f5e0cc216049797d715fee89de1">len</a>)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classChunkGenerator.html">ChunkGenerator</a> gen(va, len, <a class="code" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a>); !gen.<a class="code" href="classChunkGenerator.html#a0a84827fcf5c716b6bd58ea840ee2d4f">done</a>(); gen.next()) {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="namespaceArmISA.html#a36d997acf205055516cd9186ba7036ab">virtvalid</a>(<a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>(), gen.addr())) {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GDBAcc, <span class="stringliteral">&quot;acc:   %#x mapping is invalid\n&quot;</span>, va);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            }</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        }</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GDBAcc, <span class="stringliteral">&quot;acc:   %#x mapping is valid\n&quot;</span>, va);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <span class="comment">// Check to make sure the first byte is mapped into the processes</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="comment">// address space.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>()-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>()-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">lookup</a>(va) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    }</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;}</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classArmISA_1_1RemoteGDB_1_1AArch64GdbRegCache.html#a5d2bc8ace272efaa21915702b71b3f00">  202</a></span>&#160;<a class="code" href="classArmISA_1_1RemoteGDB_1_1AArch64GdbRegCache.html#a5d2bc8ace272efaa21915702b71b3f00">RemoteGDB::AArch64GdbRegCache::getRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>)</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;{</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GDBAcc, <span class="stringliteral">&quot;getRegs in remotegdb \n&quot;</span>);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 31; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.x[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8">INTREG_X0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.spx = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67276c4a4871dba4b747f626c22ab01f">INTREG_SPX</a>);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.pc = context-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc();</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.cpsr = context-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordtype">size_t</span> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a> = 0;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceArmISA.html#a744d28ed60944e511dece125dfc115c2">NumVecV8ArchRegs</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a> = (context-&gt;<a class="code" href="classThreadContext.html#aec066752228fc452323648fb8f8a97d1">readVecReg</a>(<a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>))).as&lt;VecElem&gt;();</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; <a class="code" href="namespaceArmISA.html#ab09c2418f4082537abb19138ab976ee0">NumVecElemPerNeonVecReg</a>; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++) {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.v[<a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>] = <a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>];</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            base++;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        }</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    }</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.fpsr = context-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3">MISCREG_FPSR</a>);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.fpcr = context-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619">MISCREG_FPCR</a>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classArmISA_1_1RemoteGDB_1_1AArch64GdbRegCache.html#a9ac9cf9ac861fc077bfdbe58e11e9719">  225</a></span>&#160;<a class="code" href="classArmISA_1_1RemoteGDB_1_1AArch64GdbRegCache.html#a9ac9cf9ac861fc077bfdbe58e11e9719">RemoteGDB::AArch64GdbRegCache::setRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GDBAcc, <span class="stringliteral">&quot;setRegs in remotegdb \n&quot;</span>);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 31; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8">INTREG_X0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.x[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keyword">auto</span> pc_state = context-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    pc_state.set(<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.pc);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc_state);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.cpsr);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="comment">// Update the stack pointer. This should be done after</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">// updating CPSR/PSTATE since that might affect how SPX gets</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">// mapped.</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67276c4a4871dba4b747f626c22ab01f">INTREG_SPX</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.spx);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordtype">size_t</span> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a> = 0;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceArmISA.html#a744d28ed60944e511dece125dfc115c2">NumVecV8ArchRegs</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a> = (context-&gt;<a class="code" href="classThreadContext.html#a92f05b0fa02dd4a11b77e533efb9e2b7">getWritableVecReg</a>(</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>))).as&lt;VecElem&gt;();</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; <a class="code" href="namespaceArmISA.html#ab09c2418f4082537abb19138ab976ee0">NumVecElemPerNeonVecReg</a>; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++) {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            <a class="code" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>] = <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.v[<a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>];</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            base++;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    }</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3">MISCREG_FPSR</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.fpsr);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619">MISCREG_FPCR</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.fpcr);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;}</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="classArmISA_1_1RemoteGDB_1_1AArch32GdbRegCache.html#afa1fcc52e9ca0f66f9011cf0aab74c65">  254</a></span>&#160;<a class="code" href="classArmISA_1_1RemoteGDB_1_1AArch32GdbRegCache.html#afa1fcc52e9ca0f66f9011cf0aab74c65">RemoteGDB::AArch32GdbRegCache::getRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;{</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GDBAcc, <span class="stringliteral">&quot;getRegs in remotegdb \n&quot;</span>);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[0] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551">INTREG_R0</a>);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[1] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee">INTREG_R1</a>);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[2] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc">INTREG_R2</a>);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[3] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8">INTREG_R3</a>);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[4] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132">INTREG_R4</a>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[5] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca">INTREG_R5</a>);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[6] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f">INTREG_R6</a>);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[7] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">INTREG_R7</a>);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[8] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">INTREG_R8</a>);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[9] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">INTREG_R9</a>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[10] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">INTREG_R10</a>);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[11] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">INTREG_R11</a>);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[12] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">INTREG_R12</a>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[13] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">INTREG_SP</a>);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[14] = context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">INTREG_LR</a>);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[15] = context-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc();</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.cpsr = context-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="comment">// One day somebody will implement transfer of FPRs correctly.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 32; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.fpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = 0;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.fpscr = context-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="classArmISA_1_1RemoteGDB_1_1AArch32GdbRegCache.html#a33542b286683294950624b2297150858">  284</a></span>&#160;<a class="code" href="classArmISA_1_1RemoteGDB_1_1AArch32GdbRegCache.html#a33542b286683294950624b2297150858">RemoteGDB::AArch32GdbRegCache::setRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GDBAcc, <span class="stringliteral">&quot;setRegs in remotegdb \n&quot;</span>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551">INTREG_R0</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[0]);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee">INTREG_R1</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[1]);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc">INTREG_R2</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[2]);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8">INTREG_R3</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[3]);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132">INTREG_R4</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[4]);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca">INTREG_R5</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[5]);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f">INTREG_R6</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[6]);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">INTREG_R7</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[7]);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">INTREG_R8</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[8]);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">INTREG_R9</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[9]);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">INTREG_R10</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[10]);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">INTREG_R11</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[11]);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">INTREG_R12</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[12]);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">INTREG_SP</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[13]);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">INTREG_LR</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[14]);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keyword">auto</span> pc_state = context-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    pc_state.set(<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[15]);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc_state);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// One day somebody will implement transfer of FPRs correctly.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.fpscr);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.cpsr);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;}</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classArmISA_1_1RemoteGDB.html#ad2462e9dea431c1d01c03ce3d6a3dcda">  314</a></span>&#160;<a class="code" href="classArmISA_1_1RemoteGDB.html#ad2462e9dea431c1d01c03ce3d6a3dcda">RemoteGDB::getXferFeaturesRead</a>(<span class="keyword">const</span> std::string &amp;annex, std::string &amp;<a class="code" href="python_2pybind11_2debug_8cc.html#a84e2c7fcafdf9eb58a8f12239f253f03">output</a>)</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define GDB_XML(x, s) \</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">        { x, std::string(reinterpret_cast&lt;const char *&gt;(Blobs::s), \</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">        Blobs::s ## _len) }</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> std::map&lt;std::string, std::string&gt; annexMap32{</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <a class="code" href="arch_2arm_2remote__gdb_8cc.html#a69dedacdcea442d6b2dbbf82f5db64b5">GDB_XML</a>(<span class="stringliteral">&quot;target.xml&quot;</span>, gdb_xml_arm_target),</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <a class="code" href="arch_2arm_2remote__gdb_8cc.html#a69dedacdcea442d6b2dbbf82f5db64b5">GDB_XML</a>(<span class="stringliteral">&quot;arm-core.xml&quot;</span>, gdb_xml_arm_core),</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <a class="code" href="arch_2arm_2remote__gdb_8cc.html#a69dedacdcea442d6b2dbbf82f5db64b5">GDB_XML</a>(<span class="stringliteral">&quot;arm-vfpv3.xml&quot;</span>, gdb_xml_arm_vfpv3),</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    };</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> std::map&lt;std::string, std::string&gt; annexMap64{</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <a class="code" href="arch_2arm_2remote__gdb_8cc.html#a69dedacdcea442d6b2dbbf82f5db64b5">GDB_XML</a>(<span class="stringliteral">&quot;target.xml&quot;</span>, gdb_xml_aarch64_target),</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        <a class="code" href="arch_2arm_2remote__gdb_8cc.html#a69dedacdcea442d6b2dbbf82f5db64b5">GDB_XML</a>(<span class="stringliteral">&quot;aarch64-core.xml&quot;</span>, gdb_xml_aarch64_core),</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <a class="code" href="arch_2arm_2remote__gdb_8cc.html#a69dedacdcea442d6b2dbbf82f5db64b5">GDB_XML</a>(<span class="stringliteral">&quot;aarch64-fpu.xml&quot;</span>, gdb_xml_aarch64_fpu),</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    };</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#undef GDB_XML</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keyword">auto</span>&amp; annexMap = <a class="code" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a>(<a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>()) ? annexMap64 : annexMap32;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keyword">auto</span> it = annexMap.find(annex);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">if</span> (it == annexMap.end())</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    output = it-&gt;second;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;}</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<a class="code" href="classBaseGdbRegCache.html">BaseGdbRegCache</a>*</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="classArmISA_1_1RemoteGDB.html#a32f58ab851a7b3b21d9404538ce6a15b">  339</a></span>&#160;<a class="code" href="classArmISA_1_1RemoteGDB.html#a32f58ab851a7b3b21d9404538ce6a15b">RemoteGDB::gdbRegs</a>()</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;{</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a>(<a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>()))</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="keywordflow">return</span> &amp;<a class="code" href="classArmISA_1_1RemoteGDB.html#adb4eebd6b67df4a35c05f1e13b6d2ff4">regCache64</a>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <span class="keywordflow">return</span> &amp;<a class="code" href="classArmISA_1_1RemoteGDB.html#a9dd108bf71a414d64bc71b6bfd0155a6">regCache32</a>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;}</div><div class="ttc" id="intmath_8hh_html"><div class="ttname"><a href="intmath_8hh.html">intmath.hh</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3">ArmISA::MISCREG_FPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00501">miscregs.hh:501</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551">ArmISA::INTREG_R0</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00056">intregs.hh:56</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">ArmISA::INTREG_R9</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00065">intregs.hh:65</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab5a71200b0a7550ed87398d38b7aedc6"><div class="ttname"><a href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">ArmISA::v</a></div><div class="ttdeci">Bitfield&lt; 28 &gt; v</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00054">miscregs_types.hh:54</a></div></div>
<div class="ttc" id="python_2pybind11_2debug_8cc_html_a84e2c7fcafdf9eb58a8f12239f253f03"><div class="ttname"><a href="python_2pybind11_2debug_8cc.html#a84e2c7fcafdf9eb58a8f12239f253f03">output</a></div><div class="ttdeci">static void output(const char *filename)</div><div class="ttdef"><b>Definition:</b> <a href="python_2pybind11_2debug_8cc_source.html#l00063">debug.cc:63</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">ArmISA::INTREG_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00070">intregs.hh:70</a></div></div>
<div class="ttc" id="classArmISA_1_1RemoteGDB_html_a9dd108bf71a414d64bc71b6bfd0155a6"><div class="ttname"><a href="classArmISA_1_1RemoteGDB.html#a9dd108bf71a414d64bc71b6bfd0155a6">ArmISA::RemoteGDB::regCache32</a></div><div class="ttdeci">AArch32GdbRegCache regCache32</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2remote__gdb_8hh_source.html#l00116">remote_gdb.hh:116</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="classArmISA_1_1RemoteGDB_html_adb4eebd6b67df4a35c05f1e13b6d2ff4"><div class="ttname"><a href="classArmISA_1_1RemoteGDB.html#adb4eebd6b67df4a35c05f1e13b6d2ff4">ArmISA::RemoteGDB::regCache64</a></div><div class="ttdeci">AArch64GdbRegCache regCache64</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2remote__gdb_8hh_source.html#l00117">remote_gdb.hh:117</a></div></div>
<div class="ttc" id="classArmISA_1_1RemoteGDB_1_1AArch64GdbRegCache_html_a5d2bc8ace272efaa21915702b71b3f00"><div class="ttname"><a href="classArmISA_1_1RemoteGDB_1_1AArch64GdbRegCache.html#a5d2bc8ace272efaa21915702b71b3f00">ArmISA::RemoteGDB::AArch64GdbRegCache::getRegs</a></div><div class="ttdeci">void getRegs(ThreadContext *)</div><div class="ttdoc">Fill the raw buffer from the registers in the ThreadContext. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2remote__gdb_8cc_source.html#l00202">remote_gdb.cc:202</a></div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classArmISA_1_1RemoteGDB_html_a32f58ab851a7b3b21d9404538ce6a15b"><div class="ttname"><a href="classArmISA_1_1RemoteGDB.html#a32f58ab851a7b3b21d9404538ce6a15b">ArmISA::RemoteGDB::gdbRegs</a></div><div class="ttdeci">BaseGdbRegCache * gdbRegs()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2remote__gdb_8cc_source.html#l00339">remote_gdb.cc:339</a></div></div>
<div class="ttc" id="arm_2decoder_8hh_html"><div class="ttname"><a href="arm_2decoder_8hh.html">decoder.hh</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classThreadContext_html_a578034e4f174170011007e9908ca666d"><div class="ttname"><a href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr</a></div><div class="ttdeci">virtual Process * getProcessPtr()=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a36d997acf205055516cd9186ba7036ab"><div class="ttname"><a href="namespaceArmISA.html#a36d997acf205055516cd9186ba7036ab">ArmISA::virtvalid</a></div><div class="ttdeci">bool virtvalid(ThreadContext *tc, Addr vaddr)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2vtophys_8cc_source.html#l00108">vtophys.cc:108</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc">ArmISA::INTREG_R2</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00058">intregs.hh:58</a></div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="base_2remote__gdb_8hh_html"><div class="ttname"><a href="base_2remote__gdb_8hh.html">remote_gdb.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aec066752228fc452323648fb8f8a97d1"><div class="ttname"><a href="classThreadContext.html#aec066752228fc452323648fb8f8a97d1">ThreadContext::readVecReg</a></div><div class="ttdeci">virtual const VecRegContainer &amp; readVecReg(const RegId &amp;reg) const =0</div></div>
<div class="ttc" id="thread__state_8hh_html"><div class="ttname"><a href="thread__state_8hh.html">thread_state.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee">ArmISA::INTREG_R1</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00057">intregs.hh:57</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="arch_2arm_2remote__gdb_8hh_html"><div class="ttname"><a href="arch_2arm_2remote__gdb_8hh.html">remote_gdb.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1RemoteGDB_1_1AArch32GdbRegCache_html_a33542b286683294950624b2297150858"><div class="ttname"><a href="classArmISA_1_1RemoteGDB_1_1AArch32GdbRegCache.html#a33542b286683294950624b2297150858">ArmISA::RemoteGDB::AArch32GdbRegCache::setRegs</a></div><div class="ttdeci">void setRegs(ThreadContext *) const</div><div class="ttdoc">Set the ThreadContext&amp;#39;s registers from the values in the raw buffer. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2remote__gdb_8cc_source.html#l00284">remote_gdb.cc:284</a></div></div>
<div class="ttc" id="classArmISA_1_1RemoteGDB_1_1AArch32GdbRegCache_html_afa1fcc52e9ca0f66f9011cf0aab74c65"><div class="ttname"><a href="classArmISA_1_1RemoteGDB_1_1AArch32GdbRegCache.html#afa1fcc52e9ca0f66f9011cf0aab74c65">ArmISA::RemoteGDB::AArch32GdbRegCache::getRegs</a></div><div class="ttdeci">void getRegs(ThreadContext *)</div><div class="ttdoc">Fill the raw buffer from the registers in the ThreadContext. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2remote__gdb_8cc_source.html#l00254">remote_gdb.cc:254</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">ArmISA::INTREG_R8</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00064">intregs.hh:64</a></div></div>
<div class="ttc" id="arm_2utility_8hh_html"><div class="ttname"><a href="arm_2utility_8hh.html">utility.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132">ArmISA::INTREG_R4</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00060">intregs.hh:60</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca">ArmISA::INTREG_R5</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00061">intregs.hh:61</a></div></div>
<div class="ttc" id="socket_8hh_html"><div class="ttname"><a href="socket_8hh.html">socket.hh</a></div></div>
<div class="ttc" id="physical_8hh_html"><div class="ttname"><a href="physical_8hh.html">physical.hh</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f">ArmISA::INTREG_R6</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00062">intregs.hh:62</a></div></div>
<div class="ttc" id="classChunkGenerator_html"><div class="ttname"><a href="classChunkGenerator.html">ChunkGenerator</a></div><div class="ttdoc">This class takes an arbitrary memory region (address/length pair) and generates a series of appropria...</div><div class="ttdef"><b>Definition:</b> <a href="chunk__generator_8hh_source.html#l00057">chunk_generator.hh:57</a></div></div>
<div class="ttc" id="classBaseGdbRegCache_html"><div class="ttname"><a href="classBaseGdbRegCache.html">BaseGdbRegCache</a></div><div class="ttdoc">Concrete subclasses of this abstract class represent how the register values are transmitted on the w...</div><div class="ttdef"><b>Definition:</b> <a href="base_2remote__gdb_8hh_source.html#l00073">remote_gdb.hh:73</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa3826b335948154c40c1b6a32cbd10f5"><div class="ttname"><a href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">X86ISA::base</a></div><div class="ttdeci">Bitfield&lt; 51, 12 &gt; base</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00142">pagetable.hh:142</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8">ArmISA::INTREG_X0</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00129">intregs.hh:129</a></div></div>
<div class="ttc" id="classArmISA_1_1RemoteGDB_1_1AArch64GdbRegCache_html_a9ac9cf9ac861fc077bfdbe58e11e9719"><div class="ttname"><a href="classArmISA_1_1RemoteGDB_1_1AArch64GdbRegCache.html#a9ac9cf9ac861fc077bfdbe58e11e9719">ArmISA::RemoteGDB::AArch64GdbRegCache::setRegs</a></div><div class="ttdeci">void setRegs(ThreadContext *) const</div><div class="ttdoc">Set the ThreadContext&amp;#39;s registers from the values in the raw buffer. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2remote__gdb_8cc_source.html#l00225">remote_gdb.cc:225</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a2d396f5e0cc216049797d715fee89de1"><div class="ttname"><a href="namespaceArmISA.html#a2d396f5e0cc216049797d715fee89de1">ArmISA::len</a></div><div class="ttdeci">Bitfield&lt; 18, 16 &gt; len</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00418">miscregs_types.hh:418</a></div></div>
<div class="ttc" id="arm_2pagetable_8hh_html"><div class="ttname"><a href="arm_2pagetable_8hh.html">pagetable.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8">ArmISA::INTREG_R3</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00059">intregs.hh:59</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a744d28ed60944e511dece125dfc115c2"><div class="ttname"><a href="namespaceArmISA.html#a744d28ed60944e511dece125dfc115c2">ArmISA::NumVecV8ArchRegs</a></div><div class="ttdeci">const int NumVecV8ArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00087">registers.hh:87</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a3c3acc97fbea659dbde9afcf8ecd1380"><div class="ttname"><a href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">MipsISA::r</a></div><div class="ttdeci">r</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00097">pra_constants.hh:97</a></div></div>
<div class="ttc" id="mem_2port_8hh_html"><div class="ttname"><a href="mem_2port_8hh.html">port.hh</a></div><div class="ttdoc">Port Object Declaration. </div></div>
<div class="ttc" id="arm_2vtophys_8hh_html"><div class="ttname"><a href="arm_2vtophys_8hh.html">vtophys.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classChunkGenerator_html_a0a84827fcf5c716b6bd58ea840ee2d4f"><div class="ttname"><a href="classChunkGenerator.html#a0a84827fcf5c716b6bd58ea840ee2d4f">ChunkGenerator::done</a></div><div class="ttdeci">bool done() const</div><div class="ttdoc">Are we done? That is, did the last call to next() advance past the end of the region? </div><div class="ttdef"><b>Definition:</b> <a href="chunk__generator_8hh_source.html#l00123">chunk_generator.hh:123</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa9331aab1c34d5babc25ea53e521b708"><div class="ttname"><a href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">ArmISA::va</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; va</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00263">miscregs_types.hh:263</a></div></div>
<div class="ttc" id="arm_2registers_8hh_html"><div class="ttname"><a href="arm_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac843bf7761bca8cf5315375942a0c25b"><div class="ttname"><a href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">ArmISA::j</a></div><div class="ttdeci">Bitfield&lt; 24 &gt; j</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00057">miscregs_types.hh:57</a></div></div>
<div class="ttc" id="classBaseRemoteGDB_html_a740fec86191399c25c1f04383046bf90"><div class="ttname"><a href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">BaseRemoteGDB::context</a></div><div class="ttdeci">ThreadContext * context()</div><div class="ttdef"><b>Definition:</b> <a href="base_2remote__gdb_8hh_source.html#l00287">remote_gdb.hh:287</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="arch_2arm_2remote__gdb_8cc_html_a69dedacdcea442d6b2dbbf82f5db64b5"><div class="ttname"><a href="arch_2arm_2remote__gdb_8cc.html#a69dedacdcea442d6b2dbbf82f5db64b5">GDB_XML</a></div><div class="ttdeci">#define GDB_XML(x, s)</div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">ArmISA::INTREG_R10</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00066">intregs.hh:66</a></div></div>
<div class="ttc" id="classProcess_html_aeb1f0636e741b206059ffdbbc72bcf01"><div class="ttname"><a href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">Process::pTable</a></div><div class="ttdeci">EmulationPageTable * pTable</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00182">process.hh:182</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="arch_2arm_2system_8hh_html"><div class="ttname"><a href="arch_2arm_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="page__table_8hh_html"><div class="ttname"><a href="page__table_8hh.html">page_table.hh</a></div><div class="ttdoc">Declarations of a non-full system Page Table. </div></div>
<div class="ttc" id="classThreadContext_html_a92f05b0fa02dd4a11b77e533efb9e2b7"><div class="ttname"><a href="classThreadContext.html#a92f05b0fa02dd4a11b77e533efb9e2b7">ThreadContext::getWritableVecReg</a></div><div class="ttdeci">virtual VecRegContainer &amp; getWritableVecReg(const RegId &amp;reg)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">ArmISA::MISCREG_FPSCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00069">miscregs.hh:69</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa67276c4a4871dba4b747f626c22ab01f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67276c4a4871dba4b747f626c22ab01f">ArmISA::INTREG_SPX</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00162">intregs.hh:162</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">ArmISA::INTREG_LR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00072">intregs.hh:72</a></div></div>
<div class="ttc" id="classArmISA_1_1RemoteGDB_html_a6ed18171d0c8344be8f6868b990528c1"><div class="ttname"><a href="classArmISA_1_1RemoteGDB.html#a6ed18171d0c8344be8f6868b990528c1">ArmISA::RemoteGDB::acc</a></div><div class="ttdeci">bool acc(Addr addr, size_t len)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2remote__gdb_8cc_source.html#l00182">remote_gdb.cc:182</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_a692ce97e35ba203ca11d981c61b60716"><div class="ttname"><a href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">EmulationPageTable::lookup</a></div><div class="ttdeci">const Entry * lookup(Addr vaddr)</div><div class="ttdoc">Lookup function. </div><div class="ttdef"><b>Definition:</b> <a href="page__table_8cc_source.html#l00134">page_table.cc:134</a></div></div>
<div class="ttc" id="classArmISA_1_1RemoteGDB_html_ad2462e9dea431c1d01c03ce3d6a3dcda"><div class="ttname"><a href="classArmISA_1_1RemoteGDB.html#ad2462e9dea431c1d01c03ce3d6a3dcda">ArmISA::RemoteGDB::getXferFeaturesRead</a></div><div class="ttdeci">bool getXferFeaturesRead(const std::string &amp;annex, std::string &amp;output)</div><div class="ttdoc">Get an XML target description. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2remote__gdb_8cc_source.html#l00314">remote_gdb.cc:314</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7a6f56fb5890f57e694afbb604e9fb90"><div class="ttname"><a href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">ArmISA::PageBytes</a></div><div class="ttdeci">const Addr PageBytes</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00059">isa_traits.hh:59</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619">ArmISA::MISCREG_FPCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00500">miscregs.hh:500</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a></div><div class="ttdoc">Vector Register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00060">reg_class.hh:60</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a24a144e8bb48dfc6573d7027cafd199b"><div class="ttname"><a href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">ArmISA::inAArch64</a></div><div class="ttdeci">bool inAArch64(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00221">utility.cc:221</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">ArmISA::INTREG_R12</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00068">intregs.hh:68</a></div></div>
<div class="ttc" id="chunk__generator_8hh_html"><div class="ttname"><a href="chunk__generator_8hh.html">chunk_generator.hh</a></div><div class="ttdoc">Declaration and inline definition of ChunkGenerator object. </div></div>
<div class="ttc" id="namespaceArmISA_html_ab09c2418f4082537abb19138ab976ee0"><div class="ttname"><a href="namespaceArmISA.html#ab09c2418f4082537abb19138ab976ee0">ArmISA::NumVecElemPerNeonVecReg</a></div><div class="ttdeci">constexpr unsigned NumVecElemPerNeonVecReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00066">registers.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">ArmISA::INTREG_R11</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00067">intregs.hh:67</a></div></div>
<div class="ttc" id="classBaseRemoteGDB_html"><div class="ttname"><a href="classBaseRemoteGDB.html">BaseRemoteGDB</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2null_2remote__gdb_8hh_source.html#l00045">remote_gdb.hh:45</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">ArmISA::INTREG_R7</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00063">intregs.hh:63</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
