****************************************
Report : timing
        -path_type full
        -delay_type max
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -capacitance
        -show_delta
        -derate
        -pba_mode exhaustive
        -sort_by slack
Design : design
Version: XXXX
Date   : XXXX
****************************************

Startpoint: chip_top1/module1_A/data_reg_2_0_
             (rise edge-triggered flip-flop clocked by pclk)
Endpoint: chip_top3/module3_A/recv_reg (rise edge-triggered flip-flop clocked by pclk)
Path Group: pclk
Path Type: max

Point                Fanout       Cap    DTrans     Trans    Derate    Delta     Incr      Path
------------------------------------------------------------------------------------------------------
clock pclk (rise edge)                                                         0.0000    0.0000
clock network delay (propagated)                                               0.1000    0.1000
chip_top1/module1_A/data_reg_2_0_/CP (DFFD1BWPHVT)
                                                   0.1000                      0.0000    0.1000 r
chip_top1/module1_A/data_reg_2_0_/Q0 (DFFD1BWPHVT)
                                                   0.0455   1.0600             0.2222 &  0.3222 f
chip_top1/module1_A/n100 (net)
                        1      0.0011
chip_top1/buf1/I (BUFD0BWP)
                                         0.0000    0.0455   1.0600    0.0010   0.0004 &  0.3226 r
chip_top1/buf1/Z (BUFD0BWP)
                                                   0.0160   1.0478             0.0160 &  0.3386 r
chip_top1/n101 (net)
                        2      0.0033
chip_top2/IO_BUF_C2/I (BUFD4BWPLVT)
                                         0.0010    0.0161   1.0600    0.0009   0.0010 &  0.3396 r
chip_top2/IO_BUF_C2/Z (BUFD4BWPLVT)
                                                   0.0459   1.0365             0.0200 &  0.3596 r
chip_top2/n201 (net)
                        1      0.0338
chip_top3/IO_BUF_C3/I (BUFD16BWPLVT)
                                         0.0020    0.0510   1.0600    0.0020   0.0109 &  0.3705 r
chip_top3/IO_BUF_C3/Z (BUFD16BWPLVT)
                                                   0.0416   1.0388             0.0364 &  0.4069 r
chip_top3/n301 (net)
                        1      0.0100
chip_top3/module3_A/recv_reg/D (DFFD8BWPHVT)
                                         0.0681    0.1301   1.0600    0.0166   0.0879 &  0.4948 r
data arrival time                                                                        0.4948

clock pclk' (rise edge)                                                        1.0417    1.0417
clock network delay (propagated)                                               0.0900    1.1317 
clock reconvergence pessimism                                                  0.0300    1.1617
clock uncertainty                                                             -0.1050    1.0567
chip_top3/module3_A/recv_reg/CP (DFFD8BWPHVT)
                                                                                         1.0567 r
library setup time                                          1.0000            -0.0465    1.0102
data required time                                                                       1.0102
------------------------------------------------------------------------------------------------------
data required time                                                                       1.0102
data arrival time                                                                       -0.4948
------------------------------------------------------------------------------------------------------
slack (MET)                                                                              0.5154 

