$date
	Fri Dec 26 15:47:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_SRAM $end
$var wire 32 ! dataout [31:0] $end
$var parameter 32 " ADDR_WIDTH $end
$var parameter 32 # DATA_WIDTH $end
$var reg 7 $ addr_sel [6:0] $end
$var reg 4 % byte_sel [3:0] $end
$var reg 1 & clk $end
$var reg 32 ' datain [31:0] $end
$var reg 1 ( read_enable $end
$var reg 1 ) reset $end
$var reg 1 * write_enable $end
$scope module dut $end
$var wire 7 + addr_sel [6:0] $end
$var wire 4 , byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 - datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 ) reset $end
$var wire 1 * write_enable $end
$var reg 4 . SRAMAddress_byte_sel [3:0] $end
$var reg 128 / WL_sel [127:0] $end
$var reg 32 0 dataout [31:0] $end
$scope begin SRAM_addrs[0] $end
$var parameter 2 1 i $end
$scope module SRAMaddress_inst $end
$var wire 1 2 WL $end
$var wire 4 3 byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 4 datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 5 dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 6 i $end
$scope module SRAMbyte_inst $end
$var wire 1 7 WL $end
$var wire 1 & clk $end
$var wire 8 8 datain [7:0] $end
$var wire 8 9 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 : BL1out [7:0] $end
$var reg 8 ; BL1in [7:0] $end
$var reg 8 < BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 = k $end
$scope module SRAMcell_inst $end
$var wire 1 > BL1in $end
$var wire 1 ? BL2in $end
$var wire 1 7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @ BL1out $end
$var reg 1 A I_bar $end
$var reg 1 B I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 C k $end
$scope module SRAMcell_inst $end
$var wire 1 D BL1in $end
$var wire 1 E BL2in $end
$var wire 1 7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F BL1out $end
$var reg 1 G I_bar $end
$var reg 1 H I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 I k $end
$scope module SRAMcell_inst $end
$var wire 1 J BL1in $end
$var wire 1 K BL2in $end
$var wire 1 7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L BL1out $end
$var reg 1 M I_bar $end
$var reg 1 N I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 O k $end
$scope module SRAMcell_inst $end
$var wire 1 P BL1in $end
$var wire 1 Q BL2in $end
$var wire 1 7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R BL1out $end
$var reg 1 S I_bar $end
$var reg 1 T I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 U k $end
$scope module SRAMcell_inst $end
$var wire 1 V BL1in $end
$var wire 1 W BL2in $end
$var wire 1 7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X BL1out $end
$var reg 1 Y I_bar $end
$var reg 1 Z I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 [ k $end
$scope module SRAMcell_inst $end
$var wire 1 \ BL1in $end
$var wire 1 ] BL2in $end
$var wire 1 7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^ BL1out $end
$var reg 1 _ I_bar $end
$var reg 1 ` I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 a k $end
$scope module SRAMcell_inst $end
$var wire 1 b BL1in $end
$var wire 1 c BL2in $end
$var wire 1 7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d BL1out $end
$var reg 1 e I_bar $end
$var reg 1 f I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 g k $end
$scope module SRAMcell_inst $end
$var wire 1 h BL1in $end
$var wire 1 i BL2in $end
$var wire 1 7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j BL1out $end
$var reg 1 k I_bar $end
$var reg 1 l I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 m i $end
$scope module SRAMbyte_inst $end
$var wire 1 n WL $end
$var wire 1 & clk $end
$var wire 8 o datain [7:0] $end
$var wire 8 p dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 q BL1out [7:0] $end
$var reg 8 r BL1in [7:0] $end
$var reg 8 s BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 t k $end
$scope module SRAMcell_inst $end
$var wire 1 u BL1in $end
$var wire 1 v BL2in $end
$var wire 1 n WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w BL1out $end
$var reg 1 x I_bar $end
$var reg 1 y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 z k $end
$scope module SRAMcell_inst $end
$var wire 1 { BL1in $end
$var wire 1 | BL2in $end
$var wire 1 n WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 } BL1out $end
$var reg 1 ~ I_bar $end
$var reg 1 !" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 "" k $end
$scope module SRAMcell_inst $end
$var wire 1 #" BL1in $end
$var wire 1 $" BL2in $end
$var wire 1 n WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %" BL1out $end
$var reg 1 &" I_bar $end
$var reg 1 '" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 (" k $end
$scope module SRAMcell_inst $end
$var wire 1 )" BL1in $end
$var wire 1 *" BL2in $end
$var wire 1 n WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +" BL1out $end
$var reg 1 ," I_bar $end
$var reg 1 -" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ." k $end
$scope module SRAMcell_inst $end
$var wire 1 /" BL1in $end
$var wire 1 0" BL2in $end
$var wire 1 n WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1" BL1out $end
$var reg 1 2" I_bar $end
$var reg 1 3" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 4" k $end
$scope module SRAMcell_inst $end
$var wire 1 5" BL1in $end
$var wire 1 6" BL2in $end
$var wire 1 n WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7" BL1out $end
$var reg 1 8" I_bar $end
$var reg 1 9" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 :" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;" BL1in $end
$var wire 1 <" BL2in $end
$var wire 1 n WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =" BL1out $end
$var reg 1 >" I_bar $end
$var reg 1 ?" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 @" k $end
$scope module SRAMcell_inst $end
$var wire 1 A" BL1in $end
$var wire 1 B" BL2in $end
$var wire 1 n WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C" BL1out $end
$var reg 1 D" I_bar $end
$var reg 1 E" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 F" i $end
$scope module SRAMbyte_inst $end
$var wire 1 G" WL $end
$var wire 1 & clk $end
$var wire 8 H" datain [7:0] $end
$var wire 8 I" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 J" BL1out [7:0] $end
$var reg 8 K" BL1in [7:0] $end
$var reg 8 L" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 M" k $end
$scope module SRAMcell_inst $end
$var wire 1 N" BL1in $end
$var wire 1 O" BL2in $end
$var wire 1 G" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P" BL1out $end
$var reg 1 Q" I_bar $end
$var reg 1 R" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 S" k $end
$scope module SRAMcell_inst $end
$var wire 1 T" BL1in $end
$var wire 1 U" BL2in $end
$var wire 1 G" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V" BL1out $end
$var reg 1 W" I_bar $end
$var reg 1 X" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Y" k $end
$scope module SRAMcell_inst $end
$var wire 1 Z" BL1in $end
$var wire 1 [" BL2in $end
$var wire 1 G" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \" BL1out $end
$var reg 1 ]" I_bar $end
$var reg 1 ^" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 _" k $end
$scope module SRAMcell_inst $end
$var wire 1 `" BL1in $end
$var wire 1 a" BL2in $end
$var wire 1 G" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b" BL1out $end
$var reg 1 c" I_bar $end
$var reg 1 d" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 e" k $end
$scope module SRAMcell_inst $end
$var wire 1 f" BL1in $end
$var wire 1 g" BL2in $end
$var wire 1 G" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h" BL1out $end
$var reg 1 i" I_bar $end
$var reg 1 j" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 k" k $end
$scope module SRAMcell_inst $end
$var wire 1 l" BL1in $end
$var wire 1 m" BL2in $end
$var wire 1 G" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n" BL1out $end
$var reg 1 o" I_bar $end
$var reg 1 p" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 q" k $end
$scope module SRAMcell_inst $end
$var wire 1 r" BL1in $end
$var wire 1 s" BL2in $end
$var wire 1 G" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t" BL1out $end
$var reg 1 u" I_bar $end
$var reg 1 v" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 w" k $end
$scope module SRAMcell_inst $end
$var wire 1 x" BL1in $end
$var wire 1 y" BL2in $end
$var wire 1 G" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z" BL1out $end
$var reg 1 {" I_bar $end
$var reg 1 |" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 }" i $end
$scope module SRAMbyte_inst $end
$var wire 1 ~" WL $end
$var wire 1 & clk $end
$var wire 8 !# datain [7:0] $end
$var wire 8 "# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ## BL1out [7:0] $end
$var reg 8 $# BL1in [7:0] $end
$var reg 8 %# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 &# k $end
$scope module SRAMcell_inst $end
$var wire 1 '# BL1in $end
$var wire 1 (# BL2in $end
$var wire 1 ~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )# BL1out $end
$var reg 1 *# I_bar $end
$var reg 1 +# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ,# k $end
$scope module SRAMcell_inst $end
$var wire 1 -# BL1in $end
$var wire 1 .# BL2in $end
$var wire 1 ~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /# BL1out $end
$var reg 1 0# I_bar $end
$var reg 1 1# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 2# k $end
$scope module SRAMcell_inst $end
$var wire 1 3# BL1in $end
$var wire 1 4# BL2in $end
$var wire 1 ~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5# BL1out $end
$var reg 1 6# I_bar $end
$var reg 1 7# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 8# k $end
$scope module SRAMcell_inst $end
$var wire 1 9# BL1in $end
$var wire 1 :# BL2in $end
$var wire 1 ~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;# BL1out $end
$var reg 1 <# I_bar $end
$var reg 1 =# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ># k $end
$scope module SRAMcell_inst $end
$var wire 1 ?# BL1in $end
$var wire 1 @# BL2in $end
$var wire 1 ~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A# BL1out $end
$var reg 1 B# I_bar $end
$var reg 1 C# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 D# k $end
$scope module SRAMcell_inst $end
$var wire 1 E# BL1in $end
$var wire 1 F# BL2in $end
$var wire 1 ~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G# BL1out $end
$var reg 1 H# I_bar $end
$var reg 1 I# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 J# k $end
$scope module SRAMcell_inst $end
$var wire 1 K# BL1in $end
$var wire 1 L# BL2in $end
$var wire 1 ~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M# BL1out $end
$var reg 1 N# I_bar $end
$var reg 1 O# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 P# k $end
$scope module SRAMcell_inst $end
$var wire 1 Q# BL1in $end
$var wire 1 R# BL2in $end
$var wire 1 ~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S# BL1out $end
$var reg 1 T# I_bar $end
$var reg 1 U# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[1] $end
$var parameter 2 V# i $end
$scope module SRAMaddress_inst $end
$var wire 1 W# WL $end
$var wire 4 X# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 Y# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 Z# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 [# i $end
$scope module SRAMbyte_inst $end
$var wire 1 \# WL $end
$var wire 1 & clk $end
$var wire 8 ]# datain [7:0] $end
$var wire 8 ^# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 _# BL1out [7:0] $end
$var reg 8 `# BL1in [7:0] $end
$var reg 8 a# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 b# k $end
$scope module SRAMcell_inst $end
$var wire 1 c# BL1in $end
$var wire 1 d# BL2in $end
$var wire 1 \# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e# BL1out $end
$var reg 1 f# I_bar $end
$var reg 1 g# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 h# k $end
$scope module SRAMcell_inst $end
$var wire 1 i# BL1in $end
$var wire 1 j# BL2in $end
$var wire 1 \# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k# BL1out $end
$var reg 1 l# I_bar $end
$var reg 1 m# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 n# k $end
$scope module SRAMcell_inst $end
$var wire 1 o# BL1in $end
$var wire 1 p# BL2in $end
$var wire 1 \# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q# BL1out $end
$var reg 1 r# I_bar $end
$var reg 1 s# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 t# k $end
$scope module SRAMcell_inst $end
$var wire 1 u# BL1in $end
$var wire 1 v# BL2in $end
$var wire 1 \# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w# BL1out $end
$var reg 1 x# I_bar $end
$var reg 1 y# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 z# k $end
$scope module SRAMcell_inst $end
$var wire 1 {# BL1in $end
$var wire 1 |# BL2in $end
$var wire 1 \# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }# BL1out $end
$var reg 1 ~# I_bar $end
$var reg 1 !$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 "$ k $end
$scope module SRAMcell_inst $end
$var wire 1 #$ BL1in $end
$var wire 1 $$ BL2in $end
$var wire 1 \# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %$ BL1out $end
$var reg 1 &$ I_bar $end
$var reg 1 '$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ($ k $end
$scope module SRAMcell_inst $end
$var wire 1 )$ BL1in $end
$var wire 1 *$ BL2in $end
$var wire 1 \# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +$ BL1out $end
$var reg 1 ,$ I_bar $end
$var reg 1 -$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 .$ k $end
$scope module SRAMcell_inst $end
$var wire 1 /$ BL1in $end
$var wire 1 0$ BL2in $end
$var wire 1 \# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1$ BL1out $end
$var reg 1 2$ I_bar $end
$var reg 1 3$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 4$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 5$ WL $end
$var wire 1 & clk $end
$var wire 8 6$ datain [7:0] $end
$var wire 8 7$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 8$ BL1out [7:0] $end
$var reg 8 9$ BL1in [7:0] $end
$var reg 8 :$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ;$ k $end
$scope module SRAMcell_inst $end
$var wire 1 <$ BL1in $end
$var wire 1 =$ BL2in $end
$var wire 1 5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >$ BL1out $end
$var reg 1 ?$ I_bar $end
$var reg 1 @$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 A$ k $end
$scope module SRAMcell_inst $end
$var wire 1 B$ BL1in $end
$var wire 1 C$ BL2in $end
$var wire 1 5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D$ BL1out $end
$var reg 1 E$ I_bar $end
$var reg 1 F$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 G$ k $end
$scope module SRAMcell_inst $end
$var wire 1 H$ BL1in $end
$var wire 1 I$ BL2in $end
$var wire 1 5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J$ BL1out $end
$var reg 1 K$ I_bar $end
$var reg 1 L$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 M$ k $end
$scope module SRAMcell_inst $end
$var wire 1 N$ BL1in $end
$var wire 1 O$ BL2in $end
$var wire 1 5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P$ BL1out $end
$var reg 1 Q$ I_bar $end
$var reg 1 R$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 S$ k $end
$scope module SRAMcell_inst $end
$var wire 1 T$ BL1in $end
$var wire 1 U$ BL2in $end
$var wire 1 5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V$ BL1out $end
$var reg 1 W$ I_bar $end
$var reg 1 X$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Y$ k $end
$scope module SRAMcell_inst $end
$var wire 1 Z$ BL1in $end
$var wire 1 [$ BL2in $end
$var wire 1 5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \$ BL1out $end
$var reg 1 ]$ I_bar $end
$var reg 1 ^$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 _$ k $end
$scope module SRAMcell_inst $end
$var wire 1 `$ BL1in $end
$var wire 1 a$ BL2in $end
$var wire 1 5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b$ BL1out $end
$var reg 1 c$ I_bar $end
$var reg 1 d$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 e$ k $end
$scope module SRAMcell_inst $end
$var wire 1 f$ BL1in $end
$var wire 1 g$ BL2in $end
$var wire 1 5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h$ BL1out $end
$var reg 1 i$ I_bar $end
$var reg 1 j$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 k$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 l$ WL $end
$var wire 1 & clk $end
$var wire 8 m$ datain [7:0] $end
$var wire 8 n$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 o$ BL1out [7:0] $end
$var reg 8 p$ BL1in [7:0] $end
$var reg 8 q$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 r$ k $end
$scope module SRAMcell_inst $end
$var wire 1 s$ BL1in $end
$var wire 1 t$ BL2in $end
$var wire 1 l$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u$ BL1out $end
$var reg 1 v$ I_bar $end
$var reg 1 w$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 x$ k $end
$scope module SRAMcell_inst $end
$var wire 1 y$ BL1in $end
$var wire 1 z$ BL2in $end
$var wire 1 l$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {$ BL1out $end
$var reg 1 |$ I_bar $end
$var reg 1 }$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ~$ k $end
$scope module SRAMcell_inst $end
$var wire 1 !% BL1in $end
$var wire 1 "% BL2in $end
$var wire 1 l$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #% BL1out $end
$var reg 1 $% I_bar $end
$var reg 1 %% I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 &% k $end
$scope module SRAMcell_inst $end
$var wire 1 '% BL1in $end
$var wire 1 (% BL2in $end
$var wire 1 l$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )% BL1out $end
$var reg 1 *% I_bar $end
$var reg 1 +% I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ,% k $end
$scope module SRAMcell_inst $end
$var wire 1 -% BL1in $end
$var wire 1 .% BL2in $end
$var wire 1 l$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /% BL1out $end
$var reg 1 0% I_bar $end
$var reg 1 1% I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 2% k $end
$scope module SRAMcell_inst $end
$var wire 1 3% BL1in $end
$var wire 1 4% BL2in $end
$var wire 1 l$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5% BL1out $end
$var reg 1 6% I_bar $end
$var reg 1 7% I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 8% k $end
$scope module SRAMcell_inst $end
$var wire 1 9% BL1in $end
$var wire 1 :% BL2in $end
$var wire 1 l$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;% BL1out $end
$var reg 1 <% I_bar $end
$var reg 1 =% I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 >% k $end
$scope module SRAMcell_inst $end
$var wire 1 ?% BL1in $end
$var wire 1 @% BL2in $end
$var wire 1 l$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A% BL1out $end
$var reg 1 B% I_bar $end
$var reg 1 C% I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 D% i $end
$scope module SRAMbyte_inst $end
$var wire 1 E% WL $end
$var wire 1 & clk $end
$var wire 8 F% datain [7:0] $end
$var wire 8 G% dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 H% BL1out [7:0] $end
$var reg 8 I% BL1in [7:0] $end
$var reg 8 J% BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 K% k $end
$scope module SRAMcell_inst $end
$var wire 1 L% BL1in $end
$var wire 1 M% BL2in $end
$var wire 1 E% WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N% BL1out $end
$var reg 1 O% I_bar $end
$var reg 1 P% I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Q% k $end
$scope module SRAMcell_inst $end
$var wire 1 R% BL1in $end
$var wire 1 S% BL2in $end
$var wire 1 E% WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T% BL1out $end
$var reg 1 U% I_bar $end
$var reg 1 V% I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 W% k $end
$scope module SRAMcell_inst $end
$var wire 1 X% BL1in $end
$var wire 1 Y% BL2in $end
$var wire 1 E% WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z% BL1out $end
$var reg 1 [% I_bar $end
$var reg 1 \% I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ]% k $end
$scope module SRAMcell_inst $end
$var wire 1 ^% BL1in $end
$var wire 1 _% BL2in $end
$var wire 1 E% WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `% BL1out $end
$var reg 1 a% I_bar $end
$var reg 1 b% I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 c% k $end
$scope module SRAMcell_inst $end
$var wire 1 d% BL1in $end
$var wire 1 e% BL2in $end
$var wire 1 E% WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f% BL1out $end
$var reg 1 g% I_bar $end
$var reg 1 h% I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 i% k $end
$scope module SRAMcell_inst $end
$var wire 1 j% BL1in $end
$var wire 1 k% BL2in $end
$var wire 1 E% WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l% BL1out $end
$var reg 1 m% I_bar $end
$var reg 1 n% I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 o% k $end
$scope module SRAMcell_inst $end
$var wire 1 p% BL1in $end
$var wire 1 q% BL2in $end
$var wire 1 E% WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r% BL1out $end
$var reg 1 s% I_bar $end
$var reg 1 t% I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 u% k $end
$scope module SRAMcell_inst $end
$var wire 1 v% BL1in $end
$var wire 1 w% BL2in $end
$var wire 1 E% WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x% BL1out $end
$var reg 1 y% I_bar $end
$var reg 1 z% I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[2] $end
$var parameter 3 {% i $end
$scope module SRAMaddress_inst $end
$var wire 1 |% WL $end
$var wire 4 }% byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 ~% datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 !& dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 "& i $end
$scope module SRAMbyte_inst $end
$var wire 1 #& WL $end
$var wire 1 & clk $end
$var wire 8 $& datain [7:0] $end
$var wire 8 %& dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 && BL1out [7:0] $end
$var reg 8 '& BL1in [7:0] $end
$var reg 8 (& BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 )& k $end
$scope module SRAMcell_inst $end
$var wire 1 *& BL1in $end
$var wire 1 +& BL2in $end
$var wire 1 #& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,& BL1out $end
$var reg 1 -& I_bar $end
$var reg 1 .& I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 /& k $end
$scope module SRAMcell_inst $end
$var wire 1 0& BL1in $end
$var wire 1 1& BL2in $end
$var wire 1 #& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2& BL1out $end
$var reg 1 3& I_bar $end
$var reg 1 4& I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 5& k $end
$scope module SRAMcell_inst $end
$var wire 1 6& BL1in $end
$var wire 1 7& BL2in $end
$var wire 1 #& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8& BL1out $end
$var reg 1 9& I_bar $end
$var reg 1 :& I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ;& k $end
$scope module SRAMcell_inst $end
$var wire 1 <& BL1in $end
$var wire 1 =& BL2in $end
$var wire 1 #& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >& BL1out $end
$var reg 1 ?& I_bar $end
$var reg 1 @& I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 A& k $end
$scope module SRAMcell_inst $end
$var wire 1 B& BL1in $end
$var wire 1 C& BL2in $end
$var wire 1 #& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D& BL1out $end
$var reg 1 E& I_bar $end
$var reg 1 F& I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 G& k $end
$scope module SRAMcell_inst $end
$var wire 1 H& BL1in $end
$var wire 1 I& BL2in $end
$var wire 1 #& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J& BL1out $end
$var reg 1 K& I_bar $end
$var reg 1 L& I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 M& k $end
$scope module SRAMcell_inst $end
$var wire 1 N& BL1in $end
$var wire 1 O& BL2in $end
$var wire 1 #& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P& BL1out $end
$var reg 1 Q& I_bar $end
$var reg 1 R& I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 S& k $end
$scope module SRAMcell_inst $end
$var wire 1 T& BL1in $end
$var wire 1 U& BL2in $end
$var wire 1 #& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V& BL1out $end
$var reg 1 W& I_bar $end
$var reg 1 X& I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 Y& i $end
$scope module SRAMbyte_inst $end
$var wire 1 Z& WL $end
$var wire 1 & clk $end
$var wire 8 [& datain [7:0] $end
$var wire 8 \& dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ]& BL1out [7:0] $end
$var reg 8 ^& BL1in [7:0] $end
$var reg 8 _& BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 `& k $end
$scope module SRAMcell_inst $end
$var wire 1 a& BL1in $end
$var wire 1 b& BL2in $end
$var wire 1 Z& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c& BL1out $end
$var reg 1 d& I_bar $end
$var reg 1 e& I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 f& k $end
$scope module SRAMcell_inst $end
$var wire 1 g& BL1in $end
$var wire 1 h& BL2in $end
$var wire 1 Z& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i& BL1out $end
$var reg 1 j& I_bar $end
$var reg 1 k& I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 l& k $end
$scope module SRAMcell_inst $end
$var wire 1 m& BL1in $end
$var wire 1 n& BL2in $end
$var wire 1 Z& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o& BL1out $end
$var reg 1 p& I_bar $end
$var reg 1 q& I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 r& k $end
$scope module SRAMcell_inst $end
$var wire 1 s& BL1in $end
$var wire 1 t& BL2in $end
$var wire 1 Z& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u& BL1out $end
$var reg 1 v& I_bar $end
$var reg 1 w& I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 x& k $end
$scope module SRAMcell_inst $end
$var wire 1 y& BL1in $end
$var wire 1 z& BL2in $end
$var wire 1 Z& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {& BL1out $end
$var reg 1 |& I_bar $end
$var reg 1 }& I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ~& k $end
$scope module SRAMcell_inst $end
$var wire 1 !' BL1in $end
$var wire 1 "' BL2in $end
$var wire 1 Z& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #' BL1out $end
$var reg 1 $' I_bar $end
$var reg 1 %' I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 &' k $end
$scope module SRAMcell_inst $end
$var wire 1 '' BL1in $end
$var wire 1 (' BL2in $end
$var wire 1 Z& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )' BL1out $end
$var reg 1 *' I_bar $end
$var reg 1 +' I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ,' k $end
$scope module SRAMcell_inst $end
$var wire 1 -' BL1in $end
$var wire 1 .' BL2in $end
$var wire 1 Z& WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /' BL1out $end
$var reg 1 0' I_bar $end
$var reg 1 1' I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 2' i $end
$scope module SRAMbyte_inst $end
$var wire 1 3' WL $end
$var wire 1 & clk $end
$var wire 8 4' datain [7:0] $end
$var wire 8 5' dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 6' BL1out [7:0] $end
$var reg 8 7' BL1in [7:0] $end
$var reg 8 8' BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 9' k $end
$scope module SRAMcell_inst $end
$var wire 1 :' BL1in $end
$var wire 1 ;' BL2in $end
$var wire 1 3' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <' BL1out $end
$var reg 1 =' I_bar $end
$var reg 1 >' I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ?' k $end
$scope module SRAMcell_inst $end
$var wire 1 @' BL1in $end
$var wire 1 A' BL2in $end
$var wire 1 3' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B' BL1out $end
$var reg 1 C' I_bar $end
$var reg 1 D' I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 E' k $end
$scope module SRAMcell_inst $end
$var wire 1 F' BL1in $end
$var wire 1 G' BL2in $end
$var wire 1 3' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H' BL1out $end
$var reg 1 I' I_bar $end
$var reg 1 J' I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 K' k $end
$scope module SRAMcell_inst $end
$var wire 1 L' BL1in $end
$var wire 1 M' BL2in $end
$var wire 1 3' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N' BL1out $end
$var reg 1 O' I_bar $end
$var reg 1 P' I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Q' k $end
$scope module SRAMcell_inst $end
$var wire 1 R' BL1in $end
$var wire 1 S' BL2in $end
$var wire 1 3' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T' BL1out $end
$var reg 1 U' I_bar $end
$var reg 1 V' I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 W' k $end
$scope module SRAMcell_inst $end
$var wire 1 X' BL1in $end
$var wire 1 Y' BL2in $end
$var wire 1 3' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z' BL1out $end
$var reg 1 [' I_bar $end
$var reg 1 \' I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ]' k $end
$scope module SRAMcell_inst $end
$var wire 1 ^' BL1in $end
$var wire 1 _' BL2in $end
$var wire 1 3' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `' BL1out $end
$var reg 1 a' I_bar $end
$var reg 1 b' I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 c' k $end
$scope module SRAMcell_inst $end
$var wire 1 d' BL1in $end
$var wire 1 e' BL2in $end
$var wire 1 3' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f' BL1out $end
$var reg 1 g' I_bar $end
$var reg 1 h' I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 i' i $end
$scope module SRAMbyte_inst $end
$var wire 1 j' WL $end
$var wire 1 & clk $end
$var wire 8 k' datain [7:0] $end
$var wire 8 l' dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 m' BL1out [7:0] $end
$var reg 8 n' BL1in [7:0] $end
$var reg 8 o' BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 p' k $end
$scope module SRAMcell_inst $end
$var wire 1 q' BL1in $end
$var wire 1 r' BL2in $end
$var wire 1 j' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s' BL1out $end
$var reg 1 t' I_bar $end
$var reg 1 u' I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 v' k $end
$scope module SRAMcell_inst $end
$var wire 1 w' BL1in $end
$var wire 1 x' BL2in $end
$var wire 1 j' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y' BL1out $end
$var reg 1 z' I_bar $end
$var reg 1 {' I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 |' k $end
$scope module SRAMcell_inst $end
$var wire 1 }' BL1in $end
$var wire 1 ~' BL2in $end
$var wire 1 j' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !( BL1out $end
$var reg 1 "( I_bar $end
$var reg 1 #( I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 $( k $end
$scope module SRAMcell_inst $end
$var wire 1 %( BL1in $end
$var wire 1 &( BL2in $end
$var wire 1 j' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '( BL1out $end
$var reg 1 (( I_bar $end
$var reg 1 )( I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 *( k $end
$scope module SRAMcell_inst $end
$var wire 1 +( BL1in $end
$var wire 1 ,( BL2in $end
$var wire 1 j' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -( BL1out $end
$var reg 1 .( I_bar $end
$var reg 1 /( I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 0( k $end
$scope module SRAMcell_inst $end
$var wire 1 1( BL1in $end
$var wire 1 2( BL2in $end
$var wire 1 j' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3( BL1out $end
$var reg 1 4( I_bar $end
$var reg 1 5( I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 6( k $end
$scope module SRAMcell_inst $end
$var wire 1 7( BL1in $end
$var wire 1 8( BL2in $end
$var wire 1 j' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9( BL1out $end
$var reg 1 :( I_bar $end
$var reg 1 ;( I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 <( k $end
$scope module SRAMcell_inst $end
$var wire 1 =( BL1in $end
$var wire 1 >( BL2in $end
$var wire 1 j' WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?( BL1out $end
$var reg 1 @( I_bar $end
$var reg 1 A( I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[3] $end
$var parameter 3 B( i $end
$scope module SRAMaddress_inst $end
$var wire 1 C( WL $end
$var wire 4 D( byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 E( datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 F( dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 G( i $end
$scope module SRAMbyte_inst $end
$var wire 1 H( WL $end
$var wire 1 & clk $end
$var wire 8 I( datain [7:0] $end
$var wire 8 J( dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 K( BL1out [7:0] $end
$var reg 8 L( BL1in [7:0] $end
$var reg 8 M( BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 N( k $end
$scope module SRAMcell_inst $end
$var wire 1 O( BL1in $end
$var wire 1 P( BL2in $end
$var wire 1 H( WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q( BL1out $end
$var reg 1 R( I_bar $end
$var reg 1 S( I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 T( k $end
$scope module SRAMcell_inst $end
$var wire 1 U( BL1in $end
$var wire 1 V( BL2in $end
$var wire 1 H( WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W( BL1out $end
$var reg 1 X( I_bar $end
$var reg 1 Y( I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Z( k $end
$scope module SRAMcell_inst $end
$var wire 1 [( BL1in $end
$var wire 1 \( BL2in $end
$var wire 1 H( WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]( BL1out $end
$var reg 1 ^( I_bar $end
$var reg 1 _( I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 `( k $end
$scope module SRAMcell_inst $end
$var wire 1 a( BL1in $end
$var wire 1 b( BL2in $end
$var wire 1 H( WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c( BL1out $end
$var reg 1 d( I_bar $end
$var reg 1 e( I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 f( k $end
$scope module SRAMcell_inst $end
$var wire 1 g( BL1in $end
$var wire 1 h( BL2in $end
$var wire 1 H( WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i( BL1out $end
$var reg 1 j( I_bar $end
$var reg 1 k( I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 l( k $end
$scope module SRAMcell_inst $end
$var wire 1 m( BL1in $end
$var wire 1 n( BL2in $end
$var wire 1 H( WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o( BL1out $end
$var reg 1 p( I_bar $end
$var reg 1 q( I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 r( k $end
$scope module SRAMcell_inst $end
$var wire 1 s( BL1in $end
$var wire 1 t( BL2in $end
$var wire 1 H( WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u( BL1out $end
$var reg 1 v( I_bar $end
$var reg 1 w( I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 x( k $end
$scope module SRAMcell_inst $end
$var wire 1 y( BL1in $end
$var wire 1 z( BL2in $end
$var wire 1 H( WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {( BL1out $end
$var reg 1 |( I_bar $end
$var reg 1 }( I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 ~( i $end
$scope module SRAMbyte_inst $end
$var wire 1 !) WL $end
$var wire 1 & clk $end
$var wire 8 ") datain [7:0] $end
$var wire 8 #) dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 $) BL1out [7:0] $end
$var reg 8 %) BL1in [7:0] $end
$var reg 8 &) BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ') k $end
$scope module SRAMcell_inst $end
$var wire 1 () BL1in $end
$var wire 1 )) BL2in $end
$var wire 1 !) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *) BL1out $end
$var reg 1 +) I_bar $end
$var reg 1 ,) I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 -) k $end
$scope module SRAMcell_inst $end
$var wire 1 .) BL1in $end
$var wire 1 /) BL2in $end
$var wire 1 !) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0) BL1out $end
$var reg 1 1) I_bar $end
$var reg 1 2) I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 3) k $end
$scope module SRAMcell_inst $end
$var wire 1 4) BL1in $end
$var wire 1 5) BL2in $end
$var wire 1 !) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6) BL1out $end
$var reg 1 7) I_bar $end
$var reg 1 8) I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 9) k $end
$scope module SRAMcell_inst $end
$var wire 1 :) BL1in $end
$var wire 1 ;) BL2in $end
$var wire 1 !) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <) BL1out $end
$var reg 1 =) I_bar $end
$var reg 1 >) I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ?) k $end
$scope module SRAMcell_inst $end
$var wire 1 @) BL1in $end
$var wire 1 A) BL2in $end
$var wire 1 !) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B) BL1out $end
$var reg 1 C) I_bar $end
$var reg 1 D) I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 E) k $end
$scope module SRAMcell_inst $end
$var wire 1 F) BL1in $end
$var wire 1 G) BL2in $end
$var wire 1 !) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H) BL1out $end
$var reg 1 I) I_bar $end
$var reg 1 J) I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 K) k $end
$scope module SRAMcell_inst $end
$var wire 1 L) BL1in $end
$var wire 1 M) BL2in $end
$var wire 1 !) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N) BL1out $end
$var reg 1 O) I_bar $end
$var reg 1 P) I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Q) k $end
$scope module SRAMcell_inst $end
$var wire 1 R) BL1in $end
$var wire 1 S) BL2in $end
$var wire 1 !) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T) BL1out $end
$var reg 1 U) I_bar $end
$var reg 1 V) I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 W) i $end
$scope module SRAMbyte_inst $end
$var wire 1 X) WL $end
$var wire 1 & clk $end
$var wire 8 Y) datain [7:0] $end
$var wire 8 Z) dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 [) BL1out [7:0] $end
$var reg 8 \) BL1in [7:0] $end
$var reg 8 ]) BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ^) k $end
$scope module SRAMcell_inst $end
$var wire 1 _) BL1in $end
$var wire 1 `) BL2in $end
$var wire 1 X) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a) BL1out $end
$var reg 1 b) I_bar $end
$var reg 1 c) I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 d) k $end
$scope module SRAMcell_inst $end
$var wire 1 e) BL1in $end
$var wire 1 f) BL2in $end
$var wire 1 X) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g) BL1out $end
$var reg 1 h) I_bar $end
$var reg 1 i) I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 j) k $end
$scope module SRAMcell_inst $end
$var wire 1 k) BL1in $end
$var wire 1 l) BL2in $end
$var wire 1 X) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m) BL1out $end
$var reg 1 n) I_bar $end
$var reg 1 o) I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 p) k $end
$scope module SRAMcell_inst $end
$var wire 1 q) BL1in $end
$var wire 1 r) BL2in $end
$var wire 1 X) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s) BL1out $end
$var reg 1 t) I_bar $end
$var reg 1 u) I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 v) k $end
$scope module SRAMcell_inst $end
$var wire 1 w) BL1in $end
$var wire 1 x) BL2in $end
$var wire 1 X) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y) BL1out $end
$var reg 1 z) I_bar $end
$var reg 1 {) I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 |) k $end
$scope module SRAMcell_inst $end
$var wire 1 }) BL1in $end
$var wire 1 ~) BL2in $end
$var wire 1 X) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !* BL1out $end
$var reg 1 "* I_bar $end
$var reg 1 #* I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 $* k $end
$scope module SRAMcell_inst $end
$var wire 1 %* BL1in $end
$var wire 1 &* BL2in $end
$var wire 1 X) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '* BL1out $end
$var reg 1 (* I_bar $end
$var reg 1 )* I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ** k $end
$scope module SRAMcell_inst $end
$var wire 1 +* BL1in $end
$var wire 1 ,* BL2in $end
$var wire 1 X) WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -* BL1out $end
$var reg 1 .* I_bar $end
$var reg 1 /* I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 0* i $end
$scope module SRAMbyte_inst $end
$var wire 1 1* WL $end
$var wire 1 & clk $end
$var wire 8 2* datain [7:0] $end
$var wire 8 3* dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 4* BL1out [7:0] $end
$var reg 8 5* BL1in [7:0] $end
$var reg 8 6* BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 7* k $end
$scope module SRAMcell_inst $end
$var wire 1 8* BL1in $end
$var wire 1 9* BL2in $end
$var wire 1 1* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :* BL1out $end
$var reg 1 ;* I_bar $end
$var reg 1 <* I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 =* k $end
$scope module SRAMcell_inst $end
$var wire 1 >* BL1in $end
$var wire 1 ?* BL2in $end
$var wire 1 1* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @* BL1out $end
$var reg 1 A* I_bar $end
$var reg 1 B* I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 C* k $end
$scope module SRAMcell_inst $end
$var wire 1 D* BL1in $end
$var wire 1 E* BL2in $end
$var wire 1 1* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F* BL1out $end
$var reg 1 G* I_bar $end
$var reg 1 H* I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 I* k $end
$scope module SRAMcell_inst $end
$var wire 1 J* BL1in $end
$var wire 1 K* BL2in $end
$var wire 1 1* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L* BL1out $end
$var reg 1 M* I_bar $end
$var reg 1 N* I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 O* k $end
$scope module SRAMcell_inst $end
$var wire 1 P* BL1in $end
$var wire 1 Q* BL2in $end
$var wire 1 1* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R* BL1out $end
$var reg 1 S* I_bar $end
$var reg 1 T* I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 U* k $end
$scope module SRAMcell_inst $end
$var wire 1 V* BL1in $end
$var wire 1 W* BL2in $end
$var wire 1 1* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X* BL1out $end
$var reg 1 Y* I_bar $end
$var reg 1 Z* I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 [* k $end
$scope module SRAMcell_inst $end
$var wire 1 \* BL1in $end
$var wire 1 ]* BL2in $end
$var wire 1 1* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^* BL1out $end
$var reg 1 _* I_bar $end
$var reg 1 `* I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 a* k $end
$scope module SRAMcell_inst $end
$var wire 1 b* BL1in $end
$var wire 1 c* BL2in $end
$var wire 1 1* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d* BL1out $end
$var reg 1 e* I_bar $end
$var reg 1 f* I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[4] $end
$var parameter 4 g* i $end
$scope module SRAMaddress_inst $end
$var wire 1 h* WL $end
$var wire 4 i* byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 j* datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 k* dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 l* i $end
$scope module SRAMbyte_inst $end
$var wire 1 m* WL $end
$var wire 1 & clk $end
$var wire 8 n* datain [7:0] $end
$var wire 8 o* dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 p* BL1out [7:0] $end
$var reg 8 q* BL1in [7:0] $end
$var reg 8 r* BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 s* k $end
$scope module SRAMcell_inst $end
$var wire 1 t* BL1in $end
$var wire 1 u* BL2in $end
$var wire 1 m* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v* BL1out $end
$var reg 1 w* I_bar $end
$var reg 1 x* I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 y* k $end
$scope module SRAMcell_inst $end
$var wire 1 z* BL1in $end
$var wire 1 {* BL2in $end
$var wire 1 m* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |* BL1out $end
$var reg 1 }* I_bar $end
$var reg 1 ~* I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 !+ k $end
$scope module SRAMcell_inst $end
$var wire 1 "+ BL1in $end
$var wire 1 #+ BL2in $end
$var wire 1 m* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $+ BL1out $end
$var reg 1 %+ I_bar $end
$var reg 1 &+ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 '+ k $end
$scope module SRAMcell_inst $end
$var wire 1 (+ BL1in $end
$var wire 1 )+ BL2in $end
$var wire 1 m* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *+ BL1out $end
$var reg 1 ++ I_bar $end
$var reg 1 ,+ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 -+ k $end
$scope module SRAMcell_inst $end
$var wire 1 .+ BL1in $end
$var wire 1 /+ BL2in $end
$var wire 1 m* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0+ BL1out $end
$var reg 1 1+ I_bar $end
$var reg 1 2+ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 3+ k $end
$scope module SRAMcell_inst $end
$var wire 1 4+ BL1in $end
$var wire 1 5+ BL2in $end
$var wire 1 m* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6+ BL1out $end
$var reg 1 7+ I_bar $end
$var reg 1 8+ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 9+ k $end
$scope module SRAMcell_inst $end
$var wire 1 :+ BL1in $end
$var wire 1 ;+ BL2in $end
$var wire 1 m* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <+ BL1out $end
$var reg 1 =+ I_bar $end
$var reg 1 >+ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ?+ k $end
$scope module SRAMcell_inst $end
$var wire 1 @+ BL1in $end
$var wire 1 A+ BL2in $end
$var wire 1 m* WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B+ BL1out $end
$var reg 1 C+ I_bar $end
$var reg 1 D+ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 E+ i $end
$scope module SRAMbyte_inst $end
$var wire 1 F+ WL $end
$var wire 1 & clk $end
$var wire 8 G+ datain [7:0] $end
$var wire 8 H+ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 I+ BL1out [7:0] $end
$var reg 8 J+ BL1in [7:0] $end
$var reg 8 K+ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 L+ k $end
$scope module SRAMcell_inst $end
$var wire 1 M+ BL1in $end
$var wire 1 N+ BL2in $end
$var wire 1 F+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O+ BL1out $end
$var reg 1 P+ I_bar $end
$var reg 1 Q+ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 R+ k $end
$scope module SRAMcell_inst $end
$var wire 1 S+ BL1in $end
$var wire 1 T+ BL2in $end
$var wire 1 F+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U+ BL1out $end
$var reg 1 V+ I_bar $end
$var reg 1 W+ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 X+ k $end
$scope module SRAMcell_inst $end
$var wire 1 Y+ BL1in $end
$var wire 1 Z+ BL2in $end
$var wire 1 F+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [+ BL1out $end
$var reg 1 \+ I_bar $end
$var reg 1 ]+ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ^+ k $end
$scope module SRAMcell_inst $end
$var wire 1 _+ BL1in $end
$var wire 1 `+ BL2in $end
$var wire 1 F+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a+ BL1out $end
$var reg 1 b+ I_bar $end
$var reg 1 c+ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 d+ k $end
$scope module SRAMcell_inst $end
$var wire 1 e+ BL1in $end
$var wire 1 f+ BL2in $end
$var wire 1 F+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g+ BL1out $end
$var reg 1 h+ I_bar $end
$var reg 1 i+ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 j+ k $end
$scope module SRAMcell_inst $end
$var wire 1 k+ BL1in $end
$var wire 1 l+ BL2in $end
$var wire 1 F+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m+ BL1out $end
$var reg 1 n+ I_bar $end
$var reg 1 o+ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 p+ k $end
$scope module SRAMcell_inst $end
$var wire 1 q+ BL1in $end
$var wire 1 r+ BL2in $end
$var wire 1 F+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s+ BL1out $end
$var reg 1 t+ I_bar $end
$var reg 1 u+ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 v+ k $end
$scope module SRAMcell_inst $end
$var wire 1 w+ BL1in $end
$var wire 1 x+ BL2in $end
$var wire 1 F+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y+ BL1out $end
$var reg 1 z+ I_bar $end
$var reg 1 {+ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 |+ i $end
$scope module SRAMbyte_inst $end
$var wire 1 }+ WL $end
$var wire 1 & clk $end
$var wire 8 ~+ datain [7:0] $end
$var wire 8 !, dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ", BL1out [7:0] $end
$var reg 8 #, BL1in [7:0] $end
$var reg 8 $, BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 %, k $end
$scope module SRAMcell_inst $end
$var wire 1 &, BL1in $end
$var wire 1 ', BL2in $end
$var wire 1 }+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (, BL1out $end
$var reg 1 ), I_bar $end
$var reg 1 *, I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 +, k $end
$scope module SRAMcell_inst $end
$var wire 1 ,, BL1in $end
$var wire 1 -, BL2in $end
$var wire 1 }+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ., BL1out $end
$var reg 1 /, I_bar $end
$var reg 1 0, I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 1, k $end
$scope module SRAMcell_inst $end
$var wire 1 2, BL1in $end
$var wire 1 3, BL2in $end
$var wire 1 }+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4, BL1out $end
$var reg 1 5, I_bar $end
$var reg 1 6, I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 7, k $end
$scope module SRAMcell_inst $end
$var wire 1 8, BL1in $end
$var wire 1 9, BL2in $end
$var wire 1 }+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :, BL1out $end
$var reg 1 ;, I_bar $end
$var reg 1 <, I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 =, k $end
$scope module SRAMcell_inst $end
$var wire 1 >, BL1in $end
$var wire 1 ?, BL2in $end
$var wire 1 }+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @, BL1out $end
$var reg 1 A, I_bar $end
$var reg 1 B, I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 C, k $end
$scope module SRAMcell_inst $end
$var wire 1 D, BL1in $end
$var wire 1 E, BL2in $end
$var wire 1 }+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F, BL1out $end
$var reg 1 G, I_bar $end
$var reg 1 H, I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 I, k $end
$scope module SRAMcell_inst $end
$var wire 1 J, BL1in $end
$var wire 1 K, BL2in $end
$var wire 1 }+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L, BL1out $end
$var reg 1 M, I_bar $end
$var reg 1 N, I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 O, k $end
$scope module SRAMcell_inst $end
$var wire 1 P, BL1in $end
$var wire 1 Q, BL2in $end
$var wire 1 }+ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R, BL1out $end
$var reg 1 S, I_bar $end
$var reg 1 T, I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 U, i $end
$scope module SRAMbyte_inst $end
$var wire 1 V, WL $end
$var wire 1 & clk $end
$var wire 8 W, datain [7:0] $end
$var wire 8 X, dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Y, BL1out [7:0] $end
$var reg 8 Z, BL1in [7:0] $end
$var reg 8 [, BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 \, k $end
$scope module SRAMcell_inst $end
$var wire 1 ], BL1in $end
$var wire 1 ^, BL2in $end
$var wire 1 V, WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _, BL1out $end
$var reg 1 `, I_bar $end
$var reg 1 a, I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 b, k $end
$scope module SRAMcell_inst $end
$var wire 1 c, BL1in $end
$var wire 1 d, BL2in $end
$var wire 1 V, WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e, BL1out $end
$var reg 1 f, I_bar $end
$var reg 1 g, I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 h, k $end
$scope module SRAMcell_inst $end
$var wire 1 i, BL1in $end
$var wire 1 j, BL2in $end
$var wire 1 V, WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k, BL1out $end
$var reg 1 l, I_bar $end
$var reg 1 m, I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 n, k $end
$scope module SRAMcell_inst $end
$var wire 1 o, BL1in $end
$var wire 1 p, BL2in $end
$var wire 1 V, WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q, BL1out $end
$var reg 1 r, I_bar $end
$var reg 1 s, I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 t, k $end
$scope module SRAMcell_inst $end
$var wire 1 u, BL1in $end
$var wire 1 v, BL2in $end
$var wire 1 V, WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w, BL1out $end
$var reg 1 x, I_bar $end
$var reg 1 y, I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 z, k $end
$scope module SRAMcell_inst $end
$var wire 1 {, BL1in $end
$var wire 1 |, BL2in $end
$var wire 1 V, WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }, BL1out $end
$var reg 1 ~, I_bar $end
$var reg 1 !- I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 "- k $end
$scope module SRAMcell_inst $end
$var wire 1 #- BL1in $end
$var wire 1 $- BL2in $end
$var wire 1 V, WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %- BL1out $end
$var reg 1 &- I_bar $end
$var reg 1 '- I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 (- k $end
$scope module SRAMcell_inst $end
$var wire 1 )- BL1in $end
$var wire 1 *- BL2in $end
$var wire 1 V, WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +- BL1out $end
$var reg 1 ,- I_bar $end
$var reg 1 -- I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[5] $end
$var parameter 4 .- i $end
$scope module SRAMaddress_inst $end
$var wire 1 /- WL $end
$var wire 4 0- byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 1- datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 2- dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 3- i $end
$scope module SRAMbyte_inst $end
$var wire 1 4- WL $end
$var wire 1 & clk $end
$var wire 8 5- datain [7:0] $end
$var wire 8 6- dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 7- BL1out [7:0] $end
$var reg 8 8- BL1in [7:0] $end
$var reg 8 9- BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 :- k $end
$scope module SRAMcell_inst $end
$var wire 1 ;- BL1in $end
$var wire 1 <- BL2in $end
$var wire 1 4- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =- BL1out $end
$var reg 1 >- I_bar $end
$var reg 1 ?- I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 @- k $end
$scope module SRAMcell_inst $end
$var wire 1 A- BL1in $end
$var wire 1 B- BL2in $end
$var wire 1 4- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C- BL1out $end
$var reg 1 D- I_bar $end
$var reg 1 E- I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 F- k $end
$scope module SRAMcell_inst $end
$var wire 1 G- BL1in $end
$var wire 1 H- BL2in $end
$var wire 1 4- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I- BL1out $end
$var reg 1 J- I_bar $end
$var reg 1 K- I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 L- k $end
$scope module SRAMcell_inst $end
$var wire 1 M- BL1in $end
$var wire 1 N- BL2in $end
$var wire 1 4- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O- BL1out $end
$var reg 1 P- I_bar $end
$var reg 1 Q- I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 R- k $end
$scope module SRAMcell_inst $end
$var wire 1 S- BL1in $end
$var wire 1 T- BL2in $end
$var wire 1 4- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U- BL1out $end
$var reg 1 V- I_bar $end
$var reg 1 W- I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 X- k $end
$scope module SRAMcell_inst $end
$var wire 1 Y- BL1in $end
$var wire 1 Z- BL2in $end
$var wire 1 4- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [- BL1out $end
$var reg 1 \- I_bar $end
$var reg 1 ]- I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ^- k $end
$scope module SRAMcell_inst $end
$var wire 1 _- BL1in $end
$var wire 1 `- BL2in $end
$var wire 1 4- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a- BL1out $end
$var reg 1 b- I_bar $end
$var reg 1 c- I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 d- k $end
$scope module SRAMcell_inst $end
$var wire 1 e- BL1in $end
$var wire 1 f- BL2in $end
$var wire 1 4- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g- BL1out $end
$var reg 1 h- I_bar $end
$var reg 1 i- I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 j- i $end
$scope module SRAMbyte_inst $end
$var wire 1 k- WL $end
$var wire 1 & clk $end
$var wire 8 l- datain [7:0] $end
$var wire 8 m- dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 n- BL1out [7:0] $end
$var reg 8 o- BL1in [7:0] $end
$var reg 8 p- BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 q- k $end
$scope module SRAMcell_inst $end
$var wire 1 r- BL1in $end
$var wire 1 s- BL2in $end
$var wire 1 k- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t- BL1out $end
$var reg 1 u- I_bar $end
$var reg 1 v- I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 w- k $end
$scope module SRAMcell_inst $end
$var wire 1 x- BL1in $end
$var wire 1 y- BL2in $end
$var wire 1 k- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z- BL1out $end
$var reg 1 {- I_bar $end
$var reg 1 |- I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 }- k $end
$scope module SRAMcell_inst $end
$var wire 1 ~- BL1in $end
$var wire 1 !. BL2in $end
$var wire 1 k- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ". BL1out $end
$var reg 1 #. I_bar $end
$var reg 1 $. I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 %. k $end
$scope module SRAMcell_inst $end
$var wire 1 &. BL1in $end
$var wire 1 '. BL2in $end
$var wire 1 k- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (. BL1out $end
$var reg 1 ). I_bar $end
$var reg 1 *. I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 +. k $end
$scope module SRAMcell_inst $end
$var wire 1 ,. BL1in $end
$var wire 1 -. BL2in $end
$var wire 1 k- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .. BL1out $end
$var reg 1 /. I_bar $end
$var reg 1 0. I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 1. k $end
$scope module SRAMcell_inst $end
$var wire 1 2. BL1in $end
$var wire 1 3. BL2in $end
$var wire 1 k- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4. BL1out $end
$var reg 1 5. I_bar $end
$var reg 1 6. I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 7. k $end
$scope module SRAMcell_inst $end
$var wire 1 8. BL1in $end
$var wire 1 9. BL2in $end
$var wire 1 k- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :. BL1out $end
$var reg 1 ;. I_bar $end
$var reg 1 <. I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 =. k $end
$scope module SRAMcell_inst $end
$var wire 1 >. BL1in $end
$var wire 1 ?. BL2in $end
$var wire 1 k- WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @. BL1out $end
$var reg 1 A. I_bar $end
$var reg 1 B. I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 C. i $end
$scope module SRAMbyte_inst $end
$var wire 1 D. WL $end
$var wire 1 & clk $end
$var wire 8 E. datain [7:0] $end
$var wire 8 F. dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 G. BL1out [7:0] $end
$var reg 8 H. BL1in [7:0] $end
$var reg 8 I. BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 J. k $end
$scope module SRAMcell_inst $end
$var wire 1 K. BL1in $end
$var wire 1 L. BL2in $end
$var wire 1 D. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M. BL1out $end
$var reg 1 N. I_bar $end
$var reg 1 O. I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 P. k $end
$scope module SRAMcell_inst $end
$var wire 1 Q. BL1in $end
$var wire 1 R. BL2in $end
$var wire 1 D. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S. BL1out $end
$var reg 1 T. I_bar $end
$var reg 1 U. I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 V. k $end
$scope module SRAMcell_inst $end
$var wire 1 W. BL1in $end
$var wire 1 X. BL2in $end
$var wire 1 D. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y. BL1out $end
$var reg 1 Z. I_bar $end
$var reg 1 [. I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 \. k $end
$scope module SRAMcell_inst $end
$var wire 1 ]. BL1in $end
$var wire 1 ^. BL2in $end
$var wire 1 D. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _. BL1out $end
$var reg 1 `. I_bar $end
$var reg 1 a. I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 b. k $end
$scope module SRAMcell_inst $end
$var wire 1 c. BL1in $end
$var wire 1 d. BL2in $end
$var wire 1 D. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e. BL1out $end
$var reg 1 f. I_bar $end
$var reg 1 g. I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 h. k $end
$scope module SRAMcell_inst $end
$var wire 1 i. BL1in $end
$var wire 1 j. BL2in $end
$var wire 1 D. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k. BL1out $end
$var reg 1 l. I_bar $end
$var reg 1 m. I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 n. k $end
$scope module SRAMcell_inst $end
$var wire 1 o. BL1in $end
$var wire 1 p. BL2in $end
$var wire 1 D. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q. BL1out $end
$var reg 1 r. I_bar $end
$var reg 1 s. I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 t. k $end
$scope module SRAMcell_inst $end
$var wire 1 u. BL1in $end
$var wire 1 v. BL2in $end
$var wire 1 D. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w. BL1out $end
$var reg 1 x. I_bar $end
$var reg 1 y. I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 z. i $end
$scope module SRAMbyte_inst $end
$var wire 1 {. WL $end
$var wire 1 & clk $end
$var wire 8 |. datain [7:0] $end
$var wire 8 }. dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ~. BL1out [7:0] $end
$var reg 8 !/ BL1in [7:0] $end
$var reg 8 "/ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 #/ k $end
$scope module SRAMcell_inst $end
$var wire 1 $/ BL1in $end
$var wire 1 %/ BL2in $end
$var wire 1 {. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &/ BL1out $end
$var reg 1 '/ I_bar $end
$var reg 1 (/ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 )/ k $end
$scope module SRAMcell_inst $end
$var wire 1 */ BL1in $end
$var wire 1 +/ BL2in $end
$var wire 1 {. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,/ BL1out $end
$var reg 1 -/ I_bar $end
$var reg 1 ./ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 // k $end
$scope module SRAMcell_inst $end
$var wire 1 0/ BL1in $end
$var wire 1 1/ BL2in $end
$var wire 1 {. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2/ BL1out $end
$var reg 1 3/ I_bar $end
$var reg 1 4/ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 5/ k $end
$scope module SRAMcell_inst $end
$var wire 1 6/ BL1in $end
$var wire 1 7/ BL2in $end
$var wire 1 {. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8/ BL1out $end
$var reg 1 9/ I_bar $end
$var reg 1 :/ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ;/ k $end
$scope module SRAMcell_inst $end
$var wire 1 </ BL1in $end
$var wire 1 =/ BL2in $end
$var wire 1 {. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >/ BL1out $end
$var reg 1 ?/ I_bar $end
$var reg 1 @/ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 A/ k $end
$scope module SRAMcell_inst $end
$var wire 1 B/ BL1in $end
$var wire 1 C/ BL2in $end
$var wire 1 {. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D/ BL1out $end
$var reg 1 E/ I_bar $end
$var reg 1 F/ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 G/ k $end
$scope module SRAMcell_inst $end
$var wire 1 H/ BL1in $end
$var wire 1 I/ BL2in $end
$var wire 1 {. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J/ BL1out $end
$var reg 1 K/ I_bar $end
$var reg 1 L/ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 M/ k $end
$scope module SRAMcell_inst $end
$var wire 1 N/ BL1in $end
$var wire 1 O/ BL2in $end
$var wire 1 {. WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P/ BL1out $end
$var reg 1 Q/ I_bar $end
$var reg 1 R/ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[6] $end
$var parameter 4 S/ i $end
$scope module SRAMaddress_inst $end
$var wire 1 T/ WL $end
$var wire 4 U/ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 V/ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 W/ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 X/ i $end
$scope module SRAMbyte_inst $end
$var wire 1 Y/ WL $end
$var wire 1 & clk $end
$var wire 8 Z/ datain [7:0] $end
$var wire 8 [/ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 \/ BL1out [7:0] $end
$var reg 8 ]/ BL1in [7:0] $end
$var reg 8 ^/ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 _/ k $end
$scope module SRAMcell_inst $end
$var wire 1 `/ BL1in $end
$var wire 1 a/ BL2in $end
$var wire 1 Y/ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b/ BL1out $end
$var reg 1 c/ I_bar $end
$var reg 1 d/ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 e/ k $end
$scope module SRAMcell_inst $end
$var wire 1 f/ BL1in $end
$var wire 1 g/ BL2in $end
$var wire 1 Y/ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h/ BL1out $end
$var reg 1 i/ I_bar $end
$var reg 1 j/ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 k/ k $end
$scope module SRAMcell_inst $end
$var wire 1 l/ BL1in $end
$var wire 1 m/ BL2in $end
$var wire 1 Y/ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n/ BL1out $end
$var reg 1 o/ I_bar $end
$var reg 1 p/ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 q/ k $end
$scope module SRAMcell_inst $end
$var wire 1 r/ BL1in $end
$var wire 1 s/ BL2in $end
$var wire 1 Y/ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t/ BL1out $end
$var reg 1 u/ I_bar $end
$var reg 1 v/ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 w/ k $end
$scope module SRAMcell_inst $end
$var wire 1 x/ BL1in $end
$var wire 1 y/ BL2in $end
$var wire 1 Y/ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z/ BL1out $end
$var reg 1 {/ I_bar $end
$var reg 1 |/ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 }/ k $end
$scope module SRAMcell_inst $end
$var wire 1 ~/ BL1in $end
$var wire 1 !0 BL2in $end
$var wire 1 Y/ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "0 BL1out $end
$var reg 1 #0 I_bar $end
$var reg 1 $0 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 %0 k $end
$scope module SRAMcell_inst $end
$var wire 1 &0 BL1in $end
$var wire 1 '0 BL2in $end
$var wire 1 Y/ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (0 BL1out $end
$var reg 1 )0 I_bar $end
$var reg 1 *0 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 +0 k $end
$scope module SRAMcell_inst $end
$var wire 1 ,0 BL1in $end
$var wire 1 -0 BL2in $end
$var wire 1 Y/ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .0 BL1out $end
$var reg 1 /0 I_bar $end
$var reg 1 00 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 10 i $end
$scope module SRAMbyte_inst $end
$var wire 1 20 WL $end
$var wire 1 & clk $end
$var wire 8 30 datain [7:0] $end
$var wire 8 40 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 50 BL1out [7:0] $end
$var reg 8 60 BL1in [7:0] $end
$var reg 8 70 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 80 k $end
$scope module SRAMcell_inst $end
$var wire 1 90 BL1in $end
$var wire 1 :0 BL2in $end
$var wire 1 20 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;0 BL1out $end
$var reg 1 <0 I_bar $end
$var reg 1 =0 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 >0 k $end
$scope module SRAMcell_inst $end
$var wire 1 ?0 BL1in $end
$var wire 1 @0 BL2in $end
$var wire 1 20 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A0 BL1out $end
$var reg 1 B0 I_bar $end
$var reg 1 C0 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 D0 k $end
$scope module SRAMcell_inst $end
$var wire 1 E0 BL1in $end
$var wire 1 F0 BL2in $end
$var wire 1 20 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G0 BL1out $end
$var reg 1 H0 I_bar $end
$var reg 1 I0 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 J0 k $end
$scope module SRAMcell_inst $end
$var wire 1 K0 BL1in $end
$var wire 1 L0 BL2in $end
$var wire 1 20 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M0 BL1out $end
$var reg 1 N0 I_bar $end
$var reg 1 O0 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 P0 k $end
$scope module SRAMcell_inst $end
$var wire 1 Q0 BL1in $end
$var wire 1 R0 BL2in $end
$var wire 1 20 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S0 BL1out $end
$var reg 1 T0 I_bar $end
$var reg 1 U0 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 V0 k $end
$scope module SRAMcell_inst $end
$var wire 1 W0 BL1in $end
$var wire 1 X0 BL2in $end
$var wire 1 20 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y0 BL1out $end
$var reg 1 Z0 I_bar $end
$var reg 1 [0 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 \0 k $end
$scope module SRAMcell_inst $end
$var wire 1 ]0 BL1in $end
$var wire 1 ^0 BL2in $end
$var wire 1 20 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _0 BL1out $end
$var reg 1 `0 I_bar $end
$var reg 1 a0 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 b0 k $end
$scope module SRAMcell_inst $end
$var wire 1 c0 BL1in $end
$var wire 1 d0 BL2in $end
$var wire 1 20 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e0 BL1out $end
$var reg 1 f0 I_bar $end
$var reg 1 g0 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 h0 i $end
$scope module SRAMbyte_inst $end
$var wire 1 i0 WL $end
$var wire 1 & clk $end
$var wire 8 j0 datain [7:0] $end
$var wire 8 k0 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 l0 BL1out [7:0] $end
$var reg 8 m0 BL1in [7:0] $end
$var reg 8 n0 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 o0 k $end
$scope module SRAMcell_inst $end
$var wire 1 p0 BL1in $end
$var wire 1 q0 BL2in $end
$var wire 1 i0 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r0 BL1out $end
$var reg 1 s0 I_bar $end
$var reg 1 t0 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 u0 k $end
$scope module SRAMcell_inst $end
$var wire 1 v0 BL1in $end
$var wire 1 w0 BL2in $end
$var wire 1 i0 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x0 BL1out $end
$var reg 1 y0 I_bar $end
$var reg 1 z0 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 {0 k $end
$scope module SRAMcell_inst $end
$var wire 1 |0 BL1in $end
$var wire 1 }0 BL2in $end
$var wire 1 i0 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~0 BL1out $end
$var reg 1 !1 I_bar $end
$var reg 1 "1 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 #1 k $end
$scope module SRAMcell_inst $end
$var wire 1 $1 BL1in $end
$var wire 1 %1 BL2in $end
$var wire 1 i0 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &1 BL1out $end
$var reg 1 '1 I_bar $end
$var reg 1 (1 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 )1 k $end
$scope module SRAMcell_inst $end
$var wire 1 *1 BL1in $end
$var wire 1 +1 BL2in $end
$var wire 1 i0 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,1 BL1out $end
$var reg 1 -1 I_bar $end
$var reg 1 .1 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 /1 k $end
$scope module SRAMcell_inst $end
$var wire 1 01 BL1in $end
$var wire 1 11 BL2in $end
$var wire 1 i0 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 21 BL1out $end
$var reg 1 31 I_bar $end
$var reg 1 41 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 51 k $end
$scope module SRAMcell_inst $end
$var wire 1 61 BL1in $end
$var wire 1 71 BL2in $end
$var wire 1 i0 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 81 BL1out $end
$var reg 1 91 I_bar $end
$var reg 1 :1 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ;1 k $end
$scope module SRAMcell_inst $end
$var wire 1 <1 BL1in $end
$var wire 1 =1 BL2in $end
$var wire 1 i0 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >1 BL1out $end
$var reg 1 ?1 I_bar $end
$var reg 1 @1 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 A1 i $end
$scope module SRAMbyte_inst $end
$var wire 1 B1 WL $end
$var wire 1 & clk $end
$var wire 8 C1 datain [7:0] $end
$var wire 8 D1 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 E1 BL1out [7:0] $end
$var reg 8 F1 BL1in [7:0] $end
$var reg 8 G1 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 H1 k $end
$scope module SRAMcell_inst $end
$var wire 1 I1 BL1in $end
$var wire 1 J1 BL2in $end
$var wire 1 B1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K1 BL1out $end
$var reg 1 L1 I_bar $end
$var reg 1 M1 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 N1 k $end
$scope module SRAMcell_inst $end
$var wire 1 O1 BL1in $end
$var wire 1 P1 BL2in $end
$var wire 1 B1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q1 BL1out $end
$var reg 1 R1 I_bar $end
$var reg 1 S1 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 T1 k $end
$scope module SRAMcell_inst $end
$var wire 1 U1 BL1in $end
$var wire 1 V1 BL2in $end
$var wire 1 B1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W1 BL1out $end
$var reg 1 X1 I_bar $end
$var reg 1 Y1 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Z1 k $end
$scope module SRAMcell_inst $end
$var wire 1 [1 BL1in $end
$var wire 1 \1 BL2in $end
$var wire 1 B1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]1 BL1out $end
$var reg 1 ^1 I_bar $end
$var reg 1 _1 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 `1 k $end
$scope module SRAMcell_inst $end
$var wire 1 a1 BL1in $end
$var wire 1 b1 BL2in $end
$var wire 1 B1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c1 BL1out $end
$var reg 1 d1 I_bar $end
$var reg 1 e1 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 f1 k $end
$scope module SRAMcell_inst $end
$var wire 1 g1 BL1in $end
$var wire 1 h1 BL2in $end
$var wire 1 B1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i1 BL1out $end
$var reg 1 j1 I_bar $end
$var reg 1 k1 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 l1 k $end
$scope module SRAMcell_inst $end
$var wire 1 m1 BL1in $end
$var wire 1 n1 BL2in $end
$var wire 1 B1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o1 BL1out $end
$var reg 1 p1 I_bar $end
$var reg 1 q1 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 r1 k $end
$scope module SRAMcell_inst $end
$var wire 1 s1 BL1in $end
$var wire 1 t1 BL2in $end
$var wire 1 B1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u1 BL1out $end
$var reg 1 v1 I_bar $end
$var reg 1 w1 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[7] $end
$var parameter 4 x1 i $end
$scope module SRAMaddress_inst $end
$var wire 1 y1 WL $end
$var wire 4 z1 byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 {1 datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 |1 dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 }1 i $end
$scope module SRAMbyte_inst $end
$var wire 1 ~1 WL $end
$var wire 1 & clk $end
$var wire 8 !2 datain [7:0] $end
$var wire 8 "2 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 #2 BL1out [7:0] $end
$var reg 8 $2 BL1in [7:0] $end
$var reg 8 %2 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 &2 k $end
$scope module SRAMcell_inst $end
$var wire 1 '2 BL1in $end
$var wire 1 (2 BL2in $end
$var wire 1 ~1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )2 BL1out $end
$var reg 1 *2 I_bar $end
$var reg 1 +2 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ,2 k $end
$scope module SRAMcell_inst $end
$var wire 1 -2 BL1in $end
$var wire 1 .2 BL2in $end
$var wire 1 ~1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /2 BL1out $end
$var reg 1 02 I_bar $end
$var reg 1 12 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 22 k $end
$scope module SRAMcell_inst $end
$var wire 1 32 BL1in $end
$var wire 1 42 BL2in $end
$var wire 1 ~1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 52 BL1out $end
$var reg 1 62 I_bar $end
$var reg 1 72 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 82 k $end
$scope module SRAMcell_inst $end
$var wire 1 92 BL1in $end
$var wire 1 :2 BL2in $end
$var wire 1 ~1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;2 BL1out $end
$var reg 1 <2 I_bar $end
$var reg 1 =2 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 >2 k $end
$scope module SRAMcell_inst $end
$var wire 1 ?2 BL1in $end
$var wire 1 @2 BL2in $end
$var wire 1 ~1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A2 BL1out $end
$var reg 1 B2 I_bar $end
$var reg 1 C2 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 D2 k $end
$scope module SRAMcell_inst $end
$var wire 1 E2 BL1in $end
$var wire 1 F2 BL2in $end
$var wire 1 ~1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G2 BL1out $end
$var reg 1 H2 I_bar $end
$var reg 1 I2 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 J2 k $end
$scope module SRAMcell_inst $end
$var wire 1 K2 BL1in $end
$var wire 1 L2 BL2in $end
$var wire 1 ~1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M2 BL1out $end
$var reg 1 N2 I_bar $end
$var reg 1 O2 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 P2 k $end
$scope module SRAMcell_inst $end
$var wire 1 Q2 BL1in $end
$var wire 1 R2 BL2in $end
$var wire 1 ~1 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S2 BL1out $end
$var reg 1 T2 I_bar $end
$var reg 1 U2 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 V2 i $end
$scope module SRAMbyte_inst $end
$var wire 1 W2 WL $end
$var wire 1 & clk $end
$var wire 8 X2 datain [7:0] $end
$var wire 8 Y2 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Z2 BL1out [7:0] $end
$var reg 8 [2 BL1in [7:0] $end
$var reg 8 \2 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ]2 k $end
$scope module SRAMcell_inst $end
$var wire 1 ^2 BL1in $end
$var wire 1 _2 BL2in $end
$var wire 1 W2 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `2 BL1out $end
$var reg 1 a2 I_bar $end
$var reg 1 b2 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 c2 k $end
$scope module SRAMcell_inst $end
$var wire 1 d2 BL1in $end
$var wire 1 e2 BL2in $end
$var wire 1 W2 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f2 BL1out $end
$var reg 1 g2 I_bar $end
$var reg 1 h2 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 i2 k $end
$scope module SRAMcell_inst $end
$var wire 1 j2 BL1in $end
$var wire 1 k2 BL2in $end
$var wire 1 W2 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l2 BL1out $end
$var reg 1 m2 I_bar $end
$var reg 1 n2 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 o2 k $end
$scope module SRAMcell_inst $end
$var wire 1 p2 BL1in $end
$var wire 1 q2 BL2in $end
$var wire 1 W2 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r2 BL1out $end
$var reg 1 s2 I_bar $end
$var reg 1 t2 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 u2 k $end
$scope module SRAMcell_inst $end
$var wire 1 v2 BL1in $end
$var wire 1 w2 BL2in $end
$var wire 1 W2 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x2 BL1out $end
$var reg 1 y2 I_bar $end
$var reg 1 z2 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 {2 k $end
$scope module SRAMcell_inst $end
$var wire 1 |2 BL1in $end
$var wire 1 }2 BL2in $end
$var wire 1 W2 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~2 BL1out $end
$var reg 1 !3 I_bar $end
$var reg 1 "3 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 #3 k $end
$scope module SRAMcell_inst $end
$var wire 1 $3 BL1in $end
$var wire 1 %3 BL2in $end
$var wire 1 W2 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &3 BL1out $end
$var reg 1 '3 I_bar $end
$var reg 1 (3 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 )3 k $end
$scope module SRAMcell_inst $end
$var wire 1 *3 BL1in $end
$var wire 1 +3 BL2in $end
$var wire 1 W2 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,3 BL1out $end
$var reg 1 -3 I_bar $end
$var reg 1 .3 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 /3 i $end
$scope module SRAMbyte_inst $end
$var wire 1 03 WL $end
$var wire 1 & clk $end
$var wire 8 13 datain [7:0] $end
$var wire 8 23 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 33 BL1out [7:0] $end
$var reg 8 43 BL1in [7:0] $end
$var reg 8 53 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 63 k $end
$scope module SRAMcell_inst $end
$var wire 1 73 BL1in $end
$var wire 1 83 BL2in $end
$var wire 1 03 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 93 BL1out $end
$var reg 1 :3 I_bar $end
$var reg 1 ;3 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 <3 k $end
$scope module SRAMcell_inst $end
$var wire 1 =3 BL1in $end
$var wire 1 >3 BL2in $end
$var wire 1 03 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?3 BL1out $end
$var reg 1 @3 I_bar $end
$var reg 1 A3 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 B3 k $end
$scope module SRAMcell_inst $end
$var wire 1 C3 BL1in $end
$var wire 1 D3 BL2in $end
$var wire 1 03 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E3 BL1out $end
$var reg 1 F3 I_bar $end
$var reg 1 G3 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 H3 k $end
$scope module SRAMcell_inst $end
$var wire 1 I3 BL1in $end
$var wire 1 J3 BL2in $end
$var wire 1 03 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K3 BL1out $end
$var reg 1 L3 I_bar $end
$var reg 1 M3 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 N3 k $end
$scope module SRAMcell_inst $end
$var wire 1 O3 BL1in $end
$var wire 1 P3 BL2in $end
$var wire 1 03 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q3 BL1out $end
$var reg 1 R3 I_bar $end
$var reg 1 S3 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 T3 k $end
$scope module SRAMcell_inst $end
$var wire 1 U3 BL1in $end
$var wire 1 V3 BL2in $end
$var wire 1 03 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W3 BL1out $end
$var reg 1 X3 I_bar $end
$var reg 1 Y3 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Z3 k $end
$scope module SRAMcell_inst $end
$var wire 1 [3 BL1in $end
$var wire 1 \3 BL2in $end
$var wire 1 03 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]3 BL1out $end
$var reg 1 ^3 I_bar $end
$var reg 1 _3 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 `3 k $end
$scope module SRAMcell_inst $end
$var wire 1 a3 BL1in $end
$var wire 1 b3 BL2in $end
$var wire 1 03 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c3 BL1out $end
$var reg 1 d3 I_bar $end
$var reg 1 e3 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 f3 i $end
$scope module SRAMbyte_inst $end
$var wire 1 g3 WL $end
$var wire 1 & clk $end
$var wire 8 h3 datain [7:0] $end
$var wire 8 i3 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 j3 BL1out [7:0] $end
$var reg 8 k3 BL1in [7:0] $end
$var reg 8 l3 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 m3 k $end
$scope module SRAMcell_inst $end
$var wire 1 n3 BL1in $end
$var wire 1 o3 BL2in $end
$var wire 1 g3 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p3 BL1out $end
$var reg 1 q3 I_bar $end
$var reg 1 r3 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 s3 k $end
$scope module SRAMcell_inst $end
$var wire 1 t3 BL1in $end
$var wire 1 u3 BL2in $end
$var wire 1 g3 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v3 BL1out $end
$var reg 1 w3 I_bar $end
$var reg 1 x3 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 y3 k $end
$scope module SRAMcell_inst $end
$var wire 1 z3 BL1in $end
$var wire 1 {3 BL2in $end
$var wire 1 g3 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |3 BL1out $end
$var reg 1 }3 I_bar $end
$var reg 1 ~3 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 !4 k $end
$scope module SRAMcell_inst $end
$var wire 1 "4 BL1in $end
$var wire 1 #4 BL2in $end
$var wire 1 g3 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $4 BL1out $end
$var reg 1 %4 I_bar $end
$var reg 1 &4 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 '4 k $end
$scope module SRAMcell_inst $end
$var wire 1 (4 BL1in $end
$var wire 1 )4 BL2in $end
$var wire 1 g3 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *4 BL1out $end
$var reg 1 +4 I_bar $end
$var reg 1 ,4 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 -4 k $end
$scope module SRAMcell_inst $end
$var wire 1 .4 BL1in $end
$var wire 1 /4 BL2in $end
$var wire 1 g3 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 04 BL1out $end
$var reg 1 14 I_bar $end
$var reg 1 24 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 34 k $end
$scope module SRAMcell_inst $end
$var wire 1 44 BL1in $end
$var wire 1 54 BL2in $end
$var wire 1 g3 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 64 BL1out $end
$var reg 1 74 I_bar $end
$var reg 1 84 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 94 k $end
$scope module SRAMcell_inst $end
$var wire 1 :4 BL1in $end
$var wire 1 ;4 BL2in $end
$var wire 1 g3 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <4 BL1out $end
$var reg 1 =4 I_bar $end
$var reg 1 >4 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[8] $end
$var parameter 5 ?4 i $end
$scope module SRAMaddress_inst $end
$var wire 1 @4 WL $end
$var wire 4 A4 byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 B4 datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 C4 dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 D4 i $end
$scope module SRAMbyte_inst $end
$var wire 1 E4 WL $end
$var wire 1 & clk $end
$var wire 8 F4 datain [7:0] $end
$var wire 8 G4 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 H4 BL1out [7:0] $end
$var reg 8 I4 BL1in [7:0] $end
$var reg 8 J4 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 K4 k $end
$scope module SRAMcell_inst $end
$var wire 1 L4 BL1in $end
$var wire 1 M4 BL2in $end
$var wire 1 E4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N4 BL1out $end
$var reg 1 O4 I_bar $end
$var reg 1 P4 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Q4 k $end
$scope module SRAMcell_inst $end
$var wire 1 R4 BL1in $end
$var wire 1 S4 BL2in $end
$var wire 1 E4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T4 BL1out $end
$var reg 1 U4 I_bar $end
$var reg 1 V4 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 W4 k $end
$scope module SRAMcell_inst $end
$var wire 1 X4 BL1in $end
$var wire 1 Y4 BL2in $end
$var wire 1 E4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z4 BL1out $end
$var reg 1 [4 I_bar $end
$var reg 1 \4 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ]4 k $end
$scope module SRAMcell_inst $end
$var wire 1 ^4 BL1in $end
$var wire 1 _4 BL2in $end
$var wire 1 E4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `4 BL1out $end
$var reg 1 a4 I_bar $end
$var reg 1 b4 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 c4 k $end
$scope module SRAMcell_inst $end
$var wire 1 d4 BL1in $end
$var wire 1 e4 BL2in $end
$var wire 1 E4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f4 BL1out $end
$var reg 1 g4 I_bar $end
$var reg 1 h4 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 i4 k $end
$scope module SRAMcell_inst $end
$var wire 1 j4 BL1in $end
$var wire 1 k4 BL2in $end
$var wire 1 E4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l4 BL1out $end
$var reg 1 m4 I_bar $end
$var reg 1 n4 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 o4 k $end
$scope module SRAMcell_inst $end
$var wire 1 p4 BL1in $end
$var wire 1 q4 BL2in $end
$var wire 1 E4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r4 BL1out $end
$var reg 1 s4 I_bar $end
$var reg 1 t4 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 u4 k $end
$scope module SRAMcell_inst $end
$var wire 1 v4 BL1in $end
$var wire 1 w4 BL2in $end
$var wire 1 E4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x4 BL1out $end
$var reg 1 y4 I_bar $end
$var reg 1 z4 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 {4 i $end
$scope module SRAMbyte_inst $end
$var wire 1 |4 WL $end
$var wire 1 & clk $end
$var wire 8 }4 datain [7:0] $end
$var wire 8 ~4 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 !5 BL1out [7:0] $end
$var reg 8 "5 BL1in [7:0] $end
$var reg 8 #5 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 $5 k $end
$scope module SRAMcell_inst $end
$var wire 1 %5 BL1in $end
$var wire 1 &5 BL2in $end
$var wire 1 |4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '5 BL1out $end
$var reg 1 (5 I_bar $end
$var reg 1 )5 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 *5 k $end
$scope module SRAMcell_inst $end
$var wire 1 +5 BL1in $end
$var wire 1 ,5 BL2in $end
$var wire 1 |4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -5 BL1out $end
$var reg 1 .5 I_bar $end
$var reg 1 /5 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 05 k $end
$scope module SRAMcell_inst $end
$var wire 1 15 BL1in $end
$var wire 1 25 BL2in $end
$var wire 1 |4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 35 BL1out $end
$var reg 1 45 I_bar $end
$var reg 1 55 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 65 k $end
$scope module SRAMcell_inst $end
$var wire 1 75 BL1in $end
$var wire 1 85 BL2in $end
$var wire 1 |4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 95 BL1out $end
$var reg 1 :5 I_bar $end
$var reg 1 ;5 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 <5 k $end
$scope module SRAMcell_inst $end
$var wire 1 =5 BL1in $end
$var wire 1 >5 BL2in $end
$var wire 1 |4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?5 BL1out $end
$var reg 1 @5 I_bar $end
$var reg 1 A5 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 B5 k $end
$scope module SRAMcell_inst $end
$var wire 1 C5 BL1in $end
$var wire 1 D5 BL2in $end
$var wire 1 |4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E5 BL1out $end
$var reg 1 F5 I_bar $end
$var reg 1 G5 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 H5 k $end
$scope module SRAMcell_inst $end
$var wire 1 I5 BL1in $end
$var wire 1 J5 BL2in $end
$var wire 1 |4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K5 BL1out $end
$var reg 1 L5 I_bar $end
$var reg 1 M5 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 N5 k $end
$scope module SRAMcell_inst $end
$var wire 1 O5 BL1in $end
$var wire 1 P5 BL2in $end
$var wire 1 |4 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q5 BL1out $end
$var reg 1 R5 I_bar $end
$var reg 1 S5 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 T5 i $end
$scope module SRAMbyte_inst $end
$var wire 1 U5 WL $end
$var wire 1 & clk $end
$var wire 8 V5 datain [7:0] $end
$var wire 8 W5 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 X5 BL1out [7:0] $end
$var reg 8 Y5 BL1in [7:0] $end
$var reg 8 Z5 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 [5 k $end
$scope module SRAMcell_inst $end
$var wire 1 \5 BL1in $end
$var wire 1 ]5 BL2in $end
$var wire 1 U5 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^5 BL1out $end
$var reg 1 _5 I_bar $end
$var reg 1 `5 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 a5 k $end
$scope module SRAMcell_inst $end
$var wire 1 b5 BL1in $end
$var wire 1 c5 BL2in $end
$var wire 1 U5 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d5 BL1out $end
$var reg 1 e5 I_bar $end
$var reg 1 f5 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 g5 k $end
$scope module SRAMcell_inst $end
$var wire 1 h5 BL1in $end
$var wire 1 i5 BL2in $end
$var wire 1 U5 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j5 BL1out $end
$var reg 1 k5 I_bar $end
$var reg 1 l5 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 m5 k $end
$scope module SRAMcell_inst $end
$var wire 1 n5 BL1in $end
$var wire 1 o5 BL2in $end
$var wire 1 U5 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p5 BL1out $end
$var reg 1 q5 I_bar $end
$var reg 1 r5 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 s5 k $end
$scope module SRAMcell_inst $end
$var wire 1 t5 BL1in $end
$var wire 1 u5 BL2in $end
$var wire 1 U5 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v5 BL1out $end
$var reg 1 w5 I_bar $end
$var reg 1 x5 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 y5 k $end
$scope module SRAMcell_inst $end
$var wire 1 z5 BL1in $end
$var wire 1 {5 BL2in $end
$var wire 1 U5 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |5 BL1out $end
$var reg 1 }5 I_bar $end
$var reg 1 ~5 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 !6 k $end
$scope module SRAMcell_inst $end
$var wire 1 "6 BL1in $end
$var wire 1 #6 BL2in $end
$var wire 1 U5 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $6 BL1out $end
$var reg 1 %6 I_bar $end
$var reg 1 &6 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 '6 k $end
$scope module SRAMcell_inst $end
$var wire 1 (6 BL1in $end
$var wire 1 )6 BL2in $end
$var wire 1 U5 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *6 BL1out $end
$var reg 1 +6 I_bar $end
$var reg 1 ,6 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 -6 i $end
$scope module SRAMbyte_inst $end
$var wire 1 .6 WL $end
$var wire 1 & clk $end
$var wire 8 /6 datain [7:0] $end
$var wire 8 06 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 16 BL1out [7:0] $end
$var reg 8 26 BL1in [7:0] $end
$var reg 8 36 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 46 k $end
$scope module SRAMcell_inst $end
$var wire 1 56 BL1in $end
$var wire 1 66 BL2in $end
$var wire 1 .6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 76 BL1out $end
$var reg 1 86 I_bar $end
$var reg 1 96 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 :6 k $end
$scope module SRAMcell_inst $end
$var wire 1 ;6 BL1in $end
$var wire 1 <6 BL2in $end
$var wire 1 .6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =6 BL1out $end
$var reg 1 >6 I_bar $end
$var reg 1 ?6 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 @6 k $end
$scope module SRAMcell_inst $end
$var wire 1 A6 BL1in $end
$var wire 1 B6 BL2in $end
$var wire 1 .6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C6 BL1out $end
$var reg 1 D6 I_bar $end
$var reg 1 E6 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 F6 k $end
$scope module SRAMcell_inst $end
$var wire 1 G6 BL1in $end
$var wire 1 H6 BL2in $end
$var wire 1 .6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I6 BL1out $end
$var reg 1 J6 I_bar $end
$var reg 1 K6 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 L6 k $end
$scope module SRAMcell_inst $end
$var wire 1 M6 BL1in $end
$var wire 1 N6 BL2in $end
$var wire 1 .6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O6 BL1out $end
$var reg 1 P6 I_bar $end
$var reg 1 Q6 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 R6 k $end
$scope module SRAMcell_inst $end
$var wire 1 S6 BL1in $end
$var wire 1 T6 BL2in $end
$var wire 1 .6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U6 BL1out $end
$var reg 1 V6 I_bar $end
$var reg 1 W6 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 X6 k $end
$scope module SRAMcell_inst $end
$var wire 1 Y6 BL1in $end
$var wire 1 Z6 BL2in $end
$var wire 1 .6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [6 BL1out $end
$var reg 1 \6 I_bar $end
$var reg 1 ]6 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ^6 k $end
$scope module SRAMcell_inst $end
$var wire 1 _6 BL1in $end
$var wire 1 `6 BL2in $end
$var wire 1 .6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a6 BL1out $end
$var reg 1 b6 I_bar $end
$var reg 1 c6 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[9] $end
$var parameter 5 d6 i $end
$scope module SRAMaddress_inst $end
$var wire 1 e6 WL $end
$var wire 4 f6 byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 g6 datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 h6 dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 i6 i $end
$scope module SRAMbyte_inst $end
$var wire 1 j6 WL $end
$var wire 1 & clk $end
$var wire 8 k6 datain [7:0] $end
$var wire 8 l6 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 m6 BL1out [7:0] $end
$var reg 8 n6 BL1in [7:0] $end
$var reg 8 o6 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 p6 k $end
$scope module SRAMcell_inst $end
$var wire 1 q6 BL1in $end
$var wire 1 r6 BL2in $end
$var wire 1 j6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s6 BL1out $end
$var reg 1 t6 I_bar $end
$var reg 1 u6 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 v6 k $end
$scope module SRAMcell_inst $end
$var wire 1 w6 BL1in $end
$var wire 1 x6 BL2in $end
$var wire 1 j6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y6 BL1out $end
$var reg 1 z6 I_bar $end
$var reg 1 {6 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 |6 k $end
$scope module SRAMcell_inst $end
$var wire 1 }6 BL1in $end
$var wire 1 ~6 BL2in $end
$var wire 1 j6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !7 BL1out $end
$var reg 1 "7 I_bar $end
$var reg 1 #7 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 $7 k $end
$scope module SRAMcell_inst $end
$var wire 1 %7 BL1in $end
$var wire 1 &7 BL2in $end
$var wire 1 j6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '7 BL1out $end
$var reg 1 (7 I_bar $end
$var reg 1 )7 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 *7 k $end
$scope module SRAMcell_inst $end
$var wire 1 +7 BL1in $end
$var wire 1 ,7 BL2in $end
$var wire 1 j6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -7 BL1out $end
$var reg 1 .7 I_bar $end
$var reg 1 /7 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 07 k $end
$scope module SRAMcell_inst $end
$var wire 1 17 BL1in $end
$var wire 1 27 BL2in $end
$var wire 1 j6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 37 BL1out $end
$var reg 1 47 I_bar $end
$var reg 1 57 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 67 k $end
$scope module SRAMcell_inst $end
$var wire 1 77 BL1in $end
$var wire 1 87 BL2in $end
$var wire 1 j6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 97 BL1out $end
$var reg 1 :7 I_bar $end
$var reg 1 ;7 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 <7 k $end
$scope module SRAMcell_inst $end
$var wire 1 =7 BL1in $end
$var wire 1 >7 BL2in $end
$var wire 1 j6 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?7 BL1out $end
$var reg 1 @7 I_bar $end
$var reg 1 A7 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 B7 i $end
$scope module SRAMbyte_inst $end
$var wire 1 C7 WL $end
$var wire 1 & clk $end
$var wire 8 D7 datain [7:0] $end
$var wire 8 E7 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 F7 BL1out [7:0] $end
$var reg 8 G7 BL1in [7:0] $end
$var reg 8 H7 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 I7 k $end
$scope module SRAMcell_inst $end
$var wire 1 J7 BL1in $end
$var wire 1 K7 BL2in $end
$var wire 1 C7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L7 BL1out $end
$var reg 1 M7 I_bar $end
$var reg 1 N7 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 O7 k $end
$scope module SRAMcell_inst $end
$var wire 1 P7 BL1in $end
$var wire 1 Q7 BL2in $end
$var wire 1 C7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R7 BL1out $end
$var reg 1 S7 I_bar $end
$var reg 1 T7 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 U7 k $end
$scope module SRAMcell_inst $end
$var wire 1 V7 BL1in $end
$var wire 1 W7 BL2in $end
$var wire 1 C7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X7 BL1out $end
$var reg 1 Y7 I_bar $end
$var reg 1 Z7 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 [7 k $end
$scope module SRAMcell_inst $end
$var wire 1 \7 BL1in $end
$var wire 1 ]7 BL2in $end
$var wire 1 C7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^7 BL1out $end
$var reg 1 _7 I_bar $end
$var reg 1 `7 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 a7 k $end
$scope module SRAMcell_inst $end
$var wire 1 b7 BL1in $end
$var wire 1 c7 BL2in $end
$var wire 1 C7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d7 BL1out $end
$var reg 1 e7 I_bar $end
$var reg 1 f7 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 g7 k $end
$scope module SRAMcell_inst $end
$var wire 1 h7 BL1in $end
$var wire 1 i7 BL2in $end
$var wire 1 C7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j7 BL1out $end
$var reg 1 k7 I_bar $end
$var reg 1 l7 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 m7 k $end
$scope module SRAMcell_inst $end
$var wire 1 n7 BL1in $end
$var wire 1 o7 BL2in $end
$var wire 1 C7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p7 BL1out $end
$var reg 1 q7 I_bar $end
$var reg 1 r7 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 s7 k $end
$scope module SRAMcell_inst $end
$var wire 1 t7 BL1in $end
$var wire 1 u7 BL2in $end
$var wire 1 C7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v7 BL1out $end
$var reg 1 w7 I_bar $end
$var reg 1 x7 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 y7 i $end
$scope module SRAMbyte_inst $end
$var wire 1 z7 WL $end
$var wire 1 & clk $end
$var wire 8 {7 datain [7:0] $end
$var wire 8 |7 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 }7 BL1out [7:0] $end
$var reg 8 ~7 BL1in [7:0] $end
$var reg 8 !8 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 "8 k $end
$scope module SRAMcell_inst $end
$var wire 1 #8 BL1in $end
$var wire 1 $8 BL2in $end
$var wire 1 z7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %8 BL1out $end
$var reg 1 &8 I_bar $end
$var reg 1 '8 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 (8 k $end
$scope module SRAMcell_inst $end
$var wire 1 )8 BL1in $end
$var wire 1 *8 BL2in $end
$var wire 1 z7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +8 BL1out $end
$var reg 1 ,8 I_bar $end
$var reg 1 -8 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 .8 k $end
$scope module SRAMcell_inst $end
$var wire 1 /8 BL1in $end
$var wire 1 08 BL2in $end
$var wire 1 z7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 18 BL1out $end
$var reg 1 28 I_bar $end
$var reg 1 38 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 48 k $end
$scope module SRAMcell_inst $end
$var wire 1 58 BL1in $end
$var wire 1 68 BL2in $end
$var wire 1 z7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 78 BL1out $end
$var reg 1 88 I_bar $end
$var reg 1 98 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 :8 k $end
$scope module SRAMcell_inst $end
$var wire 1 ;8 BL1in $end
$var wire 1 <8 BL2in $end
$var wire 1 z7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =8 BL1out $end
$var reg 1 >8 I_bar $end
$var reg 1 ?8 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 @8 k $end
$scope module SRAMcell_inst $end
$var wire 1 A8 BL1in $end
$var wire 1 B8 BL2in $end
$var wire 1 z7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C8 BL1out $end
$var reg 1 D8 I_bar $end
$var reg 1 E8 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 F8 k $end
$scope module SRAMcell_inst $end
$var wire 1 G8 BL1in $end
$var wire 1 H8 BL2in $end
$var wire 1 z7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I8 BL1out $end
$var reg 1 J8 I_bar $end
$var reg 1 K8 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 L8 k $end
$scope module SRAMcell_inst $end
$var wire 1 M8 BL1in $end
$var wire 1 N8 BL2in $end
$var wire 1 z7 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O8 BL1out $end
$var reg 1 P8 I_bar $end
$var reg 1 Q8 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 R8 i $end
$scope module SRAMbyte_inst $end
$var wire 1 S8 WL $end
$var wire 1 & clk $end
$var wire 8 T8 datain [7:0] $end
$var wire 8 U8 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 V8 BL1out [7:0] $end
$var reg 8 W8 BL1in [7:0] $end
$var reg 8 X8 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Y8 k $end
$scope module SRAMcell_inst $end
$var wire 1 Z8 BL1in $end
$var wire 1 [8 BL2in $end
$var wire 1 S8 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \8 BL1out $end
$var reg 1 ]8 I_bar $end
$var reg 1 ^8 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 _8 k $end
$scope module SRAMcell_inst $end
$var wire 1 `8 BL1in $end
$var wire 1 a8 BL2in $end
$var wire 1 S8 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b8 BL1out $end
$var reg 1 c8 I_bar $end
$var reg 1 d8 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 e8 k $end
$scope module SRAMcell_inst $end
$var wire 1 f8 BL1in $end
$var wire 1 g8 BL2in $end
$var wire 1 S8 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h8 BL1out $end
$var reg 1 i8 I_bar $end
$var reg 1 j8 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 k8 k $end
$scope module SRAMcell_inst $end
$var wire 1 l8 BL1in $end
$var wire 1 m8 BL2in $end
$var wire 1 S8 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n8 BL1out $end
$var reg 1 o8 I_bar $end
$var reg 1 p8 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 q8 k $end
$scope module SRAMcell_inst $end
$var wire 1 r8 BL1in $end
$var wire 1 s8 BL2in $end
$var wire 1 S8 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t8 BL1out $end
$var reg 1 u8 I_bar $end
$var reg 1 v8 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 w8 k $end
$scope module SRAMcell_inst $end
$var wire 1 x8 BL1in $end
$var wire 1 y8 BL2in $end
$var wire 1 S8 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z8 BL1out $end
$var reg 1 {8 I_bar $end
$var reg 1 |8 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 }8 k $end
$scope module SRAMcell_inst $end
$var wire 1 ~8 BL1in $end
$var wire 1 !9 BL2in $end
$var wire 1 S8 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "9 BL1out $end
$var reg 1 #9 I_bar $end
$var reg 1 $9 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 %9 k $end
$scope module SRAMcell_inst $end
$var wire 1 &9 BL1in $end
$var wire 1 '9 BL2in $end
$var wire 1 S8 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (9 BL1out $end
$var reg 1 )9 I_bar $end
$var reg 1 *9 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[10] $end
$var parameter 5 +9 i $end
$scope module SRAMaddress_inst $end
$var wire 1 ,9 WL $end
$var wire 4 -9 byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 .9 datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 /9 dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 09 i $end
$scope module SRAMbyte_inst $end
$var wire 1 19 WL $end
$var wire 1 & clk $end
$var wire 8 29 datain [7:0] $end
$var wire 8 39 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 49 BL1out [7:0] $end
$var reg 8 59 BL1in [7:0] $end
$var reg 8 69 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 79 k $end
$scope module SRAMcell_inst $end
$var wire 1 89 BL1in $end
$var wire 1 99 BL2in $end
$var wire 1 19 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :9 BL1out $end
$var reg 1 ;9 I_bar $end
$var reg 1 <9 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 =9 k $end
$scope module SRAMcell_inst $end
$var wire 1 >9 BL1in $end
$var wire 1 ?9 BL2in $end
$var wire 1 19 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @9 BL1out $end
$var reg 1 A9 I_bar $end
$var reg 1 B9 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 C9 k $end
$scope module SRAMcell_inst $end
$var wire 1 D9 BL1in $end
$var wire 1 E9 BL2in $end
$var wire 1 19 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F9 BL1out $end
$var reg 1 G9 I_bar $end
$var reg 1 H9 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 I9 k $end
$scope module SRAMcell_inst $end
$var wire 1 J9 BL1in $end
$var wire 1 K9 BL2in $end
$var wire 1 19 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L9 BL1out $end
$var reg 1 M9 I_bar $end
$var reg 1 N9 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 O9 k $end
$scope module SRAMcell_inst $end
$var wire 1 P9 BL1in $end
$var wire 1 Q9 BL2in $end
$var wire 1 19 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R9 BL1out $end
$var reg 1 S9 I_bar $end
$var reg 1 T9 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 U9 k $end
$scope module SRAMcell_inst $end
$var wire 1 V9 BL1in $end
$var wire 1 W9 BL2in $end
$var wire 1 19 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X9 BL1out $end
$var reg 1 Y9 I_bar $end
$var reg 1 Z9 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 [9 k $end
$scope module SRAMcell_inst $end
$var wire 1 \9 BL1in $end
$var wire 1 ]9 BL2in $end
$var wire 1 19 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^9 BL1out $end
$var reg 1 _9 I_bar $end
$var reg 1 `9 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 a9 k $end
$scope module SRAMcell_inst $end
$var wire 1 b9 BL1in $end
$var wire 1 c9 BL2in $end
$var wire 1 19 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d9 BL1out $end
$var reg 1 e9 I_bar $end
$var reg 1 f9 I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 g9 i $end
$scope module SRAMbyte_inst $end
$var wire 1 h9 WL $end
$var wire 1 & clk $end
$var wire 8 i9 datain [7:0] $end
$var wire 8 j9 dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 k9 BL1out [7:0] $end
$var reg 8 l9 BL1in [7:0] $end
$var reg 8 m9 BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 n9 k $end
$scope module SRAMcell_inst $end
$var wire 1 o9 BL1in $end
$var wire 1 p9 BL2in $end
$var wire 1 h9 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q9 BL1out $end
$var reg 1 r9 I_bar $end
$var reg 1 s9 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 t9 k $end
$scope module SRAMcell_inst $end
$var wire 1 u9 BL1in $end
$var wire 1 v9 BL2in $end
$var wire 1 h9 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w9 BL1out $end
$var reg 1 x9 I_bar $end
$var reg 1 y9 I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 z9 k $end
$scope module SRAMcell_inst $end
$var wire 1 {9 BL1in $end
$var wire 1 |9 BL2in $end
$var wire 1 h9 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }9 BL1out $end
$var reg 1 ~9 I_bar $end
$var reg 1 !: I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ": k $end
$scope module SRAMcell_inst $end
$var wire 1 #: BL1in $end
$var wire 1 $: BL2in $end
$var wire 1 h9 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %: BL1out $end
$var reg 1 &: I_bar $end
$var reg 1 ': I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 (: k $end
$scope module SRAMcell_inst $end
$var wire 1 ): BL1in $end
$var wire 1 *: BL2in $end
$var wire 1 h9 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +: BL1out $end
$var reg 1 ,: I_bar $end
$var reg 1 -: I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 .: k $end
$scope module SRAMcell_inst $end
$var wire 1 /: BL1in $end
$var wire 1 0: BL2in $end
$var wire 1 h9 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1: BL1out $end
$var reg 1 2: I_bar $end
$var reg 1 3: I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 4: k $end
$scope module SRAMcell_inst $end
$var wire 1 5: BL1in $end
$var wire 1 6: BL2in $end
$var wire 1 h9 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7: BL1out $end
$var reg 1 8: I_bar $end
$var reg 1 9: I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 :: k $end
$scope module SRAMcell_inst $end
$var wire 1 ;: BL1in $end
$var wire 1 <: BL2in $end
$var wire 1 h9 WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =: BL1out $end
$var reg 1 >: I_bar $end
$var reg 1 ?: I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 @: i $end
$scope module SRAMbyte_inst $end
$var wire 1 A: WL $end
$var wire 1 & clk $end
$var wire 8 B: datain [7:0] $end
$var wire 8 C: dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 D: BL1out [7:0] $end
$var reg 8 E: BL1in [7:0] $end
$var reg 8 F: BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 G: k $end
$scope module SRAMcell_inst $end
$var wire 1 H: BL1in $end
$var wire 1 I: BL2in $end
$var wire 1 A: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J: BL1out $end
$var reg 1 K: I_bar $end
$var reg 1 L: I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 M: k $end
$scope module SRAMcell_inst $end
$var wire 1 N: BL1in $end
$var wire 1 O: BL2in $end
$var wire 1 A: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P: BL1out $end
$var reg 1 Q: I_bar $end
$var reg 1 R: I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 S: k $end
$scope module SRAMcell_inst $end
$var wire 1 T: BL1in $end
$var wire 1 U: BL2in $end
$var wire 1 A: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V: BL1out $end
$var reg 1 W: I_bar $end
$var reg 1 X: I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Y: k $end
$scope module SRAMcell_inst $end
$var wire 1 Z: BL1in $end
$var wire 1 [: BL2in $end
$var wire 1 A: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \: BL1out $end
$var reg 1 ]: I_bar $end
$var reg 1 ^: I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 _: k $end
$scope module SRAMcell_inst $end
$var wire 1 `: BL1in $end
$var wire 1 a: BL2in $end
$var wire 1 A: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b: BL1out $end
$var reg 1 c: I_bar $end
$var reg 1 d: I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 e: k $end
$scope module SRAMcell_inst $end
$var wire 1 f: BL1in $end
$var wire 1 g: BL2in $end
$var wire 1 A: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h: BL1out $end
$var reg 1 i: I_bar $end
$var reg 1 j: I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 k: k $end
$scope module SRAMcell_inst $end
$var wire 1 l: BL1in $end
$var wire 1 m: BL2in $end
$var wire 1 A: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n: BL1out $end
$var reg 1 o: I_bar $end
$var reg 1 p: I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 q: k $end
$scope module SRAMcell_inst $end
$var wire 1 r: BL1in $end
$var wire 1 s: BL2in $end
$var wire 1 A: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t: BL1out $end
$var reg 1 u: I_bar $end
$var reg 1 v: I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 w: i $end
$scope module SRAMbyte_inst $end
$var wire 1 x: WL $end
$var wire 1 & clk $end
$var wire 8 y: datain [7:0] $end
$var wire 8 z: dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 {: BL1out [7:0] $end
$var reg 8 |: BL1in [7:0] $end
$var reg 8 }: BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ~: k $end
$scope module SRAMcell_inst $end
$var wire 1 !; BL1in $end
$var wire 1 "; BL2in $end
$var wire 1 x: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #; BL1out $end
$var reg 1 $; I_bar $end
$var reg 1 %; I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 &; k $end
$scope module SRAMcell_inst $end
$var wire 1 '; BL1in $end
$var wire 1 (; BL2in $end
$var wire 1 x: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ); BL1out $end
$var reg 1 *; I_bar $end
$var reg 1 +; I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ,; k $end
$scope module SRAMcell_inst $end
$var wire 1 -; BL1in $end
$var wire 1 .; BL2in $end
$var wire 1 x: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /; BL1out $end
$var reg 1 0; I_bar $end
$var reg 1 1; I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 2; k $end
$scope module SRAMcell_inst $end
$var wire 1 3; BL1in $end
$var wire 1 4; BL2in $end
$var wire 1 x: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5; BL1out $end
$var reg 1 6; I_bar $end
$var reg 1 7; I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 8; k $end
$scope module SRAMcell_inst $end
$var wire 1 9; BL1in $end
$var wire 1 :; BL2in $end
$var wire 1 x: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;; BL1out $end
$var reg 1 <; I_bar $end
$var reg 1 =; I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 >; k $end
$scope module SRAMcell_inst $end
$var wire 1 ?; BL1in $end
$var wire 1 @; BL2in $end
$var wire 1 x: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A; BL1out $end
$var reg 1 B; I_bar $end
$var reg 1 C; I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 D; k $end
$scope module SRAMcell_inst $end
$var wire 1 E; BL1in $end
$var wire 1 F; BL2in $end
$var wire 1 x: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G; BL1out $end
$var reg 1 H; I_bar $end
$var reg 1 I; I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 J; k $end
$scope module SRAMcell_inst $end
$var wire 1 K; BL1in $end
$var wire 1 L; BL2in $end
$var wire 1 x: WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M; BL1out $end
$var reg 1 N; I_bar $end
$var reg 1 O; I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[11] $end
$var parameter 5 P; i $end
$scope module SRAMaddress_inst $end
$var wire 1 Q; WL $end
$var wire 4 R; byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 S; datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 T; dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 U; i $end
$scope module SRAMbyte_inst $end
$var wire 1 V; WL $end
$var wire 1 & clk $end
$var wire 8 W; datain [7:0] $end
$var wire 8 X; dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Y; BL1out [7:0] $end
$var reg 8 Z; BL1in [7:0] $end
$var reg 8 [; BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 \; k $end
$scope module SRAMcell_inst $end
$var wire 1 ]; BL1in $end
$var wire 1 ^; BL2in $end
$var wire 1 V; WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _; BL1out $end
$var reg 1 `; I_bar $end
$var reg 1 a; I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 b; k $end
$scope module SRAMcell_inst $end
$var wire 1 c; BL1in $end
$var wire 1 d; BL2in $end
$var wire 1 V; WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e; BL1out $end
$var reg 1 f; I_bar $end
$var reg 1 g; I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 h; k $end
$scope module SRAMcell_inst $end
$var wire 1 i; BL1in $end
$var wire 1 j; BL2in $end
$var wire 1 V; WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k; BL1out $end
$var reg 1 l; I_bar $end
$var reg 1 m; I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 n; k $end
$scope module SRAMcell_inst $end
$var wire 1 o; BL1in $end
$var wire 1 p; BL2in $end
$var wire 1 V; WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q; BL1out $end
$var reg 1 r; I_bar $end
$var reg 1 s; I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 t; k $end
$scope module SRAMcell_inst $end
$var wire 1 u; BL1in $end
$var wire 1 v; BL2in $end
$var wire 1 V; WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w; BL1out $end
$var reg 1 x; I_bar $end
$var reg 1 y; I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 z; k $end
$scope module SRAMcell_inst $end
$var wire 1 {; BL1in $end
$var wire 1 |; BL2in $end
$var wire 1 V; WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }; BL1out $end
$var reg 1 ~; I_bar $end
$var reg 1 !< I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 "< k $end
$scope module SRAMcell_inst $end
$var wire 1 #< BL1in $end
$var wire 1 $< BL2in $end
$var wire 1 V; WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %< BL1out $end
$var reg 1 &< I_bar $end
$var reg 1 '< I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 (< k $end
$scope module SRAMcell_inst $end
$var wire 1 )< BL1in $end
$var wire 1 *< BL2in $end
$var wire 1 V; WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +< BL1out $end
$var reg 1 ,< I_bar $end
$var reg 1 -< I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 .< i $end
$scope module SRAMbyte_inst $end
$var wire 1 /< WL $end
$var wire 1 & clk $end
$var wire 8 0< datain [7:0] $end
$var wire 8 1< dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 2< BL1out [7:0] $end
$var reg 8 3< BL1in [7:0] $end
$var reg 8 4< BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 5< k $end
$scope module SRAMcell_inst $end
$var wire 1 6< BL1in $end
$var wire 1 7< BL2in $end
$var wire 1 /< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8< BL1out $end
$var reg 1 9< I_bar $end
$var reg 1 :< I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ;< k $end
$scope module SRAMcell_inst $end
$var wire 1 << BL1in $end
$var wire 1 =< BL2in $end
$var wire 1 /< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >< BL1out $end
$var reg 1 ?< I_bar $end
$var reg 1 @< I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 A< k $end
$scope module SRAMcell_inst $end
$var wire 1 B< BL1in $end
$var wire 1 C< BL2in $end
$var wire 1 /< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D< BL1out $end
$var reg 1 E< I_bar $end
$var reg 1 F< I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 G< k $end
$scope module SRAMcell_inst $end
$var wire 1 H< BL1in $end
$var wire 1 I< BL2in $end
$var wire 1 /< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J< BL1out $end
$var reg 1 K< I_bar $end
$var reg 1 L< I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 M< k $end
$scope module SRAMcell_inst $end
$var wire 1 N< BL1in $end
$var wire 1 O< BL2in $end
$var wire 1 /< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P< BL1out $end
$var reg 1 Q< I_bar $end
$var reg 1 R< I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 S< k $end
$scope module SRAMcell_inst $end
$var wire 1 T< BL1in $end
$var wire 1 U< BL2in $end
$var wire 1 /< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V< BL1out $end
$var reg 1 W< I_bar $end
$var reg 1 X< I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Y< k $end
$scope module SRAMcell_inst $end
$var wire 1 Z< BL1in $end
$var wire 1 [< BL2in $end
$var wire 1 /< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \< BL1out $end
$var reg 1 ]< I_bar $end
$var reg 1 ^< I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 _< k $end
$scope module SRAMcell_inst $end
$var wire 1 `< BL1in $end
$var wire 1 a< BL2in $end
$var wire 1 /< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b< BL1out $end
$var reg 1 c< I_bar $end
$var reg 1 d< I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 e< i $end
$scope module SRAMbyte_inst $end
$var wire 1 f< WL $end
$var wire 1 & clk $end
$var wire 8 g< datain [7:0] $end
$var wire 8 h< dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 i< BL1out [7:0] $end
$var reg 8 j< BL1in [7:0] $end
$var reg 8 k< BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 l< k $end
$scope module SRAMcell_inst $end
$var wire 1 m< BL1in $end
$var wire 1 n< BL2in $end
$var wire 1 f< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o< BL1out $end
$var reg 1 p< I_bar $end
$var reg 1 q< I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 r< k $end
$scope module SRAMcell_inst $end
$var wire 1 s< BL1in $end
$var wire 1 t< BL2in $end
$var wire 1 f< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u< BL1out $end
$var reg 1 v< I_bar $end
$var reg 1 w< I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 x< k $end
$scope module SRAMcell_inst $end
$var wire 1 y< BL1in $end
$var wire 1 z< BL2in $end
$var wire 1 f< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {< BL1out $end
$var reg 1 |< I_bar $end
$var reg 1 }< I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ~< k $end
$scope module SRAMcell_inst $end
$var wire 1 != BL1in $end
$var wire 1 "= BL2in $end
$var wire 1 f< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #= BL1out $end
$var reg 1 $= I_bar $end
$var reg 1 %= I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 &= k $end
$scope module SRAMcell_inst $end
$var wire 1 '= BL1in $end
$var wire 1 (= BL2in $end
$var wire 1 f< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )= BL1out $end
$var reg 1 *= I_bar $end
$var reg 1 += I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ,= k $end
$scope module SRAMcell_inst $end
$var wire 1 -= BL1in $end
$var wire 1 .= BL2in $end
$var wire 1 f< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /= BL1out $end
$var reg 1 0= I_bar $end
$var reg 1 1= I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 2= k $end
$scope module SRAMcell_inst $end
$var wire 1 3= BL1in $end
$var wire 1 4= BL2in $end
$var wire 1 f< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5= BL1out $end
$var reg 1 6= I_bar $end
$var reg 1 7= I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 8= k $end
$scope module SRAMcell_inst $end
$var wire 1 9= BL1in $end
$var wire 1 := BL2in $end
$var wire 1 f< WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;= BL1out $end
$var reg 1 <= I_bar $end
$var reg 1 == I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 >= i $end
$scope module SRAMbyte_inst $end
$var wire 1 ?= WL $end
$var wire 1 & clk $end
$var wire 8 @= datain [7:0] $end
$var wire 8 A= dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 B= BL1out [7:0] $end
$var reg 8 C= BL1in [7:0] $end
$var reg 8 D= BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 E= k $end
$scope module SRAMcell_inst $end
$var wire 1 F= BL1in $end
$var wire 1 G= BL2in $end
$var wire 1 ?= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H= BL1out $end
$var reg 1 I= I_bar $end
$var reg 1 J= I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 K= k $end
$scope module SRAMcell_inst $end
$var wire 1 L= BL1in $end
$var wire 1 M= BL2in $end
$var wire 1 ?= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N= BL1out $end
$var reg 1 O= I_bar $end
$var reg 1 P= I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Q= k $end
$scope module SRAMcell_inst $end
$var wire 1 R= BL1in $end
$var wire 1 S= BL2in $end
$var wire 1 ?= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T= BL1out $end
$var reg 1 U= I_bar $end
$var reg 1 V= I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 W= k $end
$scope module SRAMcell_inst $end
$var wire 1 X= BL1in $end
$var wire 1 Y= BL2in $end
$var wire 1 ?= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z= BL1out $end
$var reg 1 [= I_bar $end
$var reg 1 \= I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ]= k $end
$scope module SRAMcell_inst $end
$var wire 1 ^= BL1in $end
$var wire 1 _= BL2in $end
$var wire 1 ?= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `= BL1out $end
$var reg 1 a= I_bar $end
$var reg 1 b= I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 c= k $end
$scope module SRAMcell_inst $end
$var wire 1 d= BL1in $end
$var wire 1 e= BL2in $end
$var wire 1 ?= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f= BL1out $end
$var reg 1 g= I_bar $end
$var reg 1 h= I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 i= k $end
$scope module SRAMcell_inst $end
$var wire 1 j= BL1in $end
$var wire 1 k= BL2in $end
$var wire 1 ?= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l= BL1out $end
$var reg 1 m= I_bar $end
$var reg 1 n= I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 o= k $end
$scope module SRAMcell_inst $end
$var wire 1 p= BL1in $end
$var wire 1 q= BL2in $end
$var wire 1 ?= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r= BL1out $end
$var reg 1 s= I_bar $end
$var reg 1 t= I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[12] $end
$var parameter 5 u= i $end
$scope module SRAMaddress_inst $end
$var wire 1 v= WL $end
$var wire 4 w= byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 x= datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 y= dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 z= i $end
$scope module SRAMbyte_inst $end
$var wire 1 {= WL $end
$var wire 1 & clk $end
$var wire 8 |= datain [7:0] $end
$var wire 8 }= dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ~= BL1out [7:0] $end
$var reg 8 !> BL1in [7:0] $end
$var reg 8 "> BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 #> k $end
$scope module SRAMcell_inst $end
$var wire 1 $> BL1in $end
$var wire 1 %> BL2in $end
$var wire 1 {= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &> BL1out $end
$var reg 1 '> I_bar $end
$var reg 1 (> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 )> k $end
$scope module SRAMcell_inst $end
$var wire 1 *> BL1in $end
$var wire 1 +> BL2in $end
$var wire 1 {= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,> BL1out $end
$var reg 1 -> I_bar $end
$var reg 1 .> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 /> k $end
$scope module SRAMcell_inst $end
$var wire 1 0> BL1in $end
$var wire 1 1> BL2in $end
$var wire 1 {= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2> BL1out $end
$var reg 1 3> I_bar $end
$var reg 1 4> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 5> k $end
$scope module SRAMcell_inst $end
$var wire 1 6> BL1in $end
$var wire 1 7> BL2in $end
$var wire 1 {= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8> BL1out $end
$var reg 1 9> I_bar $end
$var reg 1 :> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ;> k $end
$scope module SRAMcell_inst $end
$var wire 1 <> BL1in $end
$var wire 1 => BL2in $end
$var wire 1 {= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >> BL1out $end
$var reg 1 ?> I_bar $end
$var reg 1 @> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 A> k $end
$scope module SRAMcell_inst $end
$var wire 1 B> BL1in $end
$var wire 1 C> BL2in $end
$var wire 1 {= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D> BL1out $end
$var reg 1 E> I_bar $end
$var reg 1 F> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 G> k $end
$scope module SRAMcell_inst $end
$var wire 1 H> BL1in $end
$var wire 1 I> BL2in $end
$var wire 1 {= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J> BL1out $end
$var reg 1 K> I_bar $end
$var reg 1 L> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 M> k $end
$scope module SRAMcell_inst $end
$var wire 1 N> BL1in $end
$var wire 1 O> BL2in $end
$var wire 1 {= WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P> BL1out $end
$var reg 1 Q> I_bar $end
$var reg 1 R> I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 S> i $end
$scope module SRAMbyte_inst $end
$var wire 1 T> WL $end
$var wire 1 & clk $end
$var wire 8 U> datain [7:0] $end
$var wire 8 V> dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 W> BL1out [7:0] $end
$var reg 8 X> BL1in [7:0] $end
$var reg 8 Y> BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Z> k $end
$scope module SRAMcell_inst $end
$var wire 1 [> BL1in $end
$var wire 1 \> BL2in $end
$var wire 1 T> WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]> BL1out $end
$var reg 1 ^> I_bar $end
$var reg 1 _> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 `> k $end
$scope module SRAMcell_inst $end
$var wire 1 a> BL1in $end
$var wire 1 b> BL2in $end
$var wire 1 T> WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c> BL1out $end
$var reg 1 d> I_bar $end
$var reg 1 e> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 f> k $end
$scope module SRAMcell_inst $end
$var wire 1 g> BL1in $end
$var wire 1 h> BL2in $end
$var wire 1 T> WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i> BL1out $end
$var reg 1 j> I_bar $end
$var reg 1 k> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 l> k $end
$scope module SRAMcell_inst $end
$var wire 1 m> BL1in $end
$var wire 1 n> BL2in $end
$var wire 1 T> WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o> BL1out $end
$var reg 1 p> I_bar $end
$var reg 1 q> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 r> k $end
$scope module SRAMcell_inst $end
$var wire 1 s> BL1in $end
$var wire 1 t> BL2in $end
$var wire 1 T> WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u> BL1out $end
$var reg 1 v> I_bar $end
$var reg 1 w> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 x> k $end
$scope module SRAMcell_inst $end
$var wire 1 y> BL1in $end
$var wire 1 z> BL2in $end
$var wire 1 T> WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {> BL1out $end
$var reg 1 |> I_bar $end
$var reg 1 }> I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ~> k $end
$scope module SRAMcell_inst $end
$var wire 1 !? BL1in $end
$var wire 1 "? BL2in $end
$var wire 1 T> WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #? BL1out $end
$var reg 1 $? I_bar $end
$var reg 1 %? I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 &? k $end
$scope module SRAMcell_inst $end
$var wire 1 '? BL1in $end
$var wire 1 (? BL2in $end
$var wire 1 T> WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )? BL1out $end
$var reg 1 *? I_bar $end
$var reg 1 +? I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 ,? i $end
$scope module SRAMbyte_inst $end
$var wire 1 -? WL $end
$var wire 1 & clk $end
$var wire 8 .? datain [7:0] $end
$var wire 8 /? dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 0? BL1out [7:0] $end
$var reg 8 1? BL1in [7:0] $end
$var reg 8 2? BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 3? k $end
$scope module SRAMcell_inst $end
$var wire 1 4? BL1in $end
$var wire 1 5? BL2in $end
$var wire 1 -? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6? BL1out $end
$var reg 1 7? I_bar $end
$var reg 1 8? I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 9? k $end
$scope module SRAMcell_inst $end
$var wire 1 :? BL1in $end
$var wire 1 ;? BL2in $end
$var wire 1 -? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <? BL1out $end
$var reg 1 =? I_bar $end
$var reg 1 >? I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ?? k $end
$scope module SRAMcell_inst $end
$var wire 1 @? BL1in $end
$var wire 1 A? BL2in $end
$var wire 1 -? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B? BL1out $end
$var reg 1 C? I_bar $end
$var reg 1 D? I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 E? k $end
$scope module SRAMcell_inst $end
$var wire 1 F? BL1in $end
$var wire 1 G? BL2in $end
$var wire 1 -? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H? BL1out $end
$var reg 1 I? I_bar $end
$var reg 1 J? I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 K? k $end
$scope module SRAMcell_inst $end
$var wire 1 L? BL1in $end
$var wire 1 M? BL2in $end
$var wire 1 -? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N? BL1out $end
$var reg 1 O? I_bar $end
$var reg 1 P? I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Q? k $end
$scope module SRAMcell_inst $end
$var wire 1 R? BL1in $end
$var wire 1 S? BL2in $end
$var wire 1 -? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T? BL1out $end
$var reg 1 U? I_bar $end
$var reg 1 V? I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 W? k $end
$scope module SRAMcell_inst $end
$var wire 1 X? BL1in $end
$var wire 1 Y? BL2in $end
$var wire 1 -? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z? BL1out $end
$var reg 1 [? I_bar $end
$var reg 1 \? I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ]? k $end
$scope module SRAMcell_inst $end
$var wire 1 ^? BL1in $end
$var wire 1 _? BL2in $end
$var wire 1 -? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `? BL1out $end
$var reg 1 a? I_bar $end
$var reg 1 b? I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 c? i $end
$scope module SRAMbyte_inst $end
$var wire 1 d? WL $end
$var wire 1 & clk $end
$var wire 8 e? datain [7:0] $end
$var wire 8 f? dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 g? BL1out [7:0] $end
$var reg 8 h? BL1in [7:0] $end
$var reg 8 i? BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 j? k $end
$scope module SRAMcell_inst $end
$var wire 1 k? BL1in $end
$var wire 1 l? BL2in $end
$var wire 1 d? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m? BL1out $end
$var reg 1 n? I_bar $end
$var reg 1 o? I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 p? k $end
$scope module SRAMcell_inst $end
$var wire 1 q? BL1in $end
$var wire 1 r? BL2in $end
$var wire 1 d? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s? BL1out $end
$var reg 1 t? I_bar $end
$var reg 1 u? I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 v? k $end
$scope module SRAMcell_inst $end
$var wire 1 w? BL1in $end
$var wire 1 x? BL2in $end
$var wire 1 d? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y? BL1out $end
$var reg 1 z? I_bar $end
$var reg 1 {? I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 |? k $end
$scope module SRAMcell_inst $end
$var wire 1 }? BL1in $end
$var wire 1 ~? BL2in $end
$var wire 1 d? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !@ BL1out $end
$var reg 1 "@ I_bar $end
$var reg 1 #@ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 $@ k $end
$scope module SRAMcell_inst $end
$var wire 1 %@ BL1in $end
$var wire 1 &@ BL2in $end
$var wire 1 d? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '@ BL1out $end
$var reg 1 (@ I_bar $end
$var reg 1 )@ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 *@ k $end
$scope module SRAMcell_inst $end
$var wire 1 +@ BL1in $end
$var wire 1 ,@ BL2in $end
$var wire 1 d? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -@ BL1out $end
$var reg 1 .@ I_bar $end
$var reg 1 /@ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 0@ k $end
$scope module SRAMcell_inst $end
$var wire 1 1@ BL1in $end
$var wire 1 2@ BL2in $end
$var wire 1 d? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3@ BL1out $end
$var reg 1 4@ I_bar $end
$var reg 1 5@ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 6@ k $end
$scope module SRAMcell_inst $end
$var wire 1 7@ BL1in $end
$var wire 1 8@ BL2in $end
$var wire 1 d? WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9@ BL1out $end
$var reg 1 :@ I_bar $end
$var reg 1 ;@ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[13] $end
$var parameter 5 <@ i $end
$scope module SRAMaddress_inst $end
$var wire 1 =@ WL $end
$var wire 4 >@ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 ?@ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 @@ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 A@ i $end
$scope module SRAMbyte_inst $end
$var wire 1 B@ WL $end
$var wire 1 & clk $end
$var wire 8 C@ datain [7:0] $end
$var wire 8 D@ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 E@ BL1out [7:0] $end
$var reg 8 F@ BL1in [7:0] $end
$var reg 8 G@ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 H@ k $end
$scope module SRAMcell_inst $end
$var wire 1 I@ BL1in $end
$var wire 1 J@ BL2in $end
$var wire 1 B@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K@ BL1out $end
$var reg 1 L@ I_bar $end
$var reg 1 M@ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 N@ k $end
$scope module SRAMcell_inst $end
$var wire 1 O@ BL1in $end
$var wire 1 P@ BL2in $end
$var wire 1 B@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q@ BL1out $end
$var reg 1 R@ I_bar $end
$var reg 1 S@ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 T@ k $end
$scope module SRAMcell_inst $end
$var wire 1 U@ BL1in $end
$var wire 1 V@ BL2in $end
$var wire 1 B@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W@ BL1out $end
$var reg 1 X@ I_bar $end
$var reg 1 Y@ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Z@ k $end
$scope module SRAMcell_inst $end
$var wire 1 [@ BL1in $end
$var wire 1 \@ BL2in $end
$var wire 1 B@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]@ BL1out $end
$var reg 1 ^@ I_bar $end
$var reg 1 _@ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 `@ k $end
$scope module SRAMcell_inst $end
$var wire 1 a@ BL1in $end
$var wire 1 b@ BL2in $end
$var wire 1 B@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c@ BL1out $end
$var reg 1 d@ I_bar $end
$var reg 1 e@ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 f@ k $end
$scope module SRAMcell_inst $end
$var wire 1 g@ BL1in $end
$var wire 1 h@ BL2in $end
$var wire 1 B@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i@ BL1out $end
$var reg 1 j@ I_bar $end
$var reg 1 k@ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 l@ k $end
$scope module SRAMcell_inst $end
$var wire 1 m@ BL1in $end
$var wire 1 n@ BL2in $end
$var wire 1 B@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o@ BL1out $end
$var reg 1 p@ I_bar $end
$var reg 1 q@ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 r@ k $end
$scope module SRAMcell_inst $end
$var wire 1 s@ BL1in $end
$var wire 1 t@ BL2in $end
$var wire 1 B@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u@ BL1out $end
$var reg 1 v@ I_bar $end
$var reg 1 w@ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 x@ i $end
$scope module SRAMbyte_inst $end
$var wire 1 y@ WL $end
$var wire 1 & clk $end
$var wire 8 z@ datain [7:0] $end
$var wire 8 {@ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 |@ BL1out [7:0] $end
$var reg 8 }@ BL1in [7:0] $end
$var reg 8 ~@ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 !A k $end
$scope module SRAMcell_inst $end
$var wire 1 "A BL1in $end
$var wire 1 #A BL2in $end
$var wire 1 y@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $A BL1out $end
$var reg 1 %A I_bar $end
$var reg 1 &A I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 'A k $end
$scope module SRAMcell_inst $end
$var wire 1 (A BL1in $end
$var wire 1 )A BL2in $end
$var wire 1 y@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *A BL1out $end
$var reg 1 +A I_bar $end
$var reg 1 ,A I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 -A k $end
$scope module SRAMcell_inst $end
$var wire 1 .A BL1in $end
$var wire 1 /A BL2in $end
$var wire 1 y@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0A BL1out $end
$var reg 1 1A I_bar $end
$var reg 1 2A I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 3A k $end
$scope module SRAMcell_inst $end
$var wire 1 4A BL1in $end
$var wire 1 5A BL2in $end
$var wire 1 y@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6A BL1out $end
$var reg 1 7A I_bar $end
$var reg 1 8A I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 9A k $end
$scope module SRAMcell_inst $end
$var wire 1 :A BL1in $end
$var wire 1 ;A BL2in $end
$var wire 1 y@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <A BL1out $end
$var reg 1 =A I_bar $end
$var reg 1 >A I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ?A k $end
$scope module SRAMcell_inst $end
$var wire 1 @A BL1in $end
$var wire 1 AA BL2in $end
$var wire 1 y@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BA BL1out $end
$var reg 1 CA I_bar $end
$var reg 1 DA I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 EA k $end
$scope module SRAMcell_inst $end
$var wire 1 FA BL1in $end
$var wire 1 GA BL2in $end
$var wire 1 y@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 HA BL1out $end
$var reg 1 IA I_bar $end
$var reg 1 JA I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 KA k $end
$scope module SRAMcell_inst $end
$var wire 1 LA BL1in $end
$var wire 1 MA BL2in $end
$var wire 1 y@ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 NA BL1out $end
$var reg 1 OA I_bar $end
$var reg 1 PA I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 QA i $end
$scope module SRAMbyte_inst $end
$var wire 1 RA WL $end
$var wire 1 & clk $end
$var wire 8 SA datain [7:0] $end
$var wire 8 TA dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 UA BL1out [7:0] $end
$var reg 8 VA BL1in [7:0] $end
$var reg 8 WA BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 XA k $end
$scope module SRAMcell_inst $end
$var wire 1 YA BL1in $end
$var wire 1 ZA BL2in $end
$var wire 1 RA WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [A BL1out $end
$var reg 1 \A I_bar $end
$var reg 1 ]A I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ^A k $end
$scope module SRAMcell_inst $end
$var wire 1 _A BL1in $end
$var wire 1 `A BL2in $end
$var wire 1 RA WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aA BL1out $end
$var reg 1 bA I_bar $end
$var reg 1 cA I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 dA k $end
$scope module SRAMcell_inst $end
$var wire 1 eA BL1in $end
$var wire 1 fA BL2in $end
$var wire 1 RA WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gA BL1out $end
$var reg 1 hA I_bar $end
$var reg 1 iA I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 jA k $end
$scope module SRAMcell_inst $end
$var wire 1 kA BL1in $end
$var wire 1 lA BL2in $end
$var wire 1 RA WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mA BL1out $end
$var reg 1 nA I_bar $end
$var reg 1 oA I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 pA k $end
$scope module SRAMcell_inst $end
$var wire 1 qA BL1in $end
$var wire 1 rA BL2in $end
$var wire 1 RA WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sA BL1out $end
$var reg 1 tA I_bar $end
$var reg 1 uA I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 vA k $end
$scope module SRAMcell_inst $end
$var wire 1 wA BL1in $end
$var wire 1 xA BL2in $end
$var wire 1 RA WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yA BL1out $end
$var reg 1 zA I_bar $end
$var reg 1 {A I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 |A k $end
$scope module SRAMcell_inst $end
$var wire 1 }A BL1in $end
$var wire 1 ~A BL2in $end
$var wire 1 RA WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !B BL1out $end
$var reg 1 "B I_bar $end
$var reg 1 #B I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 $B k $end
$scope module SRAMcell_inst $end
$var wire 1 %B BL1in $end
$var wire 1 &B BL2in $end
$var wire 1 RA WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'B BL1out $end
$var reg 1 (B I_bar $end
$var reg 1 )B I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 *B i $end
$scope module SRAMbyte_inst $end
$var wire 1 +B WL $end
$var wire 1 & clk $end
$var wire 8 ,B datain [7:0] $end
$var wire 8 -B dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 .B BL1out [7:0] $end
$var reg 8 /B BL1in [7:0] $end
$var reg 8 0B BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 1B k $end
$scope module SRAMcell_inst $end
$var wire 1 2B BL1in $end
$var wire 1 3B BL2in $end
$var wire 1 +B WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4B BL1out $end
$var reg 1 5B I_bar $end
$var reg 1 6B I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 7B k $end
$scope module SRAMcell_inst $end
$var wire 1 8B BL1in $end
$var wire 1 9B BL2in $end
$var wire 1 +B WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :B BL1out $end
$var reg 1 ;B I_bar $end
$var reg 1 <B I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 =B k $end
$scope module SRAMcell_inst $end
$var wire 1 >B BL1in $end
$var wire 1 ?B BL2in $end
$var wire 1 +B WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @B BL1out $end
$var reg 1 AB I_bar $end
$var reg 1 BB I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 CB k $end
$scope module SRAMcell_inst $end
$var wire 1 DB BL1in $end
$var wire 1 EB BL2in $end
$var wire 1 +B WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 FB BL1out $end
$var reg 1 GB I_bar $end
$var reg 1 HB I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 IB k $end
$scope module SRAMcell_inst $end
$var wire 1 JB BL1in $end
$var wire 1 KB BL2in $end
$var wire 1 +B WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 LB BL1out $end
$var reg 1 MB I_bar $end
$var reg 1 NB I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 OB k $end
$scope module SRAMcell_inst $end
$var wire 1 PB BL1in $end
$var wire 1 QB BL2in $end
$var wire 1 +B WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 RB BL1out $end
$var reg 1 SB I_bar $end
$var reg 1 TB I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 UB k $end
$scope module SRAMcell_inst $end
$var wire 1 VB BL1in $end
$var wire 1 WB BL2in $end
$var wire 1 +B WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 XB BL1out $end
$var reg 1 YB I_bar $end
$var reg 1 ZB I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 [B k $end
$scope module SRAMcell_inst $end
$var wire 1 \B BL1in $end
$var wire 1 ]B BL2in $end
$var wire 1 +B WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^B BL1out $end
$var reg 1 _B I_bar $end
$var reg 1 `B I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[14] $end
$var parameter 5 aB i $end
$scope module SRAMaddress_inst $end
$var wire 1 bB WL $end
$var wire 4 cB byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 dB datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 eB dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 fB i $end
$scope module SRAMbyte_inst $end
$var wire 1 gB WL $end
$var wire 1 & clk $end
$var wire 8 hB datain [7:0] $end
$var wire 8 iB dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 jB BL1out [7:0] $end
$var reg 8 kB BL1in [7:0] $end
$var reg 8 lB BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 mB k $end
$scope module SRAMcell_inst $end
$var wire 1 nB BL1in $end
$var wire 1 oB BL2in $end
$var wire 1 gB WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pB BL1out $end
$var reg 1 qB I_bar $end
$var reg 1 rB I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 sB k $end
$scope module SRAMcell_inst $end
$var wire 1 tB BL1in $end
$var wire 1 uB BL2in $end
$var wire 1 gB WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vB BL1out $end
$var reg 1 wB I_bar $end
$var reg 1 xB I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 yB k $end
$scope module SRAMcell_inst $end
$var wire 1 zB BL1in $end
$var wire 1 {B BL2in $end
$var wire 1 gB WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |B BL1out $end
$var reg 1 }B I_bar $end
$var reg 1 ~B I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 !C k $end
$scope module SRAMcell_inst $end
$var wire 1 "C BL1in $end
$var wire 1 #C BL2in $end
$var wire 1 gB WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $C BL1out $end
$var reg 1 %C I_bar $end
$var reg 1 &C I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 'C k $end
$scope module SRAMcell_inst $end
$var wire 1 (C BL1in $end
$var wire 1 )C BL2in $end
$var wire 1 gB WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *C BL1out $end
$var reg 1 +C I_bar $end
$var reg 1 ,C I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 -C k $end
$scope module SRAMcell_inst $end
$var wire 1 .C BL1in $end
$var wire 1 /C BL2in $end
$var wire 1 gB WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0C BL1out $end
$var reg 1 1C I_bar $end
$var reg 1 2C I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 3C k $end
$scope module SRAMcell_inst $end
$var wire 1 4C BL1in $end
$var wire 1 5C BL2in $end
$var wire 1 gB WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6C BL1out $end
$var reg 1 7C I_bar $end
$var reg 1 8C I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 9C k $end
$scope module SRAMcell_inst $end
$var wire 1 :C BL1in $end
$var wire 1 ;C BL2in $end
$var wire 1 gB WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <C BL1out $end
$var reg 1 =C I_bar $end
$var reg 1 >C I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 ?C i $end
$scope module SRAMbyte_inst $end
$var wire 1 @C WL $end
$var wire 1 & clk $end
$var wire 8 AC datain [7:0] $end
$var wire 8 BC dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 CC BL1out [7:0] $end
$var reg 8 DC BL1in [7:0] $end
$var reg 8 EC BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 FC k $end
$scope module SRAMcell_inst $end
$var wire 1 GC BL1in $end
$var wire 1 HC BL2in $end
$var wire 1 @C WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 IC BL1out $end
$var reg 1 JC I_bar $end
$var reg 1 KC I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 LC k $end
$scope module SRAMcell_inst $end
$var wire 1 MC BL1in $end
$var wire 1 NC BL2in $end
$var wire 1 @C WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 OC BL1out $end
$var reg 1 PC I_bar $end
$var reg 1 QC I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 RC k $end
$scope module SRAMcell_inst $end
$var wire 1 SC BL1in $end
$var wire 1 TC BL2in $end
$var wire 1 @C WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UC BL1out $end
$var reg 1 VC I_bar $end
$var reg 1 WC I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 XC k $end
$scope module SRAMcell_inst $end
$var wire 1 YC BL1in $end
$var wire 1 ZC BL2in $end
$var wire 1 @C WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [C BL1out $end
$var reg 1 \C I_bar $end
$var reg 1 ]C I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ^C k $end
$scope module SRAMcell_inst $end
$var wire 1 _C BL1in $end
$var wire 1 `C BL2in $end
$var wire 1 @C WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aC BL1out $end
$var reg 1 bC I_bar $end
$var reg 1 cC I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 dC k $end
$scope module SRAMcell_inst $end
$var wire 1 eC BL1in $end
$var wire 1 fC BL2in $end
$var wire 1 @C WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gC BL1out $end
$var reg 1 hC I_bar $end
$var reg 1 iC I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 jC k $end
$scope module SRAMcell_inst $end
$var wire 1 kC BL1in $end
$var wire 1 lC BL2in $end
$var wire 1 @C WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mC BL1out $end
$var reg 1 nC I_bar $end
$var reg 1 oC I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 pC k $end
$scope module SRAMcell_inst $end
$var wire 1 qC BL1in $end
$var wire 1 rC BL2in $end
$var wire 1 @C WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sC BL1out $end
$var reg 1 tC I_bar $end
$var reg 1 uC I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 vC i $end
$scope module SRAMbyte_inst $end
$var wire 1 wC WL $end
$var wire 1 & clk $end
$var wire 8 xC datain [7:0] $end
$var wire 8 yC dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 zC BL1out [7:0] $end
$var reg 8 {C BL1in [7:0] $end
$var reg 8 |C BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 }C k $end
$scope module SRAMcell_inst $end
$var wire 1 ~C BL1in $end
$var wire 1 !D BL2in $end
$var wire 1 wC WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "D BL1out $end
$var reg 1 #D I_bar $end
$var reg 1 $D I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 %D k $end
$scope module SRAMcell_inst $end
$var wire 1 &D BL1in $end
$var wire 1 'D BL2in $end
$var wire 1 wC WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (D BL1out $end
$var reg 1 )D I_bar $end
$var reg 1 *D I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 +D k $end
$scope module SRAMcell_inst $end
$var wire 1 ,D BL1in $end
$var wire 1 -D BL2in $end
$var wire 1 wC WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .D BL1out $end
$var reg 1 /D I_bar $end
$var reg 1 0D I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 1D k $end
$scope module SRAMcell_inst $end
$var wire 1 2D BL1in $end
$var wire 1 3D BL2in $end
$var wire 1 wC WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4D BL1out $end
$var reg 1 5D I_bar $end
$var reg 1 6D I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 7D k $end
$scope module SRAMcell_inst $end
$var wire 1 8D BL1in $end
$var wire 1 9D BL2in $end
$var wire 1 wC WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :D BL1out $end
$var reg 1 ;D I_bar $end
$var reg 1 <D I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 =D k $end
$scope module SRAMcell_inst $end
$var wire 1 >D BL1in $end
$var wire 1 ?D BL2in $end
$var wire 1 wC WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @D BL1out $end
$var reg 1 AD I_bar $end
$var reg 1 BD I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 CD k $end
$scope module SRAMcell_inst $end
$var wire 1 DD BL1in $end
$var wire 1 ED BL2in $end
$var wire 1 wC WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 FD BL1out $end
$var reg 1 GD I_bar $end
$var reg 1 HD I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ID k $end
$scope module SRAMcell_inst $end
$var wire 1 JD BL1in $end
$var wire 1 KD BL2in $end
$var wire 1 wC WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 LD BL1out $end
$var reg 1 MD I_bar $end
$var reg 1 ND I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 OD i $end
$scope module SRAMbyte_inst $end
$var wire 1 PD WL $end
$var wire 1 & clk $end
$var wire 8 QD datain [7:0] $end
$var wire 8 RD dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 SD BL1out [7:0] $end
$var reg 8 TD BL1in [7:0] $end
$var reg 8 UD BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 VD k $end
$scope module SRAMcell_inst $end
$var wire 1 WD BL1in $end
$var wire 1 XD BL2in $end
$var wire 1 PD WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 YD BL1out $end
$var reg 1 ZD I_bar $end
$var reg 1 [D I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 \D k $end
$scope module SRAMcell_inst $end
$var wire 1 ]D BL1in $end
$var wire 1 ^D BL2in $end
$var wire 1 PD WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _D BL1out $end
$var reg 1 `D I_bar $end
$var reg 1 aD I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 bD k $end
$scope module SRAMcell_inst $end
$var wire 1 cD BL1in $end
$var wire 1 dD BL2in $end
$var wire 1 PD WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 eD BL1out $end
$var reg 1 fD I_bar $end
$var reg 1 gD I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 hD k $end
$scope module SRAMcell_inst $end
$var wire 1 iD BL1in $end
$var wire 1 jD BL2in $end
$var wire 1 PD WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kD BL1out $end
$var reg 1 lD I_bar $end
$var reg 1 mD I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 nD k $end
$scope module SRAMcell_inst $end
$var wire 1 oD BL1in $end
$var wire 1 pD BL2in $end
$var wire 1 PD WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qD BL1out $end
$var reg 1 rD I_bar $end
$var reg 1 sD I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 tD k $end
$scope module SRAMcell_inst $end
$var wire 1 uD BL1in $end
$var wire 1 vD BL2in $end
$var wire 1 PD WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wD BL1out $end
$var reg 1 xD I_bar $end
$var reg 1 yD I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 zD k $end
$scope module SRAMcell_inst $end
$var wire 1 {D BL1in $end
$var wire 1 |D BL2in $end
$var wire 1 PD WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }D BL1out $end
$var reg 1 ~D I_bar $end
$var reg 1 !E I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 "E k $end
$scope module SRAMcell_inst $end
$var wire 1 #E BL1in $end
$var wire 1 $E BL2in $end
$var wire 1 PD WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %E BL1out $end
$var reg 1 &E I_bar $end
$var reg 1 'E I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[15] $end
$var parameter 5 (E i $end
$scope module SRAMaddress_inst $end
$var wire 1 )E WL $end
$var wire 4 *E byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 +E datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 ,E dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 -E i $end
$scope module SRAMbyte_inst $end
$var wire 1 .E WL $end
$var wire 1 & clk $end
$var wire 8 /E datain [7:0] $end
$var wire 8 0E dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 1E BL1out [7:0] $end
$var reg 8 2E BL1in [7:0] $end
$var reg 8 3E BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 4E k $end
$scope module SRAMcell_inst $end
$var wire 1 5E BL1in $end
$var wire 1 6E BL2in $end
$var wire 1 .E WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7E BL1out $end
$var reg 1 8E I_bar $end
$var reg 1 9E I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 :E k $end
$scope module SRAMcell_inst $end
$var wire 1 ;E BL1in $end
$var wire 1 <E BL2in $end
$var wire 1 .E WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =E BL1out $end
$var reg 1 >E I_bar $end
$var reg 1 ?E I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 @E k $end
$scope module SRAMcell_inst $end
$var wire 1 AE BL1in $end
$var wire 1 BE BL2in $end
$var wire 1 .E WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 CE BL1out $end
$var reg 1 DE I_bar $end
$var reg 1 EE I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 FE k $end
$scope module SRAMcell_inst $end
$var wire 1 GE BL1in $end
$var wire 1 HE BL2in $end
$var wire 1 .E WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 IE BL1out $end
$var reg 1 JE I_bar $end
$var reg 1 KE I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 LE k $end
$scope module SRAMcell_inst $end
$var wire 1 ME BL1in $end
$var wire 1 NE BL2in $end
$var wire 1 .E WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 OE BL1out $end
$var reg 1 PE I_bar $end
$var reg 1 QE I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 RE k $end
$scope module SRAMcell_inst $end
$var wire 1 SE BL1in $end
$var wire 1 TE BL2in $end
$var wire 1 .E WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UE BL1out $end
$var reg 1 VE I_bar $end
$var reg 1 WE I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 XE k $end
$scope module SRAMcell_inst $end
$var wire 1 YE BL1in $end
$var wire 1 ZE BL2in $end
$var wire 1 .E WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [E BL1out $end
$var reg 1 \E I_bar $end
$var reg 1 ]E I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ^E k $end
$scope module SRAMcell_inst $end
$var wire 1 _E BL1in $end
$var wire 1 `E BL2in $end
$var wire 1 .E WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aE BL1out $end
$var reg 1 bE I_bar $end
$var reg 1 cE I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 dE i $end
$scope module SRAMbyte_inst $end
$var wire 1 eE WL $end
$var wire 1 & clk $end
$var wire 8 fE datain [7:0] $end
$var wire 8 gE dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 hE BL1out [7:0] $end
$var reg 8 iE BL1in [7:0] $end
$var reg 8 jE BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 kE k $end
$scope module SRAMcell_inst $end
$var wire 1 lE BL1in $end
$var wire 1 mE BL2in $end
$var wire 1 eE WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nE BL1out $end
$var reg 1 oE I_bar $end
$var reg 1 pE I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 qE k $end
$scope module SRAMcell_inst $end
$var wire 1 rE BL1in $end
$var wire 1 sE BL2in $end
$var wire 1 eE WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tE BL1out $end
$var reg 1 uE I_bar $end
$var reg 1 vE I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 wE k $end
$scope module SRAMcell_inst $end
$var wire 1 xE BL1in $end
$var wire 1 yE BL2in $end
$var wire 1 eE WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zE BL1out $end
$var reg 1 {E I_bar $end
$var reg 1 |E I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 }E k $end
$scope module SRAMcell_inst $end
$var wire 1 ~E BL1in $end
$var wire 1 !F BL2in $end
$var wire 1 eE WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "F BL1out $end
$var reg 1 #F I_bar $end
$var reg 1 $F I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 %F k $end
$scope module SRAMcell_inst $end
$var wire 1 &F BL1in $end
$var wire 1 'F BL2in $end
$var wire 1 eE WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (F BL1out $end
$var reg 1 )F I_bar $end
$var reg 1 *F I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 +F k $end
$scope module SRAMcell_inst $end
$var wire 1 ,F BL1in $end
$var wire 1 -F BL2in $end
$var wire 1 eE WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .F BL1out $end
$var reg 1 /F I_bar $end
$var reg 1 0F I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 1F k $end
$scope module SRAMcell_inst $end
$var wire 1 2F BL1in $end
$var wire 1 3F BL2in $end
$var wire 1 eE WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4F BL1out $end
$var reg 1 5F I_bar $end
$var reg 1 6F I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 7F k $end
$scope module SRAMcell_inst $end
$var wire 1 8F BL1in $end
$var wire 1 9F BL2in $end
$var wire 1 eE WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :F BL1out $end
$var reg 1 ;F I_bar $end
$var reg 1 <F I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 =F i $end
$scope module SRAMbyte_inst $end
$var wire 1 >F WL $end
$var wire 1 & clk $end
$var wire 8 ?F datain [7:0] $end
$var wire 8 @F dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 AF BL1out [7:0] $end
$var reg 8 BF BL1in [7:0] $end
$var reg 8 CF BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 DF k $end
$scope module SRAMcell_inst $end
$var wire 1 EF BL1in $end
$var wire 1 FF BL2in $end
$var wire 1 >F WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 GF BL1out $end
$var reg 1 HF I_bar $end
$var reg 1 IF I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 JF k $end
$scope module SRAMcell_inst $end
$var wire 1 KF BL1in $end
$var wire 1 LF BL2in $end
$var wire 1 >F WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 MF BL1out $end
$var reg 1 NF I_bar $end
$var reg 1 OF I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 PF k $end
$scope module SRAMcell_inst $end
$var wire 1 QF BL1in $end
$var wire 1 RF BL2in $end
$var wire 1 >F WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 SF BL1out $end
$var reg 1 TF I_bar $end
$var reg 1 UF I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 VF k $end
$scope module SRAMcell_inst $end
$var wire 1 WF BL1in $end
$var wire 1 XF BL2in $end
$var wire 1 >F WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 YF BL1out $end
$var reg 1 ZF I_bar $end
$var reg 1 [F I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 \F k $end
$scope module SRAMcell_inst $end
$var wire 1 ]F BL1in $end
$var wire 1 ^F BL2in $end
$var wire 1 >F WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _F BL1out $end
$var reg 1 `F I_bar $end
$var reg 1 aF I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 bF k $end
$scope module SRAMcell_inst $end
$var wire 1 cF BL1in $end
$var wire 1 dF BL2in $end
$var wire 1 >F WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 eF BL1out $end
$var reg 1 fF I_bar $end
$var reg 1 gF I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 hF k $end
$scope module SRAMcell_inst $end
$var wire 1 iF BL1in $end
$var wire 1 jF BL2in $end
$var wire 1 >F WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kF BL1out $end
$var reg 1 lF I_bar $end
$var reg 1 mF I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 nF k $end
$scope module SRAMcell_inst $end
$var wire 1 oF BL1in $end
$var wire 1 pF BL2in $end
$var wire 1 >F WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qF BL1out $end
$var reg 1 rF I_bar $end
$var reg 1 sF I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 tF i $end
$scope module SRAMbyte_inst $end
$var wire 1 uF WL $end
$var wire 1 & clk $end
$var wire 8 vF datain [7:0] $end
$var wire 8 wF dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 xF BL1out [7:0] $end
$var reg 8 yF BL1in [7:0] $end
$var reg 8 zF BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 {F k $end
$scope module SRAMcell_inst $end
$var wire 1 |F BL1in $end
$var wire 1 }F BL2in $end
$var wire 1 uF WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~F BL1out $end
$var reg 1 !G I_bar $end
$var reg 1 "G I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 #G k $end
$scope module SRAMcell_inst $end
$var wire 1 $G BL1in $end
$var wire 1 %G BL2in $end
$var wire 1 uF WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &G BL1out $end
$var reg 1 'G I_bar $end
$var reg 1 (G I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 )G k $end
$scope module SRAMcell_inst $end
$var wire 1 *G BL1in $end
$var wire 1 +G BL2in $end
$var wire 1 uF WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,G BL1out $end
$var reg 1 -G I_bar $end
$var reg 1 .G I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 /G k $end
$scope module SRAMcell_inst $end
$var wire 1 0G BL1in $end
$var wire 1 1G BL2in $end
$var wire 1 uF WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2G BL1out $end
$var reg 1 3G I_bar $end
$var reg 1 4G I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 5G k $end
$scope module SRAMcell_inst $end
$var wire 1 6G BL1in $end
$var wire 1 7G BL2in $end
$var wire 1 uF WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8G BL1out $end
$var reg 1 9G I_bar $end
$var reg 1 :G I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ;G k $end
$scope module SRAMcell_inst $end
$var wire 1 <G BL1in $end
$var wire 1 =G BL2in $end
$var wire 1 uF WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >G BL1out $end
$var reg 1 ?G I_bar $end
$var reg 1 @G I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 AG k $end
$scope module SRAMcell_inst $end
$var wire 1 BG BL1in $end
$var wire 1 CG BL2in $end
$var wire 1 uF WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 DG BL1out $end
$var reg 1 EG I_bar $end
$var reg 1 FG I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 GG k $end
$scope module SRAMcell_inst $end
$var wire 1 HG BL1in $end
$var wire 1 IG BL2in $end
$var wire 1 uF WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 JG BL1out $end
$var reg 1 KG I_bar $end
$var reg 1 LG I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[16] $end
$var parameter 6 MG i $end
$scope module SRAMaddress_inst $end
$var wire 1 NG WL $end
$var wire 4 OG byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 PG datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 QG dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 RG i $end
$scope module SRAMbyte_inst $end
$var wire 1 SG WL $end
$var wire 1 & clk $end
$var wire 8 TG datain [7:0] $end
$var wire 8 UG dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 VG BL1out [7:0] $end
$var reg 8 WG BL1in [7:0] $end
$var reg 8 XG BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 YG k $end
$scope module SRAMcell_inst $end
$var wire 1 ZG BL1in $end
$var wire 1 [G BL2in $end
$var wire 1 SG WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \G BL1out $end
$var reg 1 ]G I_bar $end
$var reg 1 ^G I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 _G k $end
$scope module SRAMcell_inst $end
$var wire 1 `G BL1in $end
$var wire 1 aG BL2in $end
$var wire 1 SG WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bG BL1out $end
$var reg 1 cG I_bar $end
$var reg 1 dG I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 eG k $end
$scope module SRAMcell_inst $end
$var wire 1 fG BL1in $end
$var wire 1 gG BL2in $end
$var wire 1 SG WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hG BL1out $end
$var reg 1 iG I_bar $end
$var reg 1 jG I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 kG k $end
$scope module SRAMcell_inst $end
$var wire 1 lG BL1in $end
$var wire 1 mG BL2in $end
$var wire 1 SG WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nG BL1out $end
$var reg 1 oG I_bar $end
$var reg 1 pG I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 qG k $end
$scope module SRAMcell_inst $end
$var wire 1 rG BL1in $end
$var wire 1 sG BL2in $end
$var wire 1 SG WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tG BL1out $end
$var reg 1 uG I_bar $end
$var reg 1 vG I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 wG k $end
$scope module SRAMcell_inst $end
$var wire 1 xG BL1in $end
$var wire 1 yG BL2in $end
$var wire 1 SG WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zG BL1out $end
$var reg 1 {G I_bar $end
$var reg 1 |G I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 }G k $end
$scope module SRAMcell_inst $end
$var wire 1 ~G BL1in $end
$var wire 1 !H BL2in $end
$var wire 1 SG WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "H BL1out $end
$var reg 1 #H I_bar $end
$var reg 1 $H I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 %H k $end
$scope module SRAMcell_inst $end
$var wire 1 &H BL1in $end
$var wire 1 'H BL2in $end
$var wire 1 SG WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (H BL1out $end
$var reg 1 )H I_bar $end
$var reg 1 *H I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 +H i $end
$scope module SRAMbyte_inst $end
$var wire 1 ,H WL $end
$var wire 1 & clk $end
$var wire 8 -H datain [7:0] $end
$var wire 8 .H dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 /H BL1out [7:0] $end
$var reg 8 0H BL1in [7:0] $end
$var reg 8 1H BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 2H k $end
$scope module SRAMcell_inst $end
$var wire 1 3H BL1in $end
$var wire 1 4H BL2in $end
$var wire 1 ,H WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5H BL1out $end
$var reg 1 6H I_bar $end
$var reg 1 7H I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 8H k $end
$scope module SRAMcell_inst $end
$var wire 1 9H BL1in $end
$var wire 1 :H BL2in $end
$var wire 1 ,H WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;H BL1out $end
$var reg 1 <H I_bar $end
$var reg 1 =H I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 >H k $end
$scope module SRAMcell_inst $end
$var wire 1 ?H BL1in $end
$var wire 1 @H BL2in $end
$var wire 1 ,H WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 AH BL1out $end
$var reg 1 BH I_bar $end
$var reg 1 CH I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 DH k $end
$scope module SRAMcell_inst $end
$var wire 1 EH BL1in $end
$var wire 1 FH BL2in $end
$var wire 1 ,H WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 GH BL1out $end
$var reg 1 HH I_bar $end
$var reg 1 IH I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 JH k $end
$scope module SRAMcell_inst $end
$var wire 1 KH BL1in $end
$var wire 1 LH BL2in $end
$var wire 1 ,H WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 MH BL1out $end
$var reg 1 NH I_bar $end
$var reg 1 OH I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 PH k $end
$scope module SRAMcell_inst $end
$var wire 1 QH BL1in $end
$var wire 1 RH BL2in $end
$var wire 1 ,H WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 SH BL1out $end
$var reg 1 TH I_bar $end
$var reg 1 UH I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 VH k $end
$scope module SRAMcell_inst $end
$var wire 1 WH BL1in $end
$var wire 1 XH BL2in $end
$var wire 1 ,H WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 YH BL1out $end
$var reg 1 ZH I_bar $end
$var reg 1 [H I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 \H k $end
$scope module SRAMcell_inst $end
$var wire 1 ]H BL1in $end
$var wire 1 ^H BL2in $end
$var wire 1 ,H WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _H BL1out $end
$var reg 1 `H I_bar $end
$var reg 1 aH I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 bH i $end
$scope module SRAMbyte_inst $end
$var wire 1 cH WL $end
$var wire 1 & clk $end
$var wire 8 dH datain [7:0] $end
$var wire 8 eH dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 fH BL1out [7:0] $end
$var reg 8 gH BL1in [7:0] $end
$var reg 8 hH BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 iH k $end
$scope module SRAMcell_inst $end
$var wire 1 jH BL1in $end
$var wire 1 kH BL2in $end
$var wire 1 cH WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lH BL1out $end
$var reg 1 mH I_bar $end
$var reg 1 nH I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 oH k $end
$scope module SRAMcell_inst $end
$var wire 1 pH BL1in $end
$var wire 1 qH BL2in $end
$var wire 1 cH WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rH BL1out $end
$var reg 1 sH I_bar $end
$var reg 1 tH I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 uH k $end
$scope module SRAMcell_inst $end
$var wire 1 vH BL1in $end
$var wire 1 wH BL2in $end
$var wire 1 cH WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xH BL1out $end
$var reg 1 yH I_bar $end
$var reg 1 zH I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 {H k $end
$scope module SRAMcell_inst $end
$var wire 1 |H BL1in $end
$var wire 1 }H BL2in $end
$var wire 1 cH WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~H BL1out $end
$var reg 1 !I I_bar $end
$var reg 1 "I I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 #I k $end
$scope module SRAMcell_inst $end
$var wire 1 $I BL1in $end
$var wire 1 %I BL2in $end
$var wire 1 cH WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &I BL1out $end
$var reg 1 'I I_bar $end
$var reg 1 (I I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 )I k $end
$scope module SRAMcell_inst $end
$var wire 1 *I BL1in $end
$var wire 1 +I BL2in $end
$var wire 1 cH WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,I BL1out $end
$var reg 1 -I I_bar $end
$var reg 1 .I I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 /I k $end
$scope module SRAMcell_inst $end
$var wire 1 0I BL1in $end
$var wire 1 1I BL2in $end
$var wire 1 cH WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2I BL1out $end
$var reg 1 3I I_bar $end
$var reg 1 4I I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 5I k $end
$scope module SRAMcell_inst $end
$var wire 1 6I BL1in $end
$var wire 1 7I BL2in $end
$var wire 1 cH WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8I BL1out $end
$var reg 1 9I I_bar $end
$var reg 1 :I I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 ;I i $end
$scope module SRAMbyte_inst $end
$var wire 1 <I WL $end
$var wire 1 & clk $end
$var wire 8 =I datain [7:0] $end
$var wire 8 >I dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ?I BL1out [7:0] $end
$var reg 8 @I BL1in [7:0] $end
$var reg 8 AI BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 BI k $end
$scope module SRAMcell_inst $end
$var wire 1 CI BL1in $end
$var wire 1 DI BL2in $end
$var wire 1 <I WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 EI BL1out $end
$var reg 1 FI I_bar $end
$var reg 1 GI I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 HI k $end
$scope module SRAMcell_inst $end
$var wire 1 II BL1in $end
$var wire 1 JI BL2in $end
$var wire 1 <I WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 KI BL1out $end
$var reg 1 LI I_bar $end
$var reg 1 MI I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 NI k $end
$scope module SRAMcell_inst $end
$var wire 1 OI BL1in $end
$var wire 1 PI BL2in $end
$var wire 1 <I WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QI BL1out $end
$var reg 1 RI I_bar $end
$var reg 1 SI I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 TI k $end
$scope module SRAMcell_inst $end
$var wire 1 UI BL1in $end
$var wire 1 VI BL2in $end
$var wire 1 <I WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WI BL1out $end
$var reg 1 XI I_bar $end
$var reg 1 YI I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ZI k $end
$scope module SRAMcell_inst $end
$var wire 1 [I BL1in $end
$var wire 1 \I BL2in $end
$var wire 1 <I WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]I BL1out $end
$var reg 1 ^I I_bar $end
$var reg 1 _I I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 `I k $end
$scope module SRAMcell_inst $end
$var wire 1 aI BL1in $end
$var wire 1 bI BL2in $end
$var wire 1 <I WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cI BL1out $end
$var reg 1 dI I_bar $end
$var reg 1 eI I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 fI k $end
$scope module SRAMcell_inst $end
$var wire 1 gI BL1in $end
$var wire 1 hI BL2in $end
$var wire 1 <I WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 iI BL1out $end
$var reg 1 jI I_bar $end
$var reg 1 kI I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 lI k $end
$scope module SRAMcell_inst $end
$var wire 1 mI BL1in $end
$var wire 1 nI BL2in $end
$var wire 1 <I WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oI BL1out $end
$var reg 1 pI I_bar $end
$var reg 1 qI I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[17] $end
$var parameter 6 rI i $end
$scope module SRAMaddress_inst $end
$var wire 1 sI WL $end
$var wire 4 tI byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 uI datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 vI dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 wI i $end
$scope module SRAMbyte_inst $end
$var wire 1 xI WL $end
$var wire 1 & clk $end
$var wire 8 yI datain [7:0] $end
$var wire 8 zI dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 {I BL1out [7:0] $end
$var reg 8 |I BL1in [7:0] $end
$var reg 8 }I BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ~I k $end
$scope module SRAMcell_inst $end
$var wire 1 !J BL1in $end
$var wire 1 "J BL2in $end
$var wire 1 xI WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #J BL1out $end
$var reg 1 $J I_bar $end
$var reg 1 %J I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 &J k $end
$scope module SRAMcell_inst $end
$var wire 1 'J BL1in $end
$var wire 1 (J BL2in $end
$var wire 1 xI WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )J BL1out $end
$var reg 1 *J I_bar $end
$var reg 1 +J I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ,J k $end
$scope module SRAMcell_inst $end
$var wire 1 -J BL1in $end
$var wire 1 .J BL2in $end
$var wire 1 xI WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /J BL1out $end
$var reg 1 0J I_bar $end
$var reg 1 1J I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 2J k $end
$scope module SRAMcell_inst $end
$var wire 1 3J BL1in $end
$var wire 1 4J BL2in $end
$var wire 1 xI WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5J BL1out $end
$var reg 1 6J I_bar $end
$var reg 1 7J I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 8J k $end
$scope module SRAMcell_inst $end
$var wire 1 9J BL1in $end
$var wire 1 :J BL2in $end
$var wire 1 xI WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;J BL1out $end
$var reg 1 <J I_bar $end
$var reg 1 =J I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 >J k $end
$scope module SRAMcell_inst $end
$var wire 1 ?J BL1in $end
$var wire 1 @J BL2in $end
$var wire 1 xI WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 AJ BL1out $end
$var reg 1 BJ I_bar $end
$var reg 1 CJ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 DJ k $end
$scope module SRAMcell_inst $end
$var wire 1 EJ BL1in $end
$var wire 1 FJ BL2in $end
$var wire 1 xI WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 GJ BL1out $end
$var reg 1 HJ I_bar $end
$var reg 1 IJ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 JJ k $end
$scope module SRAMcell_inst $end
$var wire 1 KJ BL1in $end
$var wire 1 LJ BL2in $end
$var wire 1 xI WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 MJ BL1out $end
$var reg 1 NJ I_bar $end
$var reg 1 OJ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 PJ i $end
$scope module SRAMbyte_inst $end
$var wire 1 QJ WL $end
$var wire 1 & clk $end
$var wire 8 RJ datain [7:0] $end
$var wire 8 SJ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 TJ BL1out [7:0] $end
$var reg 8 UJ BL1in [7:0] $end
$var reg 8 VJ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 WJ k $end
$scope module SRAMcell_inst $end
$var wire 1 XJ BL1in $end
$var wire 1 YJ BL2in $end
$var wire 1 QJ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ZJ BL1out $end
$var reg 1 [J I_bar $end
$var reg 1 \J I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ]J k $end
$scope module SRAMcell_inst $end
$var wire 1 ^J BL1in $end
$var wire 1 _J BL2in $end
$var wire 1 QJ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `J BL1out $end
$var reg 1 aJ I_bar $end
$var reg 1 bJ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 cJ k $end
$scope module SRAMcell_inst $end
$var wire 1 dJ BL1in $end
$var wire 1 eJ BL2in $end
$var wire 1 QJ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fJ BL1out $end
$var reg 1 gJ I_bar $end
$var reg 1 hJ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 iJ k $end
$scope module SRAMcell_inst $end
$var wire 1 jJ BL1in $end
$var wire 1 kJ BL2in $end
$var wire 1 QJ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lJ BL1out $end
$var reg 1 mJ I_bar $end
$var reg 1 nJ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 oJ k $end
$scope module SRAMcell_inst $end
$var wire 1 pJ BL1in $end
$var wire 1 qJ BL2in $end
$var wire 1 QJ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rJ BL1out $end
$var reg 1 sJ I_bar $end
$var reg 1 tJ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 uJ k $end
$scope module SRAMcell_inst $end
$var wire 1 vJ BL1in $end
$var wire 1 wJ BL2in $end
$var wire 1 QJ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xJ BL1out $end
$var reg 1 yJ I_bar $end
$var reg 1 zJ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 {J k $end
$scope module SRAMcell_inst $end
$var wire 1 |J BL1in $end
$var wire 1 }J BL2in $end
$var wire 1 QJ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~J BL1out $end
$var reg 1 !K I_bar $end
$var reg 1 "K I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 #K k $end
$scope module SRAMcell_inst $end
$var wire 1 $K BL1in $end
$var wire 1 %K BL2in $end
$var wire 1 QJ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &K BL1out $end
$var reg 1 'K I_bar $end
$var reg 1 (K I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 )K i $end
$scope module SRAMbyte_inst $end
$var wire 1 *K WL $end
$var wire 1 & clk $end
$var wire 8 +K datain [7:0] $end
$var wire 8 ,K dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 -K BL1out [7:0] $end
$var reg 8 .K BL1in [7:0] $end
$var reg 8 /K BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 0K k $end
$scope module SRAMcell_inst $end
$var wire 1 1K BL1in $end
$var wire 1 2K BL2in $end
$var wire 1 *K WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3K BL1out $end
$var reg 1 4K I_bar $end
$var reg 1 5K I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 6K k $end
$scope module SRAMcell_inst $end
$var wire 1 7K BL1in $end
$var wire 1 8K BL2in $end
$var wire 1 *K WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9K BL1out $end
$var reg 1 :K I_bar $end
$var reg 1 ;K I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 <K k $end
$scope module SRAMcell_inst $end
$var wire 1 =K BL1in $end
$var wire 1 >K BL2in $end
$var wire 1 *K WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?K BL1out $end
$var reg 1 @K I_bar $end
$var reg 1 AK I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 BK k $end
$scope module SRAMcell_inst $end
$var wire 1 CK BL1in $end
$var wire 1 DK BL2in $end
$var wire 1 *K WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 EK BL1out $end
$var reg 1 FK I_bar $end
$var reg 1 GK I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 HK k $end
$scope module SRAMcell_inst $end
$var wire 1 IK BL1in $end
$var wire 1 JK BL2in $end
$var wire 1 *K WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 KK BL1out $end
$var reg 1 LK I_bar $end
$var reg 1 MK I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 NK k $end
$scope module SRAMcell_inst $end
$var wire 1 OK BL1in $end
$var wire 1 PK BL2in $end
$var wire 1 *K WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QK BL1out $end
$var reg 1 RK I_bar $end
$var reg 1 SK I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 TK k $end
$scope module SRAMcell_inst $end
$var wire 1 UK BL1in $end
$var wire 1 VK BL2in $end
$var wire 1 *K WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WK BL1out $end
$var reg 1 XK I_bar $end
$var reg 1 YK I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ZK k $end
$scope module SRAMcell_inst $end
$var wire 1 [K BL1in $end
$var wire 1 \K BL2in $end
$var wire 1 *K WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]K BL1out $end
$var reg 1 ^K I_bar $end
$var reg 1 _K I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 `K i $end
$scope module SRAMbyte_inst $end
$var wire 1 aK WL $end
$var wire 1 & clk $end
$var wire 8 bK datain [7:0] $end
$var wire 8 cK dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 dK BL1out [7:0] $end
$var reg 8 eK BL1in [7:0] $end
$var reg 8 fK BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 gK k $end
$scope module SRAMcell_inst $end
$var wire 1 hK BL1in $end
$var wire 1 iK BL2in $end
$var wire 1 aK WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jK BL1out $end
$var reg 1 kK I_bar $end
$var reg 1 lK I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 mK k $end
$scope module SRAMcell_inst $end
$var wire 1 nK BL1in $end
$var wire 1 oK BL2in $end
$var wire 1 aK WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pK BL1out $end
$var reg 1 qK I_bar $end
$var reg 1 rK I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 sK k $end
$scope module SRAMcell_inst $end
$var wire 1 tK BL1in $end
$var wire 1 uK BL2in $end
$var wire 1 aK WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vK BL1out $end
$var reg 1 wK I_bar $end
$var reg 1 xK I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 yK k $end
$scope module SRAMcell_inst $end
$var wire 1 zK BL1in $end
$var wire 1 {K BL2in $end
$var wire 1 aK WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |K BL1out $end
$var reg 1 }K I_bar $end
$var reg 1 ~K I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 !L k $end
$scope module SRAMcell_inst $end
$var wire 1 "L BL1in $end
$var wire 1 #L BL2in $end
$var wire 1 aK WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $L BL1out $end
$var reg 1 %L I_bar $end
$var reg 1 &L I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 'L k $end
$scope module SRAMcell_inst $end
$var wire 1 (L BL1in $end
$var wire 1 )L BL2in $end
$var wire 1 aK WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *L BL1out $end
$var reg 1 +L I_bar $end
$var reg 1 ,L I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 -L k $end
$scope module SRAMcell_inst $end
$var wire 1 .L BL1in $end
$var wire 1 /L BL2in $end
$var wire 1 aK WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0L BL1out $end
$var reg 1 1L I_bar $end
$var reg 1 2L I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 3L k $end
$scope module SRAMcell_inst $end
$var wire 1 4L BL1in $end
$var wire 1 5L BL2in $end
$var wire 1 aK WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6L BL1out $end
$var reg 1 7L I_bar $end
$var reg 1 8L I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[18] $end
$var parameter 6 9L i $end
$scope module SRAMaddress_inst $end
$var wire 1 :L WL $end
$var wire 4 ;L byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 <L datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 =L dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 >L i $end
$scope module SRAMbyte_inst $end
$var wire 1 ?L WL $end
$var wire 1 & clk $end
$var wire 8 @L datain [7:0] $end
$var wire 8 AL dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 BL BL1out [7:0] $end
$var reg 8 CL BL1in [7:0] $end
$var reg 8 DL BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 EL k $end
$scope module SRAMcell_inst $end
$var wire 1 FL BL1in $end
$var wire 1 GL BL2in $end
$var wire 1 ?L WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 HL BL1out $end
$var reg 1 IL I_bar $end
$var reg 1 JL I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 KL k $end
$scope module SRAMcell_inst $end
$var wire 1 LL BL1in $end
$var wire 1 ML BL2in $end
$var wire 1 ?L WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 NL BL1out $end
$var reg 1 OL I_bar $end
$var reg 1 PL I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 QL k $end
$scope module SRAMcell_inst $end
$var wire 1 RL BL1in $end
$var wire 1 SL BL2in $end
$var wire 1 ?L WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 TL BL1out $end
$var reg 1 UL I_bar $end
$var reg 1 VL I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 WL k $end
$scope module SRAMcell_inst $end
$var wire 1 XL BL1in $end
$var wire 1 YL BL2in $end
$var wire 1 ?L WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ZL BL1out $end
$var reg 1 [L I_bar $end
$var reg 1 \L I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ]L k $end
$scope module SRAMcell_inst $end
$var wire 1 ^L BL1in $end
$var wire 1 _L BL2in $end
$var wire 1 ?L WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `L BL1out $end
$var reg 1 aL I_bar $end
$var reg 1 bL I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 cL k $end
$scope module SRAMcell_inst $end
$var wire 1 dL BL1in $end
$var wire 1 eL BL2in $end
$var wire 1 ?L WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fL BL1out $end
$var reg 1 gL I_bar $end
$var reg 1 hL I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 iL k $end
$scope module SRAMcell_inst $end
$var wire 1 jL BL1in $end
$var wire 1 kL BL2in $end
$var wire 1 ?L WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lL BL1out $end
$var reg 1 mL I_bar $end
$var reg 1 nL I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 oL k $end
$scope module SRAMcell_inst $end
$var wire 1 pL BL1in $end
$var wire 1 qL BL2in $end
$var wire 1 ?L WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rL BL1out $end
$var reg 1 sL I_bar $end
$var reg 1 tL I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 uL i $end
$scope module SRAMbyte_inst $end
$var wire 1 vL WL $end
$var wire 1 & clk $end
$var wire 8 wL datain [7:0] $end
$var wire 8 xL dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 yL BL1out [7:0] $end
$var reg 8 zL BL1in [7:0] $end
$var reg 8 {L BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 |L k $end
$scope module SRAMcell_inst $end
$var wire 1 }L BL1in $end
$var wire 1 ~L BL2in $end
$var wire 1 vL WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !M BL1out $end
$var reg 1 "M I_bar $end
$var reg 1 #M I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 $M k $end
$scope module SRAMcell_inst $end
$var wire 1 %M BL1in $end
$var wire 1 &M BL2in $end
$var wire 1 vL WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'M BL1out $end
$var reg 1 (M I_bar $end
$var reg 1 )M I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 *M k $end
$scope module SRAMcell_inst $end
$var wire 1 +M BL1in $end
$var wire 1 ,M BL2in $end
$var wire 1 vL WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -M BL1out $end
$var reg 1 .M I_bar $end
$var reg 1 /M I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 0M k $end
$scope module SRAMcell_inst $end
$var wire 1 1M BL1in $end
$var wire 1 2M BL2in $end
$var wire 1 vL WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3M BL1out $end
$var reg 1 4M I_bar $end
$var reg 1 5M I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 6M k $end
$scope module SRAMcell_inst $end
$var wire 1 7M BL1in $end
$var wire 1 8M BL2in $end
$var wire 1 vL WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9M BL1out $end
$var reg 1 :M I_bar $end
$var reg 1 ;M I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 <M k $end
$scope module SRAMcell_inst $end
$var wire 1 =M BL1in $end
$var wire 1 >M BL2in $end
$var wire 1 vL WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?M BL1out $end
$var reg 1 @M I_bar $end
$var reg 1 AM I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 BM k $end
$scope module SRAMcell_inst $end
$var wire 1 CM BL1in $end
$var wire 1 DM BL2in $end
$var wire 1 vL WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 EM BL1out $end
$var reg 1 FM I_bar $end
$var reg 1 GM I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 HM k $end
$scope module SRAMcell_inst $end
$var wire 1 IM BL1in $end
$var wire 1 JM BL2in $end
$var wire 1 vL WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 KM BL1out $end
$var reg 1 LM I_bar $end
$var reg 1 MM I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 NM i $end
$scope module SRAMbyte_inst $end
$var wire 1 OM WL $end
$var wire 1 & clk $end
$var wire 8 PM datain [7:0] $end
$var wire 8 QM dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 RM BL1out [7:0] $end
$var reg 8 SM BL1in [7:0] $end
$var reg 8 TM BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 UM k $end
$scope module SRAMcell_inst $end
$var wire 1 VM BL1in $end
$var wire 1 WM BL2in $end
$var wire 1 OM WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 XM BL1out $end
$var reg 1 YM I_bar $end
$var reg 1 ZM I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 [M k $end
$scope module SRAMcell_inst $end
$var wire 1 \M BL1in $end
$var wire 1 ]M BL2in $end
$var wire 1 OM WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^M BL1out $end
$var reg 1 _M I_bar $end
$var reg 1 `M I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 aM k $end
$scope module SRAMcell_inst $end
$var wire 1 bM BL1in $end
$var wire 1 cM BL2in $end
$var wire 1 OM WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dM BL1out $end
$var reg 1 eM I_bar $end
$var reg 1 fM I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 gM k $end
$scope module SRAMcell_inst $end
$var wire 1 hM BL1in $end
$var wire 1 iM BL2in $end
$var wire 1 OM WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jM BL1out $end
$var reg 1 kM I_bar $end
$var reg 1 lM I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 mM k $end
$scope module SRAMcell_inst $end
$var wire 1 nM BL1in $end
$var wire 1 oM BL2in $end
$var wire 1 OM WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pM BL1out $end
$var reg 1 qM I_bar $end
$var reg 1 rM I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 sM k $end
$scope module SRAMcell_inst $end
$var wire 1 tM BL1in $end
$var wire 1 uM BL2in $end
$var wire 1 OM WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vM BL1out $end
$var reg 1 wM I_bar $end
$var reg 1 xM I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 yM k $end
$scope module SRAMcell_inst $end
$var wire 1 zM BL1in $end
$var wire 1 {M BL2in $end
$var wire 1 OM WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |M BL1out $end
$var reg 1 }M I_bar $end
$var reg 1 ~M I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 !N k $end
$scope module SRAMcell_inst $end
$var wire 1 "N BL1in $end
$var wire 1 #N BL2in $end
$var wire 1 OM WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $N BL1out $end
$var reg 1 %N I_bar $end
$var reg 1 &N I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 'N i $end
$scope module SRAMbyte_inst $end
$var wire 1 (N WL $end
$var wire 1 & clk $end
$var wire 8 )N datain [7:0] $end
$var wire 8 *N dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 +N BL1out [7:0] $end
$var reg 8 ,N BL1in [7:0] $end
$var reg 8 -N BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 .N k $end
$scope module SRAMcell_inst $end
$var wire 1 /N BL1in $end
$var wire 1 0N BL2in $end
$var wire 1 (N WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1N BL1out $end
$var reg 1 2N I_bar $end
$var reg 1 3N I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 4N k $end
$scope module SRAMcell_inst $end
$var wire 1 5N BL1in $end
$var wire 1 6N BL2in $end
$var wire 1 (N WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7N BL1out $end
$var reg 1 8N I_bar $end
$var reg 1 9N I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 :N k $end
$scope module SRAMcell_inst $end
$var wire 1 ;N BL1in $end
$var wire 1 <N BL2in $end
$var wire 1 (N WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =N BL1out $end
$var reg 1 >N I_bar $end
$var reg 1 ?N I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 @N k $end
$scope module SRAMcell_inst $end
$var wire 1 AN BL1in $end
$var wire 1 BN BL2in $end
$var wire 1 (N WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 CN BL1out $end
$var reg 1 DN I_bar $end
$var reg 1 EN I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 FN k $end
$scope module SRAMcell_inst $end
$var wire 1 GN BL1in $end
$var wire 1 HN BL2in $end
$var wire 1 (N WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 IN BL1out $end
$var reg 1 JN I_bar $end
$var reg 1 KN I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 LN k $end
$scope module SRAMcell_inst $end
$var wire 1 MN BL1in $end
$var wire 1 NN BL2in $end
$var wire 1 (N WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ON BL1out $end
$var reg 1 PN I_bar $end
$var reg 1 QN I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 RN k $end
$scope module SRAMcell_inst $end
$var wire 1 SN BL1in $end
$var wire 1 TN BL2in $end
$var wire 1 (N WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UN BL1out $end
$var reg 1 VN I_bar $end
$var reg 1 WN I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 XN k $end
$scope module SRAMcell_inst $end
$var wire 1 YN BL1in $end
$var wire 1 ZN BL2in $end
$var wire 1 (N WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [N BL1out $end
$var reg 1 \N I_bar $end
$var reg 1 ]N I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[19] $end
$var parameter 6 ^N i $end
$scope module SRAMaddress_inst $end
$var wire 1 _N WL $end
$var wire 4 `N byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 aN datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 bN dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 cN i $end
$scope module SRAMbyte_inst $end
$var wire 1 dN WL $end
$var wire 1 & clk $end
$var wire 8 eN datain [7:0] $end
$var wire 8 fN dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 gN BL1out [7:0] $end
$var reg 8 hN BL1in [7:0] $end
$var reg 8 iN BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 jN k $end
$scope module SRAMcell_inst $end
$var wire 1 kN BL1in $end
$var wire 1 lN BL2in $end
$var wire 1 dN WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mN BL1out $end
$var reg 1 nN I_bar $end
$var reg 1 oN I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 pN k $end
$scope module SRAMcell_inst $end
$var wire 1 qN BL1in $end
$var wire 1 rN BL2in $end
$var wire 1 dN WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sN BL1out $end
$var reg 1 tN I_bar $end
$var reg 1 uN I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 vN k $end
$scope module SRAMcell_inst $end
$var wire 1 wN BL1in $end
$var wire 1 xN BL2in $end
$var wire 1 dN WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yN BL1out $end
$var reg 1 zN I_bar $end
$var reg 1 {N I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 |N k $end
$scope module SRAMcell_inst $end
$var wire 1 }N BL1in $end
$var wire 1 ~N BL2in $end
$var wire 1 dN WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !O BL1out $end
$var reg 1 "O I_bar $end
$var reg 1 #O I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 $O k $end
$scope module SRAMcell_inst $end
$var wire 1 %O BL1in $end
$var wire 1 &O BL2in $end
$var wire 1 dN WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'O BL1out $end
$var reg 1 (O I_bar $end
$var reg 1 )O I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 *O k $end
$scope module SRAMcell_inst $end
$var wire 1 +O BL1in $end
$var wire 1 ,O BL2in $end
$var wire 1 dN WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -O BL1out $end
$var reg 1 .O I_bar $end
$var reg 1 /O I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 0O k $end
$scope module SRAMcell_inst $end
$var wire 1 1O BL1in $end
$var wire 1 2O BL2in $end
$var wire 1 dN WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3O BL1out $end
$var reg 1 4O I_bar $end
$var reg 1 5O I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 6O k $end
$scope module SRAMcell_inst $end
$var wire 1 7O BL1in $end
$var wire 1 8O BL2in $end
$var wire 1 dN WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9O BL1out $end
$var reg 1 :O I_bar $end
$var reg 1 ;O I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 <O i $end
$scope module SRAMbyte_inst $end
$var wire 1 =O WL $end
$var wire 1 & clk $end
$var wire 8 >O datain [7:0] $end
$var wire 8 ?O dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 @O BL1out [7:0] $end
$var reg 8 AO BL1in [7:0] $end
$var reg 8 BO BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 CO k $end
$scope module SRAMcell_inst $end
$var wire 1 DO BL1in $end
$var wire 1 EO BL2in $end
$var wire 1 =O WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 FO BL1out $end
$var reg 1 GO I_bar $end
$var reg 1 HO I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 IO k $end
$scope module SRAMcell_inst $end
$var wire 1 JO BL1in $end
$var wire 1 KO BL2in $end
$var wire 1 =O WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 LO BL1out $end
$var reg 1 MO I_bar $end
$var reg 1 NO I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 OO k $end
$scope module SRAMcell_inst $end
$var wire 1 PO BL1in $end
$var wire 1 QO BL2in $end
$var wire 1 =O WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 RO BL1out $end
$var reg 1 SO I_bar $end
$var reg 1 TO I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 UO k $end
$scope module SRAMcell_inst $end
$var wire 1 VO BL1in $end
$var wire 1 WO BL2in $end
$var wire 1 =O WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 XO BL1out $end
$var reg 1 YO I_bar $end
$var reg 1 ZO I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 [O k $end
$scope module SRAMcell_inst $end
$var wire 1 \O BL1in $end
$var wire 1 ]O BL2in $end
$var wire 1 =O WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^O BL1out $end
$var reg 1 _O I_bar $end
$var reg 1 `O I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 aO k $end
$scope module SRAMcell_inst $end
$var wire 1 bO BL1in $end
$var wire 1 cO BL2in $end
$var wire 1 =O WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dO BL1out $end
$var reg 1 eO I_bar $end
$var reg 1 fO I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 gO k $end
$scope module SRAMcell_inst $end
$var wire 1 hO BL1in $end
$var wire 1 iO BL2in $end
$var wire 1 =O WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jO BL1out $end
$var reg 1 kO I_bar $end
$var reg 1 lO I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 mO k $end
$scope module SRAMcell_inst $end
$var wire 1 nO BL1in $end
$var wire 1 oO BL2in $end
$var wire 1 =O WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pO BL1out $end
$var reg 1 qO I_bar $end
$var reg 1 rO I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 sO i $end
$scope module SRAMbyte_inst $end
$var wire 1 tO WL $end
$var wire 1 & clk $end
$var wire 8 uO datain [7:0] $end
$var wire 8 vO dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 wO BL1out [7:0] $end
$var reg 8 xO BL1in [7:0] $end
$var reg 8 yO BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 zO k $end
$scope module SRAMcell_inst $end
$var wire 1 {O BL1in $end
$var wire 1 |O BL2in $end
$var wire 1 tO WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }O BL1out $end
$var reg 1 ~O I_bar $end
$var reg 1 !P I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 "P k $end
$scope module SRAMcell_inst $end
$var wire 1 #P BL1in $end
$var wire 1 $P BL2in $end
$var wire 1 tO WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %P BL1out $end
$var reg 1 &P I_bar $end
$var reg 1 'P I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 (P k $end
$scope module SRAMcell_inst $end
$var wire 1 )P BL1in $end
$var wire 1 *P BL2in $end
$var wire 1 tO WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +P BL1out $end
$var reg 1 ,P I_bar $end
$var reg 1 -P I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 .P k $end
$scope module SRAMcell_inst $end
$var wire 1 /P BL1in $end
$var wire 1 0P BL2in $end
$var wire 1 tO WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1P BL1out $end
$var reg 1 2P I_bar $end
$var reg 1 3P I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 4P k $end
$scope module SRAMcell_inst $end
$var wire 1 5P BL1in $end
$var wire 1 6P BL2in $end
$var wire 1 tO WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7P BL1out $end
$var reg 1 8P I_bar $end
$var reg 1 9P I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 :P k $end
$scope module SRAMcell_inst $end
$var wire 1 ;P BL1in $end
$var wire 1 <P BL2in $end
$var wire 1 tO WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =P BL1out $end
$var reg 1 >P I_bar $end
$var reg 1 ?P I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 @P k $end
$scope module SRAMcell_inst $end
$var wire 1 AP BL1in $end
$var wire 1 BP BL2in $end
$var wire 1 tO WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 CP BL1out $end
$var reg 1 DP I_bar $end
$var reg 1 EP I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 FP k $end
$scope module SRAMcell_inst $end
$var wire 1 GP BL1in $end
$var wire 1 HP BL2in $end
$var wire 1 tO WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 IP BL1out $end
$var reg 1 JP I_bar $end
$var reg 1 KP I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 LP i $end
$scope module SRAMbyte_inst $end
$var wire 1 MP WL $end
$var wire 1 & clk $end
$var wire 8 NP datain [7:0] $end
$var wire 8 OP dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 PP BL1out [7:0] $end
$var reg 8 QP BL1in [7:0] $end
$var reg 8 RP BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 SP k $end
$scope module SRAMcell_inst $end
$var wire 1 TP BL1in $end
$var wire 1 UP BL2in $end
$var wire 1 MP WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 VP BL1out $end
$var reg 1 WP I_bar $end
$var reg 1 XP I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 YP k $end
$scope module SRAMcell_inst $end
$var wire 1 ZP BL1in $end
$var wire 1 [P BL2in $end
$var wire 1 MP WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \P BL1out $end
$var reg 1 ]P I_bar $end
$var reg 1 ^P I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 _P k $end
$scope module SRAMcell_inst $end
$var wire 1 `P BL1in $end
$var wire 1 aP BL2in $end
$var wire 1 MP WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bP BL1out $end
$var reg 1 cP I_bar $end
$var reg 1 dP I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 eP k $end
$scope module SRAMcell_inst $end
$var wire 1 fP BL1in $end
$var wire 1 gP BL2in $end
$var wire 1 MP WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hP BL1out $end
$var reg 1 iP I_bar $end
$var reg 1 jP I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 kP k $end
$scope module SRAMcell_inst $end
$var wire 1 lP BL1in $end
$var wire 1 mP BL2in $end
$var wire 1 MP WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nP BL1out $end
$var reg 1 oP I_bar $end
$var reg 1 pP I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 qP k $end
$scope module SRAMcell_inst $end
$var wire 1 rP BL1in $end
$var wire 1 sP BL2in $end
$var wire 1 MP WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tP BL1out $end
$var reg 1 uP I_bar $end
$var reg 1 vP I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 wP k $end
$scope module SRAMcell_inst $end
$var wire 1 xP BL1in $end
$var wire 1 yP BL2in $end
$var wire 1 MP WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zP BL1out $end
$var reg 1 {P I_bar $end
$var reg 1 |P I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 }P k $end
$scope module SRAMcell_inst $end
$var wire 1 ~P BL1in $end
$var wire 1 !Q BL2in $end
$var wire 1 MP WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "Q BL1out $end
$var reg 1 #Q I_bar $end
$var reg 1 $Q I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[20] $end
$var parameter 6 %Q i $end
$scope module SRAMaddress_inst $end
$var wire 1 &Q WL $end
$var wire 4 'Q byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 (Q datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 )Q dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 *Q i $end
$scope module SRAMbyte_inst $end
$var wire 1 +Q WL $end
$var wire 1 & clk $end
$var wire 8 ,Q datain [7:0] $end
$var wire 8 -Q dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 .Q BL1out [7:0] $end
$var reg 8 /Q BL1in [7:0] $end
$var reg 8 0Q BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 1Q k $end
$scope module SRAMcell_inst $end
$var wire 1 2Q BL1in $end
$var wire 1 3Q BL2in $end
$var wire 1 +Q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4Q BL1out $end
$var reg 1 5Q I_bar $end
$var reg 1 6Q I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 7Q k $end
$scope module SRAMcell_inst $end
$var wire 1 8Q BL1in $end
$var wire 1 9Q BL2in $end
$var wire 1 +Q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :Q BL1out $end
$var reg 1 ;Q I_bar $end
$var reg 1 <Q I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 =Q k $end
$scope module SRAMcell_inst $end
$var wire 1 >Q BL1in $end
$var wire 1 ?Q BL2in $end
$var wire 1 +Q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @Q BL1out $end
$var reg 1 AQ I_bar $end
$var reg 1 BQ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 CQ k $end
$scope module SRAMcell_inst $end
$var wire 1 DQ BL1in $end
$var wire 1 EQ BL2in $end
$var wire 1 +Q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 FQ BL1out $end
$var reg 1 GQ I_bar $end
$var reg 1 HQ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 IQ k $end
$scope module SRAMcell_inst $end
$var wire 1 JQ BL1in $end
$var wire 1 KQ BL2in $end
$var wire 1 +Q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 LQ BL1out $end
$var reg 1 MQ I_bar $end
$var reg 1 NQ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 OQ k $end
$scope module SRAMcell_inst $end
$var wire 1 PQ BL1in $end
$var wire 1 QQ BL2in $end
$var wire 1 +Q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 RQ BL1out $end
$var reg 1 SQ I_bar $end
$var reg 1 TQ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 UQ k $end
$scope module SRAMcell_inst $end
$var wire 1 VQ BL1in $end
$var wire 1 WQ BL2in $end
$var wire 1 +Q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 XQ BL1out $end
$var reg 1 YQ I_bar $end
$var reg 1 ZQ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 [Q k $end
$scope module SRAMcell_inst $end
$var wire 1 \Q BL1in $end
$var wire 1 ]Q BL2in $end
$var wire 1 +Q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^Q BL1out $end
$var reg 1 _Q I_bar $end
$var reg 1 `Q I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 aQ i $end
$scope module SRAMbyte_inst $end
$var wire 1 bQ WL $end
$var wire 1 & clk $end
$var wire 8 cQ datain [7:0] $end
$var wire 8 dQ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 eQ BL1out [7:0] $end
$var reg 8 fQ BL1in [7:0] $end
$var reg 8 gQ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 hQ k $end
$scope module SRAMcell_inst $end
$var wire 1 iQ BL1in $end
$var wire 1 jQ BL2in $end
$var wire 1 bQ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kQ BL1out $end
$var reg 1 lQ I_bar $end
$var reg 1 mQ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 nQ k $end
$scope module SRAMcell_inst $end
$var wire 1 oQ BL1in $end
$var wire 1 pQ BL2in $end
$var wire 1 bQ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qQ BL1out $end
$var reg 1 rQ I_bar $end
$var reg 1 sQ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 tQ k $end
$scope module SRAMcell_inst $end
$var wire 1 uQ BL1in $end
$var wire 1 vQ BL2in $end
$var wire 1 bQ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wQ BL1out $end
$var reg 1 xQ I_bar $end
$var reg 1 yQ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 zQ k $end
$scope module SRAMcell_inst $end
$var wire 1 {Q BL1in $end
$var wire 1 |Q BL2in $end
$var wire 1 bQ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }Q BL1out $end
$var reg 1 ~Q I_bar $end
$var reg 1 !R I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 "R k $end
$scope module SRAMcell_inst $end
$var wire 1 #R BL1in $end
$var wire 1 $R BL2in $end
$var wire 1 bQ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %R BL1out $end
$var reg 1 &R I_bar $end
$var reg 1 'R I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 (R k $end
$scope module SRAMcell_inst $end
$var wire 1 )R BL1in $end
$var wire 1 *R BL2in $end
$var wire 1 bQ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +R BL1out $end
$var reg 1 ,R I_bar $end
$var reg 1 -R I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 .R k $end
$scope module SRAMcell_inst $end
$var wire 1 /R BL1in $end
$var wire 1 0R BL2in $end
$var wire 1 bQ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1R BL1out $end
$var reg 1 2R I_bar $end
$var reg 1 3R I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 4R k $end
$scope module SRAMcell_inst $end
$var wire 1 5R BL1in $end
$var wire 1 6R BL2in $end
$var wire 1 bQ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7R BL1out $end
$var reg 1 8R I_bar $end
$var reg 1 9R I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 :R i $end
$scope module SRAMbyte_inst $end
$var wire 1 ;R WL $end
$var wire 1 & clk $end
$var wire 8 <R datain [7:0] $end
$var wire 8 =R dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 >R BL1out [7:0] $end
$var reg 8 ?R BL1in [7:0] $end
$var reg 8 @R BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 AR k $end
$scope module SRAMcell_inst $end
$var wire 1 BR BL1in $end
$var wire 1 CR BL2in $end
$var wire 1 ;R WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 DR BL1out $end
$var reg 1 ER I_bar $end
$var reg 1 FR I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 GR k $end
$scope module SRAMcell_inst $end
$var wire 1 HR BL1in $end
$var wire 1 IR BL2in $end
$var wire 1 ;R WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 JR BL1out $end
$var reg 1 KR I_bar $end
$var reg 1 LR I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 MR k $end
$scope module SRAMcell_inst $end
$var wire 1 NR BL1in $end
$var wire 1 OR BL2in $end
$var wire 1 ;R WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 PR BL1out $end
$var reg 1 QR I_bar $end
$var reg 1 RR I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 SR k $end
$scope module SRAMcell_inst $end
$var wire 1 TR BL1in $end
$var wire 1 UR BL2in $end
$var wire 1 ;R WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 VR BL1out $end
$var reg 1 WR I_bar $end
$var reg 1 XR I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 YR k $end
$scope module SRAMcell_inst $end
$var wire 1 ZR BL1in $end
$var wire 1 [R BL2in $end
$var wire 1 ;R WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \R BL1out $end
$var reg 1 ]R I_bar $end
$var reg 1 ^R I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 _R k $end
$scope module SRAMcell_inst $end
$var wire 1 `R BL1in $end
$var wire 1 aR BL2in $end
$var wire 1 ;R WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bR BL1out $end
$var reg 1 cR I_bar $end
$var reg 1 dR I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 eR k $end
$scope module SRAMcell_inst $end
$var wire 1 fR BL1in $end
$var wire 1 gR BL2in $end
$var wire 1 ;R WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hR BL1out $end
$var reg 1 iR I_bar $end
$var reg 1 jR I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 kR k $end
$scope module SRAMcell_inst $end
$var wire 1 lR BL1in $end
$var wire 1 mR BL2in $end
$var wire 1 ;R WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nR BL1out $end
$var reg 1 oR I_bar $end
$var reg 1 pR I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 qR i $end
$scope module SRAMbyte_inst $end
$var wire 1 rR WL $end
$var wire 1 & clk $end
$var wire 8 sR datain [7:0] $end
$var wire 8 tR dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 uR BL1out [7:0] $end
$var reg 8 vR BL1in [7:0] $end
$var reg 8 wR BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 xR k $end
$scope module SRAMcell_inst $end
$var wire 1 yR BL1in $end
$var wire 1 zR BL2in $end
$var wire 1 rR WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {R BL1out $end
$var reg 1 |R I_bar $end
$var reg 1 }R I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ~R k $end
$scope module SRAMcell_inst $end
$var wire 1 !S BL1in $end
$var wire 1 "S BL2in $end
$var wire 1 rR WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #S BL1out $end
$var reg 1 $S I_bar $end
$var reg 1 %S I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 &S k $end
$scope module SRAMcell_inst $end
$var wire 1 'S BL1in $end
$var wire 1 (S BL2in $end
$var wire 1 rR WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )S BL1out $end
$var reg 1 *S I_bar $end
$var reg 1 +S I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ,S k $end
$scope module SRAMcell_inst $end
$var wire 1 -S BL1in $end
$var wire 1 .S BL2in $end
$var wire 1 rR WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /S BL1out $end
$var reg 1 0S I_bar $end
$var reg 1 1S I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 2S k $end
$scope module SRAMcell_inst $end
$var wire 1 3S BL1in $end
$var wire 1 4S BL2in $end
$var wire 1 rR WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5S BL1out $end
$var reg 1 6S I_bar $end
$var reg 1 7S I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 8S k $end
$scope module SRAMcell_inst $end
$var wire 1 9S BL1in $end
$var wire 1 :S BL2in $end
$var wire 1 rR WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;S BL1out $end
$var reg 1 <S I_bar $end
$var reg 1 =S I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 >S k $end
$scope module SRAMcell_inst $end
$var wire 1 ?S BL1in $end
$var wire 1 @S BL2in $end
$var wire 1 rR WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 AS BL1out $end
$var reg 1 BS I_bar $end
$var reg 1 CS I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 DS k $end
$scope module SRAMcell_inst $end
$var wire 1 ES BL1in $end
$var wire 1 FS BL2in $end
$var wire 1 rR WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 GS BL1out $end
$var reg 1 HS I_bar $end
$var reg 1 IS I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[21] $end
$var parameter 6 JS i $end
$scope module SRAMaddress_inst $end
$var wire 1 KS WL $end
$var wire 4 LS byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 MS datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 NS dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 OS i $end
$scope module SRAMbyte_inst $end
$var wire 1 PS WL $end
$var wire 1 & clk $end
$var wire 8 QS datain [7:0] $end
$var wire 8 RS dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 SS BL1out [7:0] $end
$var reg 8 TS BL1in [7:0] $end
$var reg 8 US BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 VS k $end
$scope module SRAMcell_inst $end
$var wire 1 WS BL1in $end
$var wire 1 XS BL2in $end
$var wire 1 PS WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 YS BL1out $end
$var reg 1 ZS I_bar $end
$var reg 1 [S I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 \S k $end
$scope module SRAMcell_inst $end
$var wire 1 ]S BL1in $end
$var wire 1 ^S BL2in $end
$var wire 1 PS WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _S BL1out $end
$var reg 1 `S I_bar $end
$var reg 1 aS I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 bS k $end
$scope module SRAMcell_inst $end
$var wire 1 cS BL1in $end
$var wire 1 dS BL2in $end
$var wire 1 PS WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 eS BL1out $end
$var reg 1 fS I_bar $end
$var reg 1 gS I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 hS k $end
$scope module SRAMcell_inst $end
$var wire 1 iS BL1in $end
$var wire 1 jS BL2in $end
$var wire 1 PS WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kS BL1out $end
$var reg 1 lS I_bar $end
$var reg 1 mS I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 nS k $end
$scope module SRAMcell_inst $end
$var wire 1 oS BL1in $end
$var wire 1 pS BL2in $end
$var wire 1 PS WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qS BL1out $end
$var reg 1 rS I_bar $end
$var reg 1 sS I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 tS k $end
$scope module SRAMcell_inst $end
$var wire 1 uS BL1in $end
$var wire 1 vS BL2in $end
$var wire 1 PS WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wS BL1out $end
$var reg 1 xS I_bar $end
$var reg 1 yS I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 zS k $end
$scope module SRAMcell_inst $end
$var wire 1 {S BL1in $end
$var wire 1 |S BL2in $end
$var wire 1 PS WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }S BL1out $end
$var reg 1 ~S I_bar $end
$var reg 1 !T I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 "T k $end
$scope module SRAMcell_inst $end
$var wire 1 #T BL1in $end
$var wire 1 $T BL2in $end
$var wire 1 PS WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %T BL1out $end
$var reg 1 &T I_bar $end
$var reg 1 'T I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 (T i $end
$scope module SRAMbyte_inst $end
$var wire 1 )T WL $end
$var wire 1 & clk $end
$var wire 8 *T datain [7:0] $end
$var wire 8 +T dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ,T BL1out [7:0] $end
$var reg 8 -T BL1in [7:0] $end
$var reg 8 .T BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 /T k $end
$scope module SRAMcell_inst $end
$var wire 1 0T BL1in $end
$var wire 1 1T BL2in $end
$var wire 1 )T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2T BL1out $end
$var reg 1 3T I_bar $end
$var reg 1 4T I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 5T k $end
$scope module SRAMcell_inst $end
$var wire 1 6T BL1in $end
$var wire 1 7T BL2in $end
$var wire 1 )T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8T BL1out $end
$var reg 1 9T I_bar $end
$var reg 1 :T I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ;T k $end
$scope module SRAMcell_inst $end
$var wire 1 <T BL1in $end
$var wire 1 =T BL2in $end
$var wire 1 )T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >T BL1out $end
$var reg 1 ?T I_bar $end
$var reg 1 @T I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 AT k $end
$scope module SRAMcell_inst $end
$var wire 1 BT BL1in $end
$var wire 1 CT BL2in $end
$var wire 1 )T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 DT BL1out $end
$var reg 1 ET I_bar $end
$var reg 1 FT I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 GT k $end
$scope module SRAMcell_inst $end
$var wire 1 HT BL1in $end
$var wire 1 IT BL2in $end
$var wire 1 )T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 JT BL1out $end
$var reg 1 KT I_bar $end
$var reg 1 LT I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 MT k $end
$scope module SRAMcell_inst $end
$var wire 1 NT BL1in $end
$var wire 1 OT BL2in $end
$var wire 1 )T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 PT BL1out $end
$var reg 1 QT I_bar $end
$var reg 1 RT I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ST k $end
$scope module SRAMcell_inst $end
$var wire 1 TT BL1in $end
$var wire 1 UT BL2in $end
$var wire 1 )T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 VT BL1out $end
$var reg 1 WT I_bar $end
$var reg 1 XT I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 YT k $end
$scope module SRAMcell_inst $end
$var wire 1 ZT BL1in $end
$var wire 1 [T BL2in $end
$var wire 1 )T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \T BL1out $end
$var reg 1 ]T I_bar $end
$var reg 1 ^T I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 _T i $end
$scope module SRAMbyte_inst $end
$var wire 1 `T WL $end
$var wire 1 & clk $end
$var wire 8 aT datain [7:0] $end
$var wire 8 bT dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 cT BL1out [7:0] $end
$var reg 8 dT BL1in [7:0] $end
$var reg 8 eT BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 fT k $end
$scope module SRAMcell_inst $end
$var wire 1 gT BL1in $end
$var wire 1 hT BL2in $end
$var wire 1 `T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 iT BL1out $end
$var reg 1 jT I_bar $end
$var reg 1 kT I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 lT k $end
$scope module SRAMcell_inst $end
$var wire 1 mT BL1in $end
$var wire 1 nT BL2in $end
$var wire 1 `T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oT BL1out $end
$var reg 1 pT I_bar $end
$var reg 1 qT I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 rT k $end
$scope module SRAMcell_inst $end
$var wire 1 sT BL1in $end
$var wire 1 tT BL2in $end
$var wire 1 `T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uT BL1out $end
$var reg 1 vT I_bar $end
$var reg 1 wT I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 xT k $end
$scope module SRAMcell_inst $end
$var wire 1 yT BL1in $end
$var wire 1 zT BL2in $end
$var wire 1 `T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {T BL1out $end
$var reg 1 |T I_bar $end
$var reg 1 }T I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ~T k $end
$scope module SRAMcell_inst $end
$var wire 1 !U BL1in $end
$var wire 1 "U BL2in $end
$var wire 1 `T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #U BL1out $end
$var reg 1 $U I_bar $end
$var reg 1 %U I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 &U k $end
$scope module SRAMcell_inst $end
$var wire 1 'U BL1in $end
$var wire 1 (U BL2in $end
$var wire 1 `T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )U BL1out $end
$var reg 1 *U I_bar $end
$var reg 1 +U I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ,U k $end
$scope module SRAMcell_inst $end
$var wire 1 -U BL1in $end
$var wire 1 .U BL2in $end
$var wire 1 `T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /U BL1out $end
$var reg 1 0U I_bar $end
$var reg 1 1U I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 2U k $end
$scope module SRAMcell_inst $end
$var wire 1 3U BL1in $end
$var wire 1 4U BL2in $end
$var wire 1 `T WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5U BL1out $end
$var reg 1 6U I_bar $end
$var reg 1 7U I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 8U i $end
$scope module SRAMbyte_inst $end
$var wire 1 9U WL $end
$var wire 1 & clk $end
$var wire 8 :U datain [7:0] $end
$var wire 8 ;U dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 <U BL1out [7:0] $end
$var reg 8 =U BL1in [7:0] $end
$var reg 8 >U BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ?U k $end
$scope module SRAMcell_inst $end
$var wire 1 @U BL1in $end
$var wire 1 AU BL2in $end
$var wire 1 9U WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BU BL1out $end
$var reg 1 CU I_bar $end
$var reg 1 DU I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 EU k $end
$scope module SRAMcell_inst $end
$var wire 1 FU BL1in $end
$var wire 1 GU BL2in $end
$var wire 1 9U WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 HU BL1out $end
$var reg 1 IU I_bar $end
$var reg 1 JU I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 KU k $end
$scope module SRAMcell_inst $end
$var wire 1 LU BL1in $end
$var wire 1 MU BL2in $end
$var wire 1 9U WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 NU BL1out $end
$var reg 1 OU I_bar $end
$var reg 1 PU I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 QU k $end
$scope module SRAMcell_inst $end
$var wire 1 RU BL1in $end
$var wire 1 SU BL2in $end
$var wire 1 9U WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 TU BL1out $end
$var reg 1 UU I_bar $end
$var reg 1 VU I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 WU k $end
$scope module SRAMcell_inst $end
$var wire 1 XU BL1in $end
$var wire 1 YU BL2in $end
$var wire 1 9U WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ZU BL1out $end
$var reg 1 [U I_bar $end
$var reg 1 \U I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ]U k $end
$scope module SRAMcell_inst $end
$var wire 1 ^U BL1in $end
$var wire 1 _U BL2in $end
$var wire 1 9U WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `U BL1out $end
$var reg 1 aU I_bar $end
$var reg 1 bU I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 cU k $end
$scope module SRAMcell_inst $end
$var wire 1 dU BL1in $end
$var wire 1 eU BL2in $end
$var wire 1 9U WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fU BL1out $end
$var reg 1 gU I_bar $end
$var reg 1 hU I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 iU k $end
$scope module SRAMcell_inst $end
$var wire 1 jU BL1in $end
$var wire 1 kU BL2in $end
$var wire 1 9U WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lU BL1out $end
$var reg 1 mU I_bar $end
$var reg 1 nU I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[22] $end
$var parameter 6 oU i $end
$scope module SRAMaddress_inst $end
$var wire 1 pU WL $end
$var wire 4 qU byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 rU datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 sU dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 tU i $end
$scope module SRAMbyte_inst $end
$var wire 1 uU WL $end
$var wire 1 & clk $end
$var wire 8 vU datain [7:0] $end
$var wire 8 wU dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 xU BL1out [7:0] $end
$var reg 8 yU BL1in [7:0] $end
$var reg 8 zU BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 {U k $end
$scope module SRAMcell_inst $end
$var wire 1 |U BL1in $end
$var wire 1 }U BL2in $end
$var wire 1 uU WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~U BL1out $end
$var reg 1 !V I_bar $end
$var reg 1 "V I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 #V k $end
$scope module SRAMcell_inst $end
$var wire 1 $V BL1in $end
$var wire 1 %V BL2in $end
$var wire 1 uU WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &V BL1out $end
$var reg 1 'V I_bar $end
$var reg 1 (V I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 )V k $end
$scope module SRAMcell_inst $end
$var wire 1 *V BL1in $end
$var wire 1 +V BL2in $end
$var wire 1 uU WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,V BL1out $end
$var reg 1 -V I_bar $end
$var reg 1 .V I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 /V k $end
$scope module SRAMcell_inst $end
$var wire 1 0V BL1in $end
$var wire 1 1V BL2in $end
$var wire 1 uU WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2V BL1out $end
$var reg 1 3V I_bar $end
$var reg 1 4V I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 5V k $end
$scope module SRAMcell_inst $end
$var wire 1 6V BL1in $end
$var wire 1 7V BL2in $end
$var wire 1 uU WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8V BL1out $end
$var reg 1 9V I_bar $end
$var reg 1 :V I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ;V k $end
$scope module SRAMcell_inst $end
$var wire 1 <V BL1in $end
$var wire 1 =V BL2in $end
$var wire 1 uU WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >V BL1out $end
$var reg 1 ?V I_bar $end
$var reg 1 @V I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 AV k $end
$scope module SRAMcell_inst $end
$var wire 1 BV BL1in $end
$var wire 1 CV BL2in $end
$var wire 1 uU WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 DV BL1out $end
$var reg 1 EV I_bar $end
$var reg 1 FV I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 GV k $end
$scope module SRAMcell_inst $end
$var wire 1 HV BL1in $end
$var wire 1 IV BL2in $end
$var wire 1 uU WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 JV BL1out $end
$var reg 1 KV I_bar $end
$var reg 1 LV I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 MV i $end
$scope module SRAMbyte_inst $end
$var wire 1 NV WL $end
$var wire 1 & clk $end
$var wire 8 OV datain [7:0] $end
$var wire 8 PV dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 QV BL1out [7:0] $end
$var reg 8 RV BL1in [7:0] $end
$var reg 8 SV BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 TV k $end
$scope module SRAMcell_inst $end
$var wire 1 UV BL1in $end
$var wire 1 VV BL2in $end
$var wire 1 NV WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WV BL1out $end
$var reg 1 XV I_bar $end
$var reg 1 YV I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ZV k $end
$scope module SRAMcell_inst $end
$var wire 1 [V BL1in $end
$var wire 1 \V BL2in $end
$var wire 1 NV WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]V BL1out $end
$var reg 1 ^V I_bar $end
$var reg 1 _V I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 `V k $end
$scope module SRAMcell_inst $end
$var wire 1 aV BL1in $end
$var wire 1 bV BL2in $end
$var wire 1 NV WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cV BL1out $end
$var reg 1 dV I_bar $end
$var reg 1 eV I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 fV k $end
$scope module SRAMcell_inst $end
$var wire 1 gV BL1in $end
$var wire 1 hV BL2in $end
$var wire 1 NV WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 iV BL1out $end
$var reg 1 jV I_bar $end
$var reg 1 kV I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 lV k $end
$scope module SRAMcell_inst $end
$var wire 1 mV BL1in $end
$var wire 1 nV BL2in $end
$var wire 1 NV WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oV BL1out $end
$var reg 1 pV I_bar $end
$var reg 1 qV I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 rV k $end
$scope module SRAMcell_inst $end
$var wire 1 sV BL1in $end
$var wire 1 tV BL2in $end
$var wire 1 NV WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uV BL1out $end
$var reg 1 vV I_bar $end
$var reg 1 wV I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 xV k $end
$scope module SRAMcell_inst $end
$var wire 1 yV BL1in $end
$var wire 1 zV BL2in $end
$var wire 1 NV WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {V BL1out $end
$var reg 1 |V I_bar $end
$var reg 1 }V I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ~V k $end
$scope module SRAMcell_inst $end
$var wire 1 !W BL1in $end
$var wire 1 "W BL2in $end
$var wire 1 NV WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #W BL1out $end
$var reg 1 $W I_bar $end
$var reg 1 %W I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 &W i $end
$scope module SRAMbyte_inst $end
$var wire 1 'W WL $end
$var wire 1 & clk $end
$var wire 8 (W datain [7:0] $end
$var wire 8 )W dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 *W BL1out [7:0] $end
$var reg 8 +W BL1in [7:0] $end
$var reg 8 ,W BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 -W k $end
$scope module SRAMcell_inst $end
$var wire 1 .W BL1in $end
$var wire 1 /W BL2in $end
$var wire 1 'W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0W BL1out $end
$var reg 1 1W I_bar $end
$var reg 1 2W I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 3W k $end
$scope module SRAMcell_inst $end
$var wire 1 4W BL1in $end
$var wire 1 5W BL2in $end
$var wire 1 'W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6W BL1out $end
$var reg 1 7W I_bar $end
$var reg 1 8W I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 9W k $end
$scope module SRAMcell_inst $end
$var wire 1 :W BL1in $end
$var wire 1 ;W BL2in $end
$var wire 1 'W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <W BL1out $end
$var reg 1 =W I_bar $end
$var reg 1 >W I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ?W k $end
$scope module SRAMcell_inst $end
$var wire 1 @W BL1in $end
$var wire 1 AW BL2in $end
$var wire 1 'W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BW BL1out $end
$var reg 1 CW I_bar $end
$var reg 1 DW I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 EW k $end
$scope module SRAMcell_inst $end
$var wire 1 FW BL1in $end
$var wire 1 GW BL2in $end
$var wire 1 'W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 HW BL1out $end
$var reg 1 IW I_bar $end
$var reg 1 JW I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 KW k $end
$scope module SRAMcell_inst $end
$var wire 1 LW BL1in $end
$var wire 1 MW BL2in $end
$var wire 1 'W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 NW BL1out $end
$var reg 1 OW I_bar $end
$var reg 1 PW I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 QW k $end
$scope module SRAMcell_inst $end
$var wire 1 RW BL1in $end
$var wire 1 SW BL2in $end
$var wire 1 'W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 TW BL1out $end
$var reg 1 UW I_bar $end
$var reg 1 VW I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 WW k $end
$scope module SRAMcell_inst $end
$var wire 1 XW BL1in $end
$var wire 1 YW BL2in $end
$var wire 1 'W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ZW BL1out $end
$var reg 1 [W I_bar $end
$var reg 1 \W I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 ]W i $end
$scope module SRAMbyte_inst $end
$var wire 1 ^W WL $end
$var wire 1 & clk $end
$var wire 8 _W datain [7:0] $end
$var wire 8 `W dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 aW BL1out [7:0] $end
$var reg 8 bW BL1in [7:0] $end
$var reg 8 cW BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 dW k $end
$scope module SRAMcell_inst $end
$var wire 1 eW BL1in $end
$var wire 1 fW BL2in $end
$var wire 1 ^W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gW BL1out $end
$var reg 1 hW I_bar $end
$var reg 1 iW I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 jW k $end
$scope module SRAMcell_inst $end
$var wire 1 kW BL1in $end
$var wire 1 lW BL2in $end
$var wire 1 ^W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mW BL1out $end
$var reg 1 nW I_bar $end
$var reg 1 oW I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 pW k $end
$scope module SRAMcell_inst $end
$var wire 1 qW BL1in $end
$var wire 1 rW BL2in $end
$var wire 1 ^W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sW BL1out $end
$var reg 1 tW I_bar $end
$var reg 1 uW I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 vW k $end
$scope module SRAMcell_inst $end
$var wire 1 wW BL1in $end
$var wire 1 xW BL2in $end
$var wire 1 ^W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yW BL1out $end
$var reg 1 zW I_bar $end
$var reg 1 {W I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 |W k $end
$scope module SRAMcell_inst $end
$var wire 1 }W BL1in $end
$var wire 1 ~W BL2in $end
$var wire 1 ^W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !X BL1out $end
$var reg 1 "X I_bar $end
$var reg 1 #X I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 $X k $end
$scope module SRAMcell_inst $end
$var wire 1 %X BL1in $end
$var wire 1 &X BL2in $end
$var wire 1 ^W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'X BL1out $end
$var reg 1 (X I_bar $end
$var reg 1 )X I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 *X k $end
$scope module SRAMcell_inst $end
$var wire 1 +X BL1in $end
$var wire 1 ,X BL2in $end
$var wire 1 ^W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -X BL1out $end
$var reg 1 .X I_bar $end
$var reg 1 /X I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 0X k $end
$scope module SRAMcell_inst $end
$var wire 1 1X BL1in $end
$var wire 1 2X BL2in $end
$var wire 1 ^W WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3X BL1out $end
$var reg 1 4X I_bar $end
$var reg 1 5X I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[23] $end
$var parameter 6 6X i $end
$scope module SRAMaddress_inst $end
$var wire 1 7X WL $end
$var wire 4 8X byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 9X datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 :X dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 ;X i $end
$scope module SRAMbyte_inst $end
$var wire 1 <X WL $end
$var wire 1 & clk $end
$var wire 8 =X datain [7:0] $end
$var wire 8 >X dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ?X BL1out [7:0] $end
$var reg 8 @X BL1in [7:0] $end
$var reg 8 AX BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 BX k $end
$scope module SRAMcell_inst $end
$var wire 1 CX BL1in $end
$var wire 1 DX BL2in $end
$var wire 1 <X WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 EX BL1out $end
$var reg 1 FX I_bar $end
$var reg 1 GX I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 HX k $end
$scope module SRAMcell_inst $end
$var wire 1 IX BL1in $end
$var wire 1 JX BL2in $end
$var wire 1 <X WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 KX BL1out $end
$var reg 1 LX I_bar $end
$var reg 1 MX I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 NX k $end
$scope module SRAMcell_inst $end
$var wire 1 OX BL1in $end
$var wire 1 PX BL2in $end
$var wire 1 <X WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QX BL1out $end
$var reg 1 RX I_bar $end
$var reg 1 SX I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 TX k $end
$scope module SRAMcell_inst $end
$var wire 1 UX BL1in $end
$var wire 1 VX BL2in $end
$var wire 1 <X WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WX BL1out $end
$var reg 1 XX I_bar $end
$var reg 1 YX I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ZX k $end
$scope module SRAMcell_inst $end
$var wire 1 [X BL1in $end
$var wire 1 \X BL2in $end
$var wire 1 <X WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]X BL1out $end
$var reg 1 ^X I_bar $end
$var reg 1 _X I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 `X k $end
$scope module SRAMcell_inst $end
$var wire 1 aX BL1in $end
$var wire 1 bX BL2in $end
$var wire 1 <X WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cX BL1out $end
$var reg 1 dX I_bar $end
$var reg 1 eX I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 fX k $end
$scope module SRAMcell_inst $end
$var wire 1 gX BL1in $end
$var wire 1 hX BL2in $end
$var wire 1 <X WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 iX BL1out $end
$var reg 1 jX I_bar $end
$var reg 1 kX I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 lX k $end
$scope module SRAMcell_inst $end
$var wire 1 mX BL1in $end
$var wire 1 nX BL2in $end
$var wire 1 <X WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oX BL1out $end
$var reg 1 pX I_bar $end
$var reg 1 qX I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 rX i $end
$scope module SRAMbyte_inst $end
$var wire 1 sX WL $end
$var wire 1 & clk $end
$var wire 8 tX datain [7:0] $end
$var wire 8 uX dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 vX BL1out [7:0] $end
$var reg 8 wX BL1in [7:0] $end
$var reg 8 xX BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 yX k $end
$scope module SRAMcell_inst $end
$var wire 1 zX BL1in $end
$var wire 1 {X BL2in $end
$var wire 1 sX WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |X BL1out $end
$var reg 1 }X I_bar $end
$var reg 1 ~X I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 !Y k $end
$scope module SRAMcell_inst $end
$var wire 1 "Y BL1in $end
$var wire 1 #Y BL2in $end
$var wire 1 sX WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $Y BL1out $end
$var reg 1 %Y I_bar $end
$var reg 1 &Y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 'Y k $end
$scope module SRAMcell_inst $end
$var wire 1 (Y BL1in $end
$var wire 1 )Y BL2in $end
$var wire 1 sX WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *Y BL1out $end
$var reg 1 +Y I_bar $end
$var reg 1 ,Y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 -Y k $end
$scope module SRAMcell_inst $end
$var wire 1 .Y BL1in $end
$var wire 1 /Y BL2in $end
$var wire 1 sX WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0Y BL1out $end
$var reg 1 1Y I_bar $end
$var reg 1 2Y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 3Y k $end
$scope module SRAMcell_inst $end
$var wire 1 4Y BL1in $end
$var wire 1 5Y BL2in $end
$var wire 1 sX WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6Y BL1out $end
$var reg 1 7Y I_bar $end
$var reg 1 8Y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 9Y k $end
$scope module SRAMcell_inst $end
$var wire 1 :Y BL1in $end
$var wire 1 ;Y BL2in $end
$var wire 1 sX WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <Y BL1out $end
$var reg 1 =Y I_bar $end
$var reg 1 >Y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ?Y k $end
$scope module SRAMcell_inst $end
$var wire 1 @Y BL1in $end
$var wire 1 AY BL2in $end
$var wire 1 sX WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BY BL1out $end
$var reg 1 CY I_bar $end
$var reg 1 DY I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 EY k $end
$scope module SRAMcell_inst $end
$var wire 1 FY BL1in $end
$var wire 1 GY BL2in $end
$var wire 1 sX WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 HY BL1out $end
$var reg 1 IY I_bar $end
$var reg 1 JY I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 KY i $end
$scope module SRAMbyte_inst $end
$var wire 1 LY WL $end
$var wire 1 & clk $end
$var wire 8 MY datain [7:0] $end
$var wire 8 NY dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 OY BL1out [7:0] $end
$var reg 8 PY BL1in [7:0] $end
$var reg 8 QY BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 RY k $end
$scope module SRAMcell_inst $end
$var wire 1 SY BL1in $end
$var wire 1 TY BL2in $end
$var wire 1 LY WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UY BL1out $end
$var reg 1 VY I_bar $end
$var reg 1 WY I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 XY k $end
$scope module SRAMcell_inst $end
$var wire 1 YY BL1in $end
$var wire 1 ZY BL2in $end
$var wire 1 LY WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [Y BL1out $end
$var reg 1 \Y I_bar $end
$var reg 1 ]Y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ^Y k $end
$scope module SRAMcell_inst $end
$var wire 1 _Y BL1in $end
$var wire 1 `Y BL2in $end
$var wire 1 LY WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aY BL1out $end
$var reg 1 bY I_bar $end
$var reg 1 cY I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 dY k $end
$scope module SRAMcell_inst $end
$var wire 1 eY BL1in $end
$var wire 1 fY BL2in $end
$var wire 1 LY WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gY BL1out $end
$var reg 1 hY I_bar $end
$var reg 1 iY I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 jY k $end
$scope module SRAMcell_inst $end
$var wire 1 kY BL1in $end
$var wire 1 lY BL2in $end
$var wire 1 LY WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mY BL1out $end
$var reg 1 nY I_bar $end
$var reg 1 oY I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 pY k $end
$scope module SRAMcell_inst $end
$var wire 1 qY BL1in $end
$var wire 1 rY BL2in $end
$var wire 1 LY WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sY BL1out $end
$var reg 1 tY I_bar $end
$var reg 1 uY I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 vY k $end
$scope module SRAMcell_inst $end
$var wire 1 wY BL1in $end
$var wire 1 xY BL2in $end
$var wire 1 LY WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yY BL1out $end
$var reg 1 zY I_bar $end
$var reg 1 {Y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 |Y k $end
$scope module SRAMcell_inst $end
$var wire 1 }Y BL1in $end
$var wire 1 ~Y BL2in $end
$var wire 1 LY WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !Z BL1out $end
$var reg 1 "Z I_bar $end
$var reg 1 #Z I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 $Z i $end
$scope module SRAMbyte_inst $end
$var wire 1 %Z WL $end
$var wire 1 & clk $end
$var wire 8 &Z datain [7:0] $end
$var wire 8 'Z dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 (Z BL1out [7:0] $end
$var reg 8 )Z BL1in [7:0] $end
$var reg 8 *Z BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 +Z k $end
$scope module SRAMcell_inst $end
$var wire 1 ,Z BL1in $end
$var wire 1 -Z BL2in $end
$var wire 1 %Z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .Z BL1out $end
$var reg 1 /Z I_bar $end
$var reg 1 0Z I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 1Z k $end
$scope module SRAMcell_inst $end
$var wire 1 2Z BL1in $end
$var wire 1 3Z BL2in $end
$var wire 1 %Z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4Z BL1out $end
$var reg 1 5Z I_bar $end
$var reg 1 6Z I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 7Z k $end
$scope module SRAMcell_inst $end
$var wire 1 8Z BL1in $end
$var wire 1 9Z BL2in $end
$var wire 1 %Z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :Z BL1out $end
$var reg 1 ;Z I_bar $end
$var reg 1 <Z I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 =Z k $end
$scope module SRAMcell_inst $end
$var wire 1 >Z BL1in $end
$var wire 1 ?Z BL2in $end
$var wire 1 %Z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @Z BL1out $end
$var reg 1 AZ I_bar $end
$var reg 1 BZ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 CZ k $end
$scope module SRAMcell_inst $end
$var wire 1 DZ BL1in $end
$var wire 1 EZ BL2in $end
$var wire 1 %Z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 FZ BL1out $end
$var reg 1 GZ I_bar $end
$var reg 1 HZ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 IZ k $end
$scope module SRAMcell_inst $end
$var wire 1 JZ BL1in $end
$var wire 1 KZ BL2in $end
$var wire 1 %Z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 LZ BL1out $end
$var reg 1 MZ I_bar $end
$var reg 1 NZ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 OZ k $end
$scope module SRAMcell_inst $end
$var wire 1 PZ BL1in $end
$var wire 1 QZ BL2in $end
$var wire 1 %Z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 RZ BL1out $end
$var reg 1 SZ I_bar $end
$var reg 1 TZ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 UZ k $end
$scope module SRAMcell_inst $end
$var wire 1 VZ BL1in $end
$var wire 1 WZ BL2in $end
$var wire 1 %Z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 XZ BL1out $end
$var reg 1 YZ I_bar $end
$var reg 1 ZZ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[24] $end
$var parameter 6 [Z i $end
$scope module SRAMaddress_inst $end
$var wire 1 \Z WL $end
$var wire 4 ]Z byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 ^Z datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 _Z dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 `Z i $end
$scope module SRAMbyte_inst $end
$var wire 1 aZ WL $end
$var wire 1 & clk $end
$var wire 8 bZ datain [7:0] $end
$var wire 8 cZ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 dZ BL1out [7:0] $end
$var reg 8 eZ BL1in [7:0] $end
$var reg 8 fZ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 gZ k $end
$scope module SRAMcell_inst $end
$var wire 1 hZ BL1in $end
$var wire 1 iZ BL2in $end
$var wire 1 aZ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jZ BL1out $end
$var reg 1 kZ I_bar $end
$var reg 1 lZ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 mZ k $end
$scope module SRAMcell_inst $end
$var wire 1 nZ BL1in $end
$var wire 1 oZ BL2in $end
$var wire 1 aZ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pZ BL1out $end
$var reg 1 qZ I_bar $end
$var reg 1 rZ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 sZ k $end
$scope module SRAMcell_inst $end
$var wire 1 tZ BL1in $end
$var wire 1 uZ BL2in $end
$var wire 1 aZ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vZ BL1out $end
$var reg 1 wZ I_bar $end
$var reg 1 xZ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 yZ k $end
$scope module SRAMcell_inst $end
$var wire 1 zZ BL1in $end
$var wire 1 {Z BL2in $end
$var wire 1 aZ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |Z BL1out $end
$var reg 1 }Z I_bar $end
$var reg 1 ~Z I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ![ k $end
$scope module SRAMcell_inst $end
$var wire 1 "[ BL1in $end
$var wire 1 #[ BL2in $end
$var wire 1 aZ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $[ BL1out $end
$var reg 1 %[ I_bar $end
$var reg 1 &[ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 '[ k $end
$scope module SRAMcell_inst $end
$var wire 1 ([ BL1in $end
$var wire 1 )[ BL2in $end
$var wire 1 aZ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *[ BL1out $end
$var reg 1 +[ I_bar $end
$var reg 1 ,[ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 -[ k $end
$scope module SRAMcell_inst $end
$var wire 1 .[ BL1in $end
$var wire 1 /[ BL2in $end
$var wire 1 aZ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0[ BL1out $end
$var reg 1 1[ I_bar $end
$var reg 1 2[ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 3[ k $end
$scope module SRAMcell_inst $end
$var wire 1 4[ BL1in $end
$var wire 1 5[ BL2in $end
$var wire 1 aZ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6[ BL1out $end
$var reg 1 7[ I_bar $end
$var reg 1 8[ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 9[ i $end
$scope module SRAMbyte_inst $end
$var wire 1 :[ WL $end
$var wire 1 & clk $end
$var wire 8 ;[ datain [7:0] $end
$var wire 8 <[ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 =[ BL1out [7:0] $end
$var reg 8 >[ BL1in [7:0] $end
$var reg 8 ?[ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 @[ k $end
$scope module SRAMcell_inst $end
$var wire 1 A[ BL1in $end
$var wire 1 B[ BL2in $end
$var wire 1 :[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C[ BL1out $end
$var reg 1 D[ I_bar $end
$var reg 1 E[ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 F[ k $end
$scope module SRAMcell_inst $end
$var wire 1 G[ BL1in $end
$var wire 1 H[ BL2in $end
$var wire 1 :[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I[ BL1out $end
$var reg 1 J[ I_bar $end
$var reg 1 K[ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 L[ k $end
$scope module SRAMcell_inst $end
$var wire 1 M[ BL1in $end
$var wire 1 N[ BL2in $end
$var wire 1 :[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O[ BL1out $end
$var reg 1 P[ I_bar $end
$var reg 1 Q[ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 R[ k $end
$scope module SRAMcell_inst $end
$var wire 1 S[ BL1in $end
$var wire 1 T[ BL2in $end
$var wire 1 :[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U[ BL1out $end
$var reg 1 V[ I_bar $end
$var reg 1 W[ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 X[ k $end
$scope module SRAMcell_inst $end
$var wire 1 Y[ BL1in $end
$var wire 1 Z[ BL2in $end
$var wire 1 :[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [[ BL1out $end
$var reg 1 \[ I_bar $end
$var reg 1 ][ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ^[ k $end
$scope module SRAMcell_inst $end
$var wire 1 _[ BL1in $end
$var wire 1 `[ BL2in $end
$var wire 1 :[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a[ BL1out $end
$var reg 1 b[ I_bar $end
$var reg 1 c[ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 d[ k $end
$scope module SRAMcell_inst $end
$var wire 1 e[ BL1in $end
$var wire 1 f[ BL2in $end
$var wire 1 :[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g[ BL1out $end
$var reg 1 h[ I_bar $end
$var reg 1 i[ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 j[ k $end
$scope module SRAMcell_inst $end
$var wire 1 k[ BL1in $end
$var wire 1 l[ BL2in $end
$var wire 1 :[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m[ BL1out $end
$var reg 1 n[ I_bar $end
$var reg 1 o[ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 p[ i $end
$scope module SRAMbyte_inst $end
$var wire 1 q[ WL $end
$var wire 1 & clk $end
$var wire 8 r[ datain [7:0] $end
$var wire 8 s[ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 t[ BL1out [7:0] $end
$var reg 8 u[ BL1in [7:0] $end
$var reg 8 v[ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 w[ k $end
$scope module SRAMcell_inst $end
$var wire 1 x[ BL1in $end
$var wire 1 y[ BL2in $end
$var wire 1 q[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z[ BL1out $end
$var reg 1 {[ I_bar $end
$var reg 1 |[ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 }[ k $end
$scope module SRAMcell_inst $end
$var wire 1 ~[ BL1in $end
$var wire 1 !\ BL2in $end
$var wire 1 q[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "\ BL1out $end
$var reg 1 #\ I_bar $end
$var reg 1 $\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 %\ k $end
$scope module SRAMcell_inst $end
$var wire 1 &\ BL1in $end
$var wire 1 '\ BL2in $end
$var wire 1 q[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (\ BL1out $end
$var reg 1 )\ I_bar $end
$var reg 1 *\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 +\ k $end
$scope module SRAMcell_inst $end
$var wire 1 ,\ BL1in $end
$var wire 1 -\ BL2in $end
$var wire 1 q[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .\ BL1out $end
$var reg 1 /\ I_bar $end
$var reg 1 0\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 1\ k $end
$scope module SRAMcell_inst $end
$var wire 1 2\ BL1in $end
$var wire 1 3\ BL2in $end
$var wire 1 q[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4\ BL1out $end
$var reg 1 5\ I_bar $end
$var reg 1 6\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 7\ k $end
$scope module SRAMcell_inst $end
$var wire 1 8\ BL1in $end
$var wire 1 9\ BL2in $end
$var wire 1 q[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :\ BL1out $end
$var reg 1 ;\ I_bar $end
$var reg 1 <\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 =\ k $end
$scope module SRAMcell_inst $end
$var wire 1 >\ BL1in $end
$var wire 1 ?\ BL2in $end
$var wire 1 q[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @\ BL1out $end
$var reg 1 A\ I_bar $end
$var reg 1 B\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 C\ k $end
$scope module SRAMcell_inst $end
$var wire 1 D\ BL1in $end
$var wire 1 E\ BL2in $end
$var wire 1 q[ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F\ BL1out $end
$var reg 1 G\ I_bar $end
$var reg 1 H\ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 I\ i $end
$scope module SRAMbyte_inst $end
$var wire 1 J\ WL $end
$var wire 1 & clk $end
$var wire 8 K\ datain [7:0] $end
$var wire 8 L\ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 M\ BL1out [7:0] $end
$var reg 8 N\ BL1in [7:0] $end
$var reg 8 O\ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 P\ k $end
$scope module SRAMcell_inst $end
$var wire 1 Q\ BL1in $end
$var wire 1 R\ BL2in $end
$var wire 1 J\ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S\ BL1out $end
$var reg 1 T\ I_bar $end
$var reg 1 U\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 V\ k $end
$scope module SRAMcell_inst $end
$var wire 1 W\ BL1in $end
$var wire 1 X\ BL2in $end
$var wire 1 J\ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y\ BL1out $end
$var reg 1 Z\ I_bar $end
$var reg 1 [\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 \\ k $end
$scope module SRAMcell_inst $end
$var wire 1 ]\ BL1in $end
$var wire 1 ^\ BL2in $end
$var wire 1 J\ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _\ BL1out $end
$var reg 1 `\ I_bar $end
$var reg 1 a\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 b\ k $end
$scope module SRAMcell_inst $end
$var wire 1 c\ BL1in $end
$var wire 1 d\ BL2in $end
$var wire 1 J\ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e\ BL1out $end
$var reg 1 f\ I_bar $end
$var reg 1 g\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 h\ k $end
$scope module SRAMcell_inst $end
$var wire 1 i\ BL1in $end
$var wire 1 j\ BL2in $end
$var wire 1 J\ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k\ BL1out $end
$var reg 1 l\ I_bar $end
$var reg 1 m\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 n\ k $end
$scope module SRAMcell_inst $end
$var wire 1 o\ BL1in $end
$var wire 1 p\ BL2in $end
$var wire 1 J\ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q\ BL1out $end
$var reg 1 r\ I_bar $end
$var reg 1 s\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 t\ k $end
$scope module SRAMcell_inst $end
$var wire 1 u\ BL1in $end
$var wire 1 v\ BL2in $end
$var wire 1 J\ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w\ BL1out $end
$var reg 1 x\ I_bar $end
$var reg 1 y\ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 z\ k $end
$scope module SRAMcell_inst $end
$var wire 1 {\ BL1in $end
$var wire 1 |\ BL2in $end
$var wire 1 J\ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }\ BL1out $end
$var reg 1 ~\ I_bar $end
$var reg 1 !] I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[25] $end
$var parameter 6 "] i $end
$scope module SRAMaddress_inst $end
$var wire 1 #] WL $end
$var wire 4 $] byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 %] datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 &] dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 '] i $end
$scope module SRAMbyte_inst $end
$var wire 1 (] WL $end
$var wire 1 & clk $end
$var wire 8 )] datain [7:0] $end
$var wire 8 *] dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 +] BL1out [7:0] $end
$var reg 8 ,] BL1in [7:0] $end
$var reg 8 -] BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 .] k $end
$scope module SRAMcell_inst $end
$var wire 1 /] BL1in $end
$var wire 1 0] BL2in $end
$var wire 1 (] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1] BL1out $end
$var reg 1 2] I_bar $end
$var reg 1 3] I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 4] k $end
$scope module SRAMcell_inst $end
$var wire 1 5] BL1in $end
$var wire 1 6] BL2in $end
$var wire 1 (] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7] BL1out $end
$var reg 1 8] I_bar $end
$var reg 1 9] I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 :] k $end
$scope module SRAMcell_inst $end
$var wire 1 ;] BL1in $end
$var wire 1 <] BL2in $end
$var wire 1 (] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =] BL1out $end
$var reg 1 >] I_bar $end
$var reg 1 ?] I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 @] k $end
$scope module SRAMcell_inst $end
$var wire 1 A] BL1in $end
$var wire 1 B] BL2in $end
$var wire 1 (] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C] BL1out $end
$var reg 1 D] I_bar $end
$var reg 1 E] I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 F] k $end
$scope module SRAMcell_inst $end
$var wire 1 G] BL1in $end
$var wire 1 H] BL2in $end
$var wire 1 (] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I] BL1out $end
$var reg 1 J] I_bar $end
$var reg 1 K] I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 L] k $end
$scope module SRAMcell_inst $end
$var wire 1 M] BL1in $end
$var wire 1 N] BL2in $end
$var wire 1 (] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O] BL1out $end
$var reg 1 P] I_bar $end
$var reg 1 Q] I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 R] k $end
$scope module SRAMcell_inst $end
$var wire 1 S] BL1in $end
$var wire 1 T] BL2in $end
$var wire 1 (] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U] BL1out $end
$var reg 1 V] I_bar $end
$var reg 1 W] I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 X] k $end
$scope module SRAMcell_inst $end
$var wire 1 Y] BL1in $end
$var wire 1 Z] BL2in $end
$var wire 1 (] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [] BL1out $end
$var reg 1 \] I_bar $end
$var reg 1 ]] I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 ^] i $end
$scope module SRAMbyte_inst $end
$var wire 1 _] WL $end
$var wire 1 & clk $end
$var wire 8 `] datain [7:0] $end
$var wire 8 a] dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 b] BL1out [7:0] $end
$var reg 8 c] BL1in [7:0] $end
$var reg 8 d] BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 e] k $end
$scope module SRAMcell_inst $end
$var wire 1 f] BL1in $end
$var wire 1 g] BL2in $end
$var wire 1 _] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h] BL1out $end
$var reg 1 i] I_bar $end
$var reg 1 j] I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 k] k $end
$scope module SRAMcell_inst $end
$var wire 1 l] BL1in $end
$var wire 1 m] BL2in $end
$var wire 1 _] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n] BL1out $end
$var reg 1 o] I_bar $end
$var reg 1 p] I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 q] k $end
$scope module SRAMcell_inst $end
$var wire 1 r] BL1in $end
$var wire 1 s] BL2in $end
$var wire 1 _] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t] BL1out $end
$var reg 1 u] I_bar $end
$var reg 1 v] I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 w] k $end
$scope module SRAMcell_inst $end
$var wire 1 x] BL1in $end
$var wire 1 y] BL2in $end
$var wire 1 _] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z] BL1out $end
$var reg 1 {] I_bar $end
$var reg 1 |] I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 }] k $end
$scope module SRAMcell_inst $end
$var wire 1 ~] BL1in $end
$var wire 1 !^ BL2in $end
$var wire 1 _] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "^ BL1out $end
$var reg 1 #^ I_bar $end
$var reg 1 $^ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 %^ k $end
$scope module SRAMcell_inst $end
$var wire 1 &^ BL1in $end
$var wire 1 '^ BL2in $end
$var wire 1 _] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (^ BL1out $end
$var reg 1 )^ I_bar $end
$var reg 1 *^ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 +^ k $end
$scope module SRAMcell_inst $end
$var wire 1 ,^ BL1in $end
$var wire 1 -^ BL2in $end
$var wire 1 _] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .^ BL1out $end
$var reg 1 /^ I_bar $end
$var reg 1 0^ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 1^ k $end
$scope module SRAMcell_inst $end
$var wire 1 2^ BL1in $end
$var wire 1 3^ BL2in $end
$var wire 1 _] WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4^ BL1out $end
$var reg 1 5^ I_bar $end
$var reg 1 6^ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 7^ i $end
$scope module SRAMbyte_inst $end
$var wire 1 8^ WL $end
$var wire 1 & clk $end
$var wire 8 9^ datain [7:0] $end
$var wire 8 :^ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ;^ BL1out [7:0] $end
$var reg 8 <^ BL1in [7:0] $end
$var reg 8 =^ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 >^ k $end
$scope module SRAMcell_inst $end
$var wire 1 ?^ BL1in $end
$var wire 1 @^ BL2in $end
$var wire 1 8^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A^ BL1out $end
$var reg 1 B^ I_bar $end
$var reg 1 C^ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 D^ k $end
$scope module SRAMcell_inst $end
$var wire 1 E^ BL1in $end
$var wire 1 F^ BL2in $end
$var wire 1 8^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G^ BL1out $end
$var reg 1 H^ I_bar $end
$var reg 1 I^ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 J^ k $end
$scope module SRAMcell_inst $end
$var wire 1 K^ BL1in $end
$var wire 1 L^ BL2in $end
$var wire 1 8^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M^ BL1out $end
$var reg 1 N^ I_bar $end
$var reg 1 O^ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 P^ k $end
$scope module SRAMcell_inst $end
$var wire 1 Q^ BL1in $end
$var wire 1 R^ BL2in $end
$var wire 1 8^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S^ BL1out $end
$var reg 1 T^ I_bar $end
$var reg 1 U^ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 V^ k $end
$scope module SRAMcell_inst $end
$var wire 1 W^ BL1in $end
$var wire 1 X^ BL2in $end
$var wire 1 8^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y^ BL1out $end
$var reg 1 Z^ I_bar $end
$var reg 1 [^ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 \^ k $end
$scope module SRAMcell_inst $end
$var wire 1 ]^ BL1in $end
$var wire 1 ^^ BL2in $end
$var wire 1 8^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _^ BL1out $end
$var reg 1 `^ I_bar $end
$var reg 1 a^ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 b^ k $end
$scope module SRAMcell_inst $end
$var wire 1 c^ BL1in $end
$var wire 1 d^ BL2in $end
$var wire 1 8^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e^ BL1out $end
$var reg 1 f^ I_bar $end
$var reg 1 g^ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 h^ k $end
$scope module SRAMcell_inst $end
$var wire 1 i^ BL1in $end
$var wire 1 j^ BL2in $end
$var wire 1 8^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k^ BL1out $end
$var reg 1 l^ I_bar $end
$var reg 1 m^ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 n^ i $end
$scope module SRAMbyte_inst $end
$var wire 1 o^ WL $end
$var wire 1 & clk $end
$var wire 8 p^ datain [7:0] $end
$var wire 8 q^ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 r^ BL1out [7:0] $end
$var reg 8 s^ BL1in [7:0] $end
$var reg 8 t^ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 u^ k $end
$scope module SRAMcell_inst $end
$var wire 1 v^ BL1in $end
$var wire 1 w^ BL2in $end
$var wire 1 o^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x^ BL1out $end
$var reg 1 y^ I_bar $end
$var reg 1 z^ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 {^ k $end
$scope module SRAMcell_inst $end
$var wire 1 |^ BL1in $end
$var wire 1 }^ BL2in $end
$var wire 1 o^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~^ BL1out $end
$var reg 1 !_ I_bar $end
$var reg 1 "_ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 #_ k $end
$scope module SRAMcell_inst $end
$var wire 1 $_ BL1in $end
$var wire 1 %_ BL2in $end
$var wire 1 o^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &_ BL1out $end
$var reg 1 '_ I_bar $end
$var reg 1 (_ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 )_ k $end
$scope module SRAMcell_inst $end
$var wire 1 *_ BL1in $end
$var wire 1 +_ BL2in $end
$var wire 1 o^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,_ BL1out $end
$var reg 1 -_ I_bar $end
$var reg 1 ._ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 /_ k $end
$scope module SRAMcell_inst $end
$var wire 1 0_ BL1in $end
$var wire 1 1_ BL2in $end
$var wire 1 o^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2_ BL1out $end
$var reg 1 3_ I_bar $end
$var reg 1 4_ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 5_ k $end
$scope module SRAMcell_inst $end
$var wire 1 6_ BL1in $end
$var wire 1 7_ BL2in $end
$var wire 1 o^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8_ BL1out $end
$var reg 1 9_ I_bar $end
$var reg 1 :_ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ;_ k $end
$scope module SRAMcell_inst $end
$var wire 1 <_ BL1in $end
$var wire 1 =_ BL2in $end
$var wire 1 o^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >_ BL1out $end
$var reg 1 ?_ I_bar $end
$var reg 1 @_ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 A_ k $end
$scope module SRAMcell_inst $end
$var wire 1 B_ BL1in $end
$var wire 1 C_ BL2in $end
$var wire 1 o^ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D_ BL1out $end
$var reg 1 E_ I_bar $end
$var reg 1 F_ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[26] $end
$var parameter 6 G_ i $end
$scope module SRAMaddress_inst $end
$var wire 1 H_ WL $end
$var wire 4 I_ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 J_ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 K_ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 L_ i $end
$scope module SRAMbyte_inst $end
$var wire 1 M_ WL $end
$var wire 1 & clk $end
$var wire 8 N_ datain [7:0] $end
$var wire 8 O_ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 P_ BL1out [7:0] $end
$var reg 8 Q_ BL1in [7:0] $end
$var reg 8 R_ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 S_ k $end
$scope module SRAMcell_inst $end
$var wire 1 T_ BL1in $end
$var wire 1 U_ BL2in $end
$var wire 1 M_ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V_ BL1out $end
$var reg 1 W_ I_bar $end
$var reg 1 X_ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Y_ k $end
$scope module SRAMcell_inst $end
$var wire 1 Z_ BL1in $end
$var wire 1 [_ BL2in $end
$var wire 1 M_ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \_ BL1out $end
$var reg 1 ]_ I_bar $end
$var reg 1 ^_ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 __ k $end
$scope module SRAMcell_inst $end
$var wire 1 `_ BL1in $end
$var wire 1 a_ BL2in $end
$var wire 1 M_ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b_ BL1out $end
$var reg 1 c_ I_bar $end
$var reg 1 d_ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 e_ k $end
$scope module SRAMcell_inst $end
$var wire 1 f_ BL1in $end
$var wire 1 g_ BL2in $end
$var wire 1 M_ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h_ BL1out $end
$var reg 1 i_ I_bar $end
$var reg 1 j_ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 k_ k $end
$scope module SRAMcell_inst $end
$var wire 1 l_ BL1in $end
$var wire 1 m_ BL2in $end
$var wire 1 M_ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n_ BL1out $end
$var reg 1 o_ I_bar $end
$var reg 1 p_ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 q_ k $end
$scope module SRAMcell_inst $end
$var wire 1 r_ BL1in $end
$var wire 1 s_ BL2in $end
$var wire 1 M_ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t_ BL1out $end
$var reg 1 u_ I_bar $end
$var reg 1 v_ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 w_ k $end
$scope module SRAMcell_inst $end
$var wire 1 x_ BL1in $end
$var wire 1 y_ BL2in $end
$var wire 1 M_ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z_ BL1out $end
$var reg 1 {_ I_bar $end
$var reg 1 |_ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 }_ k $end
$scope module SRAMcell_inst $end
$var wire 1 ~_ BL1in $end
$var wire 1 !` BL2in $end
$var wire 1 M_ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "` BL1out $end
$var reg 1 #` I_bar $end
$var reg 1 $` I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 %` i $end
$scope module SRAMbyte_inst $end
$var wire 1 &` WL $end
$var wire 1 & clk $end
$var wire 8 '` datain [7:0] $end
$var wire 8 (` dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 )` BL1out [7:0] $end
$var reg 8 *` BL1in [7:0] $end
$var reg 8 +` BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ,` k $end
$scope module SRAMcell_inst $end
$var wire 1 -` BL1in $end
$var wire 1 .` BL2in $end
$var wire 1 &` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /` BL1out $end
$var reg 1 0` I_bar $end
$var reg 1 1` I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 2` k $end
$scope module SRAMcell_inst $end
$var wire 1 3` BL1in $end
$var wire 1 4` BL2in $end
$var wire 1 &` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5` BL1out $end
$var reg 1 6` I_bar $end
$var reg 1 7` I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 8` k $end
$scope module SRAMcell_inst $end
$var wire 1 9` BL1in $end
$var wire 1 :` BL2in $end
$var wire 1 &` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;` BL1out $end
$var reg 1 <` I_bar $end
$var reg 1 =` I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 >` k $end
$scope module SRAMcell_inst $end
$var wire 1 ?` BL1in $end
$var wire 1 @` BL2in $end
$var wire 1 &` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A` BL1out $end
$var reg 1 B` I_bar $end
$var reg 1 C` I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 D` k $end
$scope module SRAMcell_inst $end
$var wire 1 E` BL1in $end
$var wire 1 F` BL2in $end
$var wire 1 &` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G` BL1out $end
$var reg 1 H` I_bar $end
$var reg 1 I` I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 J` k $end
$scope module SRAMcell_inst $end
$var wire 1 K` BL1in $end
$var wire 1 L` BL2in $end
$var wire 1 &` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M` BL1out $end
$var reg 1 N` I_bar $end
$var reg 1 O` I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 P` k $end
$scope module SRAMcell_inst $end
$var wire 1 Q` BL1in $end
$var wire 1 R` BL2in $end
$var wire 1 &` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S` BL1out $end
$var reg 1 T` I_bar $end
$var reg 1 U` I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 V` k $end
$scope module SRAMcell_inst $end
$var wire 1 W` BL1in $end
$var wire 1 X` BL2in $end
$var wire 1 &` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y` BL1out $end
$var reg 1 Z` I_bar $end
$var reg 1 [` I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 \` i $end
$scope module SRAMbyte_inst $end
$var wire 1 ]` WL $end
$var wire 1 & clk $end
$var wire 8 ^` datain [7:0] $end
$var wire 8 _` dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 `` BL1out [7:0] $end
$var reg 8 a` BL1in [7:0] $end
$var reg 8 b` BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 c` k $end
$scope module SRAMcell_inst $end
$var wire 1 d` BL1in $end
$var wire 1 e` BL2in $end
$var wire 1 ]` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f` BL1out $end
$var reg 1 g` I_bar $end
$var reg 1 h` I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 i` k $end
$scope module SRAMcell_inst $end
$var wire 1 j` BL1in $end
$var wire 1 k` BL2in $end
$var wire 1 ]` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l` BL1out $end
$var reg 1 m` I_bar $end
$var reg 1 n` I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 o` k $end
$scope module SRAMcell_inst $end
$var wire 1 p` BL1in $end
$var wire 1 q` BL2in $end
$var wire 1 ]` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r` BL1out $end
$var reg 1 s` I_bar $end
$var reg 1 t` I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 u` k $end
$scope module SRAMcell_inst $end
$var wire 1 v` BL1in $end
$var wire 1 w` BL2in $end
$var wire 1 ]` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x` BL1out $end
$var reg 1 y` I_bar $end
$var reg 1 z` I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 {` k $end
$scope module SRAMcell_inst $end
$var wire 1 |` BL1in $end
$var wire 1 }` BL2in $end
$var wire 1 ]` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~` BL1out $end
$var reg 1 !a I_bar $end
$var reg 1 "a I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 #a k $end
$scope module SRAMcell_inst $end
$var wire 1 $a BL1in $end
$var wire 1 %a BL2in $end
$var wire 1 ]` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &a BL1out $end
$var reg 1 'a I_bar $end
$var reg 1 (a I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 )a k $end
$scope module SRAMcell_inst $end
$var wire 1 *a BL1in $end
$var wire 1 +a BL2in $end
$var wire 1 ]` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,a BL1out $end
$var reg 1 -a I_bar $end
$var reg 1 .a I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 /a k $end
$scope module SRAMcell_inst $end
$var wire 1 0a BL1in $end
$var wire 1 1a BL2in $end
$var wire 1 ]` WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2a BL1out $end
$var reg 1 3a I_bar $end
$var reg 1 4a I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 5a i $end
$scope module SRAMbyte_inst $end
$var wire 1 6a WL $end
$var wire 1 & clk $end
$var wire 8 7a datain [7:0] $end
$var wire 8 8a dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 9a BL1out [7:0] $end
$var reg 8 :a BL1in [7:0] $end
$var reg 8 ;a BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 <a k $end
$scope module SRAMcell_inst $end
$var wire 1 =a BL1in $end
$var wire 1 >a BL2in $end
$var wire 1 6a WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?a BL1out $end
$var reg 1 @a I_bar $end
$var reg 1 Aa I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Ba k $end
$scope module SRAMcell_inst $end
$var wire 1 Ca BL1in $end
$var wire 1 Da BL2in $end
$var wire 1 6a WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ea BL1out $end
$var reg 1 Fa I_bar $end
$var reg 1 Ga I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Ha k $end
$scope module SRAMcell_inst $end
$var wire 1 Ia BL1in $end
$var wire 1 Ja BL2in $end
$var wire 1 6a WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ka BL1out $end
$var reg 1 La I_bar $end
$var reg 1 Ma I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Na k $end
$scope module SRAMcell_inst $end
$var wire 1 Oa BL1in $end
$var wire 1 Pa BL2in $end
$var wire 1 6a WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Qa BL1out $end
$var reg 1 Ra I_bar $end
$var reg 1 Sa I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Ta k $end
$scope module SRAMcell_inst $end
$var wire 1 Ua BL1in $end
$var wire 1 Va BL2in $end
$var wire 1 6a WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Wa BL1out $end
$var reg 1 Xa I_bar $end
$var reg 1 Ya I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Za k $end
$scope module SRAMcell_inst $end
$var wire 1 [a BL1in $end
$var wire 1 \a BL2in $end
$var wire 1 6a WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]a BL1out $end
$var reg 1 ^a I_bar $end
$var reg 1 _a I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 `a k $end
$scope module SRAMcell_inst $end
$var wire 1 aa BL1in $end
$var wire 1 ba BL2in $end
$var wire 1 6a WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ca BL1out $end
$var reg 1 da I_bar $end
$var reg 1 ea I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 fa k $end
$scope module SRAMcell_inst $end
$var wire 1 ga BL1in $end
$var wire 1 ha BL2in $end
$var wire 1 6a WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ia BL1out $end
$var reg 1 ja I_bar $end
$var reg 1 ka I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[27] $end
$var parameter 6 la i $end
$scope module SRAMaddress_inst $end
$var wire 1 ma WL $end
$var wire 4 na byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 oa datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 pa dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 qa i $end
$scope module SRAMbyte_inst $end
$var wire 1 ra WL $end
$var wire 1 & clk $end
$var wire 8 sa datain [7:0] $end
$var wire 8 ta dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ua BL1out [7:0] $end
$var reg 8 va BL1in [7:0] $end
$var reg 8 wa BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 xa k $end
$scope module SRAMcell_inst $end
$var wire 1 ya BL1in $end
$var wire 1 za BL2in $end
$var wire 1 ra WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {a BL1out $end
$var reg 1 |a I_bar $end
$var reg 1 }a I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ~a k $end
$scope module SRAMcell_inst $end
$var wire 1 !b BL1in $end
$var wire 1 "b BL2in $end
$var wire 1 ra WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #b BL1out $end
$var reg 1 $b I_bar $end
$var reg 1 %b I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 &b k $end
$scope module SRAMcell_inst $end
$var wire 1 'b BL1in $end
$var wire 1 (b BL2in $end
$var wire 1 ra WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )b BL1out $end
$var reg 1 *b I_bar $end
$var reg 1 +b I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ,b k $end
$scope module SRAMcell_inst $end
$var wire 1 -b BL1in $end
$var wire 1 .b BL2in $end
$var wire 1 ra WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /b BL1out $end
$var reg 1 0b I_bar $end
$var reg 1 1b I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 2b k $end
$scope module SRAMcell_inst $end
$var wire 1 3b BL1in $end
$var wire 1 4b BL2in $end
$var wire 1 ra WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5b BL1out $end
$var reg 1 6b I_bar $end
$var reg 1 7b I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 8b k $end
$scope module SRAMcell_inst $end
$var wire 1 9b BL1in $end
$var wire 1 :b BL2in $end
$var wire 1 ra WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;b BL1out $end
$var reg 1 <b I_bar $end
$var reg 1 =b I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 >b k $end
$scope module SRAMcell_inst $end
$var wire 1 ?b BL1in $end
$var wire 1 @b BL2in $end
$var wire 1 ra WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ab BL1out $end
$var reg 1 Bb I_bar $end
$var reg 1 Cb I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Db k $end
$scope module SRAMcell_inst $end
$var wire 1 Eb BL1in $end
$var wire 1 Fb BL2in $end
$var wire 1 ra WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Gb BL1out $end
$var reg 1 Hb I_bar $end
$var reg 1 Ib I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 Jb i $end
$scope module SRAMbyte_inst $end
$var wire 1 Kb WL $end
$var wire 1 & clk $end
$var wire 8 Lb datain [7:0] $end
$var wire 8 Mb dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Nb BL1out [7:0] $end
$var reg 8 Ob BL1in [7:0] $end
$var reg 8 Pb BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Qb k $end
$scope module SRAMcell_inst $end
$var wire 1 Rb BL1in $end
$var wire 1 Sb BL2in $end
$var wire 1 Kb WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Tb BL1out $end
$var reg 1 Ub I_bar $end
$var reg 1 Vb I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Wb k $end
$scope module SRAMcell_inst $end
$var wire 1 Xb BL1in $end
$var wire 1 Yb BL2in $end
$var wire 1 Kb WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zb BL1out $end
$var reg 1 [b I_bar $end
$var reg 1 \b I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ]b k $end
$scope module SRAMcell_inst $end
$var wire 1 ^b BL1in $end
$var wire 1 _b BL2in $end
$var wire 1 Kb WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `b BL1out $end
$var reg 1 ab I_bar $end
$var reg 1 bb I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 cb k $end
$scope module SRAMcell_inst $end
$var wire 1 db BL1in $end
$var wire 1 eb BL2in $end
$var wire 1 Kb WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fb BL1out $end
$var reg 1 gb I_bar $end
$var reg 1 hb I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ib k $end
$scope module SRAMcell_inst $end
$var wire 1 jb BL1in $end
$var wire 1 kb BL2in $end
$var wire 1 Kb WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lb BL1out $end
$var reg 1 mb I_bar $end
$var reg 1 nb I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ob k $end
$scope module SRAMcell_inst $end
$var wire 1 pb BL1in $end
$var wire 1 qb BL2in $end
$var wire 1 Kb WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rb BL1out $end
$var reg 1 sb I_bar $end
$var reg 1 tb I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ub k $end
$scope module SRAMcell_inst $end
$var wire 1 vb BL1in $end
$var wire 1 wb BL2in $end
$var wire 1 Kb WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xb BL1out $end
$var reg 1 yb I_bar $end
$var reg 1 zb I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 {b k $end
$scope module SRAMcell_inst $end
$var wire 1 |b BL1in $end
$var wire 1 }b BL2in $end
$var wire 1 Kb WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~b BL1out $end
$var reg 1 !c I_bar $end
$var reg 1 "c I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 #c i $end
$scope module SRAMbyte_inst $end
$var wire 1 $c WL $end
$var wire 1 & clk $end
$var wire 8 %c datain [7:0] $end
$var wire 8 &c dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 'c BL1out [7:0] $end
$var reg 8 (c BL1in [7:0] $end
$var reg 8 )c BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 *c k $end
$scope module SRAMcell_inst $end
$var wire 1 +c BL1in $end
$var wire 1 ,c BL2in $end
$var wire 1 $c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -c BL1out $end
$var reg 1 .c I_bar $end
$var reg 1 /c I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 0c k $end
$scope module SRAMcell_inst $end
$var wire 1 1c BL1in $end
$var wire 1 2c BL2in $end
$var wire 1 $c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3c BL1out $end
$var reg 1 4c I_bar $end
$var reg 1 5c I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 6c k $end
$scope module SRAMcell_inst $end
$var wire 1 7c BL1in $end
$var wire 1 8c BL2in $end
$var wire 1 $c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9c BL1out $end
$var reg 1 :c I_bar $end
$var reg 1 ;c I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 <c k $end
$scope module SRAMcell_inst $end
$var wire 1 =c BL1in $end
$var wire 1 >c BL2in $end
$var wire 1 $c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?c BL1out $end
$var reg 1 @c I_bar $end
$var reg 1 Ac I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Bc k $end
$scope module SRAMcell_inst $end
$var wire 1 Cc BL1in $end
$var wire 1 Dc BL2in $end
$var wire 1 $c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ec BL1out $end
$var reg 1 Fc I_bar $end
$var reg 1 Gc I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Hc k $end
$scope module SRAMcell_inst $end
$var wire 1 Ic BL1in $end
$var wire 1 Jc BL2in $end
$var wire 1 $c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Kc BL1out $end
$var reg 1 Lc I_bar $end
$var reg 1 Mc I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Nc k $end
$scope module SRAMcell_inst $end
$var wire 1 Oc BL1in $end
$var wire 1 Pc BL2in $end
$var wire 1 $c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Qc BL1out $end
$var reg 1 Rc I_bar $end
$var reg 1 Sc I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Tc k $end
$scope module SRAMcell_inst $end
$var wire 1 Uc BL1in $end
$var wire 1 Vc BL2in $end
$var wire 1 $c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Wc BL1out $end
$var reg 1 Xc I_bar $end
$var reg 1 Yc I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 Zc i $end
$scope module SRAMbyte_inst $end
$var wire 1 [c WL $end
$var wire 1 & clk $end
$var wire 8 \c datain [7:0] $end
$var wire 8 ]c dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ^c BL1out [7:0] $end
$var reg 8 _c BL1in [7:0] $end
$var reg 8 `c BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ac k $end
$scope module SRAMcell_inst $end
$var wire 1 bc BL1in $end
$var wire 1 cc BL2in $end
$var wire 1 [c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dc BL1out $end
$var reg 1 ec I_bar $end
$var reg 1 fc I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 gc k $end
$scope module SRAMcell_inst $end
$var wire 1 hc BL1in $end
$var wire 1 ic BL2in $end
$var wire 1 [c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jc BL1out $end
$var reg 1 kc I_bar $end
$var reg 1 lc I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 mc k $end
$scope module SRAMcell_inst $end
$var wire 1 nc BL1in $end
$var wire 1 oc BL2in $end
$var wire 1 [c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pc BL1out $end
$var reg 1 qc I_bar $end
$var reg 1 rc I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 sc k $end
$scope module SRAMcell_inst $end
$var wire 1 tc BL1in $end
$var wire 1 uc BL2in $end
$var wire 1 [c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vc BL1out $end
$var reg 1 wc I_bar $end
$var reg 1 xc I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 yc k $end
$scope module SRAMcell_inst $end
$var wire 1 zc BL1in $end
$var wire 1 {c BL2in $end
$var wire 1 [c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |c BL1out $end
$var reg 1 }c I_bar $end
$var reg 1 ~c I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 !d k $end
$scope module SRAMcell_inst $end
$var wire 1 "d BL1in $end
$var wire 1 #d BL2in $end
$var wire 1 [c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $d BL1out $end
$var reg 1 %d I_bar $end
$var reg 1 &d I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 'd k $end
$scope module SRAMcell_inst $end
$var wire 1 (d BL1in $end
$var wire 1 )d BL2in $end
$var wire 1 [c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *d BL1out $end
$var reg 1 +d I_bar $end
$var reg 1 ,d I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 -d k $end
$scope module SRAMcell_inst $end
$var wire 1 .d BL1in $end
$var wire 1 /d BL2in $end
$var wire 1 [c WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0d BL1out $end
$var reg 1 1d I_bar $end
$var reg 1 2d I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[28] $end
$var parameter 6 3d i $end
$scope module SRAMaddress_inst $end
$var wire 1 4d WL $end
$var wire 4 5d byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 6d datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 7d dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 8d i $end
$scope module SRAMbyte_inst $end
$var wire 1 9d WL $end
$var wire 1 & clk $end
$var wire 8 :d datain [7:0] $end
$var wire 8 ;d dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 <d BL1out [7:0] $end
$var reg 8 =d BL1in [7:0] $end
$var reg 8 >d BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ?d k $end
$scope module SRAMcell_inst $end
$var wire 1 @d BL1in $end
$var wire 1 Ad BL2in $end
$var wire 1 9d WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Bd BL1out $end
$var reg 1 Cd I_bar $end
$var reg 1 Dd I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Ed k $end
$scope module SRAMcell_inst $end
$var wire 1 Fd BL1in $end
$var wire 1 Gd BL2in $end
$var wire 1 9d WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Hd BL1out $end
$var reg 1 Id I_bar $end
$var reg 1 Jd I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Kd k $end
$scope module SRAMcell_inst $end
$var wire 1 Ld BL1in $end
$var wire 1 Md BL2in $end
$var wire 1 9d WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Nd BL1out $end
$var reg 1 Od I_bar $end
$var reg 1 Pd I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Qd k $end
$scope module SRAMcell_inst $end
$var wire 1 Rd BL1in $end
$var wire 1 Sd BL2in $end
$var wire 1 9d WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Td BL1out $end
$var reg 1 Ud I_bar $end
$var reg 1 Vd I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Wd k $end
$scope module SRAMcell_inst $end
$var wire 1 Xd BL1in $end
$var wire 1 Yd BL2in $end
$var wire 1 9d WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zd BL1out $end
$var reg 1 [d I_bar $end
$var reg 1 \d I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ]d k $end
$scope module SRAMcell_inst $end
$var wire 1 ^d BL1in $end
$var wire 1 _d BL2in $end
$var wire 1 9d WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `d BL1out $end
$var reg 1 ad I_bar $end
$var reg 1 bd I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 cd k $end
$scope module SRAMcell_inst $end
$var wire 1 dd BL1in $end
$var wire 1 ed BL2in $end
$var wire 1 9d WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fd BL1out $end
$var reg 1 gd I_bar $end
$var reg 1 hd I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 id k $end
$scope module SRAMcell_inst $end
$var wire 1 jd BL1in $end
$var wire 1 kd BL2in $end
$var wire 1 9d WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ld BL1out $end
$var reg 1 md I_bar $end
$var reg 1 nd I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 od i $end
$scope module SRAMbyte_inst $end
$var wire 1 pd WL $end
$var wire 1 & clk $end
$var wire 8 qd datain [7:0] $end
$var wire 8 rd dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 sd BL1out [7:0] $end
$var reg 8 td BL1in [7:0] $end
$var reg 8 ud BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 vd k $end
$scope module SRAMcell_inst $end
$var wire 1 wd BL1in $end
$var wire 1 xd BL2in $end
$var wire 1 pd WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yd BL1out $end
$var reg 1 zd I_bar $end
$var reg 1 {d I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 |d k $end
$scope module SRAMcell_inst $end
$var wire 1 }d BL1in $end
$var wire 1 ~d BL2in $end
$var wire 1 pd WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !e BL1out $end
$var reg 1 "e I_bar $end
$var reg 1 #e I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 $e k $end
$scope module SRAMcell_inst $end
$var wire 1 %e BL1in $end
$var wire 1 &e BL2in $end
$var wire 1 pd WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'e BL1out $end
$var reg 1 (e I_bar $end
$var reg 1 )e I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 *e k $end
$scope module SRAMcell_inst $end
$var wire 1 +e BL1in $end
$var wire 1 ,e BL2in $end
$var wire 1 pd WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -e BL1out $end
$var reg 1 .e I_bar $end
$var reg 1 /e I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 0e k $end
$scope module SRAMcell_inst $end
$var wire 1 1e BL1in $end
$var wire 1 2e BL2in $end
$var wire 1 pd WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3e BL1out $end
$var reg 1 4e I_bar $end
$var reg 1 5e I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 6e k $end
$scope module SRAMcell_inst $end
$var wire 1 7e BL1in $end
$var wire 1 8e BL2in $end
$var wire 1 pd WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9e BL1out $end
$var reg 1 :e I_bar $end
$var reg 1 ;e I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 <e k $end
$scope module SRAMcell_inst $end
$var wire 1 =e BL1in $end
$var wire 1 >e BL2in $end
$var wire 1 pd WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?e BL1out $end
$var reg 1 @e I_bar $end
$var reg 1 Ae I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Be k $end
$scope module SRAMcell_inst $end
$var wire 1 Ce BL1in $end
$var wire 1 De BL2in $end
$var wire 1 pd WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ee BL1out $end
$var reg 1 Fe I_bar $end
$var reg 1 Ge I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 He i $end
$scope module SRAMbyte_inst $end
$var wire 1 Ie WL $end
$var wire 1 & clk $end
$var wire 8 Je datain [7:0] $end
$var wire 8 Ke dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Le BL1out [7:0] $end
$var reg 8 Me BL1in [7:0] $end
$var reg 8 Ne BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Oe k $end
$scope module SRAMcell_inst $end
$var wire 1 Pe BL1in $end
$var wire 1 Qe BL2in $end
$var wire 1 Ie WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Re BL1out $end
$var reg 1 Se I_bar $end
$var reg 1 Te I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Ue k $end
$scope module SRAMcell_inst $end
$var wire 1 Ve BL1in $end
$var wire 1 We BL2in $end
$var wire 1 Ie WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Xe BL1out $end
$var reg 1 Ye I_bar $end
$var reg 1 Ze I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 [e k $end
$scope module SRAMcell_inst $end
$var wire 1 \e BL1in $end
$var wire 1 ]e BL2in $end
$var wire 1 Ie WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^e BL1out $end
$var reg 1 _e I_bar $end
$var reg 1 `e I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ae k $end
$scope module SRAMcell_inst $end
$var wire 1 be BL1in $end
$var wire 1 ce BL2in $end
$var wire 1 Ie WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 de BL1out $end
$var reg 1 ee I_bar $end
$var reg 1 fe I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ge k $end
$scope module SRAMcell_inst $end
$var wire 1 he BL1in $end
$var wire 1 ie BL2in $end
$var wire 1 Ie WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 je BL1out $end
$var reg 1 ke I_bar $end
$var reg 1 le I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 me k $end
$scope module SRAMcell_inst $end
$var wire 1 ne BL1in $end
$var wire 1 oe BL2in $end
$var wire 1 Ie WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pe BL1out $end
$var reg 1 qe I_bar $end
$var reg 1 re I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 se k $end
$scope module SRAMcell_inst $end
$var wire 1 te BL1in $end
$var wire 1 ue BL2in $end
$var wire 1 Ie WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ve BL1out $end
$var reg 1 we I_bar $end
$var reg 1 xe I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ye k $end
$scope module SRAMcell_inst $end
$var wire 1 ze BL1in $end
$var wire 1 {e BL2in $end
$var wire 1 Ie WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |e BL1out $end
$var reg 1 }e I_bar $end
$var reg 1 ~e I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 !f i $end
$scope module SRAMbyte_inst $end
$var wire 1 "f WL $end
$var wire 1 & clk $end
$var wire 8 #f datain [7:0] $end
$var wire 8 $f dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 %f BL1out [7:0] $end
$var reg 8 &f BL1in [7:0] $end
$var reg 8 'f BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 (f k $end
$scope module SRAMcell_inst $end
$var wire 1 )f BL1in $end
$var wire 1 *f BL2in $end
$var wire 1 "f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +f BL1out $end
$var reg 1 ,f I_bar $end
$var reg 1 -f I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 .f k $end
$scope module SRAMcell_inst $end
$var wire 1 /f BL1in $end
$var wire 1 0f BL2in $end
$var wire 1 "f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1f BL1out $end
$var reg 1 2f I_bar $end
$var reg 1 3f I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 4f k $end
$scope module SRAMcell_inst $end
$var wire 1 5f BL1in $end
$var wire 1 6f BL2in $end
$var wire 1 "f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7f BL1out $end
$var reg 1 8f I_bar $end
$var reg 1 9f I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 :f k $end
$scope module SRAMcell_inst $end
$var wire 1 ;f BL1in $end
$var wire 1 <f BL2in $end
$var wire 1 "f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =f BL1out $end
$var reg 1 >f I_bar $end
$var reg 1 ?f I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 @f k $end
$scope module SRAMcell_inst $end
$var wire 1 Af BL1in $end
$var wire 1 Bf BL2in $end
$var wire 1 "f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Cf BL1out $end
$var reg 1 Df I_bar $end
$var reg 1 Ef I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Ff k $end
$scope module SRAMcell_inst $end
$var wire 1 Gf BL1in $end
$var wire 1 Hf BL2in $end
$var wire 1 "f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 If BL1out $end
$var reg 1 Jf I_bar $end
$var reg 1 Kf I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Lf k $end
$scope module SRAMcell_inst $end
$var wire 1 Mf BL1in $end
$var wire 1 Nf BL2in $end
$var wire 1 "f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Of BL1out $end
$var reg 1 Pf I_bar $end
$var reg 1 Qf I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Rf k $end
$scope module SRAMcell_inst $end
$var wire 1 Sf BL1in $end
$var wire 1 Tf BL2in $end
$var wire 1 "f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Uf BL1out $end
$var reg 1 Vf I_bar $end
$var reg 1 Wf I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[29] $end
$var parameter 6 Xf i $end
$scope module SRAMaddress_inst $end
$var wire 1 Yf WL $end
$var wire 4 Zf byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 [f datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 \f dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 ]f i $end
$scope module SRAMbyte_inst $end
$var wire 1 ^f WL $end
$var wire 1 & clk $end
$var wire 8 _f datain [7:0] $end
$var wire 8 `f dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 af BL1out [7:0] $end
$var reg 8 bf BL1in [7:0] $end
$var reg 8 cf BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 df k $end
$scope module SRAMcell_inst $end
$var wire 1 ef BL1in $end
$var wire 1 ff BL2in $end
$var wire 1 ^f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gf BL1out $end
$var reg 1 hf I_bar $end
$var reg 1 if I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 jf k $end
$scope module SRAMcell_inst $end
$var wire 1 kf BL1in $end
$var wire 1 lf BL2in $end
$var wire 1 ^f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mf BL1out $end
$var reg 1 nf I_bar $end
$var reg 1 of I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 pf k $end
$scope module SRAMcell_inst $end
$var wire 1 qf BL1in $end
$var wire 1 rf BL2in $end
$var wire 1 ^f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sf BL1out $end
$var reg 1 tf I_bar $end
$var reg 1 uf I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 vf k $end
$scope module SRAMcell_inst $end
$var wire 1 wf BL1in $end
$var wire 1 xf BL2in $end
$var wire 1 ^f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yf BL1out $end
$var reg 1 zf I_bar $end
$var reg 1 {f I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 |f k $end
$scope module SRAMcell_inst $end
$var wire 1 }f BL1in $end
$var wire 1 ~f BL2in $end
$var wire 1 ^f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !g BL1out $end
$var reg 1 "g I_bar $end
$var reg 1 #g I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 $g k $end
$scope module SRAMcell_inst $end
$var wire 1 %g BL1in $end
$var wire 1 &g BL2in $end
$var wire 1 ^f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'g BL1out $end
$var reg 1 (g I_bar $end
$var reg 1 )g I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 *g k $end
$scope module SRAMcell_inst $end
$var wire 1 +g BL1in $end
$var wire 1 ,g BL2in $end
$var wire 1 ^f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -g BL1out $end
$var reg 1 .g I_bar $end
$var reg 1 /g I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 0g k $end
$scope module SRAMcell_inst $end
$var wire 1 1g BL1in $end
$var wire 1 2g BL2in $end
$var wire 1 ^f WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3g BL1out $end
$var reg 1 4g I_bar $end
$var reg 1 5g I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 6g i $end
$scope module SRAMbyte_inst $end
$var wire 1 7g WL $end
$var wire 1 & clk $end
$var wire 8 8g datain [7:0] $end
$var wire 8 9g dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 :g BL1out [7:0] $end
$var reg 8 ;g BL1in [7:0] $end
$var reg 8 <g BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 =g k $end
$scope module SRAMcell_inst $end
$var wire 1 >g BL1in $end
$var wire 1 ?g BL2in $end
$var wire 1 7g WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @g BL1out $end
$var reg 1 Ag I_bar $end
$var reg 1 Bg I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Cg k $end
$scope module SRAMcell_inst $end
$var wire 1 Dg BL1in $end
$var wire 1 Eg BL2in $end
$var wire 1 7g WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Fg BL1out $end
$var reg 1 Gg I_bar $end
$var reg 1 Hg I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Ig k $end
$scope module SRAMcell_inst $end
$var wire 1 Jg BL1in $end
$var wire 1 Kg BL2in $end
$var wire 1 7g WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Lg BL1out $end
$var reg 1 Mg I_bar $end
$var reg 1 Ng I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Og k $end
$scope module SRAMcell_inst $end
$var wire 1 Pg BL1in $end
$var wire 1 Qg BL2in $end
$var wire 1 7g WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Rg BL1out $end
$var reg 1 Sg I_bar $end
$var reg 1 Tg I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Ug k $end
$scope module SRAMcell_inst $end
$var wire 1 Vg BL1in $end
$var wire 1 Wg BL2in $end
$var wire 1 7g WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Xg BL1out $end
$var reg 1 Yg I_bar $end
$var reg 1 Zg I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 [g k $end
$scope module SRAMcell_inst $end
$var wire 1 \g BL1in $end
$var wire 1 ]g BL2in $end
$var wire 1 7g WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^g BL1out $end
$var reg 1 _g I_bar $end
$var reg 1 `g I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ag k $end
$scope module SRAMcell_inst $end
$var wire 1 bg BL1in $end
$var wire 1 cg BL2in $end
$var wire 1 7g WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dg BL1out $end
$var reg 1 eg I_bar $end
$var reg 1 fg I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 gg k $end
$scope module SRAMcell_inst $end
$var wire 1 hg BL1in $end
$var wire 1 ig BL2in $end
$var wire 1 7g WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jg BL1out $end
$var reg 1 kg I_bar $end
$var reg 1 lg I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 mg i $end
$scope module SRAMbyte_inst $end
$var wire 1 ng WL $end
$var wire 1 & clk $end
$var wire 8 og datain [7:0] $end
$var wire 8 pg dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 qg BL1out [7:0] $end
$var reg 8 rg BL1in [7:0] $end
$var reg 8 sg BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 tg k $end
$scope module SRAMcell_inst $end
$var wire 1 ug BL1in $end
$var wire 1 vg BL2in $end
$var wire 1 ng WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wg BL1out $end
$var reg 1 xg I_bar $end
$var reg 1 yg I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 zg k $end
$scope module SRAMcell_inst $end
$var wire 1 {g BL1in $end
$var wire 1 |g BL2in $end
$var wire 1 ng WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }g BL1out $end
$var reg 1 ~g I_bar $end
$var reg 1 !h I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 "h k $end
$scope module SRAMcell_inst $end
$var wire 1 #h BL1in $end
$var wire 1 $h BL2in $end
$var wire 1 ng WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %h BL1out $end
$var reg 1 &h I_bar $end
$var reg 1 'h I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 (h k $end
$scope module SRAMcell_inst $end
$var wire 1 )h BL1in $end
$var wire 1 *h BL2in $end
$var wire 1 ng WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +h BL1out $end
$var reg 1 ,h I_bar $end
$var reg 1 -h I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 .h k $end
$scope module SRAMcell_inst $end
$var wire 1 /h BL1in $end
$var wire 1 0h BL2in $end
$var wire 1 ng WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1h BL1out $end
$var reg 1 2h I_bar $end
$var reg 1 3h I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 4h k $end
$scope module SRAMcell_inst $end
$var wire 1 5h BL1in $end
$var wire 1 6h BL2in $end
$var wire 1 ng WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7h BL1out $end
$var reg 1 8h I_bar $end
$var reg 1 9h I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 :h k $end
$scope module SRAMcell_inst $end
$var wire 1 ;h BL1in $end
$var wire 1 <h BL2in $end
$var wire 1 ng WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =h BL1out $end
$var reg 1 >h I_bar $end
$var reg 1 ?h I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 @h k $end
$scope module SRAMcell_inst $end
$var wire 1 Ah BL1in $end
$var wire 1 Bh BL2in $end
$var wire 1 ng WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ch BL1out $end
$var reg 1 Dh I_bar $end
$var reg 1 Eh I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 Fh i $end
$scope module SRAMbyte_inst $end
$var wire 1 Gh WL $end
$var wire 1 & clk $end
$var wire 8 Hh datain [7:0] $end
$var wire 8 Ih dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Jh BL1out [7:0] $end
$var reg 8 Kh BL1in [7:0] $end
$var reg 8 Lh BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Mh k $end
$scope module SRAMcell_inst $end
$var wire 1 Nh BL1in $end
$var wire 1 Oh BL2in $end
$var wire 1 Gh WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ph BL1out $end
$var reg 1 Qh I_bar $end
$var reg 1 Rh I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Sh k $end
$scope module SRAMcell_inst $end
$var wire 1 Th BL1in $end
$var wire 1 Uh BL2in $end
$var wire 1 Gh WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Vh BL1out $end
$var reg 1 Wh I_bar $end
$var reg 1 Xh I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Yh k $end
$scope module SRAMcell_inst $end
$var wire 1 Zh BL1in $end
$var wire 1 [h BL2in $end
$var wire 1 Gh WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \h BL1out $end
$var reg 1 ]h I_bar $end
$var reg 1 ^h I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 _h k $end
$scope module SRAMcell_inst $end
$var wire 1 `h BL1in $end
$var wire 1 ah BL2in $end
$var wire 1 Gh WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bh BL1out $end
$var reg 1 ch I_bar $end
$var reg 1 dh I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 eh k $end
$scope module SRAMcell_inst $end
$var wire 1 fh BL1in $end
$var wire 1 gh BL2in $end
$var wire 1 Gh WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hh BL1out $end
$var reg 1 ih I_bar $end
$var reg 1 jh I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 kh k $end
$scope module SRAMcell_inst $end
$var wire 1 lh BL1in $end
$var wire 1 mh BL2in $end
$var wire 1 Gh WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nh BL1out $end
$var reg 1 oh I_bar $end
$var reg 1 ph I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 qh k $end
$scope module SRAMcell_inst $end
$var wire 1 rh BL1in $end
$var wire 1 sh BL2in $end
$var wire 1 Gh WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 th BL1out $end
$var reg 1 uh I_bar $end
$var reg 1 vh I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 wh k $end
$scope module SRAMcell_inst $end
$var wire 1 xh BL1in $end
$var wire 1 yh BL2in $end
$var wire 1 Gh WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zh BL1out $end
$var reg 1 {h I_bar $end
$var reg 1 |h I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[30] $end
$var parameter 6 }h i $end
$scope module SRAMaddress_inst $end
$var wire 1 ~h WL $end
$var wire 4 !i byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 "i datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 #i dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 $i i $end
$scope module SRAMbyte_inst $end
$var wire 1 %i WL $end
$var wire 1 & clk $end
$var wire 8 &i datain [7:0] $end
$var wire 8 'i dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 (i BL1out [7:0] $end
$var reg 8 )i BL1in [7:0] $end
$var reg 8 *i BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 +i k $end
$scope module SRAMcell_inst $end
$var wire 1 ,i BL1in $end
$var wire 1 -i BL2in $end
$var wire 1 %i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .i BL1out $end
$var reg 1 /i I_bar $end
$var reg 1 0i I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 1i k $end
$scope module SRAMcell_inst $end
$var wire 1 2i BL1in $end
$var wire 1 3i BL2in $end
$var wire 1 %i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4i BL1out $end
$var reg 1 5i I_bar $end
$var reg 1 6i I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 7i k $end
$scope module SRAMcell_inst $end
$var wire 1 8i BL1in $end
$var wire 1 9i BL2in $end
$var wire 1 %i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :i BL1out $end
$var reg 1 ;i I_bar $end
$var reg 1 <i I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 =i k $end
$scope module SRAMcell_inst $end
$var wire 1 >i BL1in $end
$var wire 1 ?i BL2in $end
$var wire 1 %i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @i BL1out $end
$var reg 1 Ai I_bar $end
$var reg 1 Bi I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Ci k $end
$scope module SRAMcell_inst $end
$var wire 1 Di BL1in $end
$var wire 1 Ei BL2in $end
$var wire 1 %i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Fi BL1out $end
$var reg 1 Gi I_bar $end
$var reg 1 Hi I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Ii k $end
$scope module SRAMcell_inst $end
$var wire 1 Ji BL1in $end
$var wire 1 Ki BL2in $end
$var wire 1 %i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Li BL1out $end
$var reg 1 Mi I_bar $end
$var reg 1 Ni I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Oi k $end
$scope module SRAMcell_inst $end
$var wire 1 Pi BL1in $end
$var wire 1 Qi BL2in $end
$var wire 1 %i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ri BL1out $end
$var reg 1 Si I_bar $end
$var reg 1 Ti I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Ui k $end
$scope module SRAMcell_inst $end
$var wire 1 Vi BL1in $end
$var wire 1 Wi BL2in $end
$var wire 1 %i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Xi BL1out $end
$var reg 1 Yi I_bar $end
$var reg 1 Zi I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 [i i $end
$scope module SRAMbyte_inst $end
$var wire 1 \i WL $end
$var wire 1 & clk $end
$var wire 8 ]i datain [7:0] $end
$var wire 8 ^i dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 _i BL1out [7:0] $end
$var reg 8 `i BL1in [7:0] $end
$var reg 8 ai BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 bi k $end
$scope module SRAMcell_inst $end
$var wire 1 ci BL1in $end
$var wire 1 di BL2in $end
$var wire 1 \i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ei BL1out $end
$var reg 1 fi I_bar $end
$var reg 1 gi I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 hi k $end
$scope module SRAMcell_inst $end
$var wire 1 ii BL1in $end
$var wire 1 ji BL2in $end
$var wire 1 \i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ki BL1out $end
$var reg 1 li I_bar $end
$var reg 1 mi I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ni k $end
$scope module SRAMcell_inst $end
$var wire 1 oi BL1in $end
$var wire 1 pi BL2in $end
$var wire 1 \i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qi BL1out $end
$var reg 1 ri I_bar $end
$var reg 1 si I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ti k $end
$scope module SRAMcell_inst $end
$var wire 1 ui BL1in $end
$var wire 1 vi BL2in $end
$var wire 1 \i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wi BL1out $end
$var reg 1 xi I_bar $end
$var reg 1 yi I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 zi k $end
$scope module SRAMcell_inst $end
$var wire 1 {i BL1in $end
$var wire 1 |i BL2in $end
$var wire 1 \i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }i BL1out $end
$var reg 1 ~i I_bar $end
$var reg 1 !j I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 "j k $end
$scope module SRAMcell_inst $end
$var wire 1 #j BL1in $end
$var wire 1 $j BL2in $end
$var wire 1 \i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %j BL1out $end
$var reg 1 &j I_bar $end
$var reg 1 'j I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 (j k $end
$scope module SRAMcell_inst $end
$var wire 1 )j BL1in $end
$var wire 1 *j BL2in $end
$var wire 1 \i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +j BL1out $end
$var reg 1 ,j I_bar $end
$var reg 1 -j I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 .j k $end
$scope module SRAMcell_inst $end
$var wire 1 /j BL1in $end
$var wire 1 0j BL2in $end
$var wire 1 \i WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1j BL1out $end
$var reg 1 2j I_bar $end
$var reg 1 3j I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 4j i $end
$scope module SRAMbyte_inst $end
$var wire 1 5j WL $end
$var wire 1 & clk $end
$var wire 8 6j datain [7:0] $end
$var wire 8 7j dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 8j BL1out [7:0] $end
$var reg 8 9j BL1in [7:0] $end
$var reg 8 :j BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ;j k $end
$scope module SRAMcell_inst $end
$var wire 1 <j BL1in $end
$var wire 1 =j BL2in $end
$var wire 1 5j WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >j BL1out $end
$var reg 1 ?j I_bar $end
$var reg 1 @j I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Aj k $end
$scope module SRAMcell_inst $end
$var wire 1 Bj BL1in $end
$var wire 1 Cj BL2in $end
$var wire 1 5j WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Dj BL1out $end
$var reg 1 Ej I_bar $end
$var reg 1 Fj I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Gj k $end
$scope module SRAMcell_inst $end
$var wire 1 Hj BL1in $end
$var wire 1 Ij BL2in $end
$var wire 1 5j WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Jj BL1out $end
$var reg 1 Kj I_bar $end
$var reg 1 Lj I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Mj k $end
$scope module SRAMcell_inst $end
$var wire 1 Nj BL1in $end
$var wire 1 Oj BL2in $end
$var wire 1 5j WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Pj BL1out $end
$var reg 1 Qj I_bar $end
$var reg 1 Rj I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Sj k $end
$scope module SRAMcell_inst $end
$var wire 1 Tj BL1in $end
$var wire 1 Uj BL2in $end
$var wire 1 5j WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Vj BL1out $end
$var reg 1 Wj I_bar $end
$var reg 1 Xj I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Yj k $end
$scope module SRAMcell_inst $end
$var wire 1 Zj BL1in $end
$var wire 1 [j BL2in $end
$var wire 1 5j WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \j BL1out $end
$var reg 1 ]j I_bar $end
$var reg 1 ^j I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 _j k $end
$scope module SRAMcell_inst $end
$var wire 1 `j BL1in $end
$var wire 1 aj BL2in $end
$var wire 1 5j WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bj BL1out $end
$var reg 1 cj I_bar $end
$var reg 1 dj I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ej k $end
$scope module SRAMcell_inst $end
$var wire 1 fj BL1in $end
$var wire 1 gj BL2in $end
$var wire 1 5j WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hj BL1out $end
$var reg 1 ij I_bar $end
$var reg 1 jj I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 kj i $end
$scope module SRAMbyte_inst $end
$var wire 1 lj WL $end
$var wire 1 & clk $end
$var wire 8 mj datain [7:0] $end
$var wire 8 nj dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 oj BL1out [7:0] $end
$var reg 8 pj BL1in [7:0] $end
$var reg 8 qj BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 rj k $end
$scope module SRAMcell_inst $end
$var wire 1 sj BL1in $end
$var wire 1 tj BL2in $end
$var wire 1 lj WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uj BL1out $end
$var reg 1 vj I_bar $end
$var reg 1 wj I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 xj k $end
$scope module SRAMcell_inst $end
$var wire 1 yj BL1in $end
$var wire 1 zj BL2in $end
$var wire 1 lj WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {j BL1out $end
$var reg 1 |j I_bar $end
$var reg 1 }j I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ~j k $end
$scope module SRAMcell_inst $end
$var wire 1 !k BL1in $end
$var wire 1 "k BL2in $end
$var wire 1 lj WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #k BL1out $end
$var reg 1 $k I_bar $end
$var reg 1 %k I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 &k k $end
$scope module SRAMcell_inst $end
$var wire 1 'k BL1in $end
$var wire 1 (k BL2in $end
$var wire 1 lj WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )k BL1out $end
$var reg 1 *k I_bar $end
$var reg 1 +k I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ,k k $end
$scope module SRAMcell_inst $end
$var wire 1 -k BL1in $end
$var wire 1 .k BL2in $end
$var wire 1 lj WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /k BL1out $end
$var reg 1 0k I_bar $end
$var reg 1 1k I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 2k k $end
$scope module SRAMcell_inst $end
$var wire 1 3k BL1in $end
$var wire 1 4k BL2in $end
$var wire 1 lj WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5k BL1out $end
$var reg 1 6k I_bar $end
$var reg 1 7k I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 8k k $end
$scope module SRAMcell_inst $end
$var wire 1 9k BL1in $end
$var wire 1 :k BL2in $end
$var wire 1 lj WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;k BL1out $end
$var reg 1 <k I_bar $end
$var reg 1 =k I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 >k k $end
$scope module SRAMcell_inst $end
$var wire 1 ?k BL1in $end
$var wire 1 @k BL2in $end
$var wire 1 lj WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ak BL1out $end
$var reg 1 Bk I_bar $end
$var reg 1 Ck I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[31] $end
$var parameter 6 Dk i $end
$scope module SRAMaddress_inst $end
$var wire 1 Ek WL $end
$var wire 4 Fk byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 Gk datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 Hk dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 Ik i $end
$scope module SRAMbyte_inst $end
$var wire 1 Jk WL $end
$var wire 1 & clk $end
$var wire 8 Kk datain [7:0] $end
$var wire 8 Lk dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Mk BL1out [7:0] $end
$var reg 8 Nk BL1in [7:0] $end
$var reg 8 Ok BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Pk k $end
$scope module SRAMcell_inst $end
$var wire 1 Qk BL1in $end
$var wire 1 Rk BL2in $end
$var wire 1 Jk WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Sk BL1out $end
$var reg 1 Tk I_bar $end
$var reg 1 Uk I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Vk k $end
$scope module SRAMcell_inst $end
$var wire 1 Wk BL1in $end
$var wire 1 Xk BL2in $end
$var wire 1 Jk WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Yk BL1out $end
$var reg 1 Zk I_bar $end
$var reg 1 [k I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 \k k $end
$scope module SRAMcell_inst $end
$var wire 1 ]k BL1in $end
$var wire 1 ^k BL2in $end
$var wire 1 Jk WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _k BL1out $end
$var reg 1 `k I_bar $end
$var reg 1 ak I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 bk k $end
$scope module SRAMcell_inst $end
$var wire 1 ck BL1in $end
$var wire 1 dk BL2in $end
$var wire 1 Jk WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ek BL1out $end
$var reg 1 fk I_bar $end
$var reg 1 gk I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 hk k $end
$scope module SRAMcell_inst $end
$var wire 1 ik BL1in $end
$var wire 1 jk BL2in $end
$var wire 1 Jk WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kk BL1out $end
$var reg 1 lk I_bar $end
$var reg 1 mk I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 nk k $end
$scope module SRAMcell_inst $end
$var wire 1 ok BL1in $end
$var wire 1 pk BL2in $end
$var wire 1 Jk WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qk BL1out $end
$var reg 1 rk I_bar $end
$var reg 1 sk I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 tk k $end
$scope module SRAMcell_inst $end
$var wire 1 uk BL1in $end
$var wire 1 vk BL2in $end
$var wire 1 Jk WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wk BL1out $end
$var reg 1 xk I_bar $end
$var reg 1 yk I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 zk k $end
$scope module SRAMcell_inst $end
$var wire 1 {k BL1in $end
$var wire 1 |k BL2in $end
$var wire 1 Jk WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }k BL1out $end
$var reg 1 ~k I_bar $end
$var reg 1 !l I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 "l i $end
$scope module SRAMbyte_inst $end
$var wire 1 #l WL $end
$var wire 1 & clk $end
$var wire 8 $l datain [7:0] $end
$var wire 8 %l dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 &l BL1out [7:0] $end
$var reg 8 'l BL1in [7:0] $end
$var reg 8 (l BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 )l k $end
$scope module SRAMcell_inst $end
$var wire 1 *l BL1in $end
$var wire 1 +l BL2in $end
$var wire 1 #l WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,l BL1out $end
$var reg 1 -l I_bar $end
$var reg 1 .l I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 /l k $end
$scope module SRAMcell_inst $end
$var wire 1 0l BL1in $end
$var wire 1 1l BL2in $end
$var wire 1 #l WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2l BL1out $end
$var reg 1 3l I_bar $end
$var reg 1 4l I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 5l k $end
$scope module SRAMcell_inst $end
$var wire 1 6l BL1in $end
$var wire 1 7l BL2in $end
$var wire 1 #l WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8l BL1out $end
$var reg 1 9l I_bar $end
$var reg 1 :l I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ;l k $end
$scope module SRAMcell_inst $end
$var wire 1 <l BL1in $end
$var wire 1 =l BL2in $end
$var wire 1 #l WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >l BL1out $end
$var reg 1 ?l I_bar $end
$var reg 1 @l I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Al k $end
$scope module SRAMcell_inst $end
$var wire 1 Bl BL1in $end
$var wire 1 Cl BL2in $end
$var wire 1 #l WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Dl BL1out $end
$var reg 1 El I_bar $end
$var reg 1 Fl I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Gl k $end
$scope module SRAMcell_inst $end
$var wire 1 Hl BL1in $end
$var wire 1 Il BL2in $end
$var wire 1 #l WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Jl BL1out $end
$var reg 1 Kl I_bar $end
$var reg 1 Ll I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Ml k $end
$scope module SRAMcell_inst $end
$var wire 1 Nl BL1in $end
$var wire 1 Ol BL2in $end
$var wire 1 #l WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Pl BL1out $end
$var reg 1 Ql I_bar $end
$var reg 1 Rl I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Sl k $end
$scope module SRAMcell_inst $end
$var wire 1 Tl BL1in $end
$var wire 1 Ul BL2in $end
$var wire 1 #l WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Vl BL1out $end
$var reg 1 Wl I_bar $end
$var reg 1 Xl I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 Yl i $end
$scope module SRAMbyte_inst $end
$var wire 1 Zl WL $end
$var wire 1 & clk $end
$var wire 8 [l datain [7:0] $end
$var wire 8 \l dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ]l BL1out [7:0] $end
$var reg 8 ^l BL1in [7:0] $end
$var reg 8 _l BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 `l k $end
$scope module SRAMcell_inst $end
$var wire 1 al BL1in $end
$var wire 1 bl BL2in $end
$var wire 1 Zl WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cl BL1out $end
$var reg 1 dl I_bar $end
$var reg 1 el I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 fl k $end
$scope module SRAMcell_inst $end
$var wire 1 gl BL1in $end
$var wire 1 hl BL2in $end
$var wire 1 Zl WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 il BL1out $end
$var reg 1 jl I_bar $end
$var reg 1 kl I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ll k $end
$scope module SRAMcell_inst $end
$var wire 1 ml BL1in $end
$var wire 1 nl BL2in $end
$var wire 1 Zl WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ol BL1out $end
$var reg 1 pl I_bar $end
$var reg 1 ql I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 rl k $end
$scope module SRAMcell_inst $end
$var wire 1 sl BL1in $end
$var wire 1 tl BL2in $end
$var wire 1 Zl WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ul BL1out $end
$var reg 1 vl I_bar $end
$var reg 1 wl I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 xl k $end
$scope module SRAMcell_inst $end
$var wire 1 yl BL1in $end
$var wire 1 zl BL2in $end
$var wire 1 Zl WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {l BL1out $end
$var reg 1 |l I_bar $end
$var reg 1 }l I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ~l k $end
$scope module SRAMcell_inst $end
$var wire 1 !m BL1in $end
$var wire 1 "m BL2in $end
$var wire 1 Zl WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #m BL1out $end
$var reg 1 $m I_bar $end
$var reg 1 %m I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 &m k $end
$scope module SRAMcell_inst $end
$var wire 1 'm BL1in $end
$var wire 1 (m BL2in $end
$var wire 1 Zl WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )m BL1out $end
$var reg 1 *m I_bar $end
$var reg 1 +m I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ,m k $end
$scope module SRAMcell_inst $end
$var wire 1 -m BL1in $end
$var wire 1 .m BL2in $end
$var wire 1 Zl WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /m BL1out $end
$var reg 1 0m I_bar $end
$var reg 1 1m I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 2m i $end
$scope module SRAMbyte_inst $end
$var wire 1 3m WL $end
$var wire 1 & clk $end
$var wire 8 4m datain [7:0] $end
$var wire 8 5m dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 6m BL1out [7:0] $end
$var reg 8 7m BL1in [7:0] $end
$var reg 8 8m BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 9m k $end
$scope module SRAMcell_inst $end
$var wire 1 :m BL1in $end
$var wire 1 ;m BL2in $end
$var wire 1 3m WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <m BL1out $end
$var reg 1 =m I_bar $end
$var reg 1 >m I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ?m k $end
$scope module SRAMcell_inst $end
$var wire 1 @m BL1in $end
$var wire 1 Am BL2in $end
$var wire 1 3m WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Bm BL1out $end
$var reg 1 Cm I_bar $end
$var reg 1 Dm I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Em k $end
$scope module SRAMcell_inst $end
$var wire 1 Fm BL1in $end
$var wire 1 Gm BL2in $end
$var wire 1 3m WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Hm BL1out $end
$var reg 1 Im I_bar $end
$var reg 1 Jm I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Km k $end
$scope module SRAMcell_inst $end
$var wire 1 Lm BL1in $end
$var wire 1 Mm BL2in $end
$var wire 1 3m WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Nm BL1out $end
$var reg 1 Om I_bar $end
$var reg 1 Pm I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Qm k $end
$scope module SRAMcell_inst $end
$var wire 1 Rm BL1in $end
$var wire 1 Sm BL2in $end
$var wire 1 3m WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Tm BL1out $end
$var reg 1 Um I_bar $end
$var reg 1 Vm I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Wm k $end
$scope module SRAMcell_inst $end
$var wire 1 Xm BL1in $end
$var wire 1 Ym BL2in $end
$var wire 1 3m WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zm BL1out $end
$var reg 1 [m I_bar $end
$var reg 1 \m I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ]m k $end
$scope module SRAMcell_inst $end
$var wire 1 ^m BL1in $end
$var wire 1 _m BL2in $end
$var wire 1 3m WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `m BL1out $end
$var reg 1 am I_bar $end
$var reg 1 bm I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 cm k $end
$scope module SRAMcell_inst $end
$var wire 1 dm BL1in $end
$var wire 1 em BL2in $end
$var wire 1 3m WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fm BL1out $end
$var reg 1 gm I_bar $end
$var reg 1 hm I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[32] $end
$var parameter 7 im i $end
$scope module SRAMaddress_inst $end
$var wire 1 jm WL $end
$var wire 4 km byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 lm datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 mm dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 nm i $end
$scope module SRAMbyte_inst $end
$var wire 1 om WL $end
$var wire 1 & clk $end
$var wire 8 pm datain [7:0] $end
$var wire 8 qm dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 rm BL1out [7:0] $end
$var reg 8 sm BL1in [7:0] $end
$var reg 8 tm BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 um k $end
$scope module SRAMcell_inst $end
$var wire 1 vm BL1in $end
$var wire 1 wm BL2in $end
$var wire 1 om WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xm BL1out $end
$var reg 1 ym I_bar $end
$var reg 1 zm I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 {m k $end
$scope module SRAMcell_inst $end
$var wire 1 |m BL1in $end
$var wire 1 }m BL2in $end
$var wire 1 om WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~m BL1out $end
$var reg 1 !n I_bar $end
$var reg 1 "n I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 #n k $end
$scope module SRAMcell_inst $end
$var wire 1 $n BL1in $end
$var wire 1 %n BL2in $end
$var wire 1 om WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &n BL1out $end
$var reg 1 'n I_bar $end
$var reg 1 (n I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 )n k $end
$scope module SRAMcell_inst $end
$var wire 1 *n BL1in $end
$var wire 1 +n BL2in $end
$var wire 1 om WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,n BL1out $end
$var reg 1 -n I_bar $end
$var reg 1 .n I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 /n k $end
$scope module SRAMcell_inst $end
$var wire 1 0n BL1in $end
$var wire 1 1n BL2in $end
$var wire 1 om WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2n BL1out $end
$var reg 1 3n I_bar $end
$var reg 1 4n I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 5n k $end
$scope module SRAMcell_inst $end
$var wire 1 6n BL1in $end
$var wire 1 7n BL2in $end
$var wire 1 om WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8n BL1out $end
$var reg 1 9n I_bar $end
$var reg 1 :n I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ;n k $end
$scope module SRAMcell_inst $end
$var wire 1 <n BL1in $end
$var wire 1 =n BL2in $end
$var wire 1 om WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >n BL1out $end
$var reg 1 ?n I_bar $end
$var reg 1 @n I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 An k $end
$scope module SRAMcell_inst $end
$var wire 1 Bn BL1in $end
$var wire 1 Cn BL2in $end
$var wire 1 om WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Dn BL1out $end
$var reg 1 En I_bar $end
$var reg 1 Fn I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 Gn i $end
$scope module SRAMbyte_inst $end
$var wire 1 Hn WL $end
$var wire 1 & clk $end
$var wire 8 In datain [7:0] $end
$var wire 8 Jn dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Kn BL1out [7:0] $end
$var reg 8 Ln BL1in [7:0] $end
$var reg 8 Mn BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Nn k $end
$scope module SRAMcell_inst $end
$var wire 1 On BL1in $end
$var wire 1 Pn BL2in $end
$var wire 1 Hn WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Qn BL1out $end
$var reg 1 Rn I_bar $end
$var reg 1 Sn I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Tn k $end
$scope module SRAMcell_inst $end
$var wire 1 Un BL1in $end
$var wire 1 Vn BL2in $end
$var wire 1 Hn WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Wn BL1out $end
$var reg 1 Xn I_bar $end
$var reg 1 Yn I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Zn k $end
$scope module SRAMcell_inst $end
$var wire 1 [n BL1in $end
$var wire 1 \n BL2in $end
$var wire 1 Hn WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]n BL1out $end
$var reg 1 ^n I_bar $end
$var reg 1 _n I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 `n k $end
$scope module SRAMcell_inst $end
$var wire 1 an BL1in $end
$var wire 1 bn BL2in $end
$var wire 1 Hn WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cn BL1out $end
$var reg 1 dn I_bar $end
$var reg 1 en I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 fn k $end
$scope module SRAMcell_inst $end
$var wire 1 gn BL1in $end
$var wire 1 hn BL2in $end
$var wire 1 Hn WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 in BL1out $end
$var reg 1 jn I_bar $end
$var reg 1 kn I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ln k $end
$scope module SRAMcell_inst $end
$var wire 1 mn BL1in $end
$var wire 1 nn BL2in $end
$var wire 1 Hn WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 on BL1out $end
$var reg 1 pn I_bar $end
$var reg 1 qn I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 rn k $end
$scope module SRAMcell_inst $end
$var wire 1 sn BL1in $end
$var wire 1 tn BL2in $end
$var wire 1 Hn WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 un BL1out $end
$var reg 1 vn I_bar $end
$var reg 1 wn I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 xn k $end
$scope module SRAMcell_inst $end
$var wire 1 yn BL1in $end
$var wire 1 zn BL2in $end
$var wire 1 Hn WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {n BL1out $end
$var reg 1 |n I_bar $end
$var reg 1 }n I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 ~n i $end
$scope module SRAMbyte_inst $end
$var wire 1 !o WL $end
$var wire 1 & clk $end
$var wire 8 "o datain [7:0] $end
$var wire 8 #o dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 $o BL1out [7:0] $end
$var reg 8 %o BL1in [7:0] $end
$var reg 8 &o BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 'o k $end
$scope module SRAMcell_inst $end
$var wire 1 (o BL1in $end
$var wire 1 )o BL2in $end
$var wire 1 !o WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *o BL1out $end
$var reg 1 +o I_bar $end
$var reg 1 ,o I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 -o k $end
$scope module SRAMcell_inst $end
$var wire 1 .o BL1in $end
$var wire 1 /o BL2in $end
$var wire 1 !o WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0o BL1out $end
$var reg 1 1o I_bar $end
$var reg 1 2o I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 3o k $end
$scope module SRAMcell_inst $end
$var wire 1 4o BL1in $end
$var wire 1 5o BL2in $end
$var wire 1 !o WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6o BL1out $end
$var reg 1 7o I_bar $end
$var reg 1 8o I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 9o k $end
$scope module SRAMcell_inst $end
$var wire 1 :o BL1in $end
$var wire 1 ;o BL2in $end
$var wire 1 !o WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <o BL1out $end
$var reg 1 =o I_bar $end
$var reg 1 >o I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ?o k $end
$scope module SRAMcell_inst $end
$var wire 1 @o BL1in $end
$var wire 1 Ao BL2in $end
$var wire 1 !o WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Bo BL1out $end
$var reg 1 Co I_bar $end
$var reg 1 Do I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Eo k $end
$scope module SRAMcell_inst $end
$var wire 1 Fo BL1in $end
$var wire 1 Go BL2in $end
$var wire 1 !o WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ho BL1out $end
$var reg 1 Io I_bar $end
$var reg 1 Jo I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Ko k $end
$scope module SRAMcell_inst $end
$var wire 1 Lo BL1in $end
$var wire 1 Mo BL2in $end
$var wire 1 !o WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 No BL1out $end
$var reg 1 Oo I_bar $end
$var reg 1 Po I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Qo k $end
$scope module SRAMcell_inst $end
$var wire 1 Ro BL1in $end
$var wire 1 So BL2in $end
$var wire 1 !o WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 To BL1out $end
$var reg 1 Uo I_bar $end
$var reg 1 Vo I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 Wo i $end
$scope module SRAMbyte_inst $end
$var wire 1 Xo WL $end
$var wire 1 & clk $end
$var wire 8 Yo datain [7:0] $end
$var wire 8 Zo dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 [o BL1out [7:0] $end
$var reg 8 \o BL1in [7:0] $end
$var reg 8 ]o BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ^o k $end
$scope module SRAMcell_inst $end
$var wire 1 _o BL1in $end
$var wire 1 `o BL2in $end
$var wire 1 Xo WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ao BL1out $end
$var reg 1 bo I_bar $end
$var reg 1 co I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 do k $end
$scope module SRAMcell_inst $end
$var wire 1 eo BL1in $end
$var wire 1 fo BL2in $end
$var wire 1 Xo WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 go BL1out $end
$var reg 1 ho I_bar $end
$var reg 1 io I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 jo k $end
$scope module SRAMcell_inst $end
$var wire 1 ko BL1in $end
$var wire 1 lo BL2in $end
$var wire 1 Xo WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mo BL1out $end
$var reg 1 no I_bar $end
$var reg 1 oo I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 po k $end
$scope module SRAMcell_inst $end
$var wire 1 qo BL1in $end
$var wire 1 ro BL2in $end
$var wire 1 Xo WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 so BL1out $end
$var reg 1 to I_bar $end
$var reg 1 uo I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 vo k $end
$scope module SRAMcell_inst $end
$var wire 1 wo BL1in $end
$var wire 1 xo BL2in $end
$var wire 1 Xo WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yo BL1out $end
$var reg 1 zo I_bar $end
$var reg 1 {o I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 |o k $end
$scope module SRAMcell_inst $end
$var wire 1 }o BL1in $end
$var wire 1 ~o BL2in $end
$var wire 1 Xo WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !p BL1out $end
$var reg 1 "p I_bar $end
$var reg 1 #p I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 $p k $end
$scope module SRAMcell_inst $end
$var wire 1 %p BL1in $end
$var wire 1 &p BL2in $end
$var wire 1 Xo WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'p BL1out $end
$var reg 1 (p I_bar $end
$var reg 1 )p I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 *p k $end
$scope module SRAMcell_inst $end
$var wire 1 +p BL1in $end
$var wire 1 ,p BL2in $end
$var wire 1 Xo WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -p BL1out $end
$var reg 1 .p I_bar $end
$var reg 1 /p I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[33] $end
$var parameter 7 0p i $end
$scope module SRAMaddress_inst $end
$var wire 1 1p WL $end
$var wire 4 2p byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 3p datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 4p dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 5p i $end
$scope module SRAMbyte_inst $end
$var wire 1 6p WL $end
$var wire 1 & clk $end
$var wire 8 7p datain [7:0] $end
$var wire 8 8p dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 9p BL1out [7:0] $end
$var reg 8 :p BL1in [7:0] $end
$var reg 8 ;p BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 <p k $end
$scope module SRAMcell_inst $end
$var wire 1 =p BL1in $end
$var wire 1 >p BL2in $end
$var wire 1 6p WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?p BL1out $end
$var reg 1 @p I_bar $end
$var reg 1 Ap I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Bp k $end
$scope module SRAMcell_inst $end
$var wire 1 Cp BL1in $end
$var wire 1 Dp BL2in $end
$var wire 1 6p WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ep BL1out $end
$var reg 1 Fp I_bar $end
$var reg 1 Gp I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Hp k $end
$scope module SRAMcell_inst $end
$var wire 1 Ip BL1in $end
$var wire 1 Jp BL2in $end
$var wire 1 6p WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Kp BL1out $end
$var reg 1 Lp I_bar $end
$var reg 1 Mp I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Np k $end
$scope module SRAMcell_inst $end
$var wire 1 Op BL1in $end
$var wire 1 Pp BL2in $end
$var wire 1 6p WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Qp BL1out $end
$var reg 1 Rp I_bar $end
$var reg 1 Sp I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Tp k $end
$scope module SRAMcell_inst $end
$var wire 1 Up BL1in $end
$var wire 1 Vp BL2in $end
$var wire 1 6p WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Wp BL1out $end
$var reg 1 Xp I_bar $end
$var reg 1 Yp I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Zp k $end
$scope module SRAMcell_inst $end
$var wire 1 [p BL1in $end
$var wire 1 \p BL2in $end
$var wire 1 6p WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]p BL1out $end
$var reg 1 ^p I_bar $end
$var reg 1 _p I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 `p k $end
$scope module SRAMcell_inst $end
$var wire 1 ap BL1in $end
$var wire 1 bp BL2in $end
$var wire 1 6p WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cp BL1out $end
$var reg 1 dp I_bar $end
$var reg 1 ep I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 fp k $end
$scope module SRAMcell_inst $end
$var wire 1 gp BL1in $end
$var wire 1 hp BL2in $end
$var wire 1 6p WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ip BL1out $end
$var reg 1 jp I_bar $end
$var reg 1 kp I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 lp i $end
$scope module SRAMbyte_inst $end
$var wire 1 mp WL $end
$var wire 1 & clk $end
$var wire 8 np datain [7:0] $end
$var wire 8 op dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 pp BL1out [7:0] $end
$var reg 8 qp BL1in [7:0] $end
$var reg 8 rp BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 sp k $end
$scope module SRAMcell_inst $end
$var wire 1 tp BL1in $end
$var wire 1 up BL2in $end
$var wire 1 mp WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vp BL1out $end
$var reg 1 wp I_bar $end
$var reg 1 xp I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 yp k $end
$scope module SRAMcell_inst $end
$var wire 1 zp BL1in $end
$var wire 1 {p BL2in $end
$var wire 1 mp WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |p BL1out $end
$var reg 1 }p I_bar $end
$var reg 1 ~p I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 !q k $end
$scope module SRAMcell_inst $end
$var wire 1 "q BL1in $end
$var wire 1 #q BL2in $end
$var wire 1 mp WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $q BL1out $end
$var reg 1 %q I_bar $end
$var reg 1 &q I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 'q k $end
$scope module SRAMcell_inst $end
$var wire 1 (q BL1in $end
$var wire 1 )q BL2in $end
$var wire 1 mp WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *q BL1out $end
$var reg 1 +q I_bar $end
$var reg 1 ,q I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 -q k $end
$scope module SRAMcell_inst $end
$var wire 1 .q BL1in $end
$var wire 1 /q BL2in $end
$var wire 1 mp WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0q BL1out $end
$var reg 1 1q I_bar $end
$var reg 1 2q I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 3q k $end
$scope module SRAMcell_inst $end
$var wire 1 4q BL1in $end
$var wire 1 5q BL2in $end
$var wire 1 mp WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6q BL1out $end
$var reg 1 7q I_bar $end
$var reg 1 8q I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 9q k $end
$scope module SRAMcell_inst $end
$var wire 1 :q BL1in $end
$var wire 1 ;q BL2in $end
$var wire 1 mp WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <q BL1out $end
$var reg 1 =q I_bar $end
$var reg 1 >q I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ?q k $end
$scope module SRAMcell_inst $end
$var wire 1 @q BL1in $end
$var wire 1 Aq BL2in $end
$var wire 1 mp WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Bq BL1out $end
$var reg 1 Cq I_bar $end
$var reg 1 Dq I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 Eq i $end
$scope module SRAMbyte_inst $end
$var wire 1 Fq WL $end
$var wire 1 & clk $end
$var wire 8 Gq datain [7:0] $end
$var wire 8 Hq dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Iq BL1out [7:0] $end
$var reg 8 Jq BL1in [7:0] $end
$var reg 8 Kq BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Lq k $end
$scope module SRAMcell_inst $end
$var wire 1 Mq BL1in $end
$var wire 1 Nq BL2in $end
$var wire 1 Fq WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Oq BL1out $end
$var reg 1 Pq I_bar $end
$var reg 1 Qq I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Rq k $end
$scope module SRAMcell_inst $end
$var wire 1 Sq BL1in $end
$var wire 1 Tq BL2in $end
$var wire 1 Fq WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Uq BL1out $end
$var reg 1 Vq I_bar $end
$var reg 1 Wq I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Xq k $end
$scope module SRAMcell_inst $end
$var wire 1 Yq BL1in $end
$var wire 1 Zq BL2in $end
$var wire 1 Fq WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [q BL1out $end
$var reg 1 \q I_bar $end
$var reg 1 ]q I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ^q k $end
$scope module SRAMcell_inst $end
$var wire 1 _q BL1in $end
$var wire 1 `q BL2in $end
$var wire 1 Fq WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aq BL1out $end
$var reg 1 bq I_bar $end
$var reg 1 cq I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 dq k $end
$scope module SRAMcell_inst $end
$var wire 1 eq BL1in $end
$var wire 1 fq BL2in $end
$var wire 1 Fq WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gq BL1out $end
$var reg 1 hq I_bar $end
$var reg 1 iq I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 jq k $end
$scope module SRAMcell_inst $end
$var wire 1 kq BL1in $end
$var wire 1 lq BL2in $end
$var wire 1 Fq WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mq BL1out $end
$var reg 1 nq I_bar $end
$var reg 1 oq I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 pq k $end
$scope module SRAMcell_inst $end
$var wire 1 qq BL1in $end
$var wire 1 rq BL2in $end
$var wire 1 Fq WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sq BL1out $end
$var reg 1 tq I_bar $end
$var reg 1 uq I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 vq k $end
$scope module SRAMcell_inst $end
$var wire 1 wq BL1in $end
$var wire 1 xq BL2in $end
$var wire 1 Fq WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yq BL1out $end
$var reg 1 zq I_bar $end
$var reg 1 {q I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 |q i $end
$scope module SRAMbyte_inst $end
$var wire 1 }q WL $end
$var wire 1 & clk $end
$var wire 8 ~q datain [7:0] $end
$var wire 8 !r dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 "r BL1out [7:0] $end
$var reg 8 #r BL1in [7:0] $end
$var reg 8 $r BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 %r k $end
$scope module SRAMcell_inst $end
$var wire 1 &r BL1in $end
$var wire 1 'r BL2in $end
$var wire 1 }q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (r BL1out $end
$var reg 1 )r I_bar $end
$var reg 1 *r I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 +r k $end
$scope module SRAMcell_inst $end
$var wire 1 ,r BL1in $end
$var wire 1 -r BL2in $end
$var wire 1 }q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .r BL1out $end
$var reg 1 /r I_bar $end
$var reg 1 0r I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 1r k $end
$scope module SRAMcell_inst $end
$var wire 1 2r BL1in $end
$var wire 1 3r BL2in $end
$var wire 1 }q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4r BL1out $end
$var reg 1 5r I_bar $end
$var reg 1 6r I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 7r k $end
$scope module SRAMcell_inst $end
$var wire 1 8r BL1in $end
$var wire 1 9r BL2in $end
$var wire 1 }q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :r BL1out $end
$var reg 1 ;r I_bar $end
$var reg 1 <r I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 =r k $end
$scope module SRAMcell_inst $end
$var wire 1 >r BL1in $end
$var wire 1 ?r BL2in $end
$var wire 1 }q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @r BL1out $end
$var reg 1 Ar I_bar $end
$var reg 1 Br I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Cr k $end
$scope module SRAMcell_inst $end
$var wire 1 Dr BL1in $end
$var wire 1 Er BL2in $end
$var wire 1 }q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Fr BL1out $end
$var reg 1 Gr I_bar $end
$var reg 1 Hr I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Ir k $end
$scope module SRAMcell_inst $end
$var wire 1 Jr BL1in $end
$var wire 1 Kr BL2in $end
$var wire 1 }q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Lr BL1out $end
$var reg 1 Mr I_bar $end
$var reg 1 Nr I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Or k $end
$scope module SRAMcell_inst $end
$var wire 1 Pr BL1in $end
$var wire 1 Qr BL2in $end
$var wire 1 }q WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Rr BL1out $end
$var reg 1 Sr I_bar $end
$var reg 1 Tr I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[34] $end
$var parameter 7 Ur i $end
$scope module SRAMaddress_inst $end
$var wire 1 Vr WL $end
$var wire 4 Wr byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 Xr datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 Yr dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 Zr i $end
$scope module SRAMbyte_inst $end
$var wire 1 [r WL $end
$var wire 1 & clk $end
$var wire 8 \r datain [7:0] $end
$var wire 8 ]r dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ^r BL1out [7:0] $end
$var reg 8 _r BL1in [7:0] $end
$var reg 8 `r BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ar k $end
$scope module SRAMcell_inst $end
$var wire 1 br BL1in $end
$var wire 1 cr BL2in $end
$var wire 1 [r WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dr BL1out $end
$var reg 1 er I_bar $end
$var reg 1 fr I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 gr k $end
$scope module SRAMcell_inst $end
$var wire 1 hr BL1in $end
$var wire 1 ir BL2in $end
$var wire 1 [r WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jr BL1out $end
$var reg 1 kr I_bar $end
$var reg 1 lr I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 mr k $end
$scope module SRAMcell_inst $end
$var wire 1 nr BL1in $end
$var wire 1 or BL2in $end
$var wire 1 [r WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pr BL1out $end
$var reg 1 qr I_bar $end
$var reg 1 rr I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 sr k $end
$scope module SRAMcell_inst $end
$var wire 1 tr BL1in $end
$var wire 1 ur BL2in $end
$var wire 1 [r WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vr BL1out $end
$var reg 1 wr I_bar $end
$var reg 1 xr I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 yr k $end
$scope module SRAMcell_inst $end
$var wire 1 zr BL1in $end
$var wire 1 {r BL2in $end
$var wire 1 [r WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |r BL1out $end
$var reg 1 }r I_bar $end
$var reg 1 ~r I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 !s k $end
$scope module SRAMcell_inst $end
$var wire 1 "s BL1in $end
$var wire 1 #s BL2in $end
$var wire 1 [r WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $s BL1out $end
$var reg 1 %s I_bar $end
$var reg 1 &s I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 's k $end
$scope module SRAMcell_inst $end
$var wire 1 (s BL1in $end
$var wire 1 )s BL2in $end
$var wire 1 [r WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *s BL1out $end
$var reg 1 +s I_bar $end
$var reg 1 ,s I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 -s k $end
$scope module SRAMcell_inst $end
$var wire 1 .s BL1in $end
$var wire 1 /s BL2in $end
$var wire 1 [r WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0s BL1out $end
$var reg 1 1s I_bar $end
$var reg 1 2s I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 3s i $end
$scope module SRAMbyte_inst $end
$var wire 1 4s WL $end
$var wire 1 & clk $end
$var wire 8 5s datain [7:0] $end
$var wire 8 6s dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 7s BL1out [7:0] $end
$var reg 8 8s BL1in [7:0] $end
$var reg 8 9s BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 :s k $end
$scope module SRAMcell_inst $end
$var wire 1 ;s BL1in $end
$var wire 1 <s BL2in $end
$var wire 1 4s WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =s BL1out $end
$var reg 1 >s I_bar $end
$var reg 1 ?s I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 @s k $end
$scope module SRAMcell_inst $end
$var wire 1 As BL1in $end
$var wire 1 Bs BL2in $end
$var wire 1 4s WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Cs BL1out $end
$var reg 1 Ds I_bar $end
$var reg 1 Es I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Fs k $end
$scope module SRAMcell_inst $end
$var wire 1 Gs BL1in $end
$var wire 1 Hs BL2in $end
$var wire 1 4s WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Is BL1out $end
$var reg 1 Js I_bar $end
$var reg 1 Ks I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Ls k $end
$scope module SRAMcell_inst $end
$var wire 1 Ms BL1in $end
$var wire 1 Ns BL2in $end
$var wire 1 4s WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Os BL1out $end
$var reg 1 Ps I_bar $end
$var reg 1 Qs I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Rs k $end
$scope module SRAMcell_inst $end
$var wire 1 Ss BL1in $end
$var wire 1 Ts BL2in $end
$var wire 1 4s WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Us BL1out $end
$var reg 1 Vs I_bar $end
$var reg 1 Ws I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Xs k $end
$scope module SRAMcell_inst $end
$var wire 1 Ys BL1in $end
$var wire 1 Zs BL2in $end
$var wire 1 4s WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [s BL1out $end
$var reg 1 \s I_bar $end
$var reg 1 ]s I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ^s k $end
$scope module SRAMcell_inst $end
$var wire 1 _s BL1in $end
$var wire 1 `s BL2in $end
$var wire 1 4s WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 as BL1out $end
$var reg 1 bs I_bar $end
$var reg 1 cs I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ds k $end
$scope module SRAMcell_inst $end
$var wire 1 es BL1in $end
$var wire 1 fs BL2in $end
$var wire 1 4s WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gs BL1out $end
$var reg 1 hs I_bar $end
$var reg 1 is I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 js i $end
$scope module SRAMbyte_inst $end
$var wire 1 ks WL $end
$var wire 1 & clk $end
$var wire 8 ls datain [7:0] $end
$var wire 8 ms dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ns BL1out [7:0] $end
$var reg 8 os BL1in [7:0] $end
$var reg 8 ps BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 qs k $end
$scope module SRAMcell_inst $end
$var wire 1 rs BL1in $end
$var wire 1 ss BL2in $end
$var wire 1 ks WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ts BL1out $end
$var reg 1 us I_bar $end
$var reg 1 vs I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ws k $end
$scope module SRAMcell_inst $end
$var wire 1 xs BL1in $end
$var wire 1 ys BL2in $end
$var wire 1 ks WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zs BL1out $end
$var reg 1 {s I_bar $end
$var reg 1 |s I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 }s k $end
$scope module SRAMcell_inst $end
$var wire 1 ~s BL1in $end
$var wire 1 !t BL2in $end
$var wire 1 ks WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "t BL1out $end
$var reg 1 #t I_bar $end
$var reg 1 $t I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 %t k $end
$scope module SRAMcell_inst $end
$var wire 1 &t BL1in $end
$var wire 1 't BL2in $end
$var wire 1 ks WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (t BL1out $end
$var reg 1 )t I_bar $end
$var reg 1 *t I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 +t k $end
$scope module SRAMcell_inst $end
$var wire 1 ,t BL1in $end
$var wire 1 -t BL2in $end
$var wire 1 ks WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .t BL1out $end
$var reg 1 /t I_bar $end
$var reg 1 0t I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 1t k $end
$scope module SRAMcell_inst $end
$var wire 1 2t BL1in $end
$var wire 1 3t BL2in $end
$var wire 1 ks WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4t BL1out $end
$var reg 1 5t I_bar $end
$var reg 1 6t I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 7t k $end
$scope module SRAMcell_inst $end
$var wire 1 8t BL1in $end
$var wire 1 9t BL2in $end
$var wire 1 ks WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :t BL1out $end
$var reg 1 ;t I_bar $end
$var reg 1 <t I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 =t k $end
$scope module SRAMcell_inst $end
$var wire 1 >t BL1in $end
$var wire 1 ?t BL2in $end
$var wire 1 ks WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @t BL1out $end
$var reg 1 At I_bar $end
$var reg 1 Bt I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 Ct i $end
$scope module SRAMbyte_inst $end
$var wire 1 Dt WL $end
$var wire 1 & clk $end
$var wire 8 Et datain [7:0] $end
$var wire 8 Ft dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Gt BL1out [7:0] $end
$var reg 8 Ht BL1in [7:0] $end
$var reg 8 It BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Jt k $end
$scope module SRAMcell_inst $end
$var wire 1 Kt BL1in $end
$var wire 1 Lt BL2in $end
$var wire 1 Dt WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Mt BL1out $end
$var reg 1 Nt I_bar $end
$var reg 1 Ot I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Pt k $end
$scope module SRAMcell_inst $end
$var wire 1 Qt BL1in $end
$var wire 1 Rt BL2in $end
$var wire 1 Dt WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 St BL1out $end
$var reg 1 Tt I_bar $end
$var reg 1 Ut I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Vt k $end
$scope module SRAMcell_inst $end
$var wire 1 Wt BL1in $end
$var wire 1 Xt BL2in $end
$var wire 1 Dt WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Yt BL1out $end
$var reg 1 Zt I_bar $end
$var reg 1 [t I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 \t k $end
$scope module SRAMcell_inst $end
$var wire 1 ]t BL1in $end
$var wire 1 ^t BL2in $end
$var wire 1 Dt WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _t BL1out $end
$var reg 1 `t I_bar $end
$var reg 1 at I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 bt k $end
$scope module SRAMcell_inst $end
$var wire 1 ct BL1in $end
$var wire 1 dt BL2in $end
$var wire 1 Dt WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 et BL1out $end
$var reg 1 ft I_bar $end
$var reg 1 gt I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ht k $end
$scope module SRAMcell_inst $end
$var wire 1 it BL1in $end
$var wire 1 jt BL2in $end
$var wire 1 Dt WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kt BL1out $end
$var reg 1 lt I_bar $end
$var reg 1 mt I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 nt k $end
$scope module SRAMcell_inst $end
$var wire 1 ot BL1in $end
$var wire 1 pt BL2in $end
$var wire 1 Dt WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qt BL1out $end
$var reg 1 rt I_bar $end
$var reg 1 st I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 tt k $end
$scope module SRAMcell_inst $end
$var wire 1 ut BL1in $end
$var wire 1 vt BL2in $end
$var wire 1 Dt WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wt BL1out $end
$var reg 1 xt I_bar $end
$var reg 1 yt I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[35] $end
$var parameter 7 zt i $end
$scope module SRAMaddress_inst $end
$var wire 1 {t WL $end
$var wire 4 |t byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 }t datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 ~t dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 !u i $end
$scope module SRAMbyte_inst $end
$var wire 1 "u WL $end
$var wire 1 & clk $end
$var wire 8 #u datain [7:0] $end
$var wire 8 $u dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 %u BL1out [7:0] $end
$var reg 8 &u BL1in [7:0] $end
$var reg 8 'u BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 (u k $end
$scope module SRAMcell_inst $end
$var wire 1 )u BL1in $end
$var wire 1 *u BL2in $end
$var wire 1 "u WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +u BL1out $end
$var reg 1 ,u I_bar $end
$var reg 1 -u I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 .u k $end
$scope module SRAMcell_inst $end
$var wire 1 /u BL1in $end
$var wire 1 0u BL2in $end
$var wire 1 "u WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1u BL1out $end
$var reg 1 2u I_bar $end
$var reg 1 3u I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 4u k $end
$scope module SRAMcell_inst $end
$var wire 1 5u BL1in $end
$var wire 1 6u BL2in $end
$var wire 1 "u WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7u BL1out $end
$var reg 1 8u I_bar $end
$var reg 1 9u I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 :u k $end
$scope module SRAMcell_inst $end
$var wire 1 ;u BL1in $end
$var wire 1 <u BL2in $end
$var wire 1 "u WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =u BL1out $end
$var reg 1 >u I_bar $end
$var reg 1 ?u I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 @u k $end
$scope module SRAMcell_inst $end
$var wire 1 Au BL1in $end
$var wire 1 Bu BL2in $end
$var wire 1 "u WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Cu BL1out $end
$var reg 1 Du I_bar $end
$var reg 1 Eu I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Fu k $end
$scope module SRAMcell_inst $end
$var wire 1 Gu BL1in $end
$var wire 1 Hu BL2in $end
$var wire 1 "u WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Iu BL1out $end
$var reg 1 Ju I_bar $end
$var reg 1 Ku I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Lu k $end
$scope module SRAMcell_inst $end
$var wire 1 Mu BL1in $end
$var wire 1 Nu BL2in $end
$var wire 1 "u WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ou BL1out $end
$var reg 1 Pu I_bar $end
$var reg 1 Qu I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Ru k $end
$scope module SRAMcell_inst $end
$var wire 1 Su BL1in $end
$var wire 1 Tu BL2in $end
$var wire 1 "u WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Uu BL1out $end
$var reg 1 Vu I_bar $end
$var reg 1 Wu I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 Xu i $end
$scope module SRAMbyte_inst $end
$var wire 1 Yu WL $end
$var wire 1 & clk $end
$var wire 8 Zu datain [7:0] $end
$var wire 8 [u dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 \u BL1out [7:0] $end
$var reg 8 ]u BL1in [7:0] $end
$var reg 8 ^u BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 _u k $end
$scope module SRAMcell_inst $end
$var wire 1 `u BL1in $end
$var wire 1 au BL2in $end
$var wire 1 Yu WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bu BL1out $end
$var reg 1 cu I_bar $end
$var reg 1 du I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 eu k $end
$scope module SRAMcell_inst $end
$var wire 1 fu BL1in $end
$var wire 1 gu BL2in $end
$var wire 1 Yu WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hu BL1out $end
$var reg 1 iu I_bar $end
$var reg 1 ju I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ku k $end
$scope module SRAMcell_inst $end
$var wire 1 lu BL1in $end
$var wire 1 mu BL2in $end
$var wire 1 Yu WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nu BL1out $end
$var reg 1 ou I_bar $end
$var reg 1 pu I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 qu k $end
$scope module SRAMcell_inst $end
$var wire 1 ru BL1in $end
$var wire 1 su BL2in $end
$var wire 1 Yu WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tu BL1out $end
$var reg 1 uu I_bar $end
$var reg 1 vu I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 wu k $end
$scope module SRAMcell_inst $end
$var wire 1 xu BL1in $end
$var wire 1 yu BL2in $end
$var wire 1 Yu WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zu BL1out $end
$var reg 1 {u I_bar $end
$var reg 1 |u I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 }u k $end
$scope module SRAMcell_inst $end
$var wire 1 ~u BL1in $end
$var wire 1 !v BL2in $end
$var wire 1 Yu WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "v BL1out $end
$var reg 1 #v I_bar $end
$var reg 1 $v I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 %v k $end
$scope module SRAMcell_inst $end
$var wire 1 &v BL1in $end
$var wire 1 'v BL2in $end
$var wire 1 Yu WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (v BL1out $end
$var reg 1 )v I_bar $end
$var reg 1 *v I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 +v k $end
$scope module SRAMcell_inst $end
$var wire 1 ,v BL1in $end
$var wire 1 -v BL2in $end
$var wire 1 Yu WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .v BL1out $end
$var reg 1 /v I_bar $end
$var reg 1 0v I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 1v i $end
$scope module SRAMbyte_inst $end
$var wire 1 2v WL $end
$var wire 1 & clk $end
$var wire 8 3v datain [7:0] $end
$var wire 8 4v dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 5v BL1out [7:0] $end
$var reg 8 6v BL1in [7:0] $end
$var reg 8 7v BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 8v k $end
$scope module SRAMcell_inst $end
$var wire 1 9v BL1in $end
$var wire 1 :v BL2in $end
$var wire 1 2v WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;v BL1out $end
$var reg 1 <v I_bar $end
$var reg 1 =v I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 >v k $end
$scope module SRAMcell_inst $end
$var wire 1 ?v BL1in $end
$var wire 1 @v BL2in $end
$var wire 1 2v WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Av BL1out $end
$var reg 1 Bv I_bar $end
$var reg 1 Cv I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Dv k $end
$scope module SRAMcell_inst $end
$var wire 1 Ev BL1in $end
$var wire 1 Fv BL2in $end
$var wire 1 2v WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Gv BL1out $end
$var reg 1 Hv I_bar $end
$var reg 1 Iv I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Jv k $end
$scope module SRAMcell_inst $end
$var wire 1 Kv BL1in $end
$var wire 1 Lv BL2in $end
$var wire 1 2v WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Mv BL1out $end
$var reg 1 Nv I_bar $end
$var reg 1 Ov I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Pv k $end
$scope module SRAMcell_inst $end
$var wire 1 Qv BL1in $end
$var wire 1 Rv BL2in $end
$var wire 1 2v WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Sv BL1out $end
$var reg 1 Tv I_bar $end
$var reg 1 Uv I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Vv k $end
$scope module SRAMcell_inst $end
$var wire 1 Wv BL1in $end
$var wire 1 Xv BL2in $end
$var wire 1 2v WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Yv BL1out $end
$var reg 1 Zv I_bar $end
$var reg 1 [v I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 \v k $end
$scope module SRAMcell_inst $end
$var wire 1 ]v BL1in $end
$var wire 1 ^v BL2in $end
$var wire 1 2v WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _v BL1out $end
$var reg 1 `v I_bar $end
$var reg 1 av I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 bv k $end
$scope module SRAMcell_inst $end
$var wire 1 cv BL1in $end
$var wire 1 dv BL2in $end
$var wire 1 2v WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ev BL1out $end
$var reg 1 fv I_bar $end
$var reg 1 gv I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 hv i $end
$scope module SRAMbyte_inst $end
$var wire 1 iv WL $end
$var wire 1 & clk $end
$var wire 8 jv datain [7:0] $end
$var wire 8 kv dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 lv BL1out [7:0] $end
$var reg 8 mv BL1in [7:0] $end
$var reg 8 nv BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ov k $end
$scope module SRAMcell_inst $end
$var wire 1 pv BL1in $end
$var wire 1 qv BL2in $end
$var wire 1 iv WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rv BL1out $end
$var reg 1 sv I_bar $end
$var reg 1 tv I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 uv k $end
$scope module SRAMcell_inst $end
$var wire 1 vv BL1in $end
$var wire 1 wv BL2in $end
$var wire 1 iv WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xv BL1out $end
$var reg 1 yv I_bar $end
$var reg 1 zv I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 {v k $end
$scope module SRAMcell_inst $end
$var wire 1 |v BL1in $end
$var wire 1 }v BL2in $end
$var wire 1 iv WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~v BL1out $end
$var reg 1 !w I_bar $end
$var reg 1 "w I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 #w k $end
$scope module SRAMcell_inst $end
$var wire 1 $w BL1in $end
$var wire 1 %w BL2in $end
$var wire 1 iv WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &w BL1out $end
$var reg 1 'w I_bar $end
$var reg 1 (w I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 )w k $end
$scope module SRAMcell_inst $end
$var wire 1 *w BL1in $end
$var wire 1 +w BL2in $end
$var wire 1 iv WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,w BL1out $end
$var reg 1 -w I_bar $end
$var reg 1 .w I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 /w k $end
$scope module SRAMcell_inst $end
$var wire 1 0w BL1in $end
$var wire 1 1w BL2in $end
$var wire 1 iv WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2w BL1out $end
$var reg 1 3w I_bar $end
$var reg 1 4w I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 5w k $end
$scope module SRAMcell_inst $end
$var wire 1 6w BL1in $end
$var wire 1 7w BL2in $end
$var wire 1 iv WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8w BL1out $end
$var reg 1 9w I_bar $end
$var reg 1 :w I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ;w k $end
$scope module SRAMcell_inst $end
$var wire 1 <w BL1in $end
$var wire 1 =w BL2in $end
$var wire 1 iv WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >w BL1out $end
$var reg 1 ?w I_bar $end
$var reg 1 @w I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[36] $end
$var parameter 7 Aw i $end
$scope module SRAMaddress_inst $end
$var wire 1 Bw WL $end
$var wire 4 Cw byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 Dw datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 Ew dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 Fw i $end
$scope module SRAMbyte_inst $end
$var wire 1 Gw WL $end
$var wire 1 & clk $end
$var wire 8 Hw datain [7:0] $end
$var wire 8 Iw dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Jw BL1out [7:0] $end
$var reg 8 Kw BL1in [7:0] $end
$var reg 8 Lw BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Mw k $end
$scope module SRAMcell_inst $end
$var wire 1 Nw BL1in $end
$var wire 1 Ow BL2in $end
$var wire 1 Gw WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Pw BL1out $end
$var reg 1 Qw I_bar $end
$var reg 1 Rw I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Sw k $end
$scope module SRAMcell_inst $end
$var wire 1 Tw BL1in $end
$var wire 1 Uw BL2in $end
$var wire 1 Gw WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Vw BL1out $end
$var reg 1 Ww I_bar $end
$var reg 1 Xw I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Yw k $end
$scope module SRAMcell_inst $end
$var wire 1 Zw BL1in $end
$var wire 1 [w BL2in $end
$var wire 1 Gw WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \w BL1out $end
$var reg 1 ]w I_bar $end
$var reg 1 ^w I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 _w k $end
$scope module SRAMcell_inst $end
$var wire 1 `w BL1in $end
$var wire 1 aw BL2in $end
$var wire 1 Gw WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bw BL1out $end
$var reg 1 cw I_bar $end
$var reg 1 dw I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ew k $end
$scope module SRAMcell_inst $end
$var wire 1 fw BL1in $end
$var wire 1 gw BL2in $end
$var wire 1 Gw WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hw BL1out $end
$var reg 1 iw I_bar $end
$var reg 1 jw I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 kw k $end
$scope module SRAMcell_inst $end
$var wire 1 lw BL1in $end
$var wire 1 mw BL2in $end
$var wire 1 Gw WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nw BL1out $end
$var reg 1 ow I_bar $end
$var reg 1 pw I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 qw k $end
$scope module SRAMcell_inst $end
$var wire 1 rw BL1in $end
$var wire 1 sw BL2in $end
$var wire 1 Gw WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tw BL1out $end
$var reg 1 uw I_bar $end
$var reg 1 vw I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ww k $end
$scope module SRAMcell_inst $end
$var wire 1 xw BL1in $end
$var wire 1 yw BL2in $end
$var wire 1 Gw WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zw BL1out $end
$var reg 1 {w I_bar $end
$var reg 1 |w I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 }w i $end
$scope module SRAMbyte_inst $end
$var wire 1 ~w WL $end
$var wire 1 & clk $end
$var wire 8 !x datain [7:0] $end
$var wire 8 "x dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 #x BL1out [7:0] $end
$var reg 8 $x BL1in [7:0] $end
$var reg 8 %x BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 &x k $end
$scope module SRAMcell_inst $end
$var wire 1 'x BL1in $end
$var wire 1 (x BL2in $end
$var wire 1 ~w WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )x BL1out $end
$var reg 1 *x I_bar $end
$var reg 1 +x I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ,x k $end
$scope module SRAMcell_inst $end
$var wire 1 -x BL1in $end
$var wire 1 .x BL2in $end
$var wire 1 ~w WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /x BL1out $end
$var reg 1 0x I_bar $end
$var reg 1 1x I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 2x k $end
$scope module SRAMcell_inst $end
$var wire 1 3x BL1in $end
$var wire 1 4x BL2in $end
$var wire 1 ~w WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5x BL1out $end
$var reg 1 6x I_bar $end
$var reg 1 7x I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 8x k $end
$scope module SRAMcell_inst $end
$var wire 1 9x BL1in $end
$var wire 1 :x BL2in $end
$var wire 1 ~w WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;x BL1out $end
$var reg 1 <x I_bar $end
$var reg 1 =x I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 >x k $end
$scope module SRAMcell_inst $end
$var wire 1 ?x BL1in $end
$var wire 1 @x BL2in $end
$var wire 1 ~w WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ax BL1out $end
$var reg 1 Bx I_bar $end
$var reg 1 Cx I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Dx k $end
$scope module SRAMcell_inst $end
$var wire 1 Ex BL1in $end
$var wire 1 Fx BL2in $end
$var wire 1 ~w WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Gx BL1out $end
$var reg 1 Hx I_bar $end
$var reg 1 Ix I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Jx k $end
$scope module SRAMcell_inst $end
$var wire 1 Kx BL1in $end
$var wire 1 Lx BL2in $end
$var wire 1 ~w WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Mx BL1out $end
$var reg 1 Nx I_bar $end
$var reg 1 Ox I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Px k $end
$scope module SRAMcell_inst $end
$var wire 1 Qx BL1in $end
$var wire 1 Rx BL2in $end
$var wire 1 ~w WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Sx BL1out $end
$var reg 1 Tx I_bar $end
$var reg 1 Ux I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 Vx i $end
$scope module SRAMbyte_inst $end
$var wire 1 Wx WL $end
$var wire 1 & clk $end
$var wire 8 Xx datain [7:0] $end
$var wire 8 Yx dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Zx BL1out [7:0] $end
$var reg 8 [x BL1in [7:0] $end
$var reg 8 \x BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ]x k $end
$scope module SRAMcell_inst $end
$var wire 1 ^x BL1in $end
$var wire 1 _x BL2in $end
$var wire 1 Wx WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `x BL1out $end
$var reg 1 ax I_bar $end
$var reg 1 bx I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 cx k $end
$scope module SRAMcell_inst $end
$var wire 1 dx BL1in $end
$var wire 1 ex BL2in $end
$var wire 1 Wx WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fx BL1out $end
$var reg 1 gx I_bar $end
$var reg 1 hx I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ix k $end
$scope module SRAMcell_inst $end
$var wire 1 jx BL1in $end
$var wire 1 kx BL2in $end
$var wire 1 Wx WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lx BL1out $end
$var reg 1 mx I_bar $end
$var reg 1 nx I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ox k $end
$scope module SRAMcell_inst $end
$var wire 1 px BL1in $end
$var wire 1 qx BL2in $end
$var wire 1 Wx WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rx BL1out $end
$var reg 1 sx I_bar $end
$var reg 1 tx I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ux k $end
$scope module SRAMcell_inst $end
$var wire 1 vx BL1in $end
$var wire 1 wx BL2in $end
$var wire 1 Wx WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xx BL1out $end
$var reg 1 yx I_bar $end
$var reg 1 zx I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 {x k $end
$scope module SRAMcell_inst $end
$var wire 1 |x BL1in $end
$var wire 1 }x BL2in $end
$var wire 1 Wx WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~x BL1out $end
$var reg 1 !y I_bar $end
$var reg 1 "y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 #y k $end
$scope module SRAMcell_inst $end
$var wire 1 $y BL1in $end
$var wire 1 %y BL2in $end
$var wire 1 Wx WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &y BL1out $end
$var reg 1 'y I_bar $end
$var reg 1 (y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 )y k $end
$scope module SRAMcell_inst $end
$var wire 1 *y BL1in $end
$var wire 1 +y BL2in $end
$var wire 1 Wx WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,y BL1out $end
$var reg 1 -y I_bar $end
$var reg 1 .y I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 /y i $end
$scope module SRAMbyte_inst $end
$var wire 1 0y WL $end
$var wire 1 & clk $end
$var wire 8 1y datain [7:0] $end
$var wire 8 2y dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 3y BL1out [7:0] $end
$var reg 8 4y BL1in [7:0] $end
$var reg 8 5y BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 6y k $end
$scope module SRAMcell_inst $end
$var wire 1 7y BL1in $end
$var wire 1 8y BL2in $end
$var wire 1 0y WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9y BL1out $end
$var reg 1 :y I_bar $end
$var reg 1 ;y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 <y k $end
$scope module SRAMcell_inst $end
$var wire 1 =y BL1in $end
$var wire 1 >y BL2in $end
$var wire 1 0y WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?y BL1out $end
$var reg 1 @y I_bar $end
$var reg 1 Ay I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 By k $end
$scope module SRAMcell_inst $end
$var wire 1 Cy BL1in $end
$var wire 1 Dy BL2in $end
$var wire 1 0y WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ey BL1out $end
$var reg 1 Fy I_bar $end
$var reg 1 Gy I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Hy k $end
$scope module SRAMcell_inst $end
$var wire 1 Iy BL1in $end
$var wire 1 Jy BL2in $end
$var wire 1 0y WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ky BL1out $end
$var reg 1 Ly I_bar $end
$var reg 1 My I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Ny k $end
$scope module SRAMcell_inst $end
$var wire 1 Oy BL1in $end
$var wire 1 Py BL2in $end
$var wire 1 0y WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Qy BL1out $end
$var reg 1 Ry I_bar $end
$var reg 1 Sy I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Ty k $end
$scope module SRAMcell_inst $end
$var wire 1 Uy BL1in $end
$var wire 1 Vy BL2in $end
$var wire 1 0y WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Wy BL1out $end
$var reg 1 Xy I_bar $end
$var reg 1 Yy I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Zy k $end
$scope module SRAMcell_inst $end
$var wire 1 [y BL1in $end
$var wire 1 \y BL2in $end
$var wire 1 0y WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]y BL1out $end
$var reg 1 ^y I_bar $end
$var reg 1 _y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 `y k $end
$scope module SRAMcell_inst $end
$var wire 1 ay BL1in $end
$var wire 1 by BL2in $end
$var wire 1 0y WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cy BL1out $end
$var reg 1 dy I_bar $end
$var reg 1 ey I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[37] $end
$var parameter 7 fy i $end
$scope module SRAMaddress_inst $end
$var wire 1 gy WL $end
$var wire 4 hy byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 iy datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 jy dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 ky i $end
$scope module SRAMbyte_inst $end
$var wire 1 ly WL $end
$var wire 1 & clk $end
$var wire 8 my datain [7:0] $end
$var wire 8 ny dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 oy BL1out [7:0] $end
$var reg 8 py BL1in [7:0] $end
$var reg 8 qy BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ry k $end
$scope module SRAMcell_inst $end
$var wire 1 sy BL1in $end
$var wire 1 ty BL2in $end
$var wire 1 ly WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uy BL1out $end
$var reg 1 vy I_bar $end
$var reg 1 wy I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 xy k $end
$scope module SRAMcell_inst $end
$var wire 1 yy BL1in $end
$var wire 1 zy BL2in $end
$var wire 1 ly WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {y BL1out $end
$var reg 1 |y I_bar $end
$var reg 1 }y I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ~y k $end
$scope module SRAMcell_inst $end
$var wire 1 !z BL1in $end
$var wire 1 "z BL2in $end
$var wire 1 ly WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #z BL1out $end
$var reg 1 $z I_bar $end
$var reg 1 %z I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 &z k $end
$scope module SRAMcell_inst $end
$var wire 1 'z BL1in $end
$var wire 1 (z BL2in $end
$var wire 1 ly WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )z BL1out $end
$var reg 1 *z I_bar $end
$var reg 1 +z I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ,z k $end
$scope module SRAMcell_inst $end
$var wire 1 -z BL1in $end
$var wire 1 .z BL2in $end
$var wire 1 ly WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /z BL1out $end
$var reg 1 0z I_bar $end
$var reg 1 1z I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 2z k $end
$scope module SRAMcell_inst $end
$var wire 1 3z BL1in $end
$var wire 1 4z BL2in $end
$var wire 1 ly WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5z BL1out $end
$var reg 1 6z I_bar $end
$var reg 1 7z I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 8z k $end
$scope module SRAMcell_inst $end
$var wire 1 9z BL1in $end
$var wire 1 :z BL2in $end
$var wire 1 ly WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;z BL1out $end
$var reg 1 <z I_bar $end
$var reg 1 =z I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 >z k $end
$scope module SRAMcell_inst $end
$var wire 1 ?z BL1in $end
$var wire 1 @z BL2in $end
$var wire 1 ly WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Az BL1out $end
$var reg 1 Bz I_bar $end
$var reg 1 Cz I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 Dz i $end
$scope module SRAMbyte_inst $end
$var wire 1 Ez WL $end
$var wire 1 & clk $end
$var wire 8 Fz datain [7:0] $end
$var wire 8 Gz dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Hz BL1out [7:0] $end
$var reg 8 Iz BL1in [7:0] $end
$var reg 8 Jz BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Kz k $end
$scope module SRAMcell_inst $end
$var wire 1 Lz BL1in $end
$var wire 1 Mz BL2in $end
$var wire 1 Ez WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Nz BL1out $end
$var reg 1 Oz I_bar $end
$var reg 1 Pz I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Qz k $end
$scope module SRAMcell_inst $end
$var wire 1 Rz BL1in $end
$var wire 1 Sz BL2in $end
$var wire 1 Ez WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Tz BL1out $end
$var reg 1 Uz I_bar $end
$var reg 1 Vz I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Wz k $end
$scope module SRAMcell_inst $end
$var wire 1 Xz BL1in $end
$var wire 1 Yz BL2in $end
$var wire 1 Ez WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zz BL1out $end
$var reg 1 [z I_bar $end
$var reg 1 \z I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ]z k $end
$scope module SRAMcell_inst $end
$var wire 1 ^z BL1in $end
$var wire 1 _z BL2in $end
$var wire 1 Ez WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `z BL1out $end
$var reg 1 az I_bar $end
$var reg 1 bz I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 cz k $end
$scope module SRAMcell_inst $end
$var wire 1 dz BL1in $end
$var wire 1 ez BL2in $end
$var wire 1 Ez WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fz BL1out $end
$var reg 1 gz I_bar $end
$var reg 1 hz I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 iz k $end
$scope module SRAMcell_inst $end
$var wire 1 jz BL1in $end
$var wire 1 kz BL2in $end
$var wire 1 Ez WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lz BL1out $end
$var reg 1 mz I_bar $end
$var reg 1 nz I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 oz k $end
$scope module SRAMcell_inst $end
$var wire 1 pz BL1in $end
$var wire 1 qz BL2in $end
$var wire 1 Ez WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rz BL1out $end
$var reg 1 sz I_bar $end
$var reg 1 tz I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 uz k $end
$scope module SRAMcell_inst $end
$var wire 1 vz BL1in $end
$var wire 1 wz BL2in $end
$var wire 1 Ez WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xz BL1out $end
$var reg 1 yz I_bar $end
$var reg 1 zz I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 {z i $end
$scope module SRAMbyte_inst $end
$var wire 1 |z WL $end
$var wire 1 & clk $end
$var wire 8 }z datain [7:0] $end
$var wire 8 ~z dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 !{ BL1out [7:0] $end
$var reg 8 "{ BL1in [7:0] $end
$var reg 8 #{ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ${ k $end
$scope module SRAMcell_inst $end
$var wire 1 %{ BL1in $end
$var wire 1 &{ BL2in $end
$var wire 1 |z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '{ BL1out $end
$var reg 1 ({ I_bar $end
$var reg 1 ){ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 *{ k $end
$scope module SRAMcell_inst $end
$var wire 1 +{ BL1in $end
$var wire 1 ,{ BL2in $end
$var wire 1 |z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -{ BL1out $end
$var reg 1 .{ I_bar $end
$var reg 1 /{ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 0{ k $end
$scope module SRAMcell_inst $end
$var wire 1 1{ BL1in $end
$var wire 1 2{ BL2in $end
$var wire 1 |z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3{ BL1out $end
$var reg 1 4{ I_bar $end
$var reg 1 5{ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 6{ k $end
$scope module SRAMcell_inst $end
$var wire 1 7{ BL1in $end
$var wire 1 8{ BL2in $end
$var wire 1 |z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9{ BL1out $end
$var reg 1 :{ I_bar $end
$var reg 1 ;{ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 <{ k $end
$scope module SRAMcell_inst $end
$var wire 1 ={ BL1in $end
$var wire 1 >{ BL2in $end
$var wire 1 |z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?{ BL1out $end
$var reg 1 @{ I_bar $end
$var reg 1 A{ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 B{ k $end
$scope module SRAMcell_inst $end
$var wire 1 C{ BL1in $end
$var wire 1 D{ BL2in $end
$var wire 1 |z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E{ BL1out $end
$var reg 1 F{ I_bar $end
$var reg 1 G{ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 H{ k $end
$scope module SRAMcell_inst $end
$var wire 1 I{ BL1in $end
$var wire 1 J{ BL2in $end
$var wire 1 |z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K{ BL1out $end
$var reg 1 L{ I_bar $end
$var reg 1 M{ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 N{ k $end
$scope module SRAMcell_inst $end
$var wire 1 O{ BL1in $end
$var wire 1 P{ BL2in $end
$var wire 1 |z WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q{ BL1out $end
$var reg 1 R{ I_bar $end
$var reg 1 S{ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 T{ i $end
$scope module SRAMbyte_inst $end
$var wire 1 U{ WL $end
$var wire 1 & clk $end
$var wire 8 V{ datain [7:0] $end
$var wire 8 W{ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 X{ BL1out [7:0] $end
$var reg 8 Y{ BL1in [7:0] $end
$var reg 8 Z{ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 [{ k $end
$scope module SRAMcell_inst $end
$var wire 1 \{ BL1in $end
$var wire 1 ]{ BL2in $end
$var wire 1 U{ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^{ BL1out $end
$var reg 1 _{ I_bar $end
$var reg 1 `{ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 a{ k $end
$scope module SRAMcell_inst $end
$var wire 1 b{ BL1in $end
$var wire 1 c{ BL2in $end
$var wire 1 U{ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d{ BL1out $end
$var reg 1 e{ I_bar $end
$var reg 1 f{ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 g{ k $end
$scope module SRAMcell_inst $end
$var wire 1 h{ BL1in $end
$var wire 1 i{ BL2in $end
$var wire 1 U{ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j{ BL1out $end
$var reg 1 k{ I_bar $end
$var reg 1 l{ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 m{ k $end
$scope module SRAMcell_inst $end
$var wire 1 n{ BL1in $end
$var wire 1 o{ BL2in $end
$var wire 1 U{ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p{ BL1out $end
$var reg 1 q{ I_bar $end
$var reg 1 r{ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 s{ k $end
$scope module SRAMcell_inst $end
$var wire 1 t{ BL1in $end
$var wire 1 u{ BL2in $end
$var wire 1 U{ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v{ BL1out $end
$var reg 1 w{ I_bar $end
$var reg 1 x{ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 y{ k $end
$scope module SRAMcell_inst $end
$var wire 1 z{ BL1in $end
$var wire 1 {{ BL2in $end
$var wire 1 U{ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |{ BL1out $end
$var reg 1 }{ I_bar $end
$var reg 1 ~{ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 !| k $end
$scope module SRAMcell_inst $end
$var wire 1 "| BL1in $end
$var wire 1 #| BL2in $end
$var wire 1 U{ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $| BL1out $end
$var reg 1 %| I_bar $end
$var reg 1 &| I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 '| k $end
$scope module SRAMcell_inst $end
$var wire 1 (| BL1in $end
$var wire 1 )| BL2in $end
$var wire 1 U{ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *| BL1out $end
$var reg 1 +| I_bar $end
$var reg 1 ,| I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[38] $end
$var parameter 7 -| i $end
$scope module SRAMaddress_inst $end
$var wire 1 .| WL $end
$var wire 4 /| byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 0| datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 1| dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 2| i $end
$scope module SRAMbyte_inst $end
$var wire 1 3| WL $end
$var wire 1 & clk $end
$var wire 8 4| datain [7:0] $end
$var wire 8 5| dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 6| BL1out [7:0] $end
$var reg 8 7| BL1in [7:0] $end
$var reg 8 8| BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 9| k $end
$scope module SRAMcell_inst $end
$var wire 1 :| BL1in $end
$var wire 1 ;| BL2in $end
$var wire 1 3| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <| BL1out $end
$var reg 1 =| I_bar $end
$var reg 1 >| I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ?| k $end
$scope module SRAMcell_inst $end
$var wire 1 @| BL1in $end
$var wire 1 A| BL2in $end
$var wire 1 3| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B| BL1out $end
$var reg 1 C| I_bar $end
$var reg 1 D| I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 E| k $end
$scope module SRAMcell_inst $end
$var wire 1 F| BL1in $end
$var wire 1 G| BL2in $end
$var wire 1 3| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H| BL1out $end
$var reg 1 I| I_bar $end
$var reg 1 J| I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 K| k $end
$scope module SRAMcell_inst $end
$var wire 1 L| BL1in $end
$var wire 1 M| BL2in $end
$var wire 1 3| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N| BL1out $end
$var reg 1 O| I_bar $end
$var reg 1 P| I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Q| k $end
$scope module SRAMcell_inst $end
$var wire 1 R| BL1in $end
$var wire 1 S| BL2in $end
$var wire 1 3| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T| BL1out $end
$var reg 1 U| I_bar $end
$var reg 1 V| I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 W| k $end
$scope module SRAMcell_inst $end
$var wire 1 X| BL1in $end
$var wire 1 Y| BL2in $end
$var wire 1 3| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z| BL1out $end
$var reg 1 [| I_bar $end
$var reg 1 \| I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ]| k $end
$scope module SRAMcell_inst $end
$var wire 1 ^| BL1in $end
$var wire 1 _| BL2in $end
$var wire 1 3| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `| BL1out $end
$var reg 1 a| I_bar $end
$var reg 1 b| I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 c| k $end
$scope module SRAMcell_inst $end
$var wire 1 d| BL1in $end
$var wire 1 e| BL2in $end
$var wire 1 3| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f| BL1out $end
$var reg 1 g| I_bar $end
$var reg 1 h| I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 i| i $end
$scope module SRAMbyte_inst $end
$var wire 1 j| WL $end
$var wire 1 & clk $end
$var wire 8 k| datain [7:0] $end
$var wire 8 l| dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 m| BL1out [7:0] $end
$var reg 8 n| BL1in [7:0] $end
$var reg 8 o| BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 p| k $end
$scope module SRAMcell_inst $end
$var wire 1 q| BL1in $end
$var wire 1 r| BL2in $end
$var wire 1 j| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s| BL1out $end
$var reg 1 t| I_bar $end
$var reg 1 u| I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 v| k $end
$scope module SRAMcell_inst $end
$var wire 1 w| BL1in $end
$var wire 1 x| BL2in $end
$var wire 1 j| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y| BL1out $end
$var reg 1 z| I_bar $end
$var reg 1 {| I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 || k $end
$scope module SRAMcell_inst $end
$var wire 1 }| BL1in $end
$var wire 1 ~| BL2in $end
$var wire 1 j| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !} BL1out $end
$var reg 1 "} I_bar $end
$var reg 1 #} I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 $} k $end
$scope module SRAMcell_inst $end
$var wire 1 %} BL1in $end
$var wire 1 &} BL2in $end
$var wire 1 j| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '} BL1out $end
$var reg 1 (} I_bar $end
$var reg 1 )} I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 *} k $end
$scope module SRAMcell_inst $end
$var wire 1 +} BL1in $end
$var wire 1 ,} BL2in $end
$var wire 1 j| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -} BL1out $end
$var reg 1 .} I_bar $end
$var reg 1 /} I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 0} k $end
$scope module SRAMcell_inst $end
$var wire 1 1} BL1in $end
$var wire 1 2} BL2in $end
$var wire 1 j| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3} BL1out $end
$var reg 1 4} I_bar $end
$var reg 1 5} I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 6} k $end
$scope module SRAMcell_inst $end
$var wire 1 7} BL1in $end
$var wire 1 8} BL2in $end
$var wire 1 j| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9} BL1out $end
$var reg 1 :} I_bar $end
$var reg 1 ;} I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 <} k $end
$scope module SRAMcell_inst $end
$var wire 1 =} BL1in $end
$var wire 1 >} BL2in $end
$var wire 1 j| WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?} BL1out $end
$var reg 1 @} I_bar $end
$var reg 1 A} I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 B} i $end
$scope module SRAMbyte_inst $end
$var wire 1 C} WL $end
$var wire 1 & clk $end
$var wire 8 D} datain [7:0] $end
$var wire 8 E} dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 F} BL1out [7:0] $end
$var reg 8 G} BL1in [7:0] $end
$var reg 8 H} BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 I} k $end
$scope module SRAMcell_inst $end
$var wire 1 J} BL1in $end
$var wire 1 K} BL2in $end
$var wire 1 C} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L} BL1out $end
$var reg 1 M} I_bar $end
$var reg 1 N} I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 O} k $end
$scope module SRAMcell_inst $end
$var wire 1 P} BL1in $end
$var wire 1 Q} BL2in $end
$var wire 1 C} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R} BL1out $end
$var reg 1 S} I_bar $end
$var reg 1 T} I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 U} k $end
$scope module SRAMcell_inst $end
$var wire 1 V} BL1in $end
$var wire 1 W} BL2in $end
$var wire 1 C} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X} BL1out $end
$var reg 1 Y} I_bar $end
$var reg 1 Z} I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 [} k $end
$scope module SRAMcell_inst $end
$var wire 1 \} BL1in $end
$var wire 1 ]} BL2in $end
$var wire 1 C} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^} BL1out $end
$var reg 1 _} I_bar $end
$var reg 1 `} I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 a} k $end
$scope module SRAMcell_inst $end
$var wire 1 b} BL1in $end
$var wire 1 c} BL2in $end
$var wire 1 C} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d} BL1out $end
$var reg 1 e} I_bar $end
$var reg 1 f} I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 g} k $end
$scope module SRAMcell_inst $end
$var wire 1 h} BL1in $end
$var wire 1 i} BL2in $end
$var wire 1 C} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j} BL1out $end
$var reg 1 k} I_bar $end
$var reg 1 l} I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 m} k $end
$scope module SRAMcell_inst $end
$var wire 1 n} BL1in $end
$var wire 1 o} BL2in $end
$var wire 1 C} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p} BL1out $end
$var reg 1 q} I_bar $end
$var reg 1 r} I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 s} k $end
$scope module SRAMcell_inst $end
$var wire 1 t} BL1in $end
$var wire 1 u} BL2in $end
$var wire 1 C} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v} BL1out $end
$var reg 1 w} I_bar $end
$var reg 1 x} I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 y} i $end
$scope module SRAMbyte_inst $end
$var wire 1 z} WL $end
$var wire 1 & clk $end
$var wire 8 {} datain [7:0] $end
$var wire 8 |} dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 }} BL1out [7:0] $end
$var reg 8 ~} BL1in [7:0] $end
$var reg 8 !~ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 "~ k $end
$scope module SRAMcell_inst $end
$var wire 1 #~ BL1in $end
$var wire 1 $~ BL2in $end
$var wire 1 z} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %~ BL1out $end
$var reg 1 &~ I_bar $end
$var reg 1 '~ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 (~ k $end
$scope module SRAMcell_inst $end
$var wire 1 )~ BL1in $end
$var wire 1 *~ BL2in $end
$var wire 1 z} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +~ BL1out $end
$var reg 1 ,~ I_bar $end
$var reg 1 -~ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 .~ k $end
$scope module SRAMcell_inst $end
$var wire 1 /~ BL1in $end
$var wire 1 0~ BL2in $end
$var wire 1 z} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1~ BL1out $end
$var reg 1 2~ I_bar $end
$var reg 1 3~ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 4~ k $end
$scope module SRAMcell_inst $end
$var wire 1 5~ BL1in $end
$var wire 1 6~ BL2in $end
$var wire 1 z} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7~ BL1out $end
$var reg 1 8~ I_bar $end
$var reg 1 9~ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 :~ k $end
$scope module SRAMcell_inst $end
$var wire 1 ;~ BL1in $end
$var wire 1 <~ BL2in $end
$var wire 1 z} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =~ BL1out $end
$var reg 1 >~ I_bar $end
$var reg 1 ?~ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 @~ k $end
$scope module SRAMcell_inst $end
$var wire 1 A~ BL1in $end
$var wire 1 B~ BL2in $end
$var wire 1 z} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C~ BL1out $end
$var reg 1 D~ I_bar $end
$var reg 1 E~ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 F~ k $end
$scope module SRAMcell_inst $end
$var wire 1 G~ BL1in $end
$var wire 1 H~ BL2in $end
$var wire 1 z} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I~ BL1out $end
$var reg 1 J~ I_bar $end
$var reg 1 K~ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 L~ k $end
$scope module SRAMcell_inst $end
$var wire 1 M~ BL1in $end
$var wire 1 N~ BL2in $end
$var wire 1 z} WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O~ BL1out $end
$var reg 1 P~ I_bar $end
$var reg 1 Q~ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[39] $end
$var parameter 7 R~ i $end
$scope module SRAMaddress_inst $end
$var wire 1 S~ WL $end
$var wire 4 T~ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 U~ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 V~ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 W~ i $end
$scope module SRAMbyte_inst $end
$var wire 1 X~ WL $end
$var wire 1 & clk $end
$var wire 8 Y~ datain [7:0] $end
$var wire 8 Z~ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 [~ BL1out [7:0] $end
$var reg 8 \~ BL1in [7:0] $end
$var reg 8 ]~ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ^~ k $end
$scope module SRAMcell_inst $end
$var wire 1 _~ BL1in $end
$var wire 1 `~ BL2in $end
$var wire 1 X~ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a~ BL1out $end
$var reg 1 b~ I_bar $end
$var reg 1 c~ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 d~ k $end
$scope module SRAMcell_inst $end
$var wire 1 e~ BL1in $end
$var wire 1 f~ BL2in $end
$var wire 1 X~ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g~ BL1out $end
$var reg 1 h~ I_bar $end
$var reg 1 i~ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 j~ k $end
$scope module SRAMcell_inst $end
$var wire 1 k~ BL1in $end
$var wire 1 l~ BL2in $end
$var wire 1 X~ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m~ BL1out $end
$var reg 1 n~ I_bar $end
$var reg 1 o~ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 p~ k $end
$scope module SRAMcell_inst $end
$var wire 1 q~ BL1in $end
$var wire 1 r~ BL2in $end
$var wire 1 X~ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s~ BL1out $end
$var reg 1 t~ I_bar $end
$var reg 1 u~ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 v~ k $end
$scope module SRAMcell_inst $end
$var wire 1 w~ BL1in $end
$var wire 1 x~ BL2in $end
$var wire 1 X~ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y~ BL1out $end
$var reg 1 z~ I_bar $end
$var reg 1 {~ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 |~ k $end
$scope module SRAMcell_inst $end
$var wire 1 }~ BL1in $end
$var wire 1 ~~ BL2in $end
$var wire 1 X~ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !!" BL1out $end
$var reg 1 "!" I_bar $end
$var reg 1 #!" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 $!" k $end
$scope module SRAMcell_inst $end
$var wire 1 %!" BL1in $end
$var wire 1 &!" BL2in $end
$var wire 1 X~ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '!" BL1out $end
$var reg 1 (!" I_bar $end
$var reg 1 )!" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 *!" k $end
$scope module SRAMcell_inst $end
$var wire 1 +!" BL1in $end
$var wire 1 ,!" BL2in $end
$var wire 1 X~ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -!" BL1out $end
$var reg 1 .!" I_bar $end
$var reg 1 /!" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 0!" i $end
$scope module SRAMbyte_inst $end
$var wire 1 1!" WL $end
$var wire 1 & clk $end
$var wire 8 2!" datain [7:0] $end
$var wire 8 3!" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 4!" BL1out [7:0] $end
$var reg 8 5!" BL1in [7:0] $end
$var reg 8 6!" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 7!" k $end
$scope module SRAMcell_inst $end
$var wire 1 8!" BL1in $end
$var wire 1 9!" BL2in $end
$var wire 1 1!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :!" BL1out $end
$var reg 1 ;!" I_bar $end
$var reg 1 <!" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 =!" k $end
$scope module SRAMcell_inst $end
$var wire 1 >!" BL1in $end
$var wire 1 ?!" BL2in $end
$var wire 1 1!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @!" BL1out $end
$var reg 1 A!" I_bar $end
$var reg 1 B!" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 C!" k $end
$scope module SRAMcell_inst $end
$var wire 1 D!" BL1in $end
$var wire 1 E!" BL2in $end
$var wire 1 1!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F!" BL1out $end
$var reg 1 G!" I_bar $end
$var reg 1 H!" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 I!" k $end
$scope module SRAMcell_inst $end
$var wire 1 J!" BL1in $end
$var wire 1 K!" BL2in $end
$var wire 1 1!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L!" BL1out $end
$var reg 1 M!" I_bar $end
$var reg 1 N!" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 O!" k $end
$scope module SRAMcell_inst $end
$var wire 1 P!" BL1in $end
$var wire 1 Q!" BL2in $end
$var wire 1 1!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R!" BL1out $end
$var reg 1 S!" I_bar $end
$var reg 1 T!" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 U!" k $end
$scope module SRAMcell_inst $end
$var wire 1 V!" BL1in $end
$var wire 1 W!" BL2in $end
$var wire 1 1!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X!" BL1out $end
$var reg 1 Y!" I_bar $end
$var reg 1 Z!" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 [!" k $end
$scope module SRAMcell_inst $end
$var wire 1 \!" BL1in $end
$var wire 1 ]!" BL2in $end
$var wire 1 1!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^!" BL1out $end
$var reg 1 _!" I_bar $end
$var reg 1 `!" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 a!" k $end
$scope module SRAMcell_inst $end
$var wire 1 b!" BL1in $end
$var wire 1 c!" BL2in $end
$var wire 1 1!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d!" BL1out $end
$var reg 1 e!" I_bar $end
$var reg 1 f!" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 g!" i $end
$scope module SRAMbyte_inst $end
$var wire 1 h!" WL $end
$var wire 1 & clk $end
$var wire 8 i!" datain [7:0] $end
$var wire 8 j!" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 k!" BL1out [7:0] $end
$var reg 8 l!" BL1in [7:0] $end
$var reg 8 m!" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 n!" k $end
$scope module SRAMcell_inst $end
$var wire 1 o!" BL1in $end
$var wire 1 p!" BL2in $end
$var wire 1 h!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q!" BL1out $end
$var reg 1 r!" I_bar $end
$var reg 1 s!" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 t!" k $end
$scope module SRAMcell_inst $end
$var wire 1 u!" BL1in $end
$var wire 1 v!" BL2in $end
$var wire 1 h!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w!" BL1out $end
$var reg 1 x!" I_bar $end
$var reg 1 y!" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 z!" k $end
$scope module SRAMcell_inst $end
$var wire 1 {!" BL1in $end
$var wire 1 |!" BL2in $end
$var wire 1 h!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }!" BL1out $end
$var reg 1 ~!" I_bar $end
$var reg 1 !"" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 """ k $end
$scope module SRAMcell_inst $end
$var wire 1 #"" BL1in $end
$var wire 1 $"" BL2in $end
$var wire 1 h!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %"" BL1out $end
$var reg 1 &"" I_bar $end
$var reg 1 '"" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ("" k $end
$scope module SRAMcell_inst $end
$var wire 1 )"" BL1in $end
$var wire 1 *"" BL2in $end
$var wire 1 h!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +"" BL1out $end
$var reg 1 ,"" I_bar $end
$var reg 1 -"" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ."" k $end
$scope module SRAMcell_inst $end
$var wire 1 /"" BL1in $end
$var wire 1 0"" BL2in $end
$var wire 1 h!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1"" BL1out $end
$var reg 1 2"" I_bar $end
$var reg 1 3"" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 4"" k $end
$scope module SRAMcell_inst $end
$var wire 1 5"" BL1in $end
$var wire 1 6"" BL2in $end
$var wire 1 h!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7"" BL1out $end
$var reg 1 8"" I_bar $end
$var reg 1 9"" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 :"" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;"" BL1in $end
$var wire 1 <"" BL2in $end
$var wire 1 h!" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ="" BL1out $end
$var reg 1 >"" I_bar $end
$var reg 1 ?"" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 @"" i $end
$scope module SRAMbyte_inst $end
$var wire 1 A"" WL $end
$var wire 1 & clk $end
$var wire 8 B"" datain [7:0] $end
$var wire 8 C"" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 D"" BL1out [7:0] $end
$var reg 8 E"" BL1in [7:0] $end
$var reg 8 F"" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 G"" k $end
$scope module SRAMcell_inst $end
$var wire 1 H"" BL1in $end
$var wire 1 I"" BL2in $end
$var wire 1 A"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J"" BL1out $end
$var reg 1 K"" I_bar $end
$var reg 1 L"" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 M"" k $end
$scope module SRAMcell_inst $end
$var wire 1 N"" BL1in $end
$var wire 1 O"" BL2in $end
$var wire 1 A"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P"" BL1out $end
$var reg 1 Q"" I_bar $end
$var reg 1 R"" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 S"" k $end
$scope module SRAMcell_inst $end
$var wire 1 T"" BL1in $end
$var wire 1 U"" BL2in $end
$var wire 1 A"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V"" BL1out $end
$var reg 1 W"" I_bar $end
$var reg 1 X"" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Y"" k $end
$scope module SRAMcell_inst $end
$var wire 1 Z"" BL1in $end
$var wire 1 ["" BL2in $end
$var wire 1 A"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \"" BL1out $end
$var reg 1 ]"" I_bar $end
$var reg 1 ^"" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 _"" k $end
$scope module SRAMcell_inst $end
$var wire 1 `"" BL1in $end
$var wire 1 a"" BL2in $end
$var wire 1 A"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b"" BL1out $end
$var reg 1 c"" I_bar $end
$var reg 1 d"" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 e"" k $end
$scope module SRAMcell_inst $end
$var wire 1 f"" BL1in $end
$var wire 1 g"" BL2in $end
$var wire 1 A"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h"" BL1out $end
$var reg 1 i"" I_bar $end
$var reg 1 j"" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 k"" k $end
$scope module SRAMcell_inst $end
$var wire 1 l"" BL1in $end
$var wire 1 m"" BL2in $end
$var wire 1 A"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n"" BL1out $end
$var reg 1 o"" I_bar $end
$var reg 1 p"" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 q"" k $end
$scope module SRAMcell_inst $end
$var wire 1 r"" BL1in $end
$var wire 1 s"" BL2in $end
$var wire 1 A"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t"" BL1out $end
$var reg 1 u"" I_bar $end
$var reg 1 v"" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[40] $end
$var parameter 7 w"" i $end
$scope module SRAMaddress_inst $end
$var wire 1 x"" WL $end
$var wire 4 y"" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 z"" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 {"" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 |"" i $end
$scope module SRAMbyte_inst $end
$var wire 1 }"" WL $end
$var wire 1 & clk $end
$var wire 8 ~"" datain [7:0] $end
$var wire 8 !#" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 "#" BL1out [7:0] $end
$var reg 8 ##" BL1in [7:0] $end
$var reg 8 $#" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 %#" k $end
$scope module SRAMcell_inst $end
$var wire 1 &#" BL1in $end
$var wire 1 '#" BL2in $end
$var wire 1 }"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (#" BL1out $end
$var reg 1 )#" I_bar $end
$var reg 1 *#" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 +#" k $end
$scope module SRAMcell_inst $end
$var wire 1 ,#" BL1in $end
$var wire 1 -#" BL2in $end
$var wire 1 }"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .#" BL1out $end
$var reg 1 /#" I_bar $end
$var reg 1 0#" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 1#" k $end
$scope module SRAMcell_inst $end
$var wire 1 2#" BL1in $end
$var wire 1 3#" BL2in $end
$var wire 1 }"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4#" BL1out $end
$var reg 1 5#" I_bar $end
$var reg 1 6#" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 7#" k $end
$scope module SRAMcell_inst $end
$var wire 1 8#" BL1in $end
$var wire 1 9#" BL2in $end
$var wire 1 }"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :#" BL1out $end
$var reg 1 ;#" I_bar $end
$var reg 1 <#" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 =#" k $end
$scope module SRAMcell_inst $end
$var wire 1 >#" BL1in $end
$var wire 1 ?#" BL2in $end
$var wire 1 }"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @#" BL1out $end
$var reg 1 A#" I_bar $end
$var reg 1 B#" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 C#" k $end
$scope module SRAMcell_inst $end
$var wire 1 D#" BL1in $end
$var wire 1 E#" BL2in $end
$var wire 1 }"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F#" BL1out $end
$var reg 1 G#" I_bar $end
$var reg 1 H#" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 I#" k $end
$scope module SRAMcell_inst $end
$var wire 1 J#" BL1in $end
$var wire 1 K#" BL2in $end
$var wire 1 }"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L#" BL1out $end
$var reg 1 M#" I_bar $end
$var reg 1 N#" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 O#" k $end
$scope module SRAMcell_inst $end
$var wire 1 P#" BL1in $end
$var wire 1 Q#" BL2in $end
$var wire 1 }"" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R#" BL1out $end
$var reg 1 S#" I_bar $end
$var reg 1 T#" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 U#" i $end
$scope module SRAMbyte_inst $end
$var wire 1 V#" WL $end
$var wire 1 & clk $end
$var wire 8 W#" datain [7:0] $end
$var wire 8 X#" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Y#" BL1out [7:0] $end
$var reg 8 Z#" BL1in [7:0] $end
$var reg 8 [#" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 \#" k $end
$scope module SRAMcell_inst $end
$var wire 1 ]#" BL1in $end
$var wire 1 ^#" BL2in $end
$var wire 1 V#" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _#" BL1out $end
$var reg 1 `#" I_bar $end
$var reg 1 a#" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 b#" k $end
$scope module SRAMcell_inst $end
$var wire 1 c#" BL1in $end
$var wire 1 d#" BL2in $end
$var wire 1 V#" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e#" BL1out $end
$var reg 1 f#" I_bar $end
$var reg 1 g#" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 h#" k $end
$scope module SRAMcell_inst $end
$var wire 1 i#" BL1in $end
$var wire 1 j#" BL2in $end
$var wire 1 V#" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k#" BL1out $end
$var reg 1 l#" I_bar $end
$var reg 1 m#" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 n#" k $end
$scope module SRAMcell_inst $end
$var wire 1 o#" BL1in $end
$var wire 1 p#" BL2in $end
$var wire 1 V#" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q#" BL1out $end
$var reg 1 r#" I_bar $end
$var reg 1 s#" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 t#" k $end
$scope module SRAMcell_inst $end
$var wire 1 u#" BL1in $end
$var wire 1 v#" BL2in $end
$var wire 1 V#" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w#" BL1out $end
$var reg 1 x#" I_bar $end
$var reg 1 y#" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 z#" k $end
$scope module SRAMcell_inst $end
$var wire 1 {#" BL1in $end
$var wire 1 |#" BL2in $end
$var wire 1 V#" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }#" BL1out $end
$var reg 1 ~#" I_bar $end
$var reg 1 !$" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 "$" k $end
$scope module SRAMcell_inst $end
$var wire 1 #$" BL1in $end
$var wire 1 $$" BL2in $end
$var wire 1 V#" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %$" BL1out $end
$var reg 1 &$" I_bar $end
$var reg 1 '$" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ($" k $end
$scope module SRAMcell_inst $end
$var wire 1 )$" BL1in $end
$var wire 1 *$" BL2in $end
$var wire 1 V#" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +$" BL1out $end
$var reg 1 ,$" I_bar $end
$var reg 1 -$" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 .$" i $end
$scope module SRAMbyte_inst $end
$var wire 1 /$" WL $end
$var wire 1 & clk $end
$var wire 8 0$" datain [7:0] $end
$var wire 8 1$" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 2$" BL1out [7:0] $end
$var reg 8 3$" BL1in [7:0] $end
$var reg 8 4$" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 5$" k $end
$scope module SRAMcell_inst $end
$var wire 1 6$" BL1in $end
$var wire 1 7$" BL2in $end
$var wire 1 /$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8$" BL1out $end
$var reg 1 9$" I_bar $end
$var reg 1 :$" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ;$" k $end
$scope module SRAMcell_inst $end
$var wire 1 <$" BL1in $end
$var wire 1 =$" BL2in $end
$var wire 1 /$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >$" BL1out $end
$var reg 1 ?$" I_bar $end
$var reg 1 @$" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 A$" k $end
$scope module SRAMcell_inst $end
$var wire 1 B$" BL1in $end
$var wire 1 C$" BL2in $end
$var wire 1 /$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D$" BL1out $end
$var reg 1 E$" I_bar $end
$var reg 1 F$" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 G$" k $end
$scope module SRAMcell_inst $end
$var wire 1 H$" BL1in $end
$var wire 1 I$" BL2in $end
$var wire 1 /$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J$" BL1out $end
$var reg 1 K$" I_bar $end
$var reg 1 L$" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 M$" k $end
$scope module SRAMcell_inst $end
$var wire 1 N$" BL1in $end
$var wire 1 O$" BL2in $end
$var wire 1 /$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P$" BL1out $end
$var reg 1 Q$" I_bar $end
$var reg 1 R$" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 S$" k $end
$scope module SRAMcell_inst $end
$var wire 1 T$" BL1in $end
$var wire 1 U$" BL2in $end
$var wire 1 /$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V$" BL1out $end
$var reg 1 W$" I_bar $end
$var reg 1 X$" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Y$" k $end
$scope module SRAMcell_inst $end
$var wire 1 Z$" BL1in $end
$var wire 1 [$" BL2in $end
$var wire 1 /$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \$" BL1out $end
$var reg 1 ]$" I_bar $end
$var reg 1 ^$" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 _$" k $end
$scope module SRAMcell_inst $end
$var wire 1 `$" BL1in $end
$var wire 1 a$" BL2in $end
$var wire 1 /$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b$" BL1out $end
$var reg 1 c$" I_bar $end
$var reg 1 d$" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 e$" i $end
$scope module SRAMbyte_inst $end
$var wire 1 f$" WL $end
$var wire 1 & clk $end
$var wire 8 g$" datain [7:0] $end
$var wire 8 h$" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 i$" BL1out [7:0] $end
$var reg 8 j$" BL1in [7:0] $end
$var reg 8 k$" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 l$" k $end
$scope module SRAMcell_inst $end
$var wire 1 m$" BL1in $end
$var wire 1 n$" BL2in $end
$var wire 1 f$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o$" BL1out $end
$var reg 1 p$" I_bar $end
$var reg 1 q$" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 r$" k $end
$scope module SRAMcell_inst $end
$var wire 1 s$" BL1in $end
$var wire 1 t$" BL2in $end
$var wire 1 f$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u$" BL1out $end
$var reg 1 v$" I_bar $end
$var reg 1 w$" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 x$" k $end
$scope module SRAMcell_inst $end
$var wire 1 y$" BL1in $end
$var wire 1 z$" BL2in $end
$var wire 1 f$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {$" BL1out $end
$var reg 1 |$" I_bar $end
$var reg 1 }$" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ~$" k $end
$scope module SRAMcell_inst $end
$var wire 1 !%" BL1in $end
$var wire 1 "%" BL2in $end
$var wire 1 f$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #%" BL1out $end
$var reg 1 $%" I_bar $end
$var reg 1 %%" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 &%" k $end
$scope module SRAMcell_inst $end
$var wire 1 '%" BL1in $end
$var wire 1 (%" BL2in $end
$var wire 1 f$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )%" BL1out $end
$var reg 1 *%" I_bar $end
$var reg 1 +%" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ,%" k $end
$scope module SRAMcell_inst $end
$var wire 1 -%" BL1in $end
$var wire 1 .%" BL2in $end
$var wire 1 f$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /%" BL1out $end
$var reg 1 0%" I_bar $end
$var reg 1 1%" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 2%" k $end
$scope module SRAMcell_inst $end
$var wire 1 3%" BL1in $end
$var wire 1 4%" BL2in $end
$var wire 1 f$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5%" BL1out $end
$var reg 1 6%" I_bar $end
$var reg 1 7%" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 8%" k $end
$scope module SRAMcell_inst $end
$var wire 1 9%" BL1in $end
$var wire 1 :%" BL2in $end
$var wire 1 f$" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;%" BL1out $end
$var reg 1 <%" I_bar $end
$var reg 1 =%" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[41] $end
$var parameter 7 >%" i $end
$scope module SRAMaddress_inst $end
$var wire 1 ?%" WL $end
$var wire 4 @%" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 A%" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 B%" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 C%" i $end
$scope module SRAMbyte_inst $end
$var wire 1 D%" WL $end
$var wire 1 & clk $end
$var wire 8 E%" datain [7:0] $end
$var wire 8 F%" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 G%" BL1out [7:0] $end
$var reg 8 H%" BL1in [7:0] $end
$var reg 8 I%" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 J%" k $end
$scope module SRAMcell_inst $end
$var wire 1 K%" BL1in $end
$var wire 1 L%" BL2in $end
$var wire 1 D%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M%" BL1out $end
$var reg 1 N%" I_bar $end
$var reg 1 O%" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 P%" k $end
$scope module SRAMcell_inst $end
$var wire 1 Q%" BL1in $end
$var wire 1 R%" BL2in $end
$var wire 1 D%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S%" BL1out $end
$var reg 1 T%" I_bar $end
$var reg 1 U%" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 V%" k $end
$scope module SRAMcell_inst $end
$var wire 1 W%" BL1in $end
$var wire 1 X%" BL2in $end
$var wire 1 D%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y%" BL1out $end
$var reg 1 Z%" I_bar $end
$var reg 1 [%" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 \%" k $end
$scope module SRAMcell_inst $end
$var wire 1 ]%" BL1in $end
$var wire 1 ^%" BL2in $end
$var wire 1 D%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _%" BL1out $end
$var reg 1 `%" I_bar $end
$var reg 1 a%" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 b%" k $end
$scope module SRAMcell_inst $end
$var wire 1 c%" BL1in $end
$var wire 1 d%" BL2in $end
$var wire 1 D%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e%" BL1out $end
$var reg 1 f%" I_bar $end
$var reg 1 g%" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 h%" k $end
$scope module SRAMcell_inst $end
$var wire 1 i%" BL1in $end
$var wire 1 j%" BL2in $end
$var wire 1 D%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k%" BL1out $end
$var reg 1 l%" I_bar $end
$var reg 1 m%" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 n%" k $end
$scope module SRAMcell_inst $end
$var wire 1 o%" BL1in $end
$var wire 1 p%" BL2in $end
$var wire 1 D%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q%" BL1out $end
$var reg 1 r%" I_bar $end
$var reg 1 s%" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 t%" k $end
$scope module SRAMcell_inst $end
$var wire 1 u%" BL1in $end
$var wire 1 v%" BL2in $end
$var wire 1 D%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w%" BL1out $end
$var reg 1 x%" I_bar $end
$var reg 1 y%" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 z%" i $end
$scope module SRAMbyte_inst $end
$var wire 1 {%" WL $end
$var wire 1 & clk $end
$var wire 8 |%" datain [7:0] $end
$var wire 8 }%" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ~%" BL1out [7:0] $end
$var reg 8 !&" BL1in [7:0] $end
$var reg 8 "&" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 #&" k $end
$scope module SRAMcell_inst $end
$var wire 1 $&" BL1in $end
$var wire 1 %&" BL2in $end
$var wire 1 {%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &&" BL1out $end
$var reg 1 '&" I_bar $end
$var reg 1 (&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 )&" k $end
$scope module SRAMcell_inst $end
$var wire 1 *&" BL1in $end
$var wire 1 +&" BL2in $end
$var wire 1 {%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,&" BL1out $end
$var reg 1 -&" I_bar $end
$var reg 1 .&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 /&" k $end
$scope module SRAMcell_inst $end
$var wire 1 0&" BL1in $end
$var wire 1 1&" BL2in $end
$var wire 1 {%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2&" BL1out $end
$var reg 1 3&" I_bar $end
$var reg 1 4&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 5&" k $end
$scope module SRAMcell_inst $end
$var wire 1 6&" BL1in $end
$var wire 1 7&" BL2in $end
$var wire 1 {%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8&" BL1out $end
$var reg 1 9&" I_bar $end
$var reg 1 :&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ;&" k $end
$scope module SRAMcell_inst $end
$var wire 1 <&" BL1in $end
$var wire 1 =&" BL2in $end
$var wire 1 {%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >&" BL1out $end
$var reg 1 ?&" I_bar $end
$var reg 1 @&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 A&" k $end
$scope module SRAMcell_inst $end
$var wire 1 B&" BL1in $end
$var wire 1 C&" BL2in $end
$var wire 1 {%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D&" BL1out $end
$var reg 1 E&" I_bar $end
$var reg 1 F&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 G&" k $end
$scope module SRAMcell_inst $end
$var wire 1 H&" BL1in $end
$var wire 1 I&" BL2in $end
$var wire 1 {%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J&" BL1out $end
$var reg 1 K&" I_bar $end
$var reg 1 L&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 M&" k $end
$scope module SRAMcell_inst $end
$var wire 1 N&" BL1in $end
$var wire 1 O&" BL2in $end
$var wire 1 {%" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P&" BL1out $end
$var reg 1 Q&" I_bar $end
$var reg 1 R&" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 S&" i $end
$scope module SRAMbyte_inst $end
$var wire 1 T&" WL $end
$var wire 1 & clk $end
$var wire 8 U&" datain [7:0] $end
$var wire 8 V&" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 W&" BL1out [7:0] $end
$var reg 8 X&" BL1in [7:0] $end
$var reg 8 Y&" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Z&" k $end
$scope module SRAMcell_inst $end
$var wire 1 [&" BL1in $end
$var wire 1 \&" BL2in $end
$var wire 1 T&" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]&" BL1out $end
$var reg 1 ^&" I_bar $end
$var reg 1 _&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 `&" k $end
$scope module SRAMcell_inst $end
$var wire 1 a&" BL1in $end
$var wire 1 b&" BL2in $end
$var wire 1 T&" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c&" BL1out $end
$var reg 1 d&" I_bar $end
$var reg 1 e&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 f&" k $end
$scope module SRAMcell_inst $end
$var wire 1 g&" BL1in $end
$var wire 1 h&" BL2in $end
$var wire 1 T&" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i&" BL1out $end
$var reg 1 j&" I_bar $end
$var reg 1 k&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 l&" k $end
$scope module SRAMcell_inst $end
$var wire 1 m&" BL1in $end
$var wire 1 n&" BL2in $end
$var wire 1 T&" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o&" BL1out $end
$var reg 1 p&" I_bar $end
$var reg 1 q&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 r&" k $end
$scope module SRAMcell_inst $end
$var wire 1 s&" BL1in $end
$var wire 1 t&" BL2in $end
$var wire 1 T&" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u&" BL1out $end
$var reg 1 v&" I_bar $end
$var reg 1 w&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 x&" k $end
$scope module SRAMcell_inst $end
$var wire 1 y&" BL1in $end
$var wire 1 z&" BL2in $end
$var wire 1 T&" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {&" BL1out $end
$var reg 1 |&" I_bar $end
$var reg 1 }&" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ~&" k $end
$scope module SRAMcell_inst $end
$var wire 1 !'" BL1in $end
$var wire 1 "'" BL2in $end
$var wire 1 T&" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #'" BL1out $end
$var reg 1 $'" I_bar $end
$var reg 1 %'" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 &'" k $end
$scope module SRAMcell_inst $end
$var wire 1 ''" BL1in $end
$var wire 1 ('" BL2in $end
$var wire 1 T&" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )'" BL1out $end
$var reg 1 *'" I_bar $end
$var reg 1 +'" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 ,'" i $end
$scope module SRAMbyte_inst $end
$var wire 1 -'" WL $end
$var wire 1 & clk $end
$var wire 8 .'" datain [7:0] $end
$var wire 8 /'" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 0'" BL1out [7:0] $end
$var reg 8 1'" BL1in [7:0] $end
$var reg 8 2'" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 3'" k $end
$scope module SRAMcell_inst $end
$var wire 1 4'" BL1in $end
$var wire 1 5'" BL2in $end
$var wire 1 -'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6'" BL1out $end
$var reg 1 7'" I_bar $end
$var reg 1 8'" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 9'" k $end
$scope module SRAMcell_inst $end
$var wire 1 :'" BL1in $end
$var wire 1 ;'" BL2in $end
$var wire 1 -'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <'" BL1out $end
$var reg 1 ='" I_bar $end
$var reg 1 >'" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ?'" k $end
$scope module SRAMcell_inst $end
$var wire 1 @'" BL1in $end
$var wire 1 A'" BL2in $end
$var wire 1 -'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B'" BL1out $end
$var reg 1 C'" I_bar $end
$var reg 1 D'" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 E'" k $end
$scope module SRAMcell_inst $end
$var wire 1 F'" BL1in $end
$var wire 1 G'" BL2in $end
$var wire 1 -'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H'" BL1out $end
$var reg 1 I'" I_bar $end
$var reg 1 J'" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 K'" k $end
$scope module SRAMcell_inst $end
$var wire 1 L'" BL1in $end
$var wire 1 M'" BL2in $end
$var wire 1 -'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N'" BL1out $end
$var reg 1 O'" I_bar $end
$var reg 1 P'" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Q'" k $end
$scope module SRAMcell_inst $end
$var wire 1 R'" BL1in $end
$var wire 1 S'" BL2in $end
$var wire 1 -'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T'" BL1out $end
$var reg 1 U'" I_bar $end
$var reg 1 V'" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 W'" k $end
$scope module SRAMcell_inst $end
$var wire 1 X'" BL1in $end
$var wire 1 Y'" BL2in $end
$var wire 1 -'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z'" BL1out $end
$var reg 1 ['" I_bar $end
$var reg 1 \'" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ]'" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^'" BL1in $end
$var wire 1 _'" BL2in $end
$var wire 1 -'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `'" BL1out $end
$var reg 1 a'" I_bar $end
$var reg 1 b'" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[42] $end
$var parameter 7 c'" i $end
$scope module SRAMaddress_inst $end
$var wire 1 d'" WL $end
$var wire 4 e'" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 f'" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 g'" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 h'" i $end
$scope module SRAMbyte_inst $end
$var wire 1 i'" WL $end
$var wire 1 & clk $end
$var wire 8 j'" datain [7:0] $end
$var wire 8 k'" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 l'" BL1out [7:0] $end
$var reg 8 m'" BL1in [7:0] $end
$var reg 8 n'" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 o'" k $end
$scope module SRAMcell_inst $end
$var wire 1 p'" BL1in $end
$var wire 1 q'" BL2in $end
$var wire 1 i'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r'" BL1out $end
$var reg 1 s'" I_bar $end
$var reg 1 t'" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 u'" k $end
$scope module SRAMcell_inst $end
$var wire 1 v'" BL1in $end
$var wire 1 w'" BL2in $end
$var wire 1 i'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x'" BL1out $end
$var reg 1 y'" I_bar $end
$var reg 1 z'" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 {'" k $end
$scope module SRAMcell_inst $end
$var wire 1 |'" BL1in $end
$var wire 1 }'" BL2in $end
$var wire 1 i'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~'" BL1out $end
$var reg 1 !(" I_bar $end
$var reg 1 "(" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 #(" k $end
$scope module SRAMcell_inst $end
$var wire 1 $(" BL1in $end
$var wire 1 %(" BL2in $end
$var wire 1 i'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &(" BL1out $end
$var reg 1 '(" I_bar $end
$var reg 1 ((" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 )(" k $end
$scope module SRAMcell_inst $end
$var wire 1 *(" BL1in $end
$var wire 1 +(" BL2in $end
$var wire 1 i'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,(" BL1out $end
$var reg 1 -(" I_bar $end
$var reg 1 .(" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 /(" k $end
$scope module SRAMcell_inst $end
$var wire 1 0(" BL1in $end
$var wire 1 1(" BL2in $end
$var wire 1 i'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2(" BL1out $end
$var reg 1 3(" I_bar $end
$var reg 1 4(" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 5(" k $end
$scope module SRAMcell_inst $end
$var wire 1 6(" BL1in $end
$var wire 1 7(" BL2in $end
$var wire 1 i'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8(" BL1out $end
$var reg 1 9(" I_bar $end
$var reg 1 :(" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ;(" k $end
$scope module SRAMcell_inst $end
$var wire 1 <(" BL1in $end
$var wire 1 =(" BL2in $end
$var wire 1 i'" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >(" BL1out $end
$var reg 1 ?(" I_bar $end
$var reg 1 @(" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 A(" i $end
$scope module SRAMbyte_inst $end
$var wire 1 B(" WL $end
$var wire 1 & clk $end
$var wire 8 C(" datain [7:0] $end
$var wire 8 D(" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 E(" BL1out [7:0] $end
$var reg 8 F(" BL1in [7:0] $end
$var reg 8 G(" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 H(" k $end
$scope module SRAMcell_inst $end
$var wire 1 I(" BL1in $end
$var wire 1 J(" BL2in $end
$var wire 1 B(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K(" BL1out $end
$var reg 1 L(" I_bar $end
$var reg 1 M(" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 N(" k $end
$scope module SRAMcell_inst $end
$var wire 1 O(" BL1in $end
$var wire 1 P(" BL2in $end
$var wire 1 B(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q(" BL1out $end
$var reg 1 R(" I_bar $end
$var reg 1 S(" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 T(" k $end
$scope module SRAMcell_inst $end
$var wire 1 U(" BL1in $end
$var wire 1 V(" BL2in $end
$var wire 1 B(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W(" BL1out $end
$var reg 1 X(" I_bar $end
$var reg 1 Y(" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Z(" k $end
$scope module SRAMcell_inst $end
$var wire 1 [(" BL1in $end
$var wire 1 \(" BL2in $end
$var wire 1 B(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ](" BL1out $end
$var reg 1 ^(" I_bar $end
$var reg 1 _(" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 `(" k $end
$scope module SRAMcell_inst $end
$var wire 1 a(" BL1in $end
$var wire 1 b(" BL2in $end
$var wire 1 B(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c(" BL1out $end
$var reg 1 d(" I_bar $end
$var reg 1 e(" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 f(" k $end
$scope module SRAMcell_inst $end
$var wire 1 g(" BL1in $end
$var wire 1 h(" BL2in $end
$var wire 1 B(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i(" BL1out $end
$var reg 1 j(" I_bar $end
$var reg 1 k(" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 l(" k $end
$scope module SRAMcell_inst $end
$var wire 1 m(" BL1in $end
$var wire 1 n(" BL2in $end
$var wire 1 B(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o(" BL1out $end
$var reg 1 p(" I_bar $end
$var reg 1 q(" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 r(" k $end
$scope module SRAMcell_inst $end
$var wire 1 s(" BL1in $end
$var wire 1 t(" BL2in $end
$var wire 1 B(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u(" BL1out $end
$var reg 1 v(" I_bar $end
$var reg 1 w(" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 x(" i $end
$scope module SRAMbyte_inst $end
$var wire 1 y(" WL $end
$var wire 1 & clk $end
$var wire 8 z(" datain [7:0] $end
$var wire 8 {(" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 |(" BL1out [7:0] $end
$var reg 8 }(" BL1in [7:0] $end
$var reg 8 ~(" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 !)" k $end
$scope module SRAMcell_inst $end
$var wire 1 ")" BL1in $end
$var wire 1 #)" BL2in $end
$var wire 1 y(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $)" BL1out $end
$var reg 1 %)" I_bar $end
$var reg 1 &)" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ')" k $end
$scope module SRAMcell_inst $end
$var wire 1 ()" BL1in $end
$var wire 1 ))" BL2in $end
$var wire 1 y(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *)" BL1out $end
$var reg 1 +)" I_bar $end
$var reg 1 ,)" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 -)" k $end
$scope module SRAMcell_inst $end
$var wire 1 .)" BL1in $end
$var wire 1 /)" BL2in $end
$var wire 1 y(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0)" BL1out $end
$var reg 1 1)" I_bar $end
$var reg 1 2)" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 3)" k $end
$scope module SRAMcell_inst $end
$var wire 1 4)" BL1in $end
$var wire 1 5)" BL2in $end
$var wire 1 y(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6)" BL1out $end
$var reg 1 7)" I_bar $end
$var reg 1 8)" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 9)" k $end
$scope module SRAMcell_inst $end
$var wire 1 :)" BL1in $end
$var wire 1 ;)" BL2in $end
$var wire 1 y(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <)" BL1out $end
$var reg 1 =)" I_bar $end
$var reg 1 >)" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ?)" k $end
$scope module SRAMcell_inst $end
$var wire 1 @)" BL1in $end
$var wire 1 A)" BL2in $end
$var wire 1 y(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B)" BL1out $end
$var reg 1 C)" I_bar $end
$var reg 1 D)" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 E)" k $end
$scope module SRAMcell_inst $end
$var wire 1 F)" BL1in $end
$var wire 1 G)" BL2in $end
$var wire 1 y(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H)" BL1out $end
$var reg 1 I)" I_bar $end
$var reg 1 J)" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 K)" k $end
$scope module SRAMcell_inst $end
$var wire 1 L)" BL1in $end
$var wire 1 M)" BL2in $end
$var wire 1 y(" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N)" BL1out $end
$var reg 1 O)" I_bar $end
$var reg 1 P)" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 Q)" i $end
$scope module SRAMbyte_inst $end
$var wire 1 R)" WL $end
$var wire 1 & clk $end
$var wire 8 S)" datain [7:0] $end
$var wire 8 T)" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 U)" BL1out [7:0] $end
$var reg 8 V)" BL1in [7:0] $end
$var reg 8 W)" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 X)" k $end
$scope module SRAMcell_inst $end
$var wire 1 Y)" BL1in $end
$var wire 1 Z)" BL2in $end
$var wire 1 R)" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [)" BL1out $end
$var reg 1 \)" I_bar $end
$var reg 1 ])" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ^)" k $end
$scope module SRAMcell_inst $end
$var wire 1 _)" BL1in $end
$var wire 1 `)" BL2in $end
$var wire 1 R)" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a)" BL1out $end
$var reg 1 b)" I_bar $end
$var reg 1 c)" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 d)" k $end
$scope module SRAMcell_inst $end
$var wire 1 e)" BL1in $end
$var wire 1 f)" BL2in $end
$var wire 1 R)" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g)" BL1out $end
$var reg 1 h)" I_bar $end
$var reg 1 i)" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 j)" k $end
$scope module SRAMcell_inst $end
$var wire 1 k)" BL1in $end
$var wire 1 l)" BL2in $end
$var wire 1 R)" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m)" BL1out $end
$var reg 1 n)" I_bar $end
$var reg 1 o)" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 p)" k $end
$scope module SRAMcell_inst $end
$var wire 1 q)" BL1in $end
$var wire 1 r)" BL2in $end
$var wire 1 R)" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s)" BL1out $end
$var reg 1 t)" I_bar $end
$var reg 1 u)" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 v)" k $end
$scope module SRAMcell_inst $end
$var wire 1 w)" BL1in $end
$var wire 1 x)" BL2in $end
$var wire 1 R)" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y)" BL1out $end
$var reg 1 z)" I_bar $end
$var reg 1 {)" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 |)" k $end
$scope module SRAMcell_inst $end
$var wire 1 })" BL1in $end
$var wire 1 ~)" BL2in $end
$var wire 1 R)" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !*" BL1out $end
$var reg 1 "*" I_bar $end
$var reg 1 #*" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 $*" k $end
$scope module SRAMcell_inst $end
$var wire 1 %*" BL1in $end
$var wire 1 &*" BL2in $end
$var wire 1 R)" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '*" BL1out $end
$var reg 1 (*" I_bar $end
$var reg 1 )*" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[43] $end
$var parameter 7 **" i $end
$scope module SRAMaddress_inst $end
$var wire 1 +*" WL $end
$var wire 4 ,*" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 -*" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 .*" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 /*" i $end
$scope module SRAMbyte_inst $end
$var wire 1 0*" WL $end
$var wire 1 & clk $end
$var wire 8 1*" datain [7:0] $end
$var wire 8 2*" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 3*" BL1out [7:0] $end
$var reg 8 4*" BL1in [7:0] $end
$var reg 8 5*" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 6*" k $end
$scope module SRAMcell_inst $end
$var wire 1 7*" BL1in $end
$var wire 1 8*" BL2in $end
$var wire 1 0*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9*" BL1out $end
$var reg 1 :*" I_bar $end
$var reg 1 ;*" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 <*" k $end
$scope module SRAMcell_inst $end
$var wire 1 =*" BL1in $end
$var wire 1 >*" BL2in $end
$var wire 1 0*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?*" BL1out $end
$var reg 1 @*" I_bar $end
$var reg 1 A*" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 B*" k $end
$scope module SRAMcell_inst $end
$var wire 1 C*" BL1in $end
$var wire 1 D*" BL2in $end
$var wire 1 0*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E*" BL1out $end
$var reg 1 F*" I_bar $end
$var reg 1 G*" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 H*" k $end
$scope module SRAMcell_inst $end
$var wire 1 I*" BL1in $end
$var wire 1 J*" BL2in $end
$var wire 1 0*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K*" BL1out $end
$var reg 1 L*" I_bar $end
$var reg 1 M*" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 N*" k $end
$scope module SRAMcell_inst $end
$var wire 1 O*" BL1in $end
$var wire 1 P*" BL2in $end
$var wire 1 0*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q*" BL1out $end
$var reg 1 R*" I_bar $end
$var reg 1 S*" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 T*" k $end
$scope module SRAMcell_inst $end
$var wire 1 U*" BL1in $end
$var wire 1 V*" BL2in $end
$var wire 1 0*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W*" BL1out $end
$var reg 1 X*" I_bar $end
$var reg 1 Y*" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Z*" k $end
$scope module SRAMcell_inst $end
$var wire 1 [*" BL1in $end
$var wire 1 \*" BL2in $end
$var wire 1 0*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]*" BL1out $end
$var reg 1 ^*" I_bar $end
$var reg 1 _*" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 `*" k $end
$scope module SRAMcell_inst $end
$var wire 1 a*" BL1in $end
$var wire 1 b*" BL2in $end
$var wire 1 0*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c*" BL1out $end
$var reg 1 d*" I_bar $end
$var reg 1 e*" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 f*" i $end
$scope module SRAMbyte_inst $end
$var wire 1 g*" WL $end
$var wire 1 & clk $end
$var wire 8 h*" datain [7:0] $end
$var wire 8 i*" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 j*" BL1out [7:0] $end
$var reg 8 k*" BL1in [7:0] $end
$var reg 8 l*" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 m*" k $end
$scope module SRAMcell_inst $end
$var wire 1 n*" BL1in $end
$var wire 1 o*" BL2in $end
$var wire 1 g*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p*" BL1out $end
$var reg 1 q*" I_bar $end
$var reg 1 r*" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 s*" k $end
$scope module SRAMcell_inst $end
$var wire 1 t*" BL1in $end
$var wire 1 u*" BL2in $end
$var wire 1 g*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v*" BL1out $end
$var reg 1 w*" I_bar $end
$var reg 1 x*" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 y*" k $end
$scope module SRAMcell_inst $end
$var wire 1 z*" BL1in $end
$var wire 1 {*" BL2in $end
$var wire 1 g*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |*" BL1out $end
$var reg 1 }*" I_bar $end
$var reg 1 ~*" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 !+" k $end
$scope module SRAMcell_inst $end
$var wire 1 "+" BL1in $end
$var wire 1 #+" BL2in $end
$var wire 1 g*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $+" BL1out $end
$var reg 1 %+" I_bar $end
$var reg 1 &+" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 '+" k $end
$scope module SRAMcell_inst $end
$var wire 1 (+" BL1in $end
$var wire 1 )+" BL2in $end
$var wire 1 g*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *+" BL1out $end
$var reg 1 ++" I_bar $end
$var reg 1 ,+" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 -+" k $end
$scope module SRAMcell_inst $end
$var wire 1 .+" BL1in $end
$var wire 1 /+" BL2in $end
$var wire 1 g*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0+" BL1out $end
$var reg 1 1+" I_bar $end
$var reg 1 2+" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 3+" k $end
$scope module SRAMcell_inst $end
$var wire 1 4+" BL1in $end
$var wire 1 5+" BL2in $end
$var wire 1 g*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6+" BL1out $end
$var reg 1 7+" I_bar $end
$var reg 1 8+" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 9+" k $end
$scope module SRAMcell_inst $end
$var wire 1 :+" BL1in $end
$var wire 1 ;+" BL2in $end
$var wire 1 g*" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <+" BL1out $end
$var reg 1 =+" I_bar $end
$var reg 1 >+" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 ?+" i $end
$scope module SRAMbyte_inst $end
$var wire 1 @+" WL $end
$var wire 1 & clk $end
$var wire 8 A+" datain [7:0] $end
$var wire 8 B+" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 C+" BL1out [7:0] $end
$var reg 8 D+" BL1in [7:0] $end
$var reg 8 E+" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 F+" k $end
$scope module SRAMcell_inst $end
$var wire 1 G+" BL1in $end
$var wire 1 H+" BL2in $end
$var wire 1 @+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I+" BL1out $end
$var reg 1 J+" I_bar $end
$var reg 1 K+" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 L+" k $end
$scope module SRAMcell_inst $end
$var wire 1 M+" BL1in $end
$var wire 1 N+" BL2in $end
$var wire 1 @+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O+" BL1out $end
$var reg 1 P+" I_bar $end
$var reg 1 Q+" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 R+" k $end
$scope module SRAMcell_inst $end
$var wire 1 S+" BL1in $end
$var wire 1 T+" BL2in $end
$var wire 1 @+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U+" BL1out $end
$var reg 1 V+" I_bar $end
$var reg 1 W+" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 X+" k $end
$scope module SRAMcell_inst $end
$var wire 1 Y+" BL1in $end
$var wire 1 Z+" BL2in $end
$var wire 1 @+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [+" BL1out $end
$var reg 1 \+" I_bar $end
$var reg 1 ]+" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ^+" k $end
$scope module SRAMcell_inst $end
$var wire 1 _+" BL1in $end
$var wire 1 `+" BL2in $end
$var wire 1 @+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a+" BL1out $end
$var reg 1 b+" I_bar $end
$var reg 1 c+" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 d+" k $end
$scope module SRAMcell_inst $end
$var wire 1 e+" BL1in $end
$var wire 1 f+" BL2in $end
$var wire 1 @+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g+" BL1out $end
$var reg 1 h+" I_bar $end
$var reg 1 i+" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 j+" k $end
$scope module SRAMcell_inst $end
$var wire 1 k+" BL1in $end
$var wire 1 l+" BL2in $end
$var wire 1 @+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m+" BL1out $end
$var reg 1 n+" I_bar $end
$var reg 1 o+" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 p+" k $end
$scope module SRAMcell_inst $end
$var wire 1 q+" BL1in $end
$var wire 1 r+" BL2in $end
$var wire 1 @+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s+" BL1out $end
$var reg 1 t+" I_bar $end
$var reg 1 u+" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 v+" i $end
$scope module SRAMbyte_inst $end
$var wire 1 w+" WL $end
$var wire 1 & clk $end
$var wire 8 x+" datain [7:0] $end
$var wire 8 y+" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 z+" BL1out [7:0] $end
$var reg 8 {+" BL1in [7:0] $end
$var reg 8 |+" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 }+" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~+" BL1in $end
$var wire 1 !," BL2in $end
$var wire 1 w+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "," BL1out $end
$var reg 1 #," I_bar $end
$var reg 1 $," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 %," k $end
$scope module SRAMcell_inst $end
$var wire 1 &," BL1in $end
$var wire 1 '," BL2in $end
$var wire 1 w+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (," BL1out $end
$var reg 1 )," I_bar $end
$var reg 1 *," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 +," k $end
$scope module SRAMcell_inst $end
$var wire 1 ,," BL1in $end
$var wire 1 -," BL2in $end
$var wire 1 w+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .," BL1out $end
$var reg 1 /," I_bar $end
$var reg 1 0," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 1," k $end
$scope module SRAMcell_inst $end
$var wire 1 2," BL1in $end
$var wire 1 3," BL2in $end
$var wire 1 w+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4," BL1out $end
$var reg 1 5," I_bar $end
$var reg 1 6," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 7," k $end
$scope module SRAMcell_inst $end
$var wire 1 8," BL1in $end
$var wire 1 9," BL2in $end
$var wire 1 w+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :," BL1out $end
$var reg 1 ;," I_bar $end
$var reg 1 <," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 =," k $end
$scope module SRAMcell_inst $end
$var wire 1 >," BL1in $end
$var wire 1 ?," BL2in $end
$var wire 1 w+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @," BL1out $end
$var reg 1 A," I_bar $end
$var reg 1 B," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 C," k $end
$scope module SRAMcell_inst $end
$var wire 1 D," BL1in $end
$var wire 1 E," BL2in $end
$var wire 1 w+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F," BL1out $end
$var reg 1 G," I_bar $end
$var reg 1 H," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 I," k $end
$scope module SRAMcell_inst $end
$var wire 1 J," BL1in $end
$var wire 1 K," BL2in $end
$var wire 1 w+" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L," BL1out $end
$var reg 1 M," I_bar $end
$var reg 1 N," I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[44] $end
$var parameter 7 O," i $end
$scope module SRAMaddress_inst $end
$var wire 1 P," WL $end
$var wire 4 Q," byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 R," datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 S," dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 T," i $end
$scope module SRAMbyte_inst $end
$var wire 1 U," WL $end
$var wire 1 & clk $end
$var wire 8 V," datain [7:0] $end
$var wire 8 W," dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 X," BL1out [7:0] $end
$var reg 8 Y," BL1in [7:0] $end
$var reg 8 Z," BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 [," k $end
$scope module SRAMcell_inst $end
$var wire 1 \," BL1in $end
$var wire 1 ]," BL2in $end
$var wire 1 U," WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^," BL1out $end
$var reg 1 _," I_bar $end
$var reg 1 `," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 a," k $end
$scope module SRAMcell_inst $end
$var wire 1 b," BL1in $end
$var wire 1 c," BL2in $end
$var wire 1 U," WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d," BL1out $end
$var reg 1 e," I_bar $end
$var reg 1 f," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 g," k $end
$scope module SRAMcell_inst $end
$var wire 1 h," BL1in $end
$var wire 1 i," BL2in $end
$var wire 1 U," WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j," BL1out $end
$var reg 1 k," I_bar $end
$var reg 1 l," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 m," k $end
$scope module SRAMcell_inst $end
$var wire 1 n," BL1in $end
$var wire 1 o," BL2in $end
$var wire 1 U," WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p," BL1out $end
$var reg 1 q," I_bar $end
$var reg 1 r," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 s," k $end
$scope module SRAMcell_inst $end
$var wire 1 t," BL1in $end
$var wire 1 u," BL2in $end
$var wire 1 U," WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v," BL1out $end
$var reg 1 w," I_bar $end
$var reg 1 x," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 y," k $end
$scope module SRAMcell_inst $end
$var wire 1 z," BL1in $end
$var wire 1 {," BL2in $end
$var wire 1 U," WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |," BL1out $end
$var reg 1 }," I_bar $end
$var reg 1 ~," I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 !-" k $end
$scope module SRAMcell_inst $end
$var wire 1 "-" BL1in $end
$var wire 1 #-" BL2in $end
$var wire 1 U," WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $-" BL1out $end
$var reg 1 %-" I_bar $end
$var reg 1 &-" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 '-" k $end
$scope module SRAMcell_inst $end
$var wire 1 (-" BL1in $end
$var wire 1 )-" BL2in $end
$var wire 1 U," WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *-" BL1out $end
$var reg 1 +-" I_bar $end
$var reg 1 ,-" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 --" i $end
$scope module SRAMbyte_inst $end
$var wire 1 .-" WL $end
$var wire 1 & clk $end
$var wire 8 /-" datain [7:0] $end
$var wire 8 0-" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 1-" BL1out [7:0] $end
$var reg 8 2-" BL1in [7:0] $end
$var reg 8 3-" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 4-" k $end
$scope module SRAMcell_inst $end
$var wire 1 5-" BL1in $end
$var wire 1 6-" BL2in $end
$var wire 1 .-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7-" BL1out $end
$var reg 1 8-" I_bar $end
$var reg 1 9-" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 :-" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;-" BL1in $end
$var wire 1 <-" BL2in $end
$var wire 1 .-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =-" BL1out $end
$var reg 1 >-" I_bar $end
$var reg 1 ?-" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 @-" k $end
$scope module SRAMcell_inst $end
$var wire 1 A-" BL1in $end
$var wire 1 B-" BL2in $end
$var wire 1 .-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C-" BL1out $end
$var reg 1 D-" I_bar $end
$var reg 1 E-" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 F-" k $end
$scope module SRAMcell_inst $end
$var wire 1 G-" BL1in $end
$var wire 1 H-" BL2in $end
$var wire 1 .-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I-" BL1out $end
$var reg 1 J-" I_bar $end
$var reg 1 K-" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 L-" k $end
$scope module SRAMcell_inst $end
$var wire 1 M-" BL1in $end
$var wire 1 N-" BL2in $end
$var wire 1 .-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O-" BL1out $end
$var reg 1 P-" I_bar $end
$var reg 1 Q-" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 R-" k $end
$scope module SRAMcell_inst $end
$var wire 1 S-" BL1in $end
$var wire 1 T-" BL2in $end
$var wire 1 .-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U-" BL1out $end
$var reg 1 V-" I_bar $end
$var reg 1 W-" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 X-" k $end
$scope module SRAMcell_inst $end
$var wire 1 Y-" BL1in $end
$var wire 1 Z-" BL2in $end
$var wire 1 .-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [-" BL1out $end
$var reg 1 \-" I_bar $end
$var reg 1 ]-" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ^-" k $end
$scope module SRAMcell_inst $end
$var wire 1 _-" BL1in $end
$var wire 1 `-" BL2in $end
$var wire 1 .-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a-" BL1out $end
$var reg 1 b-" I_bar $end
$var reg 1 c-" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 d-" i $end
$scope module SRAMbyte_inst $end
$var wire 1 e-" WL $end
$var wire 1 & clk $end
$var wire 8 f-" datain [7:0] $end
$var wire 8 g-" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 h-" BL1out [7:0] $end
$var reg 8 i-" BL1in [7:0] $end
$var reg 8 j-" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 k-" k $end
$scope module SRAMcell_inst $end
$var wire 1 l-" BL1in $end
$var wire 1 m-" BL2in $end
$var wire 1 e-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n-" BL1out $end
$var reg 1 o-" I_bar $end
$var reg 1 p-" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 q-" k $end
$scope module SRAMcell_inst $end
$var wire 1 r-" BL1in $end
$var wire 1 s-" BL2in $end
$var wire 1 e-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t-" BL1out $end
$var reg 1 u-" I_bar $end
$var reg 1 v-" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 w-" k $end
$scope module SRAMcell_inst $end
$var wire 1 x-" BL1in $end
$var wire 1 y-" BL2in $end
$var wire 1 e-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z-" BL1out $end
$var reg 1 {-" I_bar $end
$var reg 1 |-" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 }-" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~-" BL1in $end
$var wire 1 !." BL2in $end
$var wire 1 e-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "." BL1out $end
$var reg 1 #." I_bar $end
$var reg 1 $." I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 %." k $end
$scope module SRAMcell_inst $end
$var wire 1 &." BL1in $end
$var wire 1 '." BL2in $end
$var wire 1 e-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (." BL1out $end
$var reg 1 )." I_bar $end
$var reg 1 *." I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 +." k $end
$scope module SRAMcell_inst $end
$var wire 1 ,." BL1in $end
$var wire 1 -." BL2in $end
$var wire 1 e-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .." BL1out $end
$var reg 1 /." I_bar $end
$var reg 1 0." I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 1." k $end
$scope module SRAMcell_inst $end
$var wire 1 2." BL1in $end
$var wire 1 3." BL2in $end
$var wire 1 e-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4." BL1out $end
$var reg 1 5." I_bar $end
$var reg 1 6." I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 7." k $end
$scope module SRAMcell_inst $end
$var wire 1 8." BL1in $end
$var wire 1 9." BL2in $end
$var wire 1 e-" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :." BL1out $end
$var reg 1 ;." I_bar $end
$var reg 1 <." I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 =." i $end
$scope module SRAMbyte_inst $end
$var wire 1 >." WL $end
$var wire 1 & clk $end
$var wire 8 ?." datain [7:0] $end
$var wire 8 @." dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 A." BL1out [7:0] $end
$var reg 8 B." BL1in [7:0] $end
$var reg 8 C." BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 D." k $end
$scope module SRAMcell_inst $end
$var wire 1 E." BL1in $end
$var wire 1 F." BL2in $end
$var wire 1 >." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G." BL1out $end
$var reg 1 H." I_bar $end
$var reg 1 I." I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 J." k $end
$scope module SRAMcell_inst $end
$var wire 1 K." BL1in $end
$var wire 1 L." BL2in $end
$var wire 1 >." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M." BL1out $end
$var reg 1 N." I_bar $end
$var reg 1 O." I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 P." k $end
$scope module SRAMcell_inst $end
$var wire 1 Q." BL1in $end
$var wire 1 R." BL2in $end
$var wire 1 >." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S." BL1out $end
$var reg 1 T." I_bar $end
$var reg 1 U." I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 V." k $end
$scope module SRAMcell_inst $end
$var wire 1 W." BL1in $end
$var wire 1 X." BL2in $end
$var wire 1 >." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y." BL1out $end
$var reg 1 Z." I_bar $end
$var reg 1 [." I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 \." k $end
$scope module SRAMcell_inst $end
$var wire 1 ]." BL1in $end
$var wire 1 ^." BL2in $end
$var wire 1 >." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _." BL1out $end
$var reg 1 `." I_bar $end
$var reg 1 a." I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 b." k $end
$scope module SRAMcell_inst $end
$var wire 1 c." BL1in $end
$var wire 1 d." BL2in $end
$var wire 1 >." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e." BL1out $end
$var reg 1 f." I_bar $end
$var reg 1 g." I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 h." k $end
$scope module SRAMcell_inst $end
$var wire 1 i." BL1in $end
$var wire 1 j." BL2in $end
$var wire 1 >." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k." BL1out $end
$var reg 1 l." I_bar $end
$var reg 1 m." I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 n." k $end
$scope module SRAMcell_inst $end
$var wire 1 o." BL1in $end
$var wire 1 p." BL2in $end
$var wire 1 >." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q." BL1out $end
$var reg 1 r." I_bar $end
$var reg 1 s." I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[45] $end
$var parameter 7 t." i $end
$scope module SRAMaddress_inst $end
$var wire 1 u." WL $end
$var wire 4 v." byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 w." datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 x." dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 y." i $end
$scope module SRAMbyte_inst $end
$var wire 1 z." WL $end
$var wire 1 & clk $end
$var wire 8 {." datain [7:0] $end
$var wire 8 |." dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 }." BL1out [7:0] $end
$var reg 8 ~." BL1in [7:0] $end
$var reg 8 !/" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 "/" k $end
$scope module SRAMcell_inst $end
$var wire 1 #/" BL1in $end
$var wire 1 $/" BL2in $end
$var wire 1 z." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %/" BL1out $end
$var reg 1 &/" I_bar $end
$var reg 1 '/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 (/" k $end
$scope module SRAMcell_inst $end
$var wire 1 )/" BL1in $end
$var wire 1 */" BL2in $end
$var wire 1 z." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +/" BL1out $end
$var reg 1 ,/" I_bar $end
$var reg 1 -/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ./" k $end
$scope module SRAMcell_inst $end
$var wire 1 //" BL1in $end
$var wire 1 0/" BL2in $end
$var wire 1 z." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1/" BL1out $end
$var reg 1 2/" I_bar $end
$var reg 1 3/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 4/" k $end
$scope module SRAMcell_inst $end
$var wire 1 5/" BL1in $end
$var wire 1 6/" BL2in $end
$var wire 1 z." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7/" BL1out $end
$var reg 1 8/" I_bar $end
$var reg 1 9/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 :/" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;/" BL1in $end
$var wire 1 </" BL2in $end
$var wire 1 z." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =/" BL1out $end
$var reg 1 >/" I_bar $end
$var reg 1 ?/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 @/" k $end
$scope module SRAMcell_inst $end
$var wire 1 A/" BL1in $end
$var wire 1 B/" BL2in $end
$var wire 1 z." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C/" BL1out $end
$var reg 1 D/" I_bar $end
$var reg 1 E/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 F/" k $end
$scope module SRAMcell_inst $end
$var wire 1 G/" BL1in $end
$var wire 1 H/" BL2in $end
$var wire 1 z." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I/" BL1out $end
$var reg 1 J/" I_bar $end
$var reg 1 K/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 L/" k $end
$scope module SRAMcell_inst $end
$var wire 1 M/" BL1in $end
$var wire 1 N/" BL2in $end
$var wire 1 z." WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O/" BL1out $end
$var reg 1 P/" I_bar $end
$var reg 1 Q/" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 R/" i $end
$scope module SRAMbyte_inst $end
$var wire 1 S/" WL $end
$var wire 1 & clk $end
$var wire 8 T/" datain [7:0] $end
$var wire 8 U/" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 V/" BL1out [7:0] $end
$var reg 8 W/" BL1in [7:0] $end
$var reg 8 X/" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Y/" k $end
$scope module SRAMcell_inst $end
$var wire 1 Z/" BL1in $end
$var wire 1 [/" BL2in $end
$var wire 1 S/" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \/" BL1out $end
$var reg 1 ]/" I_bar $end
$var reg 1 ^/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 _/" k $end
$scope module SRAMcell_inst $end
$var wire 1 `/" BL1in $end
$var wire 1 a/" BL2in $end
$var wire 1 S/" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b/" BL1out $end
$var reg 1 c/" I_bar $end
$var reg 1 d/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 e/" k $end
$scope module SRAMcell_inst $end
$var wire 1 f/" BL1in $end
$var wire 1 g/" BL2in $end
$var wire 1 S/" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h/" BL1out $end
$var reg 1 i/" I_bar $end
$var reg 1 j/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 k/" k $end
$scope module SRAMcell_inst $end
$var wire 1 l/" BL1in $end
$var wire 1 m/" BL2in $end
$var wire 1 S/" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n/" BL1out $end
$var reg 1 o/" I_bar $end
$var reg 1 p/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 q/" k $end
$scope module SRAMcell_inst $end
$var wire 1 r/" BL1in $end
$var wire 1 s/" BL2in $end
$var wire 1 S/" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t/" BL1out $end
$var reg 1 u/" I_bar $end
$var reg 1 v/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 w/" k $end
$scope module SRAMcell_inst $end
$var wire 1 x/" BL1in $end
$var wire 1 y/" BL2in $end
$var wire 1 S/" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z/" BL1out $end
$var reg 1 {/" I_bar $end
$var reg 1 |/" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 }/" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~/" BL1in $end
$var wire 1 !0" BL2in $end
$var wire 1 S/" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "0" BL1out $end
$var reg 1 #0" I_bar $end
$var reg 1 $0" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 %0" k $end
$scope module SRAMcell_inst $end
$var wire 1 &0" BL1in $end
$var wire 1 '0" BL2in $end
$var wire 1 S/" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (0" BL1out $end
$var reg 1 )0" I_bar $end
$var reg 1 *0" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 +0" i $end
$scope module SRAMbyte_inst $end
$var wire 1 ,0" WL $end
$var wire 1 & clk $end
$var wire 8 -0" datain [7:0] $end
$var wire 8 .0" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 /0" BL1out [7:0] $end
$var reg 8 00" BL1in [7:0] $end
$var reg 8 10" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 20" k $end
$scope module SRAMcell_inst $end
$var wire 1 30" BL1in $end
$var wire 1 40" BL2in $end
$var wire 1 ,0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 50" BL1out $end
$var reg 1 60" I_bar $end
$var reg 1 70" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 80" k $end
$scope module SRAMcell_inst $end
$var wire 1 90" BL1in $end
$var wire 1 :0" BL2in $end
$var wire 1 ,0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;0" BL1out $end
$var reg 1 <0" I_bar $end
$var reg 1 =0" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 >0" k $end
$scope module SRAMcell_inst $end
$var wire 1 ?0" BL1in $end
$var wire 1 @0" BL2in $end
$var wire 1 ,0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A0" BL1out $end
$var reg 1 B0" I_bar $end
$var reg 1 C0" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 D0" k $end
$scope module SRAMcell_inst $end
$var wire 1 E0" BL1in $end
$var wire 1 F0" BL2in $end
$var wire 1 ,0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G0" BL1out $end
$var reg 1 H0" I_bar $end
$var reg 1 I0" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 J0" k $end
$scope module SRAMcell_inst $end
$var wire 1 K0" BL1in $end
$var wire 1 L0" BL2in $end
$var wire 1 ,0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M0" BL1out $end
$var reg 1 N0" I_bar $end
$var reg 1 O0" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 P0" k $end
$scope module SRAMcell_inst $end
$var wire 1 Q0" BL1in $end
$var wire 1 R0" BL2in $end
$var wire 1 ,0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S0" BL1out $end
$var reg 1 T0" I_bar $end
$var reg 1 U0" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 V0" k $end
$scope module SRAMcell_inst $end
$var wire 1 W0" BL1in $end
$var wire 1 X0" BL2in $end
$var wire 1 ,0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y0" BL1out $end
$var reg 1 Z0" I_bar $end
$var reg 1 [0" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 \0" k $end
$scope module SRAMcell_inst $end
$var wire 1 ]0" BL1in $end
$var wire 1 ^0" BL2in $end
$var wire 1 ,0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _0" BL1out $end
$var reg 1 `0" I_bar $end
$var reg 1 a0" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 b0" i $end
$scope module SRAMbyte_inst $end
$var wire 1 c0" WL $end
$var wire 1 & clk $end
$var wire 8 d0" datain [7:0] $end
$var wire 8 e0" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 f0" BL1out [7:0] $end
$var reg 8 g0" BL1in [7:0] $end
$var reg 8 h0" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 i0" k $end
$scope module SRAMcell_inst $end
$var wire 1 j0" BL1in $end
$var wire 1 k0" BL2in $end
$var wire 1 c0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l0" BL1out $end
$var reg 1 m0" I_bar $end
$var reg 1 n0" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 o0" k $end
$scope module SRAMcell_inst $end
$var wire 1 p0" BL1in $end
$var wire 1 q0" BL2in $end
$var wire 1 c0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r0" BL1out $end
$var reg 1 s0" I_bar $end
$var reg 1 t0" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 u0" k $end
$scope module SRAMcell_inst $end
$var wire 1 v0" BL1in $end
$var wire 1 w0" BL2in $end
$var wire 1 c0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x0" BL1out $end
$var reg 1 y0" I_bar $end
$var reg 1 z0" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 {0" k $end
$scope module SRAMcell_inst $end
$var wire 1 |0" BL1in $end
$var wire 1 }0" BL2in $end
$var wire 1 c0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~0" BL1out $end
$var reg 1 !1" I_bar $end
$var reg 1 "1" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 #1" k $end
$scope module SRAMcell_inst $end
$var wire 1 $1" BL1in $end
$var wire 1 %1" BL2in $end
$var wire 1 c0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &1" BL1out $end
$var reg 1 '1" I_bar $end
$var reg 1 (1" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 )1" k $end
$scope module SRAMcell_inst $end
$var wire 1 *1" BL1in $end
$var wire 1 +1" BL2in $end
$var wire 1 c0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,1" BL1out $end
$var reg 1 -1" I_bar $end
$var reg 1 .1" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 /1" k $end
$scope module SRAMcell_inst $end
$var wire 1 01" BL1in $end
$var wire 1 11" BL2in $end
$var wire 1 c0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 21" BL1out $end
$var reg 1 31" I_bar $end
$var reg 1 41" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 51" k $end
$scope module SRAMcell_inst $end
$var wire 1 61" BL1in $end
$var wire 1 71" BL2in $end
$var wire 1 c0" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 81" BL1out $end
$var reg 1 91" I_bar $end
$var reg 1 :1" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[46] $end
$var parameter 7 ;1" i $end
$scope module SRAMaddress_inst $end
$var wire 1 <1" WL $end
$var wire 4 =1" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 >1" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 ?1" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 @1" i $end
$scope module SRAMbyte_inst $end
$var wire 1 A1" WL $end
$var wire 1 & clk $end
$var wire 8 B1" datain [7:0] $end
$var wire 8 C1" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 D1" BL1out [7:0] $end
$var reg 8 E1" BL1in [7:0] $end
$var reg 8 F1" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 G1" k $end
$scope module SRAMcell_inst $end
$var wire 1 H1" BL1in $end
$var wire 1 I1" BL2in $end
$var wire 1 A1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J1" BL1out $end
$var reg 1 K1" I_bar $end
$var reg 1 L1" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 M1" k $end
$scope module SRAMcell_inst $end
$var wire 1 N1" BL1in $end
$var wire 1 O1" BL2in $end
$var wire 1 A1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P1" BL1out $end
$var reg 1 Q1" I_bar $end
$var reg 1 R1" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 S1" k $end
$scope module SRAMcell_inst $end
$var wire 1 T1" BL1in $end
$var wire 1 U1" BL2in $end
$var wire 1 A1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V1" BL1out $end
$var reg 1 W1" I_bar $end
$var reg 1 X1" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Y1" k $end
$scope module SRAMcell_inst $end
$var wire 1 Z1" BL1in $end
$var wire 1 [1" BL2in $end
$var wire 1 A1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \1" BL1out $end
$var reg 1 ]1" I_bar $end
$var reg 1 ^1" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 _1" k $end
$scope module SRAMcell_inst $end
$var wire 1 `1" BL1in $end
$var wire 1 a1" BL2in $end
$var wire 1 A1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b1" BL1out $end
$var reg 1 c1" I_bar $end
$var reg 1 d1" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 e1" k $end
$scope module SRAMcell_inst $end
$var wire 1 f1" BL1in $end
$var wire 1 g1" BL2in $end
$var wire 1 A1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h1" BL1out $end
$var reg 1 i1" I_bar $end
$var reg 1 j1" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 k1" k $end
$scope module SRAMcell_inst $end
$var wire 1 l1" BL1in $end
$var wire 1 m1" BL2in $end
$var wire 1 A1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n1" BL1out $end
$var reg 1 o1" I_bar $end
$var reg 1 p1" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 q1" k $end
$scope module SRAMcell_inst $end
$var wire 1 r1" BL1in $end
$var wire 1 s1" BL2in $end
$var wire 1 A1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t1" BL1out $end
$var reg 1 u1" I_bar $end
$var reg 1 v1" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 w1" i $end
$scope module SRAMbyte_inst $end
$var wire 1 x1" WL $end
$var wire 1 & clk $end
$var wire 8 y1" datain [7:0] $end
$var wire 8 z1" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 {1" BL1out [7:0] $end
$var reg 8 |1" BL1in [7:0] $end
$var reg 8 }1" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ~1" k $end
$scope module SRAMcell_inst $end
$var wire 1 !2" BL1in $end
$var wire 1 "2" BL2in $end
$var wire 1 x1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #2" BL1out $end
$var reg 1 $2" I_bar $end
$var reg 1 %2" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 &2" k $end
$scope module SRAMcell_inst $end
$var wire 1 '2" BL1in $end
$var wire 1 (2" BL2in $end
$var wire 1 x1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )2" BL1out $end
$var reg 1 *2" I_bar $end
$var reg 1 +2" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ,2" k $end
$scope module SRAMcell_inst $end
$var wire 1 -2" BL1in $end
$var wire 1 .2" BL2in $end
$var wire 1 x1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /2" BL1out $end
$var reg 1 02" I_bar $end
$var reg 1 12" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 22" k $end
$scope module SRAMcell_inst $end
$var wire 1 32" BL1in $end
$var wire 1 42" BL2in $end
$var wire 1 x1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 52" BL1out $end
$var reg 1 62" I_bar $end
$var reg 1 72" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 82" k $end
$scope module SRAMcell_inst $end
$var wire 1 92" BL1in $end
$var wire 1 :2" BL2in $end
$var wire 1 x1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;2" BL1out $end
$var reg 1 <2" I_bar $end
$var reg 1 =2" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 >2" k $end
$scope module SRAMcell_inst $end
$var wire 1 ?2" BL1in $end
$var wire 1 @2" BL2in $end
$var wire 1 x1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A2" BL1out $end
$var reg 1 B2" I_bar $end
$var reg 1 C2" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 D2" k $end
$scope module SRAMcell_inst $end
$var wire 1 E2" BL1in $end
$var wire 1 F2" BL2in $end
$var wire 1 x1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G2" BL1out $end
$var reg 1 H2" I_bar $end
$var reg 1 I2" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 J2" k $end
$scope module SRAMcell_inst $end
$var wire 1 K2" BL1in $end
$var wire 1 L2" BL2in $end
$var wire 1 x1" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M2" BL1out $end
$var reg 1 N2" I_bar $end
$var reg 1 O2" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 P2" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Q2" WL $end
$var wire 1 & clk $end
$var wire 8 R2" datain [7:0] $end
$var wire 8 S2" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 T2" BL1out [7:0] $end
$var reg 8 U2" BL1in [7:0] $end
$var reg 8 V2" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 W2" k $end
$scope module SRAMcell_inst $end
$var wire 1 X2" BL1in $end
$var wire 1 Y2" BL2in $end
$var wire 1 Q2" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z2" BL1out $end
$var reg 1 [2" I_bar $end
$var reg 1 \2" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ]2" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^2" BL1in $end
$var wire 1 _2" BL2in $end
$var wire 1 Q2" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `2" BL1out $end
$var reg 1 a2" I_bar $end
$var reg 1 b2" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 c2" k $end
$scope module SRAMcell_inst $end
$var wire 1 d2" BL1in $end
$var wire 1 e2" BL2in $end
$var wire 1 Q2" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f2" BL1out $end
$var reg 1 g2" I_bar $end
$var reg 1 h2" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 i2" k $end
$scope module SRAMcell_inst $end
$var wire 1 j2" BL1in $end
$var wire 1 k2" BL2in $end
$var wire 1 Q2" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l2" BL1out $end
$var reg 1 m2" I_bar $end
$var reg 1 n2" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 o2" k $end
$scope module SRAMcell_inst $end
$var wire 1 p2" BL1in $end
$var wire 1 q2" BL2in $end
$var wire 1 Q2" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r2" BL1out $end
$var reg 1 s2" I_bar $end
$var reg 1 t2" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 u2" k $end
$scope module SRAMcell_inst $end
$var wire 1 v2" BL1in $end
$var wire 1 w2" BL2in $end
$var wire 1 Q2" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x2" BL1out $end
$var reg 1 y2" I_bar $end
$var reg 1 z2" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 {2" k $end
$scope module SRAMcell_inst $end
$var wire 1 |2" BL1in $end
$var wire 1 }2" BL2in $end
$var wire 1 Q2" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~2" BL1out $end
$var reg 1 !3" I_bar $end
$var reg 1 "3" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 #3" k $end
$scope module SRAMcell_inst $end
$var wire 1 $3" BL1in $end
$var wire 1 %3" BL2in $end
$var wire 1 Q2" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &3" BL1out $end
$var reg 1 '3" I_bar $end
$var reg 1 (3" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 )3" i $end
$scope module SRAMbyte_inst $end
$var wire 1 *3" WL $end
$var wire 1 & clk $end
$var wire 8 +3" datain [7:0] $end
$var wire 8 ,3" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 -3" BL1out [7:0] $end
$var reg 8 .3" BL1in [7:0] $end
$var reg 8 /3" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 03" k $end
$scope module SRAMcell_inst $end
$var wire 1 13" BL1in $end
$var wire 1 23" BL2in $end
$var wire 1 *3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 33" BL1out $end
$var reg 1 43" I_bar $end
$var reg 1 53" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 63" k $end
$scope module SRAMcell_inst $end
$var wire 1 73" BL1in $end
$var wire 1 83" BL2in $end
$var wire 1 *3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 93" BL1out $end
$var reg 1 :3" I_bar $end
$var reg 1 ;3" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 <3" k $end
$scope module SRAMcell_inst $end
$var wire 1 =3" BL1in $end
$var wire 1 >3" BL2in $end
$var wire 1 *3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?3" BL1out $end
$var reg 1 @3" I_bar $end
$var reg 1 A3" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 B3" k $end
$scope module SRAMcell_inst $end
$var wire 1 C3" BL1in $end
$var wire 1 D3" BL2in $end
$var wire 1 *3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E3" BL1out $end
$var reg 1 F3" I_bar $end
$var reg 1 G3" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 H3" k $end
$scope module SRAMcell_inst $end
$var wire 1 I3" BL1in $end
$var wire 1 J3" BL2in $end
$var wire 1 *3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K3" BL1out $end
$var reg 1 L3" I_bar $end
$var reg 1 M3" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 N3" k $end
$scope module SRAMcell_inst $end
$var wire 1 O3" BL1in $end
$var wire 1 P3" BL2in $end
$var wire 1 *3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q3" BL1out $end
$var reg 1 R3" I_bar $end
$var reg 1 S3" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 T3" k $end
$scope module SRAMcell_inst $end
$var wire 1 U3" BL1in $end
$var wire 1 V3" BL2in $end
$var wire 1 *3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W3" BL1out $end
$var reg 1 X3" I_bar $end
$var reg 1 Y3" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Z3" k $end
$scope module SRAMcell_inst $end
$var wire 1 [3" BL1in $end
$var wire 1 \3" BL2in $end
$var wire 1 *3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]3" BL1out $end
$var reg 1 ^3" I_bar $end
$var reg 1 _3" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[47] $end
$var parameter 7 `3" i $end
$scope module SRAMaddress_inst $end
$var wire 1 a3" WL $end
$var wire 4 b3" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 c3" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 d3" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 e3" i $end
$scope module SRAMbyte_inst $end
$var wire 1 f3" WL $end
$var wire 1 & clk $end
$var wire 8 g3" datain [7:0] $end
$var wire 8 h3" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 i3" BL1out [7:0] $end
$var reg 8 j3" BL1in [7:0] $end
$var reg 8 k3" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 l3" k $end
$scope module SRAMcell_inst $end
$var wire 1 m3" BL1in $end
$var wire 1 n3" BL2in $end
$var wire 1 f3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o3" BL1out $end
$var reg 1 p3" I_bar $end
$var reg 1 q3" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 r3" k $end
$scope module SRAMcell_inst $end
$var wire 1 s3" BL1in $end
$var wire 1 t3" BL2in $end
$var wire 1 f3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u3" BL1out $end
$var reg 1 v3" I_bar $end
$var reg 1 w3" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 x3" k $end
$scope module SRAMcell_inst $end
$var wire 1 y3" BL1in $end
$var wire 1 z3" BL2in $end
$var wire 1 f3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {3" BL1out $end
$var reg 1 |3" I_bar $end
$var reg 1 }3" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ~3" k $end
$scope module SRAMcell_inst $end
$var wire 1 !4" BL1in $end
$var wire 1 "4" BL2in $end
$var wire 1 f3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #4" BL1out $end
$var reg 1 $4" I_bar $end
$var reg 1 %4" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 &4" k $end
$scope module SRAMcell_inst $end
$var wire 1 '4" BL1in $end
$var wire 1 (4" BL2in $end
$var wire 1 f3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )4" BL1out $end
$var reg 1 *4" I_bar $end
$var reg 1 +4" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ,4" k $end
$scope module SRAMcell_inst $end
$var wire 1 -4" BL1in $end
$var wire 1 .4" BL2in $end
$var wire 1 f3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /4" BL1out $end
$var reg 1 04" I_bar $end
$var reg 1 14" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 24" k $end
$scope module SRAMcell_inst $end
$var wire 1 34" BL1in $end
$var wire 1 44" BL2in $end
$var wire 1 f3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 54" BL1out $end
$var reg 1 64" I_bar $end
$var reg 1 74" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 84" k $end
$scope module SRAMcell_inst $end
$var wire 1 94" BL1in $end
$var wire 1 :4" BL2in $end
$var wire 1 f3" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;4" BL1out $end
$var reg 1 <4" I_bar $end
$var reg 1 =4" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 >4" i $end
$scope module SRAMbyte_inst $end
$var wire 1 ?4" WL $end
$var wire 1 & clk $end
$var wire 8 @4" datain [7:0] $end
$var wire 8 A4" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 B4" BL1out [7:0] $end
$var reg 8 C4" BL1in [7:0] $end
$var reg 8 D4" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 E4" k $end
$scope module SRAMcell_inst $end
$var wire 1 F4" BL1in $end
$var wire 1 G4" BL2in $end
$var wire 1 ?4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H4" BL1out $end
$var reg 1 I4" I_bar $end
$var reg 1 J4" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 K4" k $end
$scope module SRAMcell_inst $end
$var wire 1 L4" BL1in $end
$var wire 1 M4" BL2in $end
$var wire 1 ?4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N4" BL1out $end
$var reg 1 O4" I_bar $end
$var reg 1 P4" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Q4" k $end
$scope module SRAMcell_inst $end
$var wire 1 R4" BL1in $end
$var wire 1 S4" BL2in $end
$var wire 1 ?4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T4" BL1out $end
$var reg 1 U4" I_bar $end
$var reg 1 V4" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 W4" k $end
$scope module SRAMcell_inst $end
$var wire 1 X4" BL1in $end
$var wire 1 Y4" BL2in $end
$var wire 1 ?4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z4" BL1out $end
$var reg 1 [4" I_bar $end
$var reg 1 \4" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ]4" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^4" BL1in $end
$var wire 1 _4" BL2in $end
$var wire 1 ?4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `4" BL1out $end
$var reg 1 a4" I_bar $end
$var reg 1 b4" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 c4" k $end
$scope module SRAMcell_inst $end
$var wire 1 d4" BL1in $end
$var wire 1 e4" BL2in $end
$var wire 1 ?4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f4" BL1out $end
$var reg 1 g4" I_bar $end
$var reg 1 h4" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 i4" k $end
$scope module SRAMcell_inst $end
$var wire 1 j4" BL1in $end
$var wire 1 k4" BL2in $end
$var wire 1 ?4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l4" BL1out $end
$var reg 1 m4" I_bar $end
$var reg 1 n4" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 o4" k $end
$scope module SRAMcell_inst $end
$var wire 1 p4" BL1in $end
$var wire 1 q4" BL2in $end
$var wire 1 ?4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r4" BL1out $end
$var reg 1 s4" I_bar $end
$var reg 1 t4" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 u4" i $end
$scope module SRAMbyte_inst $end
$var wire 1 v4" WL $end
$var wire 1 & clk $end
$var wire 8 w4" datain [7:0] $end
$var wire 8 x4" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 y4" BL1out [7:0] $end
$var reg 8 z4" BL1in [7:0] $end
$var reg 8 {4" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 |4" k $end
$scope module SRAMcell_inst $end
$var wire 1 }4" BL1in $end
$var wire 1 ~4" BL2in $end
$var wire 1 v4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !5" BL1out $end
$var reg 1 "5" I_bar $end
$var reg 1 #5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 $5" k $end
$scope module SRAMcell_inst $end
$var wire 1 %5" BL1in $end
$var wire 1 &5" BL2in $end
$var wire 1 v4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '5" BL1out $end
$var reg 1 (5" I_bar $end
$var reg 1 )5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 *5" k $end
$scope module SRAMcell_inst $end
$var wire 1 +5" BL1in $end
$var wire 1 ,5" BL2in $end
$var wire 1 v4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -5" BL1out $end
$var reg 1 .5" I_bar $end
$var reg 1 /5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 05" k $end
$scope module SRAMcell_inst $end
$var wire 1 15" BL1in $end
$var wire 1 25" BL2in $end
$var wire 1 v4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 35" BL1out $end
$var reg 1 45" I_bar $end
$var reg 1 55" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 65" k $end
$scope module SRAMcell_inst $end
$var wire 1 75" BL1in $end
$var wire 1 85" BL2in $end
$var wire 1 v4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 95" BL1out $end
$var reg 1 :5" I_bar $end
$var reg 1 ;5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 <5" k $end
$scope module SRAMcell_inst $end
$var wire 1 =5" BL1in $end
$var wire 1 >5" BL2in $end
$var wire 1 v4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?5" BL1out $end
$var reg 1 @5" I_bar $end
$var reg 1 A5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 B5" k $end
$scope module SRAMcell_inst $end
$var wire 1 C5" BL1in $end
$var wire 1 D5" BL2in $end
$var wire 1 v4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E5" BL1out $end
$var reg 1 F5" I_bar $end
$var reg 1 G5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 H5" k $end
$scope module SRAMcell_inst $end
$var wire 1 I5" BL1in $end
$var wire 1 J5" BL2in $end
$var wire 1 v4" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K5" BL1out $end
$var reg 1 L5" I_bar $end
$var reg 1 M5" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 N5" i $end
$scope module SRAMbyte_inst $end
$var wire 1 O5" WL $end
$var wire 1 & clk $end
$var wire 8 P5" datain [7:0] $end
$var wire 8 Q5" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 R5" BL1out [7:0] $end
$var reg 8 S5" BL1in [7:0] $end
$var reg 8 T5" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 U5" k $end
$scope module SRAMcell_inst $end
$var wire 1 V5" BL1in $end
$var wire 1 W5" BL2in $end
$var wire 1 O5" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X5" BL1out $end
$var reg 1 Y5" I_bar $end
$var reg 1 Z5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 [5" k $end
$scope module SRAMcell_inst $end
$var wire 1 \5" BL1in $end
$var wire 1 ]5" BL2in $end
$var wire 1 O5" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^5" BL1out $end
$var reg 1 _5" I_bar $end
$var reg 1 `5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 a5" k $end
$scope module SRAMcell_inst $end
$var wire 1 b5" BL1in $end
$var wire 1 c5" BL2in $end
$var wire 1 O5" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d5" BL1out $end
$var reg 1 e5" I_bar $end
$var reg 1 f5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 g5" k $end
$scope module SRAMcell_inst $end
$var wire 1 h5" BL1in $end
$var wire 1 i5" BL2in $end
$var wire 1 O5" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j5" BL1out $end
$var reg 1 k5" I_bar $end
$var reg 1 l5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 m5" k $end
$scope module SRAMcell_inst $end
$var wire 1 n5" BL1in $end
$var wire 1 o5" BL2in $end
$var wire 1 O5" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p5" BL1out $end
$var reg 1 q5" I_bar $end
$var reg 1 r5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 s5" k $end
$scope module SRAMcell_inst $end
$var wire 1 t5" BL1in $end
$var wire 1 u5" BL2in $end
$var wire 1 O5" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v5" BL1out $end
$var reg 1 w5" I_bar $end
$var reg 1 x5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 y5" k $end
$scope module SRAMcell_inst $end
$var wire 1 z5" BL1in $end
$var wire 1 {5" BL2in $end
$var wire 1 O5" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |5" BL1out $end
$var reg 1 }5" I_bar $end
$var reg 1 ~5" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 !6" k $end
$scope module SRAMcell_inst $end
$var wire 1 "6" BL1in $end
$var wire 1 #6" BL2in $end
$var wire 1 O5" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $6" BL1out $end
$var reg 1 %6" I_bar $end
$var reg 1 &6" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[48] $end
$var parameter 7 '6" i $end
$scope module SRAMaddress_inst $end
$var wire 1 (6" WL $end
$var wire 4 )6" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 *6" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 +6" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 ,6" i $end
$scope module SRAMbyte_inst $end
$var wire 1 -6" WL $end
$var wire 1 & clk $end
$var wire 8 .6" datain [7:0] $end
$var wire 8 /6" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 06" BL1out [7:0] $end
$var reg 8 16" BL1in [7:0] $end
$var reg 8 26" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 36" k $end
$scope module SRAMcell_inst $end
$var wire 1 46" BL1in $end
$var wire 1 56" BL2in $end
$var wire 1 -6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 66" BL1out $end
$var reg 1 76" I_bar $end
$var reg 1 86" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 96" k $end
$scope module SRAMcell_inst $end
$var wire 1 :6" BL1in $end
$var wire 1 ;6" BL2in $end
$var wire 1 -6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <6" BL1out $end
$var reg 1 =6" I_bar $end
$var reg 1 >6" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ?6" k $end
$scope module SRAMcell_inst $end
$var wire 1 @6" BL1in $end
$var wire 1 A6" BL2in $end
$var wire 1 -6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B6" BL1out $end
$var reg 1 C6" I_bar $end
$var reg 1 D6" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 E6" k $end
$scope module SRAMcell_inst $end
$var wire 1 F6" BL1in $end
$var wire 1 G6" BL2in $end
$var wire 1 -6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H6" BL1out $end
$var reg 1 I6" I_bar $end
$var reg 1 J6" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 K6" k $end
$scope module SRAMcell_inst $end
$var wire 1 L6" BL1in $end
$var wire 1 M6" BL2in $end
$var wire 1 -6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N6" BL1out $end
$var reg 1 O6" I_bar $end
$var reg 1 P6" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Q6" k $end
$scope module SRAMcell_inst $end
$var wire 1 R6" BL1in $end
$var wire 1 S6" BL2in $end
$var wire 1 -6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T6" BL1out $end
$var reg 1 U6" I_bar $end
$var reg 1 V6" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 W6" k $end
$scope module SRAMcell_inst $end
$var wire 1 X6" BL1in $end
$var wire 1 Y6" BL2in $end
$var wire 1 -6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z6" BL1out $end
$var reg 1 [6" I_bar $end
$var reg 1 \6" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ]6" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^6" BL1in $end
$var wire 1 _6" BL2in $end
$var wire 1 -6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `6" BL1out $end
$var reg 1 a6" I_bar $end
$var reg 1 b6" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 c6" i $end
$scope module SRAMbyte_inst $end
$var wire 1 d6" WL $end
$var wire 1 & clk $end
$var wire 8 e6" datain [7:0] $end
$var wire 8 f6" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 g6" BL1out [7:0] $end
$var reg 8 h6" BL1in [7:0] $end
$var reg 8 i6" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 j6" k $end
$scope module SRAMcell_inst $end
$var wire 1 k6" BL1in $end
$var wire 1 l6" BL2in $end
$var wire 1 d6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m6" BL1out $end
$var reg 1 n6" I_bar $end
$var reg 1 o6" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 p6" k $end
$scope module SRAMcell_inst $end
$var wire 1 q6" BL1in $end
$var wire 1 r6" BL2in $end
$var wire 1 d6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s6" BL1out $end
$var reg 1 t6" I_bar $end
$var reg 1 u6" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 v6" k $end
$scope module SRAMcell_inst $end
$var wire 1 w6" BL1in $end
$var wire 1 x6" BL2in $end
$var wire 1 d6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y6" BL1out $end
$var reg 1 z6" I_bar $end
$var reg 1 {6" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 |6" k $end
$scope module SRAMcell_inst $end
$var wire 1 }6" BL1in $end
$var wire 1 ~6" BL2in $end
$var wire 1 d6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !7" BL1out $end
$var reg 1 "7" I_bar $end
$var reg 1 #7" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 $7" k $end
$scope module SRAMcell_inst $end
$var wire 1 %7" BL1in $end
$var wire 1 &7" BL2in $end
$var wire 1 d6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '7" BL1out $end
$var reg 1 (7" I_bar $end
$var reg 1 )7" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 *7" k $end
$scope module SRAMcell_inst $end
$var wire 1 +7" BL1in $end
$var wire 1 ,7" BL2in $end
$var wire 1 d6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -7" BL1out $end
$var reg 1 .7" I_bar $end
$var reg 1 /7" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 07" k $end
$scope module SRAMcell_inst $end
$var wire 1 17" BL1in $end
$var wire 1 27" BL2in $end
$var wire 1 d6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 37" BL1out $end
$var reg 1 47" I_bar $end
$var reg 1 57" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 67" k $end
$scope module SRAMcell_inst $end
$var wire 1 77" BL1in $end
$var wire 1 87" BL2in $end
$var wire 1 d6" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 97" BL1out $end
$var reg 1 :7" I_bar $end
$var reg 1 ;7" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 <7" i $end
$scope module SRAMbyte_inst $end
$var wire 1 =7" WL $end
$var wire 1 & clk $end
$var wire 8 >7" datain [7:0] $end
$var wire 8 ?7" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 @7" BL1out [7:0] $end
$var reg 8 A7" BL1in [7:0] $end
$var reg 8 B7" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 C7" k $end
$scope module SRAMcell_inst $end
$var wire 1 D7" BL1in $end
$var wire 1 E7" BL2in $end
$var wire 1 =7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F7" BL1out $end
$var reg 1 G7" I_bar $end
$var reg 1 H7" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 I7" k $end
$scope module SRAMcell_inst $end
$var wire 1 J7" BL1in $end
$var wire 1 K7" BL2in $end
$var wire 1 =7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L7" BL1out $end
$var reg 1 M7" I_bar $end
$var reg 1 N7" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 O7" k $end
$scope module SRAMcell_inst $end
$var wire 1 P7" BL1in $end
$var wire 1 Q7" BL2in $end
$var wire 1 =7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R7" BL1out $end
$var reg 1 S7" I_bar $end
$var reg 1 T7" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 U7" k $end
$scope module SRAMcell_inst $end
$var wire 1 V7" BL1in $end
$var wire 1 W7" BL2in $end
$var wire 1 =7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X7" BL1out $end
$var reg 1 Y7" I_bar $end
$var reg 1 Z7" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 [7" k $end
$scope module SRAMcell_inst $end
$var wire 1 \7" BL1in $end
$var wire 1 ]7" BL2in $end
$var wire 1 =7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^7" BL1out $end
$var reg 1 _7" I_bar $end
$var reg 1 `7" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 a7" k $end
$scope module SRAMcell_inst $end
$var wire 1 b7" BL1in $end
$var wire 1 c7" BL2in $end
$var wire 1 =7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d7" BL1out $end
$var reg 1 e7" I_bar $end
$var reg 1 f7" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 g7" k $end
$scope module SRAMcell_inst $end
$var wire 1 h7" BL1in $end
$var wire 1 i7" BL2in $end
$var wire 1 =7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j7" BL1out $end
$var reg 1 k7" I_bar $end
$var reg 1 l7" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 m7" k $end
$scope module SRAMcell_inst $end
$var wire 1 n7" BL1in $end
$var wire 1 o7" BL2in $end
$var wire 1 =7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p7" BL1out $end
$var reg 1 q7" I_bar $end
$var reg 1 r7" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 s7" i $end
$scope module SRAMbyte_inst $end
$var wire 1 t7" WL $end
$var wire 1 & clk $end
$var wire 8 u7" datain [7:0] $end
$var wire 8 v7" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 w7" BL1out [7:0] $end
$var reg 8 x7" BL1in [7:0] $end
$var reg 8 y7" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 z7" k $end
$scope module SRAMcell_inst $end
$var wire 1 {7" BL1in $end
$var wire 1 |7" BL2in $end
$var wire 1 t7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }7" BL1out $end
$var reg 1 ~7" I_bar $end
$var reg 1 !8" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 "8" k $end
$scope module SRAMcell_inst $end
$var wire 1 #8" BL1in $end
$var wire 1 $8" BL2in $end
$var wire 1 t7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %8" BL1out $end
$var reg 1 &8" I_bar $end
$var reg 1 '8" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 (8" k $end
$scope module SRAMcell_inst $end
$var wire 1 )8" BL1in $end
$var wire 1 *8" BL2in $end
$var wire 1 t7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +8" BL1out $end
$var reg 1 ,8" I_bar $end
$var reg 1 -8" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 .8" k $end
$scope module SRAMcell_inst $end
$var wire 1 /8" BL1in $end
$var wire 1 08" BL2in $end
$var wire 1 t7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 18" BL1out $end
$var reg 1 28" I_bar $end
$var reg 1 38" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 48" k $end
$scope module SRAMcell_inst $end
$var wire 1 58" BL1in $end
$var wire 1 68" BL2in $end
$var wire 1 t7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 78" BL1out $end
$var reg 1 88" I_bar $end
$var reg 1 98" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 :8" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;8" BL1in $end
$var wire 1 <8" BL2in $end
$var wire 1 t7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =8" BL1out $end
$var reg 1 >8" I_bar $end
$var reg 1 ?8" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 @8" k $end
$scope module SRAMcell_inst $end
$var wire 1 A8" BL1in $end
$var wire 1 B8" BL2in $end
$var wire 1 t7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C8" BL1out $end
$var reg 1 D8" I_bar $end
$var reg 1 E8" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 F8" k $end
$scope module SRAMcell_inst $end
$var wire 1 G8" BL1in $end
$var wire 1 H8" BL2in $end
$var wire 1 t7" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I8" BL1out $end
$var reg 1 J8" I_bar $end
$var reg 1 K8" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[49] $end
$var parameter 7 L8" i $end
$scope module SRAMaddress_inst $end
$var wire 1 M8" WL $end
$var wire 4 N8" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 O8" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 P8" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 Q8" i $end
$scope module SRAMbyte_inst $end
$var wire 1 R8" WL $end
$var wire 1 & clk $end
$var wire 8 S8" datain [7:0] $end
$var wire 8 T8" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 U8" BL1out [7:0] $end
$var reg 8 V8" BL1in [7:0] $end
$var reg 8 W8" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 X8" k $end
$scope module SRAMcell_inst $end
$var wire 1 Y8" BL1in $end
$var wire 1 Z8" BL2in $end
$var wire 1 R8" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [8" BL1out $end
$var reg 1 \8" I_bar $end
$var reg 1 ]8" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ^8" k $end
$scope module SRAMcell_inst $end
$var wire 1 _8" BL1in $end
$var wire 1 `8" BL2in $end
$var wire 1 R8" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a8" BL1out $end
$var reg 1 b8" I_bar $end
$var reg 1 c8" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 d8" k $end
$scope module SRAMcell_inst $end
$var wire 1 e8" BL1in $end
$var wire 1 f8" BL2in $end
$var wire 1 R8" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g8" BL1out $end
$var reg 1 h8" I_bar $end
$var reg 1 i8" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 j8" k $end
$scope module SRAMcell_inst $end
$var wire 1 k8" BL1in $end
$var wire 1 l8" BL2in $end
$var wire 1 R8" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m8" BL1out $end
$var reg 1 n8" I_bar $end
$var reg 1 o8" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 p8" k $end
$scope module SRAMcell_inst $end
$var wire 1 q8" BL1in $end
$var wire 1 r8" BL2in $end
$var wire 1 R8" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s8" BL1out $end
$var reg 1 t8" I_bar $end
$var reg 1 u8" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 v8" k $end
$scope module SRAMcell_inst $end
$var wire 1 w8" BL1in $end
$var wire 1 x8" BL2in $end
$var wire 1 R8" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y8" BL1out $end
$var reg 1 z8" I_bar $end
$var reg 1 {8" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 |8" k $end
$scope module SRAMcell_inst $end
$var wire 1 }8" BL1in $end
$var wire 1 ~8" BL2in $end
$var wire 1 R8" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !9" BL1out $end
$var reg 1 "9" I_bar $end
$var reg 1 #9" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 $9" k $end
$scope module SRAMcell_inst $end
$var wire 1 %9" BL1in $end
$var wire 1 &9" BL2in $end
$var wire 1 R8" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '9" BL1out $end
$var reg 1 (9" I_bar $end
$var reg 1 )9" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 *9" i $end
$scope module SRAMbyte_inst $end
$var wire 1 +9" WL $end
$var wire 1 & clk $end
$var wire 8 ,9" datain [7:0] $end
$var wire 8 -9" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 .9" BL1out [7:0] $end
$var reg 8 /9" BL1in [7:0] $end
$var reg 8 09" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 19" k $end
$scope module SRAMcell_inst $end
$var wire 1 29" BL1in $end
$var wire 1 39" BL2in $end
$var wire 1 +9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 49" BL1out $end
$var reg 1 59" I_bar $end
$var reg 1 69" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 79" k $end
$scope module SRAMcell_inst $end
$var wire 1 89" BL1in $end
$var wire 1 99" BL2in $end
$var wire 1 +9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :9" BL1out $end
$var reg 1 ;9" I_bar $end
$var reg 1 <9" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 =9" k $end
$scope module SRAMcell_inst $end
$var wire 1 >9" BL1in $end
$var wire 1 ?9" BL2in $end
$var wire 1 +9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @9" BL1out $end
$var reg 1 A9" I_bar $end
$var reg 1 B9" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 C9" k $end
$scope module SRAMcell_inst $end
$var wire 1 D9" BL1in $end
$var wire 1 E9" BL2in $end
$var wire 1 +9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F9" BL1out $end
$var reg 1 G9" I_bar $end
$var reg 1 H9" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 I9" k $end
$scope module SRAMcell_inst $end
$var wire 1 J9" BL1in $end
$var wire 1 K9" BL2in $end
$var wire 1 +9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L9" BL1out $end
$var reg 1 M9" I_bar $end
$var reg 1 N9" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 O9" k $end
$scope module SRAMcell_inst $end
$var wire 1 P9" BL1in $end
$var wire 1 Q9" BL2in $end
$var wire 1 +9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R9" BL1out $end
$var reg 1 S9" I_bar $end
$var reg 1 T9" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 U9" k $end
$scope module SRAMcell_inst $end
$var wire 1 V9" BL1in $end
$var wire 1 W9" BL2in $end
$var wire 1 +9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X9" BL1out $end
$var reg 1 Y9" I_bar $end
$var reg 1 Z9" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 [9" k $end
$scope module SRAMcell_inst $end
$var wire 1 \9" BL1in $end
$var wire 1 ]9" BL2in $end
$var wire 1 +9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^9" BL1out $end
$var reg 1 _9" I_bar $end
$var reg 1 `9" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 a9" i $end
$scope module SRAMbyte_inst $end
$var wire 1 b9" WL $end
$var wire 1 & clk $end
$var wire 8 c9" datain [7:0] $end
$var wire 8 d9" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 e9" BL1out [7:0] $end
$var reg 8 f9" BL1in [7:0] $end
$var reg 8 g9" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 h9" k $end
$scope module SRAMcell_inst $end
$var wire 1 i9" BL1in $end
$var wire 1 j9" BL2in $end
$var wire 1 b9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k9" BL1out $end
$var reg 1 l9" I_bar $end
$var reg 1 m9" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 n9" k $end
$scope module SRAMcell_inst $end
$var wire 1 o9" BL1in $end
$var wire 1 p9" BL2in $end
$var wire 1 b9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q9" BL1out $end
$var reg 1 r9" I_bar $end
$var reg 1 s9" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 t9" k $end
$scope module SRAMcell_inst $end
$var wire 1 u9" BL1in $end
$var wire 1 v9" BL2in $end
$var wire 1 b9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w9" BL1out $end
$var reg 1 x9" I_bar $end
$var reg 1 y9" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 z9" k $end
$scope module SRAMcell_inst $end
$var wire 1 {9" BL1in $end
$var wire 1 |9" BL2in $end
$var wire 1 b9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }9" BL1out $end
$var reg 1 ~9" I_bar $end
$var reg 1 !:" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ":" k $end
$scope module SRAMcell_inst $end
$var wire 1 #:" BL1in $end
$var wire 1 $:" BL2in $end
$var wire 1 b9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %:" BL1out $end
$var reg 1 &:" I_bar $end
$var reg 1 ':" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 (:" k $end
$scope module SRAMcell_inst $end
$var wire 1 ):" BL1in $end
$var wire 1 *:" BL2in $end
$var wire 1 b9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +:" BL1out $end
$var reg 1 ,:" I_bar $end
$var reg 1 -:" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 .:" k $end
$scope module SRAMcell_inst $end
$var wire 1 /:" BL1in $end
$var wire 1 0:" BL2in $end
$var wire 1 b9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1:" BL1out $end
$var reg 1 2:" I_bar $end
$var reg 1 3:" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 4:" k $end
$scope module SRAMcell_inst $end
$var wire 1 5:" BL1in $end
$var wire 1 6:" BL2in $end
$var wire 1 b9" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7:" BL1out $end
$var reg 1 8:" I_bar $end
$var reg 1 9:" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 ::" i $end
$scope module SRAMbyte_inst $end
$var wire 1 ;:" WL $end
$var wire 1 & clk $end
$var wire 8 <:" datain [7:0] $end
$var wire 8 =:" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 >:" BL1out [7:0] $end
$var reg 8 ?:" BL1in [7:0] $end
$var reg 8 @:" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 A:" k $end
$scope module SRAMcell_inst $end
$var wire 1 B:" BL1in $end
$var wire 1 C:" BL2in $end
$var wire 1 ;:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D:" BL1out $end
$var reg 1 E:" I_bar $end
$var reg 1 F:" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 G:" k $end
$scope module SRAMcell_inst $end
$var wire 1 H:" BL1in $end
$var wire 1 I:" BL2in $end
$var wire 1 ;:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J:" BL1out $end
$var reg 1 K:" I_bar $end
$var reg 1 L:" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 M:" k $end
$scope module SRAMcell_inst $end
$var wire 1 N:" BL1in $end
$var wire 1 O:" BL2in $end
$var wire 1 ;:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P:" BL1out $end
$var reg 1 Q:" I_bar $end
$var reg 1 R:" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 S:" k $end
$scope module SRAMcell_inst $end
$var wire 1 T:" BL1in $end
$var wire 1 U:" BL2in $end
$var wire 1 ;:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V:" BL1out $end
$var reg 1 W:" I_bar $end
$var reg 1 X:" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Y:" k $end
$scope module SRAMcell_inst $end
$var wire 1 Z:" BL1in $end
$var wire 1 [:" BL2in $end
$var wire 1 ;:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \:" BL1out $end
$var reg 1 ]:" I_bar $end
$var reg 1 ^:" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 _:" k $end
$scope module SRAMcell_inst $end
$var wire 1 `:" BL1in $end
$var wire 1 a:" BL2in $end
$var wire 1 ;:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b:" BL1out $end
$var reg 1 c:" I_bar $end
$var reg 1 d:" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 e:" k $end
$scope module SRAMcell_inst $end
$var wire 1 f:" BL1in $end
$var wire 1 g:" BL2in $end
$var wire 1 ;:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h:" BL1out $end
$var reg 1 i:" I_bar $end
$var reg 1 j:" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 k:" k $end
$scope module SRAMcell_inst $end
$var wire 1 l:" BL1in $end
$var wire 1 m:" BL2in $end
$var wire 1 ;:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n:" BL1out $end
$var reg 1 o:" I_bar $end
$var reg 1 p:" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[50] $end
$var parameter 7 q:" i $end
$scope module SRAMaddress_inst $end
$var wire 1 r:" WL $end
$var wire 4 s:" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 t:" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 u:" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 v:" i $end
$scope module SRAMbyte_inst $end
$var wire 1 w:" WL $end
$var wire 1 & clk $end
$var wire 8 x:" datain [7:0] $end
$var wire 8 y:" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 z:" BL1out [7:0] $end
$var reg 8 {:" BL1in [7:0] $end
$var reg 8 |:" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 }:" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~:" BL1in $end
$var wire 1 !;" BL2in $end
$var wire 1 w:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ";" BL1out $end
$var reg 1 #;" I_bar $end
$var reg 1 $;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 %;" k $end
$scope module SRAMcell_inst $end
$var wire 1 &;" BL1in $end
$var wire 1 ';" BL2in $end
$var wire 1 w:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (;" BL1out $end
$var reg 1 );" I_bar $end
$var reg 1 *;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 +;" k $end
$scope module SRAMcell_inst $end
$var wire 1 ,;" BL1in $end
$var wire 1 -;" BL2in $end
$var wire 1 w:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .;" BL1out $end
$var reg 1 /;" I_bar $end
$var reg 1 0;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 1;" k $end
$scope module SRAMcell_inst $end
$var wire 1 2;" BL1in $end
$var wire 1 3;" BL2in $end
$var wire 1 w:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4;" BL1out $end
$var reg 1 5;" I_bar $end
$var reg 1 6;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 7;" k $end
$scope module SRAMcell_inst $end
$var wire 1 8;" BL1in $end
$var wire 1 9;" BL2in $end
$var wire 1 w:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :;" BL1out $end
$var reg 1 ;;" I_bar $end
$var reg 1 <;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 =;" k $end
$scope module SRAMcell_inst $end
$var wire 1 >;" BL1in $end
$var wire 1 ?;" BL2in $end
$var wire 1 w:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @;" BL1out $end
$var reg 1 A;" I_bar $end
$var reg 1 B;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 C;" k $end
$scope module SRAMcell_inst $end
$var wire 1 D;" BL1in $end
$var wire 1 E;" BL2in $end
$var wire 1 w:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F;" BL1out $end
$var reg 1 G;" I_bar $end
$var reg 1 H;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 I;" k $end
$scope module SRAMcell_inst $end
$var wire 1 J;" BL1in $end
$var wire 1 K;" BL2in $end
$var wire 1 w:" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L;" BL1out $end
$var reg 1 M;" I_bar $end
$var reg 1 N;" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 O;" i $end
$scope module SRAMbyte_inst $end
$var wire 1 P;" WL $end
$var wire 1 & clk $end
$var wire 8 Q;" datain [7:0] $end
$var wire 8 R;" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 S;" BL1out [7:0] $end
$var reg 8 T;" BL1in [7:0] $end
$var reg 8 U;" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 V;" k $end
$scope module SRAMcell_inst $end
$var wire 1 W;" BL1in $end
$var wire 1 X;" BL2in $end
$var wire 1 P;" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y;" BL1out $end
$var reg 1 Z;" I_bar $end
$var reg 1 [;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 \;" k $end
$scope module SRAMcell_inst $end
$var wire 1 ];" BL1in $end
$var wire 1 ^;" BL2in $end
$var wire 1 P;" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _;" BL1out $end
$var reg 1 `;" I_bar $end
$var reg 1 a;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 b;" k $end
$scope module SRAMcell_inst $end
$var wire 1 c;" BL1in $end
$var wire 1 d;" BL2in $end
$var wire 1 P;" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e;" BL1out $end
$var reg 1 f;" I_bar $end
$var reg 1 g;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 h;" k $end
$scope module SRAMcell_inst $end
$var wire 1 i;" BL1in $end
$var wire 1 j;" BL2in $end
$var wire 1 P;" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k;" BL1out $end
$var reg 1 l;" I_bar $end
$var reg 1 m;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 n;" k $end
$scope module SRAMcell_inst $end
$var wire 1 o;" BL1in $end
$var wire 1 p;" BL2in $end
$var wire 1 P;" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q;" BL1out $end
$var reg 1 r;" I_bar $end
$var reg 1 s;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 t;" k $end
$scope module SRAMcell_inst $end
$var wire 1 u;" BL1in $end
$var wire 1 v;" BL2in $end
$var wire 1 P;" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w;" BL1out $end
$var reg 1 x;" I_bar $end
$var reg 1 y;" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 z;" k $end
$scope module SRAMcell_inst $end
$var wire 1 {;" BL1in $end
$var wire 1 |;" BL2in $end
$var wire 1 P;" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 };" BL1out $end
$var reg 1 ~;" I_bar $end
$var reg 1 !<" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 "<" k $end
$scope module SRAMcell_inst $end
$var wire 1 #<" BL1in $end
$var wire 1 $<" BL2in $end
$var wire 1 P;" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %<" BL1out $end
$var reg 1 &<" I_bar $end
$var reg 1 '<" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 (<" i $end
$scope module SRAMbyte_inst $end
$var wire 1 )<" WL $end
$var wire 1 & clk $end
$var wire 8 *<" datain [7:0] $end
$var wire 8 +<" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ,<" BL1out [7:0] $end
$var reg 8 -<" BL1in [7:0] $end
$var reg 8 .<" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 /<" k $end
$scope module SRAMcell_inst $end
$var wire 1 0<" BL1in $end
$var wire 1 1<" BL2in $end
$var wire 1 )<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2<" BL1out $end
$var reg 1 3<" I_bar $end
$var reg 1 4<" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 5<" k $end
$scope module SRAMcell_inst $end
$var wire 1 6<" BL1in $end
$var wire 1 7<" BL2in $end
$var wire 1 )<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8<" BL1out $end
$var reg 1 9<" I_bar $end
$var reg 1 :<" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ;<" k $end
$scope module SRAMcell_inst $end
$var wire 1 <<" BL1in $end
$var wire 1 =<" BL2in $end
$var wire 1 )<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ><" BL1out $end
$var reg 1 ?<" I_bar $end
$var reg 1 @<" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 A<" k $end
$scope module SRAMcell_inst $end
$var wire 1 B<" BL1in $end
$var wire 1 C<" BL2in $end
$var wire 1 )<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D<" BL1out $end
$var reg 1 E<" I_bar $end
$var reg 1 F<" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 G<" k $end
$scope module SRAMcell_inst $end
$var wire 1 H<" BL1in $end
$var wire 1 I<" BL2in $end
$var wire 1 )<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J<" BL1out $end
$var reg 1 K<" I_bar $end
$var reg 1 L<" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 M<" k $end
$scope module SRAMcell_inst $end
$var wire 1 N<" BL1in $end
$var wire 1 O<" BL2in $end
$var wire 1 )<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P<" BL1out $end
$var reg 1 Q<" I_bar $end
$var reg 1 R<" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 S<" k $end
$scope module SRAMcell_inst $end
$var wire 1 T<" BL1in $end
$var wire 1 U<" BL2in $end
$var wire 1 )<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V<" BL1out $end
$var reg 1 W<" I_bar $end
$var reg 1 X<" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Y<" k $end
$scope module SRAMcell_inst $end
$var wire 1 Z<" BL1in $end
$var wire 1 [<" BL2in $end
$var wire 1 )<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \<" BL1out $end
$var reg 1 ]<" I_bar $end
$var reg 1 ^<" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 _<" i $end
$scope module SRAMbyte_inst $end
$var wire 1 `<" WL $end
$var wire 1 & clk $end
$var wire 8 a<" datain [7:0] $end
$var wire 8 b<" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 c<" BL1out [7:0] $end
$var reg 8 d<" BL1in [7:0] $end
$var reg 8 e<" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 f<" k $end
$scope module SRAMcell_inst $end
$var wire 1 g<" BL1in $end
$var wire 1 h<" BL2in $end
$var wire 1 `<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i<" BL1out $end
$var reg 1 j<" I_bar $end
$var reg 1 k<" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 l<" k $end
$scope module SRAMcell_inst $end
$var wire 1 m<" BL1in $end
$var wire 1 n<" BL2in $end
$var wire 1 `<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o<" BL1out $end
$var reg 1 p<" I_bar $end
$var reg 1 q<" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 r<" k $end
$scope module SRAMcell_inst $end
$var wire 1 s<" BL1in $end
$var wire 1 t<" BL2in $end
$var wire 1 `<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u<" BL1out $end
$var reg 1 v<" I_bar $end
$var reg 1 w<" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 x<" k $end
$scope module SRAMcell_inst $end
$var wire 1 y<" BL1in $end
$var wire 1 z<" BL2in $end
$var wire 1 `<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {<" BL1out $end
$var reg 1 |<" I_bar $end
$var reg 1 }<" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ~<" k $end
$scope module SRAMcell_inst $end
$var wire 1 !=" BL1in $end
$var wire 1 "=" BL2in $end
$var wire 1 `<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #=" BL1out $end
$var reg 1 $=" I_bar $end
$var reg 1 %=" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 &=" k $end
$scope module SRAMcell_inst $end
$var wire 1 '=" BL1in $end
$var wire 1 (=" BL2in $end
$var wire 1 `<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )=" BL1out $end
$var reg 1 *=" I_bar $end
$var reg 1 +=" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ,=" k $end
$scope module SRAMcell_inst $end
$var wire 1 -=" BL1in $end
$var wire 1 .=" BL2in $end
$var wire 1 `<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /=" BL1out $end
$var reg 1 0=" I_bar $end
$var reg 1 1=" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 2=" k $end
$scope module SRAMcell_inst $end
$var wire 1 3=" BL1in $end
$var wire 1 4=" BL2in $end
$var wire 1 `<" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5=" BL1out $end
$var reg 1 6=" I_bar $end
$var reg 1 7=" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[51] $end
$var parameter 7 8=" i $end
$scope module SRAMaddress_inst $end
$var wire 1 9=" WL $end
$var wire 4 :=" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 ;=" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 <=" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 ==" i $end
$scope module SRAMbyte_inst $end
$var wire 1 >=" WL $end
$var wire 1 & clk $end
$var wire 8 ?=" datain [7:0] $end
$var wire 8 @=" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 A=" BL1out [7:0] $end
$var reg 8 B=" BL1in [7:0] $end
$var reg 8 C=" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 D=" k $end
$scope module SRAMcell_inst $end
$var wire 1 E=" BL1in $end
$var wire 1 F=" BL2in $end
$var wire 1 >=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G=" BL1out $end
$var reg 1 H=" I_bar $end
$var reg 1 I=" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 J=" k $end
$scope module SRAMcell_inst $end
$var wire 1 K=" BL1in $end
$var wire 1 L=" BL2in $end
$var wire 1 >=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M=" BL1out $end
$var reg 1 N=" I_bar $end
$var reg 1 O=" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 P=" k $end
$scope module SRAMcell_inst $end
$var wire 1 Q=" BL1in $end
$var wire 1 R=" BL2in $end
$var wire 1 >=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S=" BL1out $end
$var reg 1 T=" I_bar $end
$var reg 1 U=" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 V=" k $end
$scope module SRAMcell_inst $end
$var wire 1 W=" BL1in $end
$var wire 1 X=" BL2in $end
$var wire 1 >=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y=" BL1out $end
$var reg 1 Z=" I_bar $end
$var reg 1 [=" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 \=" k $end
$scope module SRAMcell_inst $end
$var wire 1 ]=" BL1in $end
$var wire 1 ^=" BL2in $end
$var wire 1 >=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _=" BL1out $end
$var reg 1 `=" I_bar $end
$var reg 1 a=" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 b=" k $end
$scope module SRAMcell_inst $end
$var wire 1 c=" BL1in $end
$var wire 1 d=" BL2in $end
$var wire 1 >=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e=" BL1out $end
$var reg 1 f=" I_bar $end
$var reg 1 g=" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 h=" k $end
$scope module SRAMcell_inst $end
$var wire 1 i=" BL1in $end
$var wire 1 j=" BL2in $end
$var wire 1 >=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k=" BL1out $end
$var reg 1 l=" I_bar $end
$var reg 1 m=" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 n=" k $end
$scope module SRAMcell_inst $end
$var wire 1 o=" BL1in $end
$var wire 1 p=" BL2in $end
$var wire 1 >=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q=" BL1out $end
$var reg 1 r=" I_bar $end
$var reg 1 s=" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 t=" i $end
$scope module SRAMbyte_inst $end
$var wire 1 u=" WL $end
$var wire 1 & clk $end
$var wire 8 v=" datain [7:0] $end
$var wire 8 w=" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 x=" BL1out [7:0] $end
$var reg 8 y=" BL1in [7:0] $end
$var reg 8 z=" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 {=" k $end
$scope module SRAMcell_inst $end
$var wire 1 |=" BL1in $end
$var wire 1 }=" BL2in $end
$var wire 1 u=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~=" BL1out $end
$var reg 1 !>" I_bar $end
$var reg 1 ">" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 #>" k $end
$scope module SRAMcell_inst $end
$var wire 1 $>" BL1in $end
$var wire 1 %>" BL2in $end
$var wire 1 u=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &>" BL1out $end
$var reg 1 '>" I_bar $end
$var reg 1 (>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 )>" k $end
$scope module SRAMcell_inst $end
$var wire 1 *>" BL1in $end
$var wire 1 +>" BL2in $end
$var wire 1 u=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,>" BL1out $end
$var reg 1 ->" I_bar $end
$var reg 1 .>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 />" k $end
$scope module SRAMcell_inst $end
$var wire 1 0>" BL1in $end
$var wire 1 1>" BL2in $end
$var wire 1 u=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2>" BL1out $end
$var reg 1 3>" I_bar $end
$var reg 1 4>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 5>" k $end
$scope module SRAMcell_inst $end
$var wire 1 6>" BL1in $end
$var wire 1 7>" BL2in $end
$var wire 1 u=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8>" BL1out $end
$var reg 1 9>" I_bar $end
$var reg 1 :>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ;>" k $end
$scope module SRAMcell_inst $end
$var wire 1 <>" BL1in $end
$var wire 1 =>" BL2in $end
$var wire 1 u=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >>" BL1out $end
$var reg 1 ?>" I_bar $end
$var reg 1 @>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 A>" k $end
$scope module SRAMcell_inst $end
$var wire 1 B>" BL1in $end
$var wire 1 C>" BL2in $end
$var wire 1 u=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D>" BL1out $end
$var reg 1 E>" I_bar $end
$var reg 1 F>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 G>" k $end
$scope module SRAMcell_inst $end
$var wire 1 H>" BL1in $end
$var wire 1 I>" BL2in $end
$var wire 1 u=" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J>" BL1out $end
$var reg 1 K>" I_bar $end
$var reg 1 L>" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 M>" i $end
$scope module SRAMbyte_inst $end
$var wire 1 N>" WL $end
$var wire 1 & clk $end
$var wire 8 O>" datain [7:0] $end
$var wire 8 P>" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Q>" BL1out [7:0] $end
$var reg 8 R>" BL1in [7:0] $end
$var reg 8 S>" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 T>" k $end
$scope module SRAMcell_inst $end
$var wire 1 U>" BL1in $end
$var wire 1 V>" BL2in $end
$var wire 1 N>" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W>" BL1out $end
$var reg 1 X>" I_bar $end
$var reg 1 Y>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Z>" k $end
$scope module SRAMcell_inst $end
$var wire 1 [>" BL1in $end
$var wire 1 \>" BL2in $end
$var wire 1 N>" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]>" BL1out $end
$var reg 1 ^>" I_bar $end
$var reg 1 _>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 `>" k $end
$scope module SRAMcell_inst $end
$var wire 1 a>" BL1in $end
$var wire 1 b>" BL2in $end
$var wire 1 N>" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c>" BL1out $end
$var reg 1 d>" I_bar $end
$var reg 1 e>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 f>" k $end
$scope module SRAMcell_inst $end
$var wire 1 g>" BL1in $end
$var wire 1 h>" BL2in $end
$var wire 1 N>" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i>" BL1out $end
$var reg 1 j>" I_bar $end
$var reg 1 k>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 l>" k $end
$scope module SRAMcell_inst $end
$var wire 1 m>" BL1in $end
$var wire 1 n>" BL2in $end
$var wire 1 N>" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o>" BL1out $end
$var reg 1 p>" I_bar $end
$var reg 1 q>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 r>" k $end
$scope module SRAMcell_inst $end
$var wire 1 s>" BL1in $end
$var wire 1 t>" BL2in $end
$var wire 1 N>" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u>" BL1out $end
$var reg 1 v>" I_bar $end
$var reg 1 w>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 x>" k $end
$scope module SRAMcell_inst $end
$var wire 1 y>" BL1in $end
$var wire 1 z>" BL2in $end
$var wire 1 N>" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {>" BL1out $end
$var reg 1 |>" I_bar $end
$var reg 1 }>" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ~>" k $end
$scope module SRAMcell_inst $end
$var wire 1 !?" BL1in $end
$var wire 1 "?" BL2in $end
$var wire 1 N>" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #?" BL1out $end
$var reg 1 $?" I_bar $end
$var reg 1 %?" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 &?" i $end
$scope module SRAMbyte_inst $end
$var wire 1 '?" WL $end
$var wire 1 & clk $end
$var wire 8 (?" datain [7:0] $end
$var wire 8 )?" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 *?" BL1out [7:0] $end
$var reg 8 +?" BL1in [7:0] $end
$var reg 8 ,?" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 -?" k $end
$scope module SRAMcell_inst $end
$var wire 1 .?" BL1in $end
$var wire 1 /?" BL2in $end
$var wire 1 '?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0?" BL1out $end
$var reg 1 1?" I_bar $end
$var reg 1 2?" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 3?" k $end
$scope module SRAMcell_inst $end
$var wire 1 4?" BL1in $end
$var wire 1 5?" BL2in $end
$var wire 1 '?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6?" BL1out $end
$var reg 1 7?" I_bar $end
$var reg 1 8?" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 9?" k $end
$scope module SRAMcell_inst $end
$var wire 1 :?" BL1in $end
$var wire 1 ;?" BL2in $end
$var wire 1 '?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <?" BL1out $end
$var reg 1 =?" I_bar $end
$var reg 1 >?" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ??" k $end
$scope module SRAMcell_inst $end
$var wire 1 @?" BL1in $end
$var wire 1 A?" BL2in $end
$var wire 1 '?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B?" BL1out $end
$var reg 1 C?" I_bar $end
$var reg 1 D?" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 E?" k $end
$scope module SRAMcell_inst $end
$var wire 1 F?" BL1in $end
$var wire 1 G?" BL2in $end
$var wire 1 '?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H?" BL1out $end
$var reg 1 I?" I_bar $end
$var reg 1 J?" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 K?" k $end
$scope module SRAMcell_inst $end
$var wire 1 L?" BL1in $end
$var wire 1 M?" BL2in $end
$var wire 1 '?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N?" BL1out $end
$var reg 1 O?" I_bar $end
$var reg 1 P?" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Q?" k $end
$scope module SRAMcell_inst $end
$var wire 1 R?" BL1in $end
$var wire 1 S?" BL2in $end
$var wire 1 '?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T?" BL1out $end
$var reg 1 U?" I_bar $end
$var reg 1 V?" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 W?" k $end
$scope module SRAMcell_inst $end
$var wire 1 X?" BL1in $end
$var wire 1 Y?" BL2in $end
$var wire 1 '?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z?" BL1out $end
$var reg 1 [?" I_bar $end
$var reg 1 \?" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[52] $end
$var parameter 7 ]?" i $end
$scope module SRAMaddress_inst $end
$var wire 1 ^?" WL $end
$var wire 4 _?" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 `?" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 a?" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 b?" i $end
$scope module SRAMbyte_inst $end
$var wire 1 c?" WL $end
$var wire 1 & clk $end
$var wire 8 d?" datain [7:0] $end
$var wire 8 e?" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 f?" BL1out [7:0] $end
$var reg 8 g?" BL1in [7:0] $end
$var reg 8 h?" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 i?" k $end
$scope module SRAMcell_inst $end
$var wire 1 j?" BL1in $end
$var wire 1 k?" BL2in $end
$var wire 1 c?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l?" BL1out $end
$var reg 1 m?" I_bar $end
$var reg 1 n?" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 o?" k $end
$scope module SRAMcell_inst $end
$var wire 1 p?" BL1in $end
$var wire 1 q?" BL2in $end
$var wire 1 c?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r?" BL1out $end
$var reg 1 s?" I_bar $end
$var reg 1 t?" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 u?" k $end
$scope module SRAMcell_inst $end
$var wire 1 v?" BL1in $end
$var wire 1 w?" BL2in $end
$var wire 1 c?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x?" BL1out $end
$var reg 1 y?" I_bar $end
$var reg 1 z?" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 {?" k $end
$scope module SRAMcell_inst $end
$var wire 1 |?" BL1in $end
$var wire 1 }?" BL2in $end
$var wire 1 c?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~?" BL1out $end
$var reg 1 !@" I_bar $end
$var reg 1 "@" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 #@" k $end
$scope module SRAMcell_inst $end
$var wire 1 $@" BL1in $end
$var wire 1 %@" BL2in $end
$var wire 1 c?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &@" BL1out $end
$var reg 1 '@" I_bar $end
$var reg 1 (@" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 )@" k $end
$scope module SRAMcell_inst $end
$var wire 1 *@" BL1in $end
$var wire 1 +@" BL2in $end
$var wire 1 c?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,@" BL1out $end
$var reg 1 -@" I_bar $end
$var reg 1 .@" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 /@" k $end
$scope module SRAMcell_inst $end
$var wire 1 0@" BL1in $end
$var wire 1 1@" BL2in $end
$var wire 1 c?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2@" BL1out $end
$var reg 1 3@" I_bar $end
$var reg 1 4@" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 5@" k $end
$scope module SRAMcell_inst $end
$var wire 1 6@" BL1in $end
$var wire 1 7@" BL2in $end
$var wire 1 c?" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8@" BL1out $end
$var reg 1 9@" I_bar $end
$var reg 1 :@" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 ;@" i $end
$scope module SRAMbyte_inst $end
$var wire 1 <@" WL $end
$var wire 1 & clk $end
$var wire 8 =@" datain [7:0] $end
$var wire 8 >@" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ?@" BL1out [7:0] $end
$var reg 8 @@" BL1in [7:0] $end
$var reg 8 A@" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 B@" k $end
$scope module SRAMcell_inst $end
$var wire 1 C@" BL1in $end
$var wire 1 D@" BL2in $end
$var wire 1 <@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E@" BL1out $end
$var reg 1 F@" I_bar $end
$var reg 1 G@" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 H@" k $end
$scope module SRAMcell_inst $end
$var wire 1 I@" BL1in $end
$var wire 1 J@" BL2in $end
$var wire 1 <@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K@" BL1out $end
$var reg 1 L@" I_bar $end
$var reg 1 M@" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 N@" k $end
$scope module SRAMcell_inst $end
$var wire 1 O@" BL1in $end
$var wire 1 P@" BL2in $end
$var wire 1 <@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q@" BL1out $end
$var reg 1 R@" I_bar $end
$var reg 1 S@" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 T@" k $end
$scope module SRAMcell_inst $end
$var wire 1 U@" BL1in $end
$var wire 1 V@" BL2in $end
$var wire 1 <@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W@" BL1out $end
$var reg 1 X@" I_bar $end
$var reg 1 Y@" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Z@" k $end
$scope module SRAMcell_inst $end
$var wire 1 [@" BL1in $end
$var wire 1 \@" BL2in $end
$var wire 1 <@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]@" BL1out $end
$var reg 1 ^@" I_bar $end
$var reg 1 _@" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 `@" k $end
$scope module SRAMcell_inst $end
$var wire 1 a@" BL1in $end
$var wire 1 b@" BL2in $end
$var wire 1 <@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c@" BL1out $end
$var reg 1 d@" I_bar $end
$var reg 1 e@" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 f@" k $end
$scope module SRAMcell_inst $end
$var wire 1 g@" BL1in $end
$var wire 1 h@" BL2in $end
$var wire 1 <@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i@" BL1out $end
$var reg 1 j@" I_bar $end
$var reg 1 k@" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 l@" k $end
$scope module SRAMcell_inst $end
$var wire 1 m@" BL1in $end
$var wire 1 n@" BL2in $end
$var wire 1 <@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o@" BL1out $end
$var reg 1 p@" I_bar $end
$var reg 1 q@" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 r@" i $end
$scope module SRAMbyte_inst $end
$var wire 1 s@" WL $end
$var wire 1 & clk $end
$var wire 8 t@" datain [7:0] $end
$var wire 8 u@" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 v@" BL1out [7:0] $end
$var reg 8 w@" BL1in [7:0] $end
$var reg 8 x@" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 y@" k $end
$scope module SRAMcell_inst $end
$var wire 1 z@" BL1in $end
$var wire 1 {@" BL2in $end
$var wire 1 s@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |@" BL1out $end
$var reg 1 }@" I_bar $end
$var reg 1 ~@" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 !A" k $end
$scope module SRAMcell_inst $end
$var wire 1 "A" BL1in $end
$var wire 1 #A" BL2in $end
$var wire 1 s@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $A" BL1out $end
$var reg 1 %A" I_bar $end
$var reg 1 &A" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 'A" k $end
$scope module SRAMcell_inst $end
$var wire 1 (A" BL1in $end
$var wire 1 )A" BL2in $end
$var wire 1 s@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *A" BL1out $end
$var reg 1 +A" I_bar $end
$var reg 1 ,A" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 -A" k $end
$scope module SRAMcell_inst $end
$var wire 1 .A" BL1in $end
$var wire 1 /A" BL2in $end
$var wire 1 s@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0A" BL1out $end
$var reg 1 1A" I_bar $end
$var reg 1 2A" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 3A" k $end
$scope module SRAMcell_inst $end
$var wire 1 4A" BL1in $end
$var wire 1 5A" BL2in $end
$var wire 1 s@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6A" BL1out $end
$var reg 1 7A" I_bar $end
$var reg 1 8A" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 9A" k $end
$scope module SRAMcell_inst $end
$var wire 1 :A" BL1in $end
$var wire 1 ;A" BL2in $end
$var wire 1 s@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <A" BL1out $end
$var reg 1 =A" I_bar $end
$var reg 1 >A" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ?A" k $end
$scope module SRAMcell_inst $end
$var wire 1 @A" BL1in $end
$var wire 1 AA" BL2in $end
$var wire 1 s@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BA" BL1out $end
$var reg 1 CA" I_bar $end
$var reg 1 DA" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 EA" k $end
$scope module SRAMcell_inst $end
$var wire 1 FA" BL1in $end
$var wire 1 GA" BL2in $end
$var wire 1 s@" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 HA" BL1out $end
$var reg 1 IA" I_bar $end
$var reg 1 JA" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 KA" i $end
$scope module SRAMbyte_inst $end
$var wire 1 LA" WL $end
$var wire 1 & clk $end
$var wire 8 MA" datain [7:0] $end
$var wire 8 NA" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 OA" BL1out [7:0] $end
$var reg 8 PA" BL1in [7:0] $end
$var reg 8 QA" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 RA" k $end
$scope module SRAMcell_inst $end
$var wire 1 SA" BL1in $end
$var wire 1 TA" BL2in $end
$var wire 1 LA" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UA" BL1out $end
$var reg 1 VA" I_bar $end
$var reg 1 WA" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 XA" k $end
$scope module SRAMcell_inst $end
$var wire 1 YA" BL1in $end
$var wire 1 ZA" BL2in $end
$var wire 1 LA" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [A" BL1out $end
$var reg 1 \A" I_bar $end
$var reg 1 ]A" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ^A" k $end
$scope module SRAMcell_inst $end
$var wire 1 _A" BL1in $end
$var wire 1 `A" BL2in $end
$var wire 1 LA" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aA" BL1out $end
$var reg 1 bA" I_bar $end
$var reg 1 cA" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 dA" k $end
$scope module SRAMcell_inst $end
$var wire 1 eA" BL1in $end
$var wire 1 fA" BL2in $end
$var wire 1 LA" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gA" BL1out $end
$var reg 1 hA" I_bar $end
$var reg 1 iA" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 jA" k $end
$scope module SRAMcell_inst $end
$var wire 1 kA" BL1in $end
$var wire 1 lA" BL2in $end
$var wire 1 LA" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mA" BL1out $end
$var reg 1 nA" I_bar $end
$var reg 1 oA" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 pA" k $end
$scope module SRAMcell_inst $end
$var wire 1 qA" BL1in $end
$var wire 1 rA" BL2in $end
$var wire 1 LA" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sA" BL1out $end
$var reg 1 tA" I_bar $end
$var reg 1 uA" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 vA" k $end
$scope module SRAMcell_inst $end
$var wire 1 wA" BL1in $end
$var wire 1 xA" BL2in $end
$var wire 1 LA" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yA" BL1out $end
$var reg 1 zA" I_bar $end
$var reg 1 {A" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 |A" k $end
$scope module SRAMcell_inst $end
$var wire 1 }A" BL1in $end
$var wire 1 ~A" BL2in $end
$var wire 1 LA" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !B" BL1out $end
$var reg 1 "B" I_bar $end
$var reg 1 #B" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[53] $end
$var parameter 7 $B" i $end
$scope module SRAMaddress_inst $end
$var wire 1 %B" WL $end
$var wire 4 &B" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 'B" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 (B" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 )B" i $end
$scope module SRAMbyte_inst $end
$var wire 1 *B" WL $end
$var wire 1 & clk $end
$var wire 8 +B" datain [7:0] $end
$var wire 8 ,B" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 -B" BL1out [7:0] $end
$var reg 8 .B" BL1in [7:0] $end
$var reg 8 /B" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 0B" k $end
$scope module SRAMcell_inst $end
$var wire 1 1B" BL1in $end
$var wire 1 2B" BL2in $end
$var wire 1 *B" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3B" BL1out $end
$var reg 1 4B" I_bar $end
$var reg 1 5B" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 6B" k $end
$scope module SRAMcell_inst $end
$var wire 1 7B" BL1in $end
$var wire 1 8B" BL2in $end
$var wire 1 *B" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9B" BL1out $end
$var reg 1 :B" I_bar $end
$var reg 1 ;B" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 <B" k $end
$scope module SRAMcell_inst $end
$var wire 1 =B" BL1in $end
$var wire 1 >B" BL2in $end
$var wire 1 *B" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?B" BL1out $end
$var reg 1 @B" I_bar $end
$var reg 1 AB" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 BB" k $end
$scope module SRAMcell_inst $end
$var wire 1 CB" BL1in $end
$var wire 1 DB" BL2in $end
$var wire 1 *B" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 EB" BL1out $end
$var reg 1 FB" I_bar $end
$var reg 1 GB" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 HB" k $end
$scope module SRAMcell_inst $end
$var wire 1 IB" BL1in $end
$var wire 1 JB" BL2in $end
$var wire 1 *B" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 KB" BL1out $end
$var reg 1 LB" I_bar $end
$var reg 1 MB" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 NB" k $end
$scope module SRAMcell_inst $end
$var wire 1 OB" BL1in $end
$var wire 1 PB" BL2in $end
$var wire 1 *B" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QB" BL1out $end
$var reg 1 RB" I_bar $end
$var reg 1 SB" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 TB" k $end
$scope module SRAMcell_inst $end
$var wire 1 UB" BL1in $end
$var wire 1 VB" BL2in $end
$var wire 1 *B" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WB" BL1out $end
$var reg 1 XB" I_bar $end
$var reg 1 YB" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ZB" k $end
$scope module SRAMcell_inst $end
$var wire 1 [B" BL1in $end
$var wire 1 \B" BL2in $end
$var wire 1 *B" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]B" BL1out $end
$var reg 1 ^B" I_bar $end
$var reg 1 _B" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 `B" i $end
$scope module SRAMbyte_inst $end
$var wire 1 aB" WL $end
$var wire 1 & clk $end
$var wire 8 bB" datain [7:0] $end
$var wire 8 cB" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 dB" BL1out [7:0] $end
$var reg 8 eB" BL1in [7:0] $end
$var reg 8 fB" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 gB" k $end
$scope module SRAMcell_inst $end
$var wire 1 hB" BL1in $end
$var wire 1 iB" BL2in $end
$var wire 1 aB" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jB" BL1out $end
$var reg 1 kB" I_bar $end
$var reg 1 lB" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 mB" k $end
$scope module SRAMcell_inst $end
$var wire 1 nB" BL1in $end
$var wire 1 oB" BL2in $end
$var wire 1 aB" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pB" BL1out $end
$var reg 1 qB" I_bar $end
$var reg 1 rB" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 sB" k $end
$scope module SRAMcell_inst $end
$var wire 1 tB" BL1in $end
$var wire 1 uB" BL2in $end
$var wire 1 aB" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vB" BL1out $end
$var reg 1 wB" I_bar $end
$var reg 1 xB" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 yB" k $end
$scope module SRAMcell_inst $end
$var wire 1 zB" BL1in $end
$var wire 1 {B" BL2in $end
$var wire 1 aB" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |B" BL1out $end
$var reg 1 }B" I_bar $end
$var reg 1 ~B" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 !C" k $end
$scope module SRAMcell_inst $end
$var wire 1 "C" BL1in $end
$var wire 1 #C" BL2in $end
$var wire 1 aB" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $C" BL1out $end
$var reg 1 %C" I_bar $end
$var reg 1 &C" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 'C" k $end
$scope module SRAMcell_inst $end
$var wire 1 (C" BL1in $end
$var wire 1 )C" BL2in $end
$var wire 1 aB" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *C" BL1out $end
$var reg 1 +C" I_bar $end
$var reg 1 ,C" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 -C" k $end
$scope module SRAMcell_inst $end
$var wire 1 .C" BL1in $end
$var wire 1 /C" BL2in $end
$var wire 1 aB" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0C" BL1out $end
$var reg 1 1C" I_bar $end
$var reg 1 2C" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 3C" k $end
$scope module SRAMcell_inst $end
$var wire 1 4C" BL1in $end
$var wire 1 5C" BL2in $end
$var wire 1 aB" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6C" BL1out $end
$var reg 1 7C" I_bar $end
$var reg 1 8C" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 9C" i $end
$scope module SRAMbyte_inst $end
$var wire 1 :C" WL $end
$var wire 1 & clk $end
$var wire 8 ;C" datain [7:0] $end
$var wire 8 <C" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 =C" BL1out [7:0] $end
$var reg 8 >C" BL1in [7:0] $end
$var reg 8 ?C" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 @C" k $end
$scope module SRAMcell_inst $end
$var wire 1 AC" BL1in $end
$var wire 1 BC" BL2in $end
$var wire 1 :C" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 CC" BL1out $end
$var reg 1 DC" I_bar $end
$var reg 1 EC" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 FC" k $end
$scope module SRAMcell_inst $end
$var wire 1 GC" BL1in $end
$var wire 1 HC" BL2in $end
$var wire 1 :C" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 IC" BL1out $end
$var reg 1 JC" I_bar $end
$var reg 1 KC" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 LC" k $end
$scope module SRAMcell_inst $end
$var wire 1 MC" BL1in $end
$var wire 1 NC" BL2in $end
$var wire 1 :C" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 OC" BL1out $end
$var reg 1 PC" I_bar $end
$var reg 1 QC" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 RC" k $end
$scope module SRAMcell_inst $end
$var wire 1 SC" BL1in $end
$var wire 1 TC" BL2in $end
$var wire 1 :C" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UC" BL1out $end
$var reg 1 VC" I_bar $end
$var reg 1 WC" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 XC" k $end
$scope module SRAMcell_inst $end
$var wire 1 YC" BL1in $end
$var wire 1 ZC" BL2in $end
$var wire 1 :C" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [C" BL1out $end
$var reg 1 \C" I_bar $end
$var reg 1 ]C" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ^C" k $end
$scope module SRAMcell_inst $end
$var wire 1 _C" BL1in $end
$var wire 1 `C" BL2in $end
$var wire 1 :C" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aC" BL1out $end
$var reg 1 bC" I_bar $end
$var reg 1 cC" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 dC" k $end
$scope module SRAMcell_inst $end
$var wire 1 eC" BL1in $end
$var wire 1 fC" BL2in $end
$var wire 1 :C" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gC" BL1out $end
$var reg 1 hC" I_bar $end
$var reg 1 iC" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 jC" k $end
$scope module SRAMcell_inst $end
$var wire 1 kC" BL1in $end
$var wire 1 lC" BL2in $end
$var wire 1 :C" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mC" BL1out $end
$var reg 1 nC" I_bar $end
$var reg 1 oC" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 pC" i $end
$scope module SRAMbyte_inst $end
$var wire 1 qC" WL $end
$var wire 1 & clk $end
$var wire 8 rC" datain [7:0] $end
$var wire 8 sC" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 tC" BL1out [7:0] $end
$var reg 8 uC" BL1in [7:0] $end
$var reg 8 vC" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 wC" k $end
$scope module SRAMcell_inst $end
$var wire 1 xC" BL1in $end
$var wire 1 yC" BL2in $end
$var wire 1 qC" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zC" BL1out $end
$var reg 1 {C" I_bar $end
$var reg 1 |C" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 }C" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~C" BL1in $end
$var wire 1 !D" BL2in $end
$var wire 1 qC" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "D" BL1out $end
$var reg 1 #D" I_bar $end
$var reg 1 $D" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 %D" k $end
$scope module SRAMcell_inst $end
$var wire 1 &D" BL1in $end
$var wire 1 'D" BL2in $end
$var wire 1 qC" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (D" BL1out $end
$var reg 1 )D" I_bar $end
$var reg 1 *D" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 +D" k $end
$scope module SRAMcell_inst $end
$var wire 1 ,D" BL1in $end
$var wire 1 -D" BL2in $end
$var wire 1 qC" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .D" BL1out $end
$var reg 1 /D" I_bar $end
$var reg 1 0D" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 1D" k $end
$scope module SRAMcell_inst $end
$var wire 1 2D" BL1in $end
$var wire 1 3D" BL2in $end
$var wire 1 qC" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4D" BL1out $end
$var reg 1 5D" I_bar $end
$var reg 1 6D" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 7D" k $end
$scope module SRAMcell_inst $end
$var wire 1 8D" BL1in $end
$var wire 1 9D" BL2in $end
$var wire 1 qC" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :D" BL1out $end
$var reg 1 ;D" I_bar $end
$var reg 1 <D" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 =D" k $end
$scope module SRAMcell_inst $end
$var wire 1 >D" BL1in $end
$var wire 1 ?D" BL2in $end
$var wire 1 qC" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @D" BL1out $end
$var reg 1 AD" I_bar $end
$var reg 1 BD" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 CD" k $end
$scope module SRAMcell_inst $end
$var wire 1 DD" BL1in $end
$var wire 1 ED" BL2in $end
$var wire 1 qC" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 FD" BL1out $end
$var reg 1 GD" I_bar $end
$var reg 1 HD" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[54] $end
$var parameter 7 ID" i $end
$scope module SRAMaddress_inst $end
$var wire 1 JD" WL $end
$var wire 4 KD" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 LD" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 MD" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 ND" i $end
$scope module SRAMbyte_inst $end
$var wire 1 OD" WL $end
$var wire 1 & clk $end
$var wire 8 PD" datain [7:0] $end
$var wire 8 QD" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 RD" BL1out [7:0] $end
$var reg 8 SD" BL1in [7:0] $end
$var reg 8 TD" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 UD" k $end
$scope module SRAMcell_inst $end
$var wire 1 VD" BL1in $end
$var wire 1 WD" BL2in $end
$var wire 1 OD" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 XD" BL1out $end
$var reg 1 YD" I_bar $end
$var reg 1 ZD" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 [D" k $end
$scope module SRAMcell_inst $end
$var wire 1 \D" BL1in $end
$var wire 1 ]D" BL2in $end
$var wire 1 OD" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^D" BL1out $end
$var reg 1 _D" I_bar $end
$var reg 1 `D" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 aD" k $end
$scope module SRAMcell_inst $end
$var wire 1 bD" BL1in $end
$var wire 1 cD" BL2in $end
$var wire 1 OD" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dD" BL1out $end
$var reg 1 eD" I_bar $end
$var reg 1 fD" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 gD" k $end
$scope module SRAMcell_inst $end
$var wire 1 hD" BL1in $end
$var wire 1 iD" BL2in $end
$var wire 1 OD" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jD" BL1out $end
$var reg 1 kD" I_bar $end
$var reg 1 lD" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 mD" k $end
$scope module SRAMcell_inst $end
$var wire 1 nD" BL1in $end
$var wire 1 oD" BL2in $end
$var wire 1 OD" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pD" BL1out $end
$var reg 1 qD" I_bar $end
$var reg 1 rD" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 sD" k $end
$scope module SRAMcell_inst $end
$var wire 1 tD" BL1in $end
$var wire 1 uD" BL2in $end
$var wire 1 OD" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vD" BL1out $end
$var reg 1 wD" I_bar $end
$var reg 1 xD" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 yD" k $end
$scope module SRAMcell_inst $end
$var wire 1 zD" BL1in $end
$var wire 1 {D" BL2in $end
$var wire 1 OD" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |D" BL1out $end
$var reg 1 }D" I_bar $end
$var reg 1 ~D" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 !E" k $end
$scope module SRAMcell_inst $end
$var wire 1 "E" BL1in $end
$var wire 1 #E" BL2in $end
$var wire 1 OD" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $E" BL1out $end
$var reg 1 %E" I_bar $end
$var reg 1 &E" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 'E" i $end
$scope module SRAMbyte_inst $end
$var wire 1 (E" WL $end
$var wire 1 & clk $end
$var wire 8 )E" datain [7:0] $end
$var wire 8 *E" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 +E" BL1out [7:0] $end
$var reg 8 ,E" BL1in [7:0] $end
$var reg 8 -E" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 .E" k $end
$scope module SRAMcell_inst $end
$var wire 1 /E" BL1in $end
$var wire 1 0E" BL2in $end
$var wire 1 (E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1E" BL1out $end
$var reg 1 2E" I_bar $end
$var reg 1 3E" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 4E" k $end
$scope module SRAMcell_inst $end
$var wire 1 5E" BL1in $end
$var wire 1 6E" BL2in $end
$var wire 1 (E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7E" BL1out $end
$var reg 1 8E" I_bar $end
$var reg 1 9E" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 :E" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;E" BL1in $end
$var wire 1 <E" BL2in $end
$var wire 1 (E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =E" BL1out $end
$var reg 1 >E" I_bar $end
$var reg 1 ?E" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 @E" k $end
$scope module SRAMcell_inst $end
$var wire 1 AE" BL1in $end
$var wire 1 BE" BL2in $end
$var wire 1 (E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 CE" BL1out $end
$var reg 1 DE" I_bar $end
$var reg 1 EE" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 FE" k $end
$scope module SRAMcell_inst $end
$var wire 1 GE" BL1in $end
$var wire 1 HE" BL2in $end
$var wire 1 (E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 IE" BL1out $end
$var reg 1 JE" I_bar $end
$var reg 1 KE" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 LE" k $end
$scope module SRAMcell_inst $end
$var wire 1 ME" BL1in $end
$var wire 1 NE" BL2in $end
$var wire 1 (E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 OE" BL1out $end
$var reg 1 PE" I_bar $end
$var reg 1 QE" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 RE" k $end
$scope module SRAMcell_inst $end
$var wire 1 SE" BL1in $end
$var wire 1 TE" BL2in $end
$var wire 1 (E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UE" BL1out $end
$var reg 1 VE" I_bar $end
$var reg 1 WE" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 XE" k $end
$scope module SRAMcell_inst $end
$var wire 1 YE" BL1in $end
$var wire 1 ZE" BL2in $end
$var wire 1 (E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [E" BL1out $end
$var reg 1 \E" I_bar $end
$var reg 1 ]E" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 ^E" i $end
$scope module SRAMbyte_inst $end
$var wire 1 _E" WL $end
$var wire 1 & clk $end
$var wire 8 `E" datain [7:0] $end
$var wire 8 aE" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 bE" BL1out [7:0] $end
$var reg 8 cE" BL1in [7:0] $end
$var reg 8 dE" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 eE" k $end
$scope module SRAMcell_inst $end
$var wire 1 fE" BL1in $end
$var wire 1 gE" BL2in $end
$var wire 1 _E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hE" BL1out $end
$var reg 1 iE" I_bar $end
$var reg 1 jE" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 kE" k $end
$scope module SRAMcell_inst $end
$var wire 1 lE" BL1in $end
$var wire 1 mE" BL2in $end
$var wire 1 _E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nE" BL1out $end
$var reg 1 oE" I_bar $end
$var reg 1 pE" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 qE" k $end
$scope module SRAMcell_inst $end
$var wire 1 rE" BL1in $end
$var wire 1 sE" BL2in $end
$var wire 1 _E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tE" BL1out $end
$var reg 1 uE" I_bar $end
$var reg 1 vE" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 wE" k $end
$scope module SRAMcell_inst $end
$var wire 1 xE" BL1in $end
$var wire 1 yE" BL2in $end
$var wire 1 _E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zE" BL1out $end
$var reg 1 {E" I_bar $end
$var reg 1 |E" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 }E" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~E" BL1in $end
$var wire 1 !F" BL2in $end
$var wire 1 _E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "F" BL1out $end
$var reg 1 #F" I_bar $end
$var reg 1 $F" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 %F" k $end
$scope module SRAMcell_inst $end
$var wire 1 &F" BL1in $end
$var wire 1 'F" BL2in $end
$var wire 1 _E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (F" BL1out $end
$var reg 1 )F" I_bar $end
$var reg 1 *F" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 +F" k $end
$scope module SRAMcell_inst $end
$var wire 1 ,F" BL1in $end
$var wire 1 -F" BL2in $end
$var wire 1 _E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .F" BL1out $end
$var reg 1 /F" I_bar $end
$var reg 1 0F" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 1F" k $end
$scope module SRAMcell_inst $end
$var wire 1 2F" BL1in $end
$var wire 1 3F" BL2in $end
$var wire 1 _E" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4F" BL1out $end
$var reg 1 5F" I_bar $end
$var reg 1 6F" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 7F" i $end
$scope module SRAMbyte_inst $end
$var wire 1 8F" WL $end
$var wire 1 & clk $end
$var wire 8 9F" datain [7:0] $end
$var wire 8 :F" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ;F" BL1out [7:0] $end
$var reg 8 <F" BL1in [7:0] $end
$var reg 8 =F" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 >F" k $end
$scope module SRAMcell_inst $end
$var wire 1 ?F" BL1in $end
$var wire 1 @F" BL2in $end
$var wire 1 8F" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 AF" BL1out $end
$var reg 1 BF" I_bar $end
$var reg 1 CF" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 DF" k $end
$scope module SRAMcell_inst $end
$var wire 1 EF" BL1in $end
$var wire 1 FF" BL2in $end
$var wire 1 8F" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 GF" BL1out $end
$var reg 1 HF" I_bar $end
$var reg 1 IF" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 JF" k $end
$scope module SRAMcell_inst $end
$var wire 1 KF" BL1in $end
$var wire 1 LF" BL2in $end
$var wire 1 8F" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 MF" BL1out $end
$var reg 1 NF" I_bar $end
$var reg 1 OF" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 PF" k $end
$scope module SRAMcell_inst $end
$var wire 1 QF" BL1in $end
$var wire 1 RF" BL2in $end
$var wire 1 8F" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 SF" BL1out $end
$var reg 1 TF" I_bar $end
$var reg 1 UF" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 VF" k $end
$scope module SRAMcell_inst $end
$var wire 1 WF" BL1in $end
$var wire 1 XF" BL2in $end
$var wire 1 8F" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 YF" BL1out $end
$var reg 1 ZF" I_bar $end
$var reg 1 [F" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 \F" k $end
$scope module SRAMcell_inst $end
$var wire 1 ]F" BL1in $end
$var wire 1 ^F" BL2in $end
$var wire 1 8F" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _F" BL1out $end
$var reg 1 `F" I_bar $end
$var reg 1 aF" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 bF" k $end
$scope module SRAMcell_inst $end
$var wire 1 cF" BL1in $end
$var wire 1 dF" BL2in $end
$var wire 1 8F" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 eF" BL1out $end
$var reg 1 fF" I_bar $end
$var reg 1 gF" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 hF" k $end
$scope module SRAMcell_inst $end
$var wire 1 iF" BL1in $end
$var wire 1 jF" BL2in $end
$var wire 1 8F" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kF" BL1out $end
$var reg 1 lF" I_bar $end
$var reg 1 mF" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[55] $end
$var parameter 7 nF" i $end
$scope module SRAMaddress_inst $end
$var wire 1 oF" WL $end
$var wire 4 pF" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 qF" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 rF" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 sF" i $end
$scope module SRAMbyte_inst $end
$var wire 1 tF" WL $end
$var wire 1 & clk $end
$var wire 8 uF" datain [7:0] $end
$var wire 8 vF" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 wF" BL1out [7:0] $end
$var reg 8 xF" BL1in [7:0] $end
$var reg 8 yF" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 zF" k $end
$scope module SRAMcell_inst $end
$var wire 1 {F" BL1in $end
$var wire 1 |F" BL2in $end
$var wire 1 tF" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }F" BL1out $end
$var reg 1 ~F" I_bar $end
$var reg 1 !G" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 "G" k $end
$scope module SRAMcell_inst $end
$var wire 1 #G" BL1in $end
$var wire 1 $G" BL2in $end
$var wire 1 tF" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %G" BL1out $end
$var reg 1 &G" I_bar $end
$var reg 1 'G" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 (G" k $end
$scope module SRAMcell_inst $end
$var wire 1 )G" BL1in $end
$var wire 1 *G" BL2in $end
$var wire 1 tF" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +G" BL1out $end
$var reg 1 ,G" I_bar $end
$var reg 1 -G" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 .G" k $end
$scope module SRAMcell_inst $end
$var wire 1 /G" BL1in $end
$var wire 1 0G" BL2in $end
$var wire 1 tF" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1G" BL1out $end
$var reg 1 2G" I_bar $end
$var reg 1 3G" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 4G" k $end
$scope module SRAMcell_inst $end
$var wire 1 5G" BL1in $end
$var wire 1 6G" BL2in $end
$var wire 1 tF" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7G" BL1out $end
$var reg 1 8G" I_bar $end
$var reg 1 9G" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 :G" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;G" BL1in $end
$var wire 1 <G" BL2in $end
$var wire 1 tF" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =G" BL1out $end
$var reg 1 >G" I_bar $end
$var reg 1 ?G" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 @G" k $end
$scope module SRAMcell_inst $end
$var wire 1 AG" BL1in $end
$var wire 1 BG" BL2in $end
$var wire 1 tF" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 CG" BL1out $end
$var reg 1 DG" I_bar $end
$var reg 1 EG" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 FG" k $end
$scope module SRAMcell_inst $end
$var wire 1 GG" BL1in $end
$var wire 1 HG" BL2in $end
$var wire 1 tF" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 IG" BL1out $end
$var reg 1 JG" I_bar $end
$var reg 1 KG" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 LG" i $end
$scope module SRAMbyte_inst $end
$var wire 1 MG" WL $end
$var wire 1 & clk $end
$var wire 8 NG" datain [7:0] $end
$var wire 8 OG" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 PG" BL1out [7:0] $end
$var reg 8 QG" BL1in [7:0] $end
$var reg 8 RG" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 SG" k $end
$scope module SRAMcell_inst $end
$var wire 1 TG" BL1in $end
$var wire 1 UG" BL2in $end
$var wire 1 MG" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 VG" BL1out $end
$var reg 1 WG" I_bar $end
$var reg 1 XG" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 YG" k $end
$scope module SRAMcell_inst $end
$var wire 1 ZG" BL1in $end
$var wire 1 [G" BL2in $end
$var wire 1 MG" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \G" BL1out $end
$var reg 1 ]G" I_bar $end
$var reg 1 ^G" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 _G" k $end
$scope module SRAMcell_inst $end
$var wire 1 `G" BL1in $end
$var wire 1 aG" BL2in $end
$var wire 1 MG" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bG" BL1out $end
$var reg 1 cG" I_bar $end
$var reg 1 dG" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 eG" k $end
$scope module SRAMcell_inst $end
$var wire 1 fG" BL1in $end
$var wire 1 gG" BL2in $end
$var wire 1 MG" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hG" BL1out $end
$var reg 1 iG" I_bar $end
$var reg 1 jG" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 kG" k $end
$scope module SRAMcell_inst $end
$var wire 1 lG" BL1in $end
$var wire 1 mG" BL2in $end
$var wire 1 MG" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nG" BL1out $end
$var reg 1 oG" I_bar $end
$var reg 1 pG" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 qG" k $end
$scope module SRAMcell_inst $end
$var wire 1 rG" BL1in $end
$var wire 1 sG" BL2in $end
$var wire 1 MG" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tG" BL1out $end
$var reg 1 uG" I_bar $end
$var reg 1 vG" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 wG" k $end
$scope module SRAMcell_inst $end
$var wire 1 xG" BL1in $end
$var wire 1 yG" BL2in $end
$var wire 1 MG" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zG" BL1out $end
$var reg 1 {G" I_bar $end
$var reg 1 |G" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 }G" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~G" BL1in $end
$var wire 1 !H" BL2in $end
$var wire 1 MG" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "H" BL1out $end
$var reg 1 #H" I_bar $end
$var reg 1 $H" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 %H" i $end
$scope module SRAMbyte_inst $end
$var wire 1 &H" WL $end
$var wire 1 & clk $end
$var wire 8 'H" datain [7:0] $end
$var wire 8 (H" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 )H" BL1out [7:0] $end
$var reg 8 *H" BL1in [7:0] $end
$var reg 8 +H" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ,H" k $end
$scope module SRAMcell_inst $end
$var wire 1 -H" BL1in $end
$var wire 1 .H" BL2in $end
$var wire 1 &H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /H" BL1out $end
$var reg 1 0H" I_bar $end
$var reg 1 1H" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 2H" k $end
$scope module SRAMcell_inst $end
$var wire 1 3H" BL1in $end
$var wire 1 4H" BL2in $end
$var wire 1 &H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5H" BL1out $end
$var reg 1 6H" I_bar $end
$var reg 1 7H" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 8H" k $end
$scope module SRAMcell_inst $end
$var wire 1 9H" BL1in $end
$var wire 1 :H" BL2in $end
$var wire 1 &H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;H" BL1out $end
$var reg 1 <H" I_bar $end
$var reg 1 =H" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 >H" k $end
$scope module SRAMcell_inst $end
$var wire 1 ?H" BL1in $end
$var wire 1 @H" BL2in $end
$var wire 1 &H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 AH" BL1out $end
$var reg 1 BH" I_bar $end
$var reg 1 CH" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 DH" k $end
$scope module SRAMcell_inst $end
$var wire 1 EH" BL1in $end
$var wire 1 FH" BL2in $end
$var wire 1 &H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 GH" BL1out $end
$var reg 1 HH" I_bar $end
$var reg 1 IH" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 JH" k $end
$scope module SRAMcell_inst $end
$var wire 1 KH" BL1in $end
$var wire 1 LH" BL2in $end
$var wire 1 &H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 MH" BL1out $end
$var reg 1 NH" I_bar $end
$var reg 1 OH" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 PH" k $end
$scope module SRAMcell_inst $end
$var wire 1 QH" BL1in $end
$var wire 1 RH" BL2in $end
$var wire 1 &H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 SH" BL1out $end
$var reg 1 TH" I_bar $end
$var reg 1 UH" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 VH" k $end
$scope module SRAMcell_inst $end
$var wire 1 WH" BL1in $end
$var wire 1 XH" BL2in $end
$var wire 1 &H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 YH" BL1out $end
$var reg 1 ZH" I_bar $end
$var reg 1 [H" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 \H" i $end
$scope module SRAMbyte_inst $end
$var wire 1 ]H" WL $end
$var wire 1 & clk $end
$var wire 8 ^H" datain [7:0] $end
$var wire 8 _H" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 `H" BL1out [7:0] $end
$var reg 8 aH" BL1in [7:0] $end
$var reg 8 bH" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 cH" k $end
$scope module SRAMcell_inst $end
$var wire 1 dH" BL1in $end
$var wire 1 eH" BL2in $end
$var wire 1 ]H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fH" BL1out $end
$var reg 1 gH" I_bar $end
$var reg 1 hH" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 iH" k $end
$scope module SRAMcell_inst $end
$var wire 1 jH" BL1in $end
$var wire 1 kH" BL2in $end
$var wire 1 ]H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lH" BL1out $end
$var reg 1 mH" I_bar $end
$var reg 1 nH" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 oH" k $end
$scope module SRAMcell_inst $end
$var wire 1 pH" BL1in $end
$var wire 1 qH" BL2in $end
$var wire 1 ]H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rH" BL1out $end
$var reg 1 sH" I_bar $end
$var reg 1 tH" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 uH" k $end
$scope module SRAMcell_inst $end
$var wire 1 vH" BL1in $end
$var wire 1 wH" BL2in $end
$var wire 1 ]H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xH" BL1out $end
$var reg 1 yH" I_bar $end
$var reg 1 zH" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 {H" k $end
$scope module SRAMcell_inst $end
$var wire 1 |H" BL1in $end
$var wire 1 }H" BL2in $end
$var wire 1 ]H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~H" BL1out $end
$var reg 1 !I" I_bar $end
$var reg 1 "I" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 #I" k $end
$scope module SRAMcell_inst $end
$var wire 1 $I" BL1in $end
$var wire 1 %I" BL2in $end
$var wire 1 ]H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &I" BL1out $end
$var reg 1 'I" I_bar $end
$var reg 1 (I" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 )I" k $end
$scope module SRAMcell_inst $end
$var wire 1 *I" BL1in $end
$var wire 1 +I" BL2in $end
$var wire 1 ]H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,I" BL1out $end
$var reg 1 -I" I_bar $end
$var reg 1 .I" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 /I" k $end
$scope module SRAMcell_inst $end
$var wire 1 0I" BL1in $end
$var wire 1 1I" BL2in $end
$var wire 1 ]H" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2I" BL1out $end
$var reg 1 3I" I_bar $end
$var reg 1 4I" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[56] $end
$var parameter 7 5I" i $end
$scope module SRAMaddress_inst $end
$var wire 1 6I" WL $end
$var wire 4 7I" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 8I" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 9I" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 :I" i $end
$scope module SRAMbyte_inst $end
$var wire 1 ;I" WL $end
$var wire 1 & clk $end
$var wire 8 <I" datain [7:0] $end
$var wire 8 =I" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 >I" BL1out [7:0] $end
$var reg 8 ?I" BL1in [7:0] $end
$var reg 8 @I" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 AI" k $end
$scope module SRAMcell_inst $end
$var wire 1 BI" BL1in $end
$var wire 1 CI" BL2in $end
$var wire 1 ;I" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 DI" BL1out $end
$var reg 1 EI" I_bar $end
$var reg 1 FI" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 GI" k $end
$scope module SRAMcell_inst $end
$var wire 1 HI" BL1in $end
$var wire 1 II" BL2in $end
$var wire 1 ;I" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 JI" BL1out $end
$var reg 1 KI" I_bar $end
$var reg 1 LI" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 MI" k $end
$scope module SRAMcell_inst $end
$var wire 1 NI" BL1in $end
$var wire 1 OI" BL2in $end
$var wire 1 ;I" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 PI" BL1out $end
$var reg 1 QI" I_bar $end
$var reg 1 RI" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 SI" k $end
$scope module SRAMcell_inst $end
$var wire 1 TI" BL1in $end
$var wire 1 UI" BL2in $end
$var wire 1 ;I" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 VI" BL1out $end
$var reg 1 WI" I_bar $end
$var reg 1 XI" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 YI" k $end
$scope module SRAMcell_inst $end
$var wire 1 ZI" BL1in $end
$var wire 1 [I" BL2in $end
$var wire 1 ;I" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \I" BL1out $end
$var reg 1 ]I" I_bar $end
$var reg 1 ^I" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 _I" k $end
$scope module SRAMcell_inst $end
$var wire 1 `I" BL1in $end
$var wire 1 aI" BL2in $end
$var wire 1 ;I" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bI" BL1out $end
$var reg 1 cI" I_bar $end
$var reg 1 dI" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 eI" k $end
$scope module SRAMcell_inst $end
$var wire 1 fI" BL1in $end
$var wire 1 gI" BL2in $end
$var wire 1 ;I" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hI" BL1out $end
$var reg 1 iI" I_bar $end
$var reg 1 jI" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 kI" k $end
$scope module SRAMcell_inst $end
$var wire 1 lI" BL1in $end
$var wire 1 mI" BL2in $end
$var wire 1 ;I" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nI" BL1out $end
$var reg 1 oI" I_bar $end
$var reg 1 pI" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 qI" i $end
$scope module SRAMbyte_inst $end
$var wire 1 rI" WL $end
$var wire 1 & clk $end
$var wire 8 sI" datain [7:0] $end
$var wire 8 tI" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 uI" BL1out [7:0] $end
$var reg 8 vI" BL1in [7:0] $end
$var reg 8 wI" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 xI" k $end
$scope module SRAMcell_inst $end
$var wire 1 yI" BL1in $end
$var wire 1 zI" BL2in $end
$var wire 1 rI" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {I" BL1out $end
$var reg 1 |I" I_bar $end
$var reg 1 }I" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ~I" k $end
$scope module SRAMcell_inst $end
$var wire 1 !J" BL1in $end
$var wire 1 "J" BL2in $end
$var wire 1 rI" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #J" BL1out $end
$var reg 1 $J" I_bar $end
$var reg 1 %J" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 &J" k $end
$scope module SRAMcell_inst $end
$var wire 1 'J" BL1in $end
$var wire 1 (J" BL2in $end
$var wire 1 rI" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )J" BL1out $end
$var reg 1 *J" I_bar $end
$var reg 1 +J" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ,J" k $end
$scope module SRAMcell_inst $end
$var wire 1 -J" BL1in $end
$var wire 1 .J" BL2in $end
$var wire 1 rI" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /J" BL1out $end
$var reg 1 0J" I_bar $end
$var reg 1 1J" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 2J" k $end
$scope module SRAMcell_inst $end
$var wire 1 3J" BL1in $end
$var wire 1 4J" BL2in $end
$var wire 1 rI" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5J" BL1out $end
$var reg 1 6J" I_bar $end
$var reg 1 7J" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 8J" k $end
$scope module SRAMcell_inst $end
$var wire 1 9J" BL1in $end
$var wire 1 :J" BL2in $end
$var wire 1 rI" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;J" BL1out $end
$var reg 1 <J" I_bar $end
$var reg 1 =J" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 >J" k $end
$scope module SRAMcell_inst $end
$var wire 1 ?J" BL1in $end
$var wire 1 @J" BL2in $end
$var wire 1 rI" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 AJ" BL1out $end
$var reg 1 BJ" I_bar $end
$var reg 1 CJ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 DJ" k $end
$scope module SRAMcell_inst $end
$var wire 1 EJ" BL1in $end
$var wire 1 FJ" BL2in $end
$var wire 1 rI" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 GJ" BL1out $end
$var reg 1 HJ" I_bar $end
$var reg 1 IJ" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 JJ" i $end
$scope module SRAMbyte_inst $end
$var wire 1 KJ" WL $end
$var wire 1 & clk $end
$var wire 8 LJ" datain [7:0] $end
$var wire 8 MJ" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 NJ" BL1out [7:0] $end
$var reg 8 OJ" BL1in [7:0] $end
$var reg 8 PJ" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 QJ" k $end
$scope module SRAMcell_inst $end
$var wire 1 RJ" BL1in $end
$var wire 1 SJ" BL2in $end
$var wire 1 KJ" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 TJ" BL1out $end
$var reg 1 UJ" I_bar $end
$var reg 1 VJ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 WJ" k $end
$scope module SRAMcell_inst $end
$var wire 1 XJ" BL1in $end
$var wire 1 YJ" BL2in $end
$var wire 1 KJ" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ZJ" BL1out $end
$var reg 1 [J" I_bar $end
$var reg 1 \J" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ]J" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^J" BL1in $end
$var wire 1 _J" BL2in $end
$var wire 1 KJ" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `J" BL1out $end
$var reg 1 aJ" I_bar $end
$var reg 1 bJ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 cJ" k $end
$scope module SRAMcell_inst $end
$var wire 1 dJ" BL1in $end
$var wire 1 eJ" BL2in $end
$var wire 1 KJ" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fJ" BL1out $end
$var reg 1 gJ" I_bar $end
$var reg 1 hJ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 iJ" k $end
$scope module SRAMcell_inst $end
$var wire 1 jJ" BL1in $end
$var wire 1 kJ" BL2in $end
$var wire 1 KJ" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lJ" BL1out $end
$var reg 1 mJ" I_bar $end
$var reg 1 nJ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 oJ" k $end
$scope module SRAMcell_inst $end
$var wire 1 pJ" BL1in $end
$var wire 1 qJ" BL2in $end
$var wire 1 KJ" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rJ" BL1out $end
$var reg 1 sJ" I_bar $end
$var reg 1 tJ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 uJ" k $end
$scope module SRAMcell_inst $end
$var wire 1 vJ" BL1in $end
$var wire 1 wJ" BL2in $end
$var wire 1 KJ" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xJ" BL1out $end
$var reg 1 yJ" I_bar $end
$var reg 1 zJ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 {J" k $end
$scope module SRAMcell_inst $end
$var wire 1 |J" BL1in $end
$var wire 1 }J" BL2in $end
$var wire 1 KJ" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~J" BL1out $end
$var reg 1 !K" I_bar $end
$var reg 1 "K" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 #K" i $end
$scope module SRAMbyte_inst $end
$var wire 1 $K" WL $end
$var wire 1 & clk $end
$var wire 8 %K" datain [7:0] $end
$var wire 8 &K" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 'K" BL1out [7:0] $end
$var reg 8 (K" BL1in [7:0] $end
$var reg 8 )K" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 *K" k $end
$scope module SRAMcell_inst $end
$var wire 1 +K" BL1in $end
$var wire 1 ,K" BL2in $end
$var wire 1 $K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -K" BL1out $end
$var reg 1 .K" I_bar $end
$var reg 1 /K" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 0K" k $end
$scope module SRAMcell_inst $end
$var wire 1 1K" BL1in $end
$var wire 1 2K" BL2in $end
$var wire 1 $K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3K" BL1out $end
$var reg 1 4K" I_bar $end
$var reg 1 5K" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 6K" k $end
$scope module SRAMcell_inst $end
$var wire 1 7K" BL1in $end
$var wire 1 8K" BL2in $end
$var wire 1 $K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9K" BL1out $end
$var reg 1 :K" I_bar $end
$var reg 1 ;K" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 <K" k $end
$scope module SRAMcell_inst $end
$var wire 1 =K" BL1in $end
$var wire 1 >K" BL2in $end
$var wire 1 $K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?K" BL1out $end
$var reg 1 @K" I_bar $end
$var reg 1 AK" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 BK" k $end
$scope module SRAMcell_inst $end
$var wire 1 CK" BL1in $end
$var wire 1 DK" BL2in $end
$var wire 1 $K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 EK" BL1out $end
$var reg 1 FK" I_bar $end
$var reg 1 GK" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 HK" k $end
$scope module SRAMcell_inst $end
$var wire 1 IK" BL1in $end
$var wire 1 JK" BL2in $end
$var wire 1 $K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 KK" BL1out $end
$var reg 1 LK" I_bar $end
$var reg 1 MK" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 NK" k $end
$scope module SRAMcell_inst $end
$var wire 1 OK" BL1in $end
$var wire 1 PK" BL2in $end
$var wire 1 $K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QK" BL1out $end
$var reg 1 RK" I_bar $end
$var reg 1 SK" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 TK" k $end
$scope module SRAMcell_inst $end
$var wire 1 UK" BL1in $end
$var wire 1 VK" BL2in $end
$var wire 1 $K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WK" BL1out $end
$var reg 1 XK" I_bar $end
$var reg 1 YK" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[57] $end
$var parameter 7 ZK" i $end
$scope module SRAMaddress_inst $end
$var wire 1 [K" WL $end
$var wire 4 \K" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 ]K" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 ^K" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 _K" i $end
$scope module SRAMbyte_inst $end
$var wire 1 `K" WL $end
$var wire 1 & clk $end
$var wire 8 aK" datain [7:0] $end
$var wire 8 bK" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 cK" BL1out [7:0] $end
$var reg 8 dK" BL1in [7:0] $end
$var reg 8 eK" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 fK" k $end
$scope module SRAMcell_inst $end
$var wire 1 gK" BL1in $end
$var wire 1 hK" BL2in $end
$var wire 1 `K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 iK" BL1out $end
$var reg 1 jK" I_bar $end
$var reg 1 kK" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 lK" k $end
$scope module SRAMcell_inst $end
$var wire 1 mK" BL1in $end
$var wire 1 nK" BL2in $end
$var wire 1 `K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oK" BL1out $end
$var reg 1 pK" I_bar $end
$var reg 1 qK" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 rK" k $end
$scope module SRAMcell_inst $end
$var wire 1 sK" BL1in $end
$var wire 1 tK" BL2in $end
$var wire 1 `K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uK" BL1out $end
$var reg 1 vK" I_bar $end
$var reg 1 wK" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 xK" k $end
$scope module SRAMcell_inst $end
$var wire 1 yK" BL1in $end
$var wire 1 zK" BL2in $end
$var wire 1 `K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {K" BL1out $end
$var reg 1 |K" I_bar $end
$var reg 1 }K" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ~K" k $end
$scope module SRAMcell_inst $end
$var wire 1 !L" BL1in $end
$var wire 1 "L" BL2in $end
$var wire 1 `K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #L" BL1out $end
$var reg 1 $L" I_bar $end
$var reg 1 %L" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 &L" k $end
$scope module SRAMcell_inst $end
$var wire 1 'L" BL1in $end
$var wire 1 (L" BL2in $end
$var wire 1 `K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )L" BL1out $end
$var reg 1 *L" I_bar $end
$var reg 1 +L" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ,L" k $end
$scope module SRAMcell_inst $end
$var wire 1 -L" BL1in $end
$var wire 1 .L" BL2in $end
$var wire 1 `K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /L" BL1out $end
$var reg 1 0L" I_bar $end
$var reg 1 1L" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 2L" k $end
$scope module SRAMcell_inst $end
$var wire 1 3L" BL1in $end
$var wire 1 4L" BL2in $end
$var wire 1 `K" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5L" BL1out $end
$var reg 1 6L" I_bar $end
$var reg 1 7L" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 8L" i $end
$scope module SRAMbyte_inst $end
$var wire 1 9L" WL $end
$var wire 1 & clk $end
$var wire 8 :L" datain [7:0] $end
$var wire 8 ;L" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 <L" BL1out [7:0] $end
$var reg 8 =L" BL1in [7:0] $end
$var reg 8 >L" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ?L" k $end
$scope module SRAMcell_inst $end
$var wire 1 @L" BL1in $end
$var wire 1 AL" BL2in $end
$var wire 1 9L" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BL" BL1out $end
$var reg 1 CL" I_bar $end
$var reg 1 DL" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 EL" k $end
$scope module SRAMcell_inst $end
$var wire 1 FL" BL1in $end
$var wire 1 GL" BL2in $end
$var wire 1 9L" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 HL" BL1out $end
$var reg 1 IL" I_bar $end
$var reg 1 JL" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 KL" k $end
$scope module SRAMcell_inst $end
$var wire 1 LL" BL1in $end
$var wire 1 ML" BL2in $end
$var wire 1 9L" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 NL" BL1out $end
$var reg 1 OL" I_bar $end
$var reg 1 PL" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 QL" k $end
$scope module SRAMcell_inst $end
$var wire 1 RL" BL1in $end
$var wire 1 SL" BL2in $end
$var wire 1 9L" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 TL" BL1out $end
$var reg 1 UL" I_bar $end
$var reg 1 VL" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 WL" k $end
$scope module SRAMcell_inst $end
$var wire 1 XL" BL1in $end
$var wire 1 YL" BL2in $end
$var wire 1 9L" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ZL" BL1out $end
$var reg 1 [L" I_bar $end
$var reg 1 \L" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ]L" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^L" BL1in $end
$var wire 1 _L" BL2in $end
$var wire 1 9L" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `L" BL1out $end
$var reg 1 aL" I_bar $end
$var reg 1 bL" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 cL" k $end
$scope module SRAMcell_inst $end
$var wire 1 dL" BL1in $end
$var wire 1 eL" BL2in $end
$var wire 1 9L" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fL" BL1out $end
$var reg 1 gL" I_bar $end
$var reg 1 hL" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 iL" k $end
$scope module SRAMcell_inst $end
$var wire 1 jL" BL1in $end
$var wire 1 kL" BL2in $end
$var wire 1 9L" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lL" BL1out $end
$var reg 1 mL" I_bar $end
$var reg 1 nL" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 oL" i $end
$scope module SRAMbyte_inst $end
$var wire 1 pL" WL $end
$var wire 1 & clk $end
$var wire 8 qL" datain [7:0] $end
$var wire 8 rL" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 sL" BL1out [7:0] $end
$var reg 8 tL" BL1in [7:0] $end
$var reg 8 uL" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 vL" k $end
$scope module SRAMcell_inst $end
$var wire 1 wL" BL1in $end
$var wire 1 xL" BL2in $end
$var wire 1 pL" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yL" BL1out $end
$var reg 1 zL" I_bar $end
$var reg 1 {L" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 |L" k $end
$scope module SRAMcell_inst $end
$var wire 1 }L" BL1in $end
$var wire 1 ~L" BL2in $end
$var wire 1 pL" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !M" BL1out $end
$var reg 1 "M" I_bar $end
$var reg 1 #M" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 $M" k $end
$scope module SRAMcell_inst $end
$var wire 1 %M" BL1in $end
$var wire 1 &M" BL2in $end
$var wire 1 pL" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'M" BL1out $end
$var reg 1 (M" I_bar $end
$var reg 1 )M" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 *M" k $end
$scope module SRAMcell_inst $end
$var wire 1 +M" BL1in $end
$var wire 1 ,M" BL2in $end
$var wire 1 pL" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -M" BL1out $end
$var reg 1 .M" I_bar $end
$var reg 1 /M" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 0M" k $end
$scope module SRAMcell_inst $end
$var wire 1 1M" BL1in $end
$var wire 1 2M" BL2in $end
$var wire 1 pL" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3M" BL1out $end
$var reg 1 4M" I_bar $end
$var reg 1 5M" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 6M" k $end
$scope module SRAMcell_inst $end
$var wire 1 7M" BL1in $end
$var wire 1 8M" BL2in $end
$var wire 1 pL" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9M" BL1out $end
$var reg 1 :M" I_bar $end
$var reg 1 ;M" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 <M" k $end
$scope module SRAMcell_inst $end
$var wire 1 =M" BL1in $end
$var wire 1 >M" BL2in $end
$var wire 1 pL" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?M" BL1out $end
$var reg 1 @M" I_bar $end
$var reg 1 AM" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 BM" k $end
$scope module SRAMcell_inst $end
$var wire 1 CM" BL1in $end
$var wire 1 DM" BL2in $end
$var wire 1 pL" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 EM" BL1out $end
$var reg 1 FM" I_bar $end
$var reg 1 GM" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 HM" i $end
$scope module SRAMbyte_inst $end
$var wire 1 IM" WL $end
$var wire 1 & clk $end
$var wire 8 JM" datain [7:0] $end
$var wire 8 KM" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 LM" BL1out [7:0] $end
$var reg 8 MM" BL1in [7:0] $end
$var reg 8 NM" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 OM" k $end
$scope module SRAMcell_inst $end
$var wire 1 PM" BL1in $end
$var wire 1 QM" BL2in $end
$var wire 1 IM" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 RM" BL1out $end
$var reg 1 SM" I_bar $end
$var reg 1 TM" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 UM" k $end
$scope module SRAMcell_inst $end
$var wire 1 VM" BL1in $end
$var wire 1 WM" BL2in $end
$var wire 1 IM" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 XM" BL1out $end
$var reg 1 YM" I_bar $end
$var reg 1 ZM" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 [M" k $end
$scope module SRAMcell_inst $end
$var wire 1 \M" BL1in $end
$var wire 1 ]M" BL2in $end
$var wire 1 IM" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^M" BL1out $end
$var reg 1 _M" I_bar $end
$var reg 1 `M" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 aM" k $end
$scope module SRAMcell_inst $end
$var wire 1 bM" BL1in $end
$var wire 1 cM" BL2in $end
$var wire 1 IM" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dM" BL1out $end
$var reg 1 eM" I_bar $end
$var reg 1 fM" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 gM" k $end
$scope module SRAMcell_inst $end
$var wire 1 hM" BL1in $end
$var wire 1 iM" BL2in $end
$var wire 1 IM" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jM" BL1out $end
$var reg 1 kM" I_bar $end
$var reg 1 lM" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 mM" k $end
$scope module SRAMcell_inst $end
$var wire 1 nM" BL1in $end
$var wire 1 oM" BL2in $end
$var wire 1 IM" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pM" BL1out $end
$var reg 1 qM" I_bar $end
$var reg 1 rM" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 sM" k $end
$scope module SRAMcell_inst $end
$var wire 1 tM" BL1in $end
$var wire 1 uM" BL2in $end
$var wire 1 IM" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vM" BL1out $end
$var reg 1 wM" I_bar $end
$var reg 1 xM" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 yM" k $end
$scope module SRAMcell_inst $end
$var wire 1 zM" BL1in $end
$var wire 1 {M" BL2in $end
$var wire 1 IM" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |M" BL1out $end
$var reg 1 }M" I_bar $end
$var reg 1 ~M" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[58] $end
$var parameter 7 !N" i $end
$scope module SRAMaddress_inst $end
$var wire 1 "N" WL $end
$var wire 4 #N" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 $N" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 %N" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 &N" i $end
$scope module SRAMbyte_inst $end
$var wire 1 'N" WL $end
$var wire 1 & clk $end
$var wire 8 (N" datain [7:0] $end
$var wire 8 )N" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 *N" BL1out [7:0] $end
$var reg 8 +N" BL1in [7:0] $end
$var reg 8 ,N" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 -N" k $end
$scope module SRAMcell_inst $end
$var wire 1 .N" BL1in $end
$var wire 1 /N" BL2in $end
$var wire 1 'N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0N" BL1out $end
$var reg 1 1N" I_bar $end
$var reg 1 2N" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 3N" k $end
$scope module SRAMcell_inst $end
$var wire 1 4N" BL1in $end
$var wire 1 5N" BL2in $end
$var wire 1 'N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6N" BL1out $end
$var reg 1 7N" I_bar $end
$var reg 1 8N" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 9N" k $end
$scope module SRAMcell_inst $end
$var wire 1 :N" BL1in $end
$var wire 1 ;N" BL2in $end
$var wire 1 'N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <N" BL1out $end
$var reg 1 =N" I_bar $end
$var reg 1 >N" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ?N" k $end
$scope module SRAMcell_inst $end
$var wire 1 @N" BL1in $end
$var wire 1 AN" BL2in $end
$var wire 1 'N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BN" BL1out $end
$var reg 1 CN" I_bar $end
$var reg 1 DN" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 EN" k $end
$scope module SRAMcell_inst $end
$var wire 1 FN" BL1in $end
$var wire 1 GN" BL2in $end
$var wire 1 'N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 HN" BL1out $end
$var reg 1 IN" I_bar $end
$var reg 1 JN" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 KN" k $end
$scope module SRAMcell_inst $end
$var wire 1 LN" BL1in $end
$var wire 1 MN" BL2in $end
$var wire 1 'N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 NN" BL1out $end
$var reg 1 ON" I_bar $end
$var reg 1 PN" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 QN" k $end
$scope module SRAMcell_inst $end
$var wire 1 RN" BL1in $end
$var wire 1 SN" BL2in $end
$var wire 1 'N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 TN" BL1out $end
$var reg 1 UN" I_bar $end
$var reg 1 VN" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 WN" k $end
$scope module SRAMcell_inst $end
$var wire 1 XN" BL1in $end
$var wire 1 YN" BL2in $end
$var wire 1 'N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ZN" BL1out $end
$var reg 1 [N" I_bar $end
$var reg 1 \N" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 ]N" i $end
$scope module SRAMbyte_inst $end
$var wire 1 ^N" WL $end
$var wire 1 & clk $end
$var wire 8 _N" datain [7:0] $end
$var wire 8 `N" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 aN" BL1out [7:0] $end
$var reg 8 bN" BL1in [7:0] $end
$var reg 8 cN" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 dN" k $end
$scope module SRAMcell_inst $end
$var wire 1 eN" BL1in $end
$var wire 1 fN" BL2in $end
$var wire 1 ^N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gN" BL1out $end
$var reg 1 hN" I_bar $end
$var reg 1 iN" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 jN" k $end
$scope module SRAMcell_inst $end
$var wire 1 kN" BL1in $end
$var wire 1 lN" BL2in $end
$var wire 1 ^N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mN" BL1out $end
$var reg 1 nN" I_bar $end
$var reg 1 oN" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 pN" k $end
$scope module SRAMcell_inst $end
$var wire 1 qN" BL1in $end
$var wire 1 rN" BL2in $end
$var wire 1 ^N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sN" BL1out $end
$var reg 1 tN" I_bar $end
$var reg 1 uN" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 vN" k $end
$scope module SRAMcell_inst $end
$var wire 1 wN" BL1in $end
$var wire 1 xN" BL2in $end
$var wire 1 ^N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yN" BL1out $end
$var reg 1 zN" I_bar $end
$var reg 1 {N" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 |N" k $end
$scope module SRAMcell_inst $end
$var wire 1 }N" BL1in $end
$var wire 1 ~N" BL2in $end
$var wire 1 ^N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !O" BL1out $end
$var reg 1 "O" I_bar $end
$var reg 1 #O" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 $O" k $end
$scope module SRAMcell_inst $end
$var wire 1 %O" BL1in $end
$var wire 1 &O" BL2in $end
$var wire 1 ^N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'O" BL1out $end
$var reg 1 (O" I_bar $end
$var reg 1 )O" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 *O" k $end
$scope module SRAMcell_inst $end
$var wire 1 +O" BL1in $end
$var wire 1 ,O" BL2in $end
$var wire 1 ^N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -O" BL1out $end
$var reg 1 .O" I_bar $end
$var reg 1 /O" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 0O" k $end
$scope module SRAMcell_inst $end
$var wire 1 1O" BL1in $end
$var wire 1 2O" BL2in $end
$var wire 1 ^N" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3O" BL1out $end
$var reg 1 4O" I_bar $end
$var reg 1 5O" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 6O" i $end
$scope module SRAMbyte_inst $end
$var wire 1 7O" WL $end
$var wire 1 & clk $end
$var wire 8 8O" datain [7:0] $end
$var wire 8 9O" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 :O" BL1out [7:0] $end
$var reg 8 ;O" BL1in [7:0] $end
$var reg 8 <O" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 =O" k $end
$scope module SRAMcell_inst $end
$var wire 1 >O" BL1in $end
$var wire 1 ?O" BL2in $end
$var wire 1 7O" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @O" BL1out $end
$var reg 1 AO" I_bar $end
$var reg 1 BO" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 CO" k $end
$scope module SRAMcell_inst $end
$var wire 1 DO" BL1in $end
$var wire 1 EO" BL2in $end
$var wire 1 7O" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 FO" BL1out $end
$var reg 1 GO" I_bar $end
$var reg 1 HO" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 IO" k $end
$scope module SRAMcell_inst $end
$var wire 1 JO" BL1in $end
$var wire 1 KO" BL2in $end
$var wire 1 7O" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 LO" BL1out $end
$var reg 1 MO" I_bar $end
$var reg 1 NO" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 OO" k $end
$scope module SRAMcell_inst $end
$var wire 1 PO" BL1in $end
$var wire 1 QO" BL2in $end
$var wire 1 7O" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 RO" BL1out $end
$var reg 1 SO" I_bar $end
$var reg 1 TO" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 UO" k $end
$scope module SRAMcell_inst $end
$var wire 1 VO" BL1in $end
$var wire 1 WO" BL2in $end
$var wire 1 7O" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 XO" BL1out $end
$var reg 1 YO" I_bar $end
$var reg 1 ZO" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 [O" k $end
$scope module SRAMcell_inst $end
$var wire 1 \O" BL1in $end
$var wire 1 ]O" BL2in $end
$var wire 1 7O" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^O" BL1out $end
$var reg 1 _O" I_bar $end
$var reg 1 `O" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 aO" k $end
$scope module SRAMcell_inst $end
$var wire 1 bO" BL1in $end
$var wire 1 cO" BL2in $end
$var wire 1 7O" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dO" BL1out $end
$var reg 1 eO" I_bar $end
$var reg 1 fO" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 gO" k $end
$scope module SRAMcell_inst $end
$var wire 1 hO" BL1in $end
$var wire 1 iO" BL2in $end
$var wire 1 7O" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jO" BL1out $end
$var reg 1 kO" I_bar $end
$var reg 1 lO" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 mO" i $end
$scope module SRAMbyte_inst $end
$var wire 1 nO" WL $end
$var wire 1 & clk $end
$var wire 8 oO" datain [7:0] $end
$var wire 8 pO" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 qO" BL1out [7:0] $end
$var reg 8 rO" BL1in [7:0] $end
$var reg 8 sO" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 tO" k $end
$scope module SRAMcell_inst $end
$var wire 1 uO" BL1in $end
$var wire 1 vO" BL2in $end
$var wire 1 nO" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wO" BL1out $end
$var reg 1 xO" I_bar $end
$var reg 1 yO" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 zO" k $end
$scope module SRAMcell_inst $end
$var wire 1 {O" BL1in $end
$var wire 1 |O" BL2in $end
$var wire 1 nO" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }O" BL1out $end
$var reg 1 ~O" I_bar $end
$var reg 1 !P" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 "P" k $end
$scope module SRAMcell_inst $end
$var wire 1 #P" BL1in $end
$var wire 1 $P" BL2in $end
$var wire 1 nO" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %P" BL1out $end
$var reg 1 &P" I_bar $end
$var reg 1 'P" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 (P" k $end
$scope module SRAMcell_inst $end
$var wire 1 )P" BL1in $end
$var wire 1 *P" BL2in $end
$var wire 1 nO" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +P" BL1out $end
$var reg 1 ,P" I_bar $end
$var reg 1 -P" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 .P" k $end
$scope module SRAMcell_inst $end
$var wire 1 /P" BL1in $end
$var wire 1 0P" BL2in $end
$var wire 1 nO" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1P" BL1out $end
$var reg 1 2P" I_bar $end
$var reg 1 3P" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 4P" k $end
$scope module SRAMcell_inst $end
$var wire 1 5P" BL1in $end
$var wire 1 6P" BL2in $end
$var wire 1 nO" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7P" BL1out $end
$var reg 1 8P" I_bar $end
$var reg 1 9P" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 :P" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;P" BL1in $end
$var wire 1 <P" BL2in $end
$var wire 1 nO" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =P" BL1out $end
$var reg 1 >P" I_bar $end
$var reg 1 ?P" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 @P" k $end
$scope module SRAMcell_inst $end
$var wire 1 AP" BL1in $end
$var wire 1 BP" BL2in $end
$var wire 1 nO" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 CP" BL1out $end
$var reg 1 DP" I_bar $end
$var reg 1 EP" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[59] $end
$var parameter 7 FP" i $end
$scope module SRAMaddress_inst $end
$var wire 1 GP" WL $end
$var wire 4 HP" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 IP" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 JP" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 KP" i $end
$scope module SRAMbyte_inst $end
$var wire 1 LP" WL $end
$var wire 1 & clk $end
$var wire 8 MP" datain [7:0] $end
$var wire 8 NP" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 OP" BL1out [7:0] $end
$var reg 8 PP" BL1in [7:0] $end
$var reg 8 QP" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 RP" k $end
$scope module SRAMcell_inst $end
$var wire 1 SP" BL1in $end
$var wire 1 TP" BL2in $end
$var wire 1 LP" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UP" BL1out $end
$var reg 1 VP" I_bar $end
$var reg 1 WP" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 XP" k $end
$scope module SRAMcell_inst $end
$var wire 1 YP" BL1in $end
$var wire 1 ZP" BL2in $end
$var wire 1 LP" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [P" BL1out $end
$var reg 1 \P" I_bar $end
$var reg 1 ]P" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ^P" k $end
$scope module SRAMcell_inst $end
$var wire 1 _P" BL1in $end
$var wire 1 `P" BL2in $end
$var wire 1 LP" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aP" BL1out $end
$var reg 1 bP" I_bar $end
$var reg 1 cP" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 dP" k $end
$scope module SRAMcell_inst $end
$var wire 1 eP" BL1in $end
$var wire 1 fP" BL2in $end
$var wire 1 LP" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gP" BL1out $end
$var reg 1 hP" I_bar $end
$var reg 1 iP" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 jP" k $end
$scope module SRAMcell_inst $end
$var wire 1 kP" BL1in $end
$var wire 1 lP" BL2in $end
$var wire 1 LP" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mP" BL1out $end
$var reg 1 nP" I_bar $end
$var reg 1 oP" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 pP" k $end
$scope module SRAMcell_inst $end
$var wire 1 qP" BL1in $end
$var wire 1 rP" BL2in $end
$var wire 1 LP" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sP" BL1out $end
$var reg 1 tP" I_bar $end
$var reg 1 uP" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 vP" k $end
$scope module SRAMcell_inst $end
$var wire 1 wP" BL1in $end
$var wire 1 xP" BL2in $end
$var wire 1 LP" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yP" BL1out $end
$var reg 1 zP" I_bar $end
$var reg 1 {P" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 |P" k $end
$scope module SRAMcell_inst $end
$var wire 1 }P" BL1in $end
$var wire 1 ~P" BL2in $end
$var wire 1 LP" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !Q" BL1out $end
$var reg 1 "Q" I_bar $end
$var reg 1 #Q" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 $Q" i $end
$scope module SRAMbyte_inst $end
$var wire 1 %Q" WL $end
$var wire 1 & clk $end
$var wire 8 &Q" datain [7:0] $end
$var wire 8 'Q" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 (Q" BL1out [7:0] $end
$var reg 8 )Q" BL1in [7:0] $end
$var reg 8 *Q" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 +Q" k $end
$scope module SRAMcell_inst $end
$var wire 1 ,Q" BL1in $end
$var wire 1 -Q" BL2in $end
$var wire 1 %Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .Q" BL1out $end
$var reg 1 /Q" I_bar $end
$var reg 1 0Q" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 1Q" k $end
$scope module SRAMcell_inst $end
$var wire 1 2Q" BL1in $end
$var wire 1 3Q" BL2in $end
$var wire 1 %Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4Q" BL1out $end
$var reg 1 5Q" I_bar $end
$var reg 1 6Q" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 7Q" k $end
$scope module SRAMcell_inst $end
$var wire 1 8Q" BL1in $end
$var wire 1 9Q" BL2in $end
$var wire 1 %Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :Q" BL1out $end
$var reg 1 ;Q" I_bar $end
$var reg 1 <Q" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 =Q" k $end
$scope module SRAMcell_inst $end
$var wire 1 >Q" BL1in $end
$var wire 1 ?Q" BL2in $end
$var wire 1 %Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @Q" BL1out $end
$var reg 1 AQ" I_bar $end
$var reg 1 BQ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 CQ" k $end
$scope module SRAMcell_inst $end
$var wire 1 DQ" BL1in $end
$var wire 1 EQ" BL2in $end
$var wire 1 %Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 FQ" BL1out $end
$var reg 1 GQ" I_bar $end
$var reg 1 HQ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 IQ" k $end
$scope module SRAMcell_inst $end
$var wire 1 JQ" BL1in $end
$var wire 1 KQ" BL2in $end
$var wire 1 %Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 LQ" BL1out $end
$var reg 1 MQ" I_bar $end
$var reg 1 NQ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 OQ" k $end
$scope module SRAMcell_inst $end
$var wire 1 PQ" BL1in $end
$var wire 1 QQ" BL2in $end
$var wire 1 %Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 RQ" BL1out $end
$var reg 1 SQ" I_bar $end
$var reg 1 TQ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 UQ" k $end
$scope module SRAMcell_inst $end
$var wire 1 VQ" BL1in $end
$var wire 1 WQ" BL2in $end
$var wire 1 %Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 XQ" BL1out $end
$var reg 1 YQ" I_bar $end
$var reg 1 ZQ" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 [Q" i $end
$scope module SRAMbyte_inst $end
$var wire 1 \Q" WL $end
$var wire 1 & clk $end
$var wire 8 ]Q" datain [7:0] $end
$var wire 8 ^Q" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 _Q" BL1out [7:0] $end
$var reg 8 `Q" BL1in [7:0] $end
$var reg 8 aQ" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 bQ" k $end
$scope module SRAMcell_inst $end
$var wire 1 cQ" BL1in $end
$var wire 1 dQ" BL2in $end
$var wire 1 \Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 eQ" BL1out $end
$var reg 1 fQ" I_bar $end
$var reg 1 gQ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 hQ" k $end
$scope module SRAMcell_inst $end
$var wire 1 iQ" BL1in $end
$var wire 1 jQ" BL2in $end
$var wire 1 \Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kQ" BL1out $end
$var reg 1 lQ" I_bar $end
$var reg 1 mQ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 nQ" k $end
$scope module SRAMcell_inst $end
$var wire 1 oQ" BL1in $end
$var wire 1 pQ" BL2in $end
$var wire 1 \Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qQ" BL1out $end
$var reg 1 rQ" I_bar $end
$var reg 1 sQ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 tQ" k $end
$scope module SRAMcell_inst $end
$var wire 1 uQ" BL1in $end
$var wire 1 vQ" BL2in $end
$var wire 1 \Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wQ" BL1out $end
$var reg 1 xQ" I_bar $end
$var reg 1 yQ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 zQ" k $end
$scope module SRAMcell_inst $end
$var wire 1 {Q" BL1in $end
$var wire 1 |Q" BL2in $end
$var wire 1 \Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }Q" BL1out $end
$var reg 1 ~Q" I_bar $end
$var reg 1 !R" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 "R" k $end
$scope module SRAMcell_inst $end
$var wire 1 #R" BL1in $end
$var wire 1 $R" BL2in $end
$var wire 1 \Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %R" BL1out $end
$var reg 1 &R" I_bar $end
$var reg 1 'R" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 (R" k $end
$scope module SRAMcell_inst $end
$var wire 1 )R" BL1in $end
$var wire 1 *R" BL2in $end
$var wire 1 \Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +R" BL1out $end
$var reg 1 ,R" I_bar $end
$var reg 1 -R" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 .R" k $end
$scope module SRAMcell_inst $end
$var wire 1 /R" BL1in $end
$var wire 1 0R" BL2in $end
$var wire 1 \Q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1R" BL1out $end
$var reg 1 2R" I_bar $end
$var reg 1 3R" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 4R" i $end
$scope module SRAMbyte_inst $end
$var wire 1 5R" WL $end
$var wire 1 & clk $end
$var wire 8 6R" datain [7:0] $end
$var wire 8 7R" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 8R" BL1out [7:0] $end
$var reg 8 9R" BL1in [7:0] $end
$var reg 8 :R" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ;R" k $end
$scope module SRAMcell_inst $end
$var wire 1 <R" BL1in $end
$var wire 1 =R" BL2in $end
$var wire 1 5R" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >R" BL1out $end
$var reg 1 ?R" I_bar $end
$var reg 1 @R" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 AR" k $end
$scope module SRAMcell_inst $end
$var wire 1 BR" BL1in $end
$var wire 1 CR" BL2in $end
$var wire 1 5R" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 DR" BL1out $end
$var reg 1 ER" I_bar $end
$var reg 1 FR" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 GR" k $end
$scope module SRAMcell_inst $end
$var wire 1 HR" BL1in $end
$var wire 1 IR" BL2in $end
$var wire 1 5R" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 JR" BL1out $end
$var reg 1 KR" I_bar $end
$var reg 1 LR" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 MR" k $end
$scope module SRAMcell_inst $end
$var wire 1 NR" BL1in $end
$var wire 1 OR" BL2in $end
$var wire 1 5R" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 PR" BL1out $end
$var reg 1 QR" I_bar $end
$var reg 1 RR" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 SR" k $end
$scope module SRAMcell_inst $end
$var wire 1 TR" BL1in $end
$var wire 1 UR" BL2in $end
$var wire 1 5R" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 VR" BL1out $end
$var reg 1 WR" I_bar $end
$var reg 1 XR" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 YR" k $end
$scope module SRAMcell_inst $end
$var wire 1 ZR" BL1in $end
$var wire 1 [R" BL2in $end
$var wire 1 5R" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \R" BL1out $end
$var reg 1 ]R" I_bar $end
$var reg 1 ^R" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 _R" k $end
$scope module SRAMcell_inst $end
$var wire 1 `R" BL1in $end
$var wire 1 aR" BL2in $end
$var wire 1 5R" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bR" BL1out $end
$var reg 1 cR" I_bar $end
$var reg 1 dR" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 eR" k $end
$scope module SRAMcell_inst $end
$var wire 1 fR" BL1in $end
$var wire 1 gR" BL2in $end
$var wire 1 5R" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hR" BL1out $end
$var reg 1 iR" I_bar $end
$var reg 1 jR" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[60] $end
$var parameter 7 kR" i $end
$scope module SRAMaddress_inst $end
$var wire 1 lR" WL $end
$var wire 4 mR" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 nR" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 oR" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 pR" i $end
$scope module SRAMbyte_inst $end
$var wire 1 qR" WL $end
$var wire 1 & clk $end
$var wire 8 rR" datain [7:0] $end
$var wire 8 sR" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 tR" BL1out [7:0] $end
$var reg 8 uR" BL1in [7:0] $end
$var reg 8 vR" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 wR" k $end
$scope module SRAMcell_inst $end
$var wire 1 xR" BL1in $end
$var wire 1 yR" BL2in $end
$var wire 1 qR" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zR" BL1out $end
$var reg 1 {R" I_bar $end
$var reg 1 |R" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 }R" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~R" BL1in $end
$var wire 1 !S" BL2in $end
$var wire 1 qR" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "S" BL1out $end
$var reg 1 #S" I_bar $end
$var reg 1 $S" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 %S" k $end
$scope module SRAMcell_inst $end
$var wire 1 &S" BL1in $end
$var wire 1 'S" BL2in $end
$var wire 1 qR" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (S" BL1out $end
$var reg 1 )S" I_bar $end
$var reg 1 *S" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 +S" k $end
$scope module SRAMcell_inst $end
$var wire 1 ,S" BL1in $end
$var wire 1 -S" BL2in $end
$var wire 1 qR" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .S" BL1out $end
$var reg 1 /S" I_bar $end
$var reg 1 0S" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 1S" k $end
$scope module SRAMcell_inst $end
$var wire 1 2S" BL1in $end
$var wire 1 3S" BL2in $end
$var wire 1 qR" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4S" BL1out $end
$var reg 1 5S" I_bar $end
$var reg 1 6S" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 7S" k $end
$scope module SRAMcell_inst $end
$var wire 1 8S" BL1in $end
$var wire 1 9S" BL2in $end
$var wire 1 qR" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :S" BL1out $end
$var reg 1 ;S" I_bar $end
$var reg 1 <S" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 =S" k $end
$scope module SRAMcell_inst $end
$var wire 1 >S" BL1in $end
$var wire 1 ?S" BL2in $end
$var wire 1 qR" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @S" BL1out $end
$var reg 1 AS" I_bar $end
$var reg 1 BS" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 CS" k $end
$scope module SRAMcell_inst $end
$var wire 1 DS" BL1in $end
$var wire 1 ES" BL2in $end
$var wire 1 qR" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 FS" BL1out $end
$var reg 1 GS" I_bar $end
$var reg 1 HS" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 IS" i $end
$scope module SRAMbyte_inst $end
$var wire 1 JS" WL $end
$var wire 1 & clk $end
$var wire 8 KS" datain [7:0] $end
$var wire 8 LS" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 MS" BL1out [7:0] $end
$var reg 8 NS" BL1in [7:0] $end
$var reg 8 OS" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 PS" k $end
$scope module SRAMcell_inst $end
$var wire 1 QS" BL1in $end
$var wire 1 RS" BL2in $end
$var wire 1 JS" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 SS" BL1out $end
$var reg 1 TS" I_bar $end
$var reg 1 US" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 VS" k $end
$scope module SRAMcell_inst $end
$var wire 1 WS" BL1in $end
$var wire 1 XS" BL2in $end
$var wire 1 JS" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 YS" BL1out $end
$var reg 1 ZS" I_bar $end
$var reg 1 [S" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 \S" k $end
$scope module SRAMcell_inst $end
$var wire 1 ]S" BL1in $end
$var wire 1 ^S" BL2in $end
$var wire 1 JS" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _S" BL1out $end
$var reg 1 `S" I_bar $end
$var reg 1 aS" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 bS" k $end
$scope module SRAMcell_inst $end
$var wire 1 cS" BL1in $end
$var wire 1 dS" BL2in $end
$var wire 1 JS" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 eS" BL1out $end
$var reg 1 fS" I_bar $end
$var reg 1 gS" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 hS" k $end
$scope module SRAMcell_inst $end
$var wire 1 iS" BL1in $end
$var wire 1 jS" BL2in $end
$var wire 1 JS" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kS" BL1out $end
$var reg 1 lS" I_bar $end
$var reg 1 mS" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 nS" k $end
$scope module SRAMcell_inst $end
$var wire 1 oS" BL1in $end
$var wire 1 pS" BL2in $end
$var wire 1 JS" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qS" BL1out $end
$var reg 1 rS" I_bar $end
$var reg 1 sS" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 tS" k $end
$scope module SRAMcell_inst $end
$var wire 1 uS" BL1in $end
$var wire 1 vS" BL2in $end
$var wire 1 JS" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wS" BL1out $end
$var reg 1 xS" I_bar $end
$var reg 1 yS" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 zS" k $end
$scope module SRAMcell_inst $end
$var wire 1 {S" BL1in $end
$var wire 1 |S" BL2in $end
$var wire 1 JS" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }S" BL1out $end
$var reg 1 ~S" I_bar $end
$var reg 1 !T" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 "T" i $end
$scope module SRAMbyte_inst $end
$var wire 1 #T" WL $end
$var wire 1 & clk $end
$var wire 8 $T" datain [7:0] $end
$var wire 8 %T" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 &T" BL1out [7:0] $end
$var reg 8 'T" BL1in [7:0] $end
$var reg 8 (T" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 )T" k $end
$scope module SRAMcell_inst $end
$var wire 1 *T" BL1in $end
$var wire 1 +T" BL2in $end
$var wire 1 #T" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,T" BL1out $end
$var reg 1 -T" I_bar $end
$var reg 1 .T" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 /T" k $end
$scope module SRAMcell_inst $end
$var wire 1 0T" BL1in $end
$var wire 1 1T" BL2in $end
$var wire 1 #T" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2T" BL1out $end
$var reg 1 3T" I_bar $end
$var reg 1 4T" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 5T" k $end
$scope module SRAMcell_inst $end
$var wire 1 6T" BL1in $end
$var wire 1 7T" BL2in $end
$var wire 1 #T" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8T" BL1out $end
$var reg 1 9T" I_bar $end
$var reg 1 :T" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ;T" k $end
$scope module SRAMcell_inst $end
$var wire 1 <T" BL1in $end
$var wire 1 =T" BL2in $end
$var wire 1 #T" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >T" BL1out $end
$var reg 1 ?T" I_bar $end
$var reg 1 @T" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 AT" k $end
$scope module SRAMcell_inst $end
$var wire 1 BT" BL1in $end
$var wire 1 CT" BL2in $end
$var wire 1 #T" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 DT" BL1out $end
$var reg 1 ET" I_bar $end
$var reg 1 FT" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 GT" k $end
$scope module SRAMcell_inst $end
$var wire 1 HT" BL1in $end
$var wire 1 IT" BL2in $end
$var wire 1 #T" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 JT" BL1out $end
$var reg 1 KT" I_bar $end
$var reg 1 LT" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 MT" k $end
$scope module SRAMcell_inst $end
$var wire 1 NT" BL1in $end
$var wire 1 OT" BL2in $end
$var wire 1 #T" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 PT" BL1out $end
$var reg 1 QT" I_bar $end
$var reg 1 RT" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ST" k $end
$scope module SRAMcell_inst $end
$var wire 1 TT" BL1in $end
$var wire 1 UT" BL2in $end
$var wire 1 #T" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 VT" BL1out $end
$var reg 1 WT" I_bar $end
$var reg 1 XT" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 YT" i $end
$scope module SRAMbyte_inst $end
$var wire 1 ZT" WL $end
$var wire 1 & clk $end
$var wire 8 [T" datain [7:0] $end
$var wire 8 \T" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ]T" BL1out [7:0] $end
$var reg 8 ^T" BL1in [7:0] $end
$var reg 8 _T" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 `T" k $end
$scope module SRAMcell_inst $end
$var wire 1 aT" BL1in $end
$var wire 1 bT" BL2in $end
$var wire 1 ZT" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cT" BL1out $end
$var reg 1 dT" I_bar $end
$var reg 1 eT" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 fT" k $end
$scope module SRAMcell_inst $end
$var wire 1 gT" BL1in $end
$var wire 1 hT" BL2in $end
$var wire 1 ZT" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 iT" BL1out $end
$var reg 1 jT" I_bar $end
$var reg 1 kT" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 lT" k $end
$scope module SRAMcell_inst $end
$var wire 1 mT" BL1in $end
$var wire 1 nT" BL2in $end
$var wire 1 ZT" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oT" BL1out $end
$var reg 1 pT" I_bar $end
$var reg 1 qT" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 rT" k $end
$scope module SRAMcell_inst $end
$var wire 1 sT" BL1in $end
$var wire 1 tT" BL2in $end
$var wire 1 ZT" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uT" BL1out $end
$var reg 1 vT" I_bar $end
$var reg 1 wT" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 xT" k $end
$scope module SRAMcell_inst $end
$var wire 1 yT" BL1in $end
$var wire 1 zT" BL2in $end
$var wire 1 ZT" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {T" BL1out $end
$var reg 1 |T" I_bar $end
$var reg 1 }T" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ~T" k $end
$scope module SRAMcell_inst $end
$var wire 1 !U" BL1in $end
$var wire 1 "U" BL2in $end
$var wire 1 ZT" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #U" BL1out $end
$var reg 1 $U" I_bar $end
$var reg 1 %U" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 &U" k $end
$scope module SRAMcell_inst $end
$var wire 1 'U" BL1in $end
$var wire 1 (U" BL2in $end
$var wire 1 ZT" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )U" BL1out $end
$var reg 1 *U" I_bar $end
$var reg 1 +U" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ,U" k $end
$scope module SRAMcell_inst $end
$var wire 1 -U" BL1in $end
$var wire 1 .U" BL2in $end
$var wire 1 ZT" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /U" BL1out $end
$var reg 1 0U" I_bar $end
$var reg 1 1U" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[61] $end
$var parameter 7 2U" i $end
$scope module SRAMaddress_inst $end
$var wire 1 3U" WL $end
$var wire 4 4U" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 5U" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 6U" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 7U" i $end
$scope module SRAMbyte_inst $end
$var wire 1 8U" WL $end
$var wire 1 & clk $end
$var wire 8 9U" datain [7:0] $end
$var wire 8 :U" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ;U" BL1out [7:0] $end
$var reg 8 <U" BL1in [7:0] $end
$var reg 8 =U" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 >U" k $end
$scope module SRAMcell_inst $end
$var wire 1 ?U" BL1in $end
$var wire 1 @U" BL2in $end
$var wire 1 8U" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 AU" BL1out $end
$var reg 1 BU" I_bar $end
$var reg 1 CU" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 DU" k $end
$scope module SRAMcell_inst $end
$var wire 1 EU" BL1in $end
$var wire 1 FU" BL2in $end
$var wire 1 8U" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 GU" BL1out $end
$var reg 1 HU" I_bar $end
$var reg 1 IU" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 JU" k $end
$scope module SRAMcell_inst $end
$var wire 1 KU" BL1in $end
$var wire 1 LU" BL2in $end
$var wire 1 8U" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 MU" BL1out $end
$var reg 1 NU" I_bar $end
$var reg 1 OU" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 PU" k $end
$scope module SRAMcell_inst $end
$var wire 1 QU" BL1in $end
$var wire 1 RU" BL2in $end
$var wire 1 8U" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 SU" BL1out $end
$var reg 1 TU" I_bar $end
$var reg 1 UU" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 VU" k $end
$scope module SRAMcell_inst $end
$var wire 1 WU" BL1in $end
$var wire 1 XU" BL2in $end
$var wire 1 8U" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 YU" BL1out $end
$var reg 1 ZU" I_bar $end
$var reg 1 [U" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 \U" k $end
$scope module SRAMcell_inst $end
$var wire 1 ]U" BL1in $end
$var wire 1 ^U" BL2in $end
$var wire 1 8U" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _U" BL1out $end
$var reg 1 `U" I_bar $end
$var reg 1 aU" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 bU" k $end
$scope module SRAMcell_inst $end
$var wire 1 cU" BL1in $end
$var wire 1 dU" BL2in $end
$var wire 1 8U" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 eU" BL1out $end
$var reg 1 fU" I_bar $end
$var reg 1 gU" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 hU" k $end
$scope module SRAMcell_inst $end
$var wire 1 iU" BL1in $end
$var wire 1 jU" BL2in $end
$var wire 1 8U" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kU" BL1out $end
$var reg 1 lU" I_bar $end
$var reg 1 mU" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 nU" i $end
$scope module SRAMbyte_inst $end
$var wire 1 oU" WL $end
$var wire 1 & clk $end
$var wire 8 pU" datain [7:0] $end
$var wire 8 qU" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 rU" BL1out [7:0] $end
$var reg 8 sU" BL1in [7:0] $end
$var reg 8 tU" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 uU" k $end
$scope module SRAMcell_inst $end
$var wire 1 vU" BL1in $end
$var wire 1 wU" BL2in $end
$var wire 1 oU" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xU" BL1out $end
$var reg 1 yU" I_bar $end
$var reg 1 zU" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 {U" k $end
$scope module SRAMcell_inst $end
$var wire 1 |U" BL1in $end
$var wire 1 }U" BL2in $end
$var wire 1 oU" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~U" BL1out $end
$var reg 1 !V" I_bar $end
$var reg 1 "V" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 #V" k $end
$scope module SRAMcell_inst $end
$var wire 1 $V" BL1in $end
$var wire 1 %V" BL2in $end
$var wire 1 oU" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &V" BL1out $end
$var reg 1 'V" I_bar $end
$var reg 1 (V" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 )V" k $end
$scope module SRAMcell_inst $end
$var wire 1 *V" BL1in $end
$var wire 1 +V" BL2in $end
$var wire 1 oU" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,V" BL1out $end
$var reg 1 -V" I_bar $end
$var reg 1 .V" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 /V" k $end
$scope module SRAMcell_inst $end
$var wire 1 0V" BL1in $end
$var wire 1 1V" BL2in $end
$var wire 1 oU" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2V" BL1out $end
$var reg 1 3V" I_bar $end
$var reg 1 4V" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 5V" k $end
$scope module SRAMcell_inst $end
$var wire 1 6V" BL1in $end
$var wire 1 7V" BL2in $end
$var wire 1 oU" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8V" BL1out $end
$var reg 1 9V" I_bar $end
$var reg 1 :V" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ;V" k $end
$scope module SRAMcell_inst $end
$var wire 1 <V" BL1in $end
$var wire 1 =V" BL2in $end
$var wire 1 oU" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >V" BL1out $end
$var reg 1 ?V" I_bar $end
$var reg 1 @V" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 AV" k $end
$scope module SRAMcell_inst $end
$var wire 1 BV" BL1in $end
$var wire 1 CV" BL2in $end
$var wire 1 oU" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 DV" BL1out $end
$var reg 1 EV" I_bar $end
$var reg 1 FV" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 GV" i $end
$scope module SRAMbyte_inst $end
$var wire 1 HV" WL $end
$var wire 1 & clk $end
$var wire 8 IV" datain [7:0] $end
$var wire 8 JV" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 KV" BL1out [7:0] $end
$var reg 8 LV" BL1in [7:0] $end
$var reg 8 MV" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 NV" k $end
$scope module SRAMcell_inst $end
$var wire 1 OV" BL1in $end
$var wire 1 PV" BL2in $end
$var wire 1 HV" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QV" BL1out $end
$var reg 1 RV" I_bar $end
$var reg 1 SV" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 TV" k $end
$scope module SRAMcell_inst $end
$var wire 1 UV" BL1in $end
$var wire 1 VV" BL2in $end
$var wire 1 HV" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WV" BL1out $end
$var reg 1 XV" I_bar $end
$var reg 1 YV" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ZV" k $end
$scope module SRAMcell_inst $end
$var wire 1 [V" BL1in $end
$var wire 1 \V" BL2in $end
$var wire 1 HV" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]V" BL1out $end
$var reg 1 ^V" I_bar $end
$var reg 1 _V" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 `V" k $end
$scope module SRAMcell_inst $end
$var wire 1 aV" BL1in $end
$var wire 1 bV" BL2in $end
$var wire 1 HV" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cV" BL1out $end
$var reg 1 dV" I_bar $end
$var reg 1 eV" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 fV" k $end
$scope module SRAMcell_inst $end
$var wire 1 gV" BL1in $end
$var wire 1 hV" BL2in $end
$var wire 1 HV" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 iV" BL1out $end
$var reg 1 jV" I_bar $end
$var reg 1 kV" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 lV" k $end
$scope module SRAMcell_inst $end
$var wire 1 mV" BL1in $end
$var wire 1 nV" BL2in $end
$var wire 1 HV" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oV" BL1out $end
$var reg 1 pV" I_bar $end
$var reg 1 qV" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 rV" k $end
$scope module SRAMcell_inst $end
$var wire 1 sV" BL1in $end
$var wire 1 tV" BL2in $end
$var wire 1 HV" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uV" BL1out $end
$var reg 1 vV" I_bar $end
$var reg 1 wV" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 xV" k $end
$scope module SRAMcell_inst $end
$var wire 1 yV" BL1in $end
$var wire 1 zV" BL2in $end
$var wire 1 HV" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {V" BL1out $end
$var reg 1 |V" I_bar $end
$var reg 1 }V" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 ~V" i $end
$scope module SRAMbyte_inst $end
$var wire 1 !W" WL $end
$var wire 1 & clk $end
$var wire 8 "W" datain [7:0] $end
$var wire 8 #W" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 $W" BL1out [7:0] $end
$var reg 8 %W" BL1in [7:0] $end
$var reg 8 &W" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 'W" k $end
$scope module SRAMcell_inst $end
$var wire 1 (W" BL1in $end
$var wire 1 )W" BL2in $end
$var wire 1 !W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *W" BL1out $end
$var reg 1 +W" I_bar $end
$var reg 1 ,W" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 -W" k $end
$scope module SRAMcell_inst $end
$var wire 1 .W" BL1in $end
$var wire 1 /W" BL2in $end
$var wire 1 !W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0W" BL1out $end
$var reg 1 1W" I_bar $end
$var reg 1 2W" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 3W" k $end
$scope module SRAMcell_inst $end
$var wire 1 4W" BL1in $end
$var wire 1 5W" BL2in $end
$var wire 1 !W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6W" BL1out $end
$var reg 1 7W" I_bar $end
$var reg 1 8W" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 9W" k $end
$scope module SRAMcell_inst $end
$var wire 1 :W" BL1in $end
$var wire 1 ;W" BL2in $end
$var wire 1 !W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <W" BL1out $end
$var reg 1 =W" I_bar $end
$var reg 1 >W" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ?W" k $end
$scope module SRAMcell_inst $end
$var wire 1 @W" BL1in $end
$var wire 1 AW" BL2in $end
$var wire 1 !W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BW" BL1out $end
$var reg 1 CW" I_bar $end
$var reg 1 DW" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 EW" k $end
$scope module SRAMcell_inst $end
$var wire 1 FW" BL1in $end
$var wire 1 GW" BL2in $end
$var wire 1 !W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 HW" BL1out $end
$var reg 1 IW" I_bar $end
$var reg 1 JW" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 KW" k $end
$scope module SRAMcell_inst $end
$var wire 1 LW" BL1in $end
$var wire 1 MW" BL2in $end
$var wire 1 !W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 NW" BL1out $end
$var reg 1 OW" I_bar $end
$var reg 1 PW" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 QW" k $end
$scope module SRAMcell_inst $end
$var wire 1 RW" BL1in $end
$var wire 1 SW" BL2in $end
$var wire 1 !W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 TW" BL1out $end
$var reg 1 UW" I_bar $end
$var reg 1 VW" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[62] $end
$var parameter 7 WW" i $end
$scope module SRAMaddress_inst $end
$var wire 1 XW" WL $end
$var wire 4 YW" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 ZW" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 [W" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 \W" i $end
$scope module SRAMbyte_inst $end
$var wire 1 ]W" WL $end
$var wire 1 & clk $end
$var wire 8 ^W" datain [7:0] $end
$var wire 8 _W" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 `W" BL1out [7:0] $end
$var reg 8 aW" BL1in [7:0] $end
$var reg 8 bW" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 cW" k $end
$scope module SRAMcell_inst $end
$var wire 1 dW" BL1in $end
$var wire 1 eW" BL2in $end
$var wire 1 ]W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fW" BL1out $end
$var reg 1 gW" I_bar $end
$var reg 1 hW" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 iW" k $end
$scope module SRAMcell_inst $end
$var wire 1 jW" BL1in $end
$var wire 1 kW" BL2in $end
$var wire 1 ]W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lW" BL1out $end
$var reg 1 mW" I_bar $end
$var reg 1 nW" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 oW" k $end
$scope module SRAMcell_inst $end
$var wire 1 pW" BL1in $end
$var wire 1 qW" BL2in $end
$var wire 1 ]W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rW" BL1out $end
$var reg 1 sW" I_bar $end
$var reg 1 tW" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 uW" k $end
$scope module SRAMcell_inst $end
$var wire 1 vW" BL1in $end
$var wire 1 wW" BL2in $end
$var wire 1 ]W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xW" BL1out $end
$var reg 1 yW" I_bar $end
$var reg 1 zW" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 {W" k $end
$scope module SRAMcell_inst $end
$var wire 1 |W" BL1in $end
$var wire 1 }W" BL2in $end
$var wire 1 ]W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~W" BL1out $end
$var reg 1 !X" I_bar $end
$var reg 1 "X" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 #X" k $end
$scope module SRAMcell_inst $end
$var wire 1 $X" BL1in $end
$var wire 1 %X" BL2in $end
$var wire 1 ]W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &X" BL1out $end
$var reg 1 'X" I_bar $end
$var reg 1 (X" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 )X" k $end
$scope module SRAMcell_inst $end
$var wire 1 *X" BL1in $end
$var wire 1 +X" BL2in $end
$var wire 1 ]W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,X" BL1out $end
$var reg 1 -X" I_bar $end
$var reg 1 .X" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 /X" k $end
$scope module SRAMcell_inst $end
$var wire 1 0X" BL1in $end
$var wire 1 1X" BL2in $end
$var wire 1 ]W" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2X" BL1out $end
$var reg 1 3X" I_bar $end
$var reg 1 4X" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 5X" i $end
$scope module SRAMbyte_inst $end
$var wire 1 6X" WL $end
$var wire 1 & clk $end
$var wire 8 7X" datain [7:0] $end
$var wire 8 8X" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 9X" BL1out [7:0] $end
$var reg 8 :X" BL1in [7:0] $end
$var reg 8 ;X" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 <X" k $end
$scope module SRAMcell_inst $end
$var wire 1 =X" BL1in $end
$var wire 1 >X" BL2in $end
$var wire 1 6X" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?X" BL1out $end
$var reg 1 @X" I_bar $end
$var reg 1 AX" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 BX" k $end
$scope module SRAMcell_inst $end
$var wire 1 CX" BL1in $end
$var wire 1 DX" BL2in $end
$var wire 1 6X" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 EX" BL1out $end
$var reg 1 FX" I_bar $end
$var reg 1 GX" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 HX" k $end
$scope module SRAMcell_inst $end
$var wire 1 IX" BL1in $end
$var wire 1 JX" BL2in $end
$var wire 1 6X" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 KX" BL1out $end
$var reg 1 LX" I_bar $end
$var reg 1 MX" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 NX" k $end
$scope module SRAMcell_inst $end
$var wire 1 OX" BL1in $end
$var wire 1 PX" BL2in $end
$var wire 1 6X" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QX" BL1out $end
$var reg 1 RX" I_bar $end
$var reg 1 SX" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 TX" k $end
$scope module SRAMcell_inst $end
$var wire 1 UX" BL1in $end
$var wire 1 VX" BL2in $end
$var wire 1 6X" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WX" BL1out $end
$var reg 1 XX" I_bar $end
$var reg 1 YX" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ZX" k $end
$scope module SRAMcell_inst $end
$var wire 1 [X" BL1in $end
$var wire 1 \X" BL2in $end
$var wire 1 6X" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]X" BL1out $end
$var reg 1 ^X" I_bar $end
$var reg 1 _X" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 `X" k $end
$scope module SRAMcell_inst $end
$var wire 1 aX" BL1in $end
$var wire 1 bX" BL2in $end
$var wire 1 6X" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cX" BL1out $end
$var reg 1 dX" I_bar $end
$var reg 1 eX" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 fX" k $end
$scope module SRAMcell_inst $end
$var wire 1 gX" BL1in $end
$var wire 1 hX" BL2in $end
$var wire 1 6X" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 iX" BL1out $end
$var reg 1 jX" I_bar $end
$var reg 1 kX" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 lX" i $end
$scope module SRAMbyte_inst $end
$var wire 1 mX" WL $end
$var wire 1 & clk $end
$var wire 8 nX" datain [7:0] $end
$var wire 8 oX" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 pX" BL1out [7:0] $end
$var reg 8 qX" BL1in [7:0] $end
$var reg 8 rX" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 sX" k $end
$scope module SRAMcell_inst $end
$var wire 1 tX" BL1in $end
$var wire 1 uX" BL2in $end
$var wire 1 mX" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vX" BL1out $end
$var reg 1 wX" I_bar $end
$var reg 1 xX" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 yX" k $end
$scope module SRAMcell_inst $end
$var wire 1 zX" BL1in $end
$var wire 1 {X" BL2in $end
$var wire 1 mX" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |X" BL1out $end
$var reg 1 }X" I_bar $end
$var reg 1 ~X" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 !Y" k $end
$scope module SRAMcell_inst $end
$var wire 1 "Y" BL1in $end
$var wire 1 #Y" BL2in $end
$var wire 1 mX" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $Y" BL1out $end
$var reg 1 %Y" I_bar $end
$var reg 1 &Y" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 'Y" k $end
$scope module SRAMcell_inst $end
$var wire 1 (Y" BL1in $end
$var wire 1 )Y" BL2in $end
$var wire 1 mX" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *Y" BL1out $end
$var reg 1 +Y" I_bar $end
$var reg 1 ,Y" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 -Y" k $end
$scope module SRAMcell_inst $end
$var wire 1 .Y" BL1in $end
$var wire 1 /Y" BL2in $end
$var wire 1 mX" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0Y" BL1out $end
$var reg 1 1Y" I_bar $end
$var reg 1 2Y" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 3Y" k $end
$scope module SRAMcell_inst $end
$var wire 1 4Y" BL1in $end
$var wire 1 5Y" BL2in $end
$var wire 1 mX" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6Y" BL1out $end
$var reg 1 7Y" I_bar $end
$var reg 1 8Y" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 9Y" k $end
$scope module SRAMcell_inst $end
$var wire 1 :Y" BL1in $end
$var wire 1 ;Y" BL2in $end
$var wire 1 mX" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <Y" BL1out $end
$var reg 1 =Y" I_bar $end
$var reg 1 >Y" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ?Y" k $end
$scope module SRAMcell_inst $end
$var wire 1 @Y" BL1in $end
$var wire 1 AY" BL2in $end
$var wire 1 mX" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BY" BL1out $end
$var reg 1 CY" I_bar $end
$var reg 1 DY" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 EY" i $end
$scope module SRAMbyte_inst $end
$var wire 1 FY" WL $end
$var wire 1 & clk $end
$var wire 8 GY" datain [7:0] $end
$var wire 8 HY" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 IY" BL1out [7:0] $end
$var reg 8 JY" BL1in [7:0] $end
$var reg 8 KY" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 LY" k $end
$scope module SRAMcell_inst $end
$var wire 1 MY" BL1in $end
$var wire 1 NY" BL2in $end
$var wire 1 FY" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 OY" BL1out $end
$var reg 1 PY" I_bar $end
$var reg 1 QY" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 RY" k $end
$scope module SRAMcell_inst $end
$var wire 1 SY" BL1in $end
$var wire 1 TY" BL2in $end
$var wire 1 FY" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UY" BL1out $end
$var reg 1 VY" I_bar $end
$var reg 1 WY" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 XY" k $end
$scope module SRAMcell_inst $end
$var wire 1 YY" BL1in $end
$var wire 1 ZY" BL2in $end
$var wire 1 FY" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [Y" BL1out $end
$var reg 1 \Y" I_bar $end
$var reg 1 ]Y" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ^Y" k $end
$scope module SRAMcell_inst $end
$var wire 1 _Y" BL1in $end
$var wire 1 `Y" BL2in $end
$var wire 1 FY" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aY" BL1out $end
$var reg 1 bY" I_bar $end
$var reg 1 cY" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 dY" k $end
$scope module SRAMcell_inst $end
$var wire 1 eY" BL1in $end
$var wire 1 fY" BL2in $end
$var wire 1 FY" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gY" BL1out $end
$var reg 1 hY" I_bar $end
$var reg 1 iY" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 jY" k $end
$scope module SRAMcell_inst $end
$var wire 1 kY" BL1in $end
$var wire 1 lY" BL2in $end
$var wire 1 FY" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mY" BL1out $end
$var reg 1 nY" I_bar $end
$var reg 1 oY" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 pY" k $end
$scope module SRAMcell_inst $end
$var wire 1 qY" BL1in $end
$var wire 1 rY" BL2in $end
$var wire 1 FY" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sY" BL1out $end
$var reg 1 tY" I_bar $end
$var reg 1 uY" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 vY" k $end
$scope module SRAMcell_inst $end
$var wire 1 wY" BL1in $end
$var wire 1 xY" BL2in $end
$var wire 1 FY" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yY" BL1out $end
$var reg 1 zY" I_bar $end
$var reg 1 {Y" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[63] $end
$var parameter 7 |Y" i $end
$scope module SRAMaddress_inst $end
$var wire 1 }Y" WL $end
$var wire 4 ~Y" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 !Z" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 "Z" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 #Z" i $end
$scope module SRAMbyte_inst $end
$var wire 1 $Z" WL $end
$var wire 1 & clk $end
$var wire 8 %Z" datain [7:0] $end
$var wire 8 &Z" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 'Z" BL1out [7:0] $end
$var reg 8 (Z" BL1in [7:0] $end
$var reg 8 )Z" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 *Z" k $end
$scope module SRAMcell_inst $end
$var wire 1 +Z" BL1in $end
$var wire 1 ,Z" BL2in $end
$var wire 1 $Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -Z" BL1out $end
$var reg 1 .Z" I_bar $end
$var reg 1 /Z" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 0Z" k $end
$scope module SRAMcell_inst $end
$var wire 1 1Z" BL1in $end
$var wire 1 2Z" BL2in $end
$var wire 1 $Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3Z" BL1out $end
$var reg 1 4Z" I_bar $end
$var reg 1 5Z" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 6Z" k $end
$scope module SRAMcell_inst $end
$var wire 1 7Z" BL1in $end
$var wire 1 8Z" BL2in $end
$var wire 1 $Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9Z" BL1out $end
$var reg 1 :Z" I_bar $end
$var reg 1 ;Z" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 <Z" k $end
$scope module SRAMcell_inst $end
$var wire 1 =Z" BL1in $end
$var wire 1 >Z" BL2in $end
$var wire 1 $Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?Z" BL1out $end
$var reg 1 @Z" I_bar $end
$var reg 1 AZ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 BZ" k $end
$scope module SRAMcell_inst $end
$var wire 1 CZ" BL1in $end
$var wire 1 DZ" BL2in $end
$var wire 1 $Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 EZ" BL1out $end
$var reg 1 FZ" I_bar $end
$var reg 1 GZ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 HZ" k $end
$scope module SRAMcell_inst $end
$var wire 1 IZ" BL1in $end
$var wire 1 JZ" BL2in $end
$var wire 1 $Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 KZ" BL1out $end
$var reg 1 LZ" I_bar $end
$var reg 1 MZ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 NZ" k $end
$scope module SRAMcell_inst $end
$var wire 1 OZ" BL1in $end
$var wire 1 PZ" BL2in $end
$var wire 1 $Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QZ" BL1out $end
$var reg 1 RZ" I_bar $end
$var reg 1 SZ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 TZ" k $end
$scope module SRAMcell_inst $end
$var wire 1 UZ" BL1in $end
$var wire 1 VZ" BL2in $end
$var wire 1 $Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WZ" BL1out $end
$var reg 1 XZ" I_bar $end
$var reg 1 YZ" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 ZZ" i $end
$scope module SRAMbyte_inst $end
$var wire 1 [Z" WL $end
$var wire 1 & clk $end
$var wire 8 \Z" datain [7:0] $end
$var wire 8 ]Z" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ^Z" BL1out [7:0] $end
$var reg 8 _Z" BL1in [7:0] $end
$var reg 8 `Z" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 aZ" k $end
$scope module SRAMcell_inst $end
$var wire 1 bZ" BL1in $end
$var wire 1 cZ" BL2in $end
$var wire 1 [Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dZ" BL1out $end
$var reg 1 eZ" I_bar $end
$var reg 1 fZ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 gZ" k $end
$scope module SRAMcell_inst $end
$var wire 1 hZ" BL1in $end
$var wire 1 iZ" BL2in $end
$var wire 1 [Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jZ" BL1out $end
$var reg 1 kZ" I_bar $end
$var reg 1 lZ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 mZ" k $end
$scope module SRAMcell_inst $end
$var wire 1 nZ" BL1in $end
$var wire 1 oZ" BL2in $end
$var wire 1 [Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pZ" BL1out $end
$var reg 1 qZ" I_bar $end
$var reg 1 rZ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 sZ" k $end
$scope module SRAMcell_inst $end
$var wire 1 tZ" BL1in $end
$var wire 1 uZ" BL2in $end
$var wire 1 [Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vZ" BL1out $end
$var reg 1 wZ" I_bar $end
$var reg 1 xZ" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 yZ" k $end
$scope module SRAMcell_inst $end
$var wire 1 zZ" BL1in $end
$var wire 1 {Z" BL2in $end
$var wire 1 [Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |Z" BL1out $end
$var reg 1 }Z" I_bar $end
$var reg 1 ~Z" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ![" k $end
$scope module SRAMcell_inst $end
$var wire 1 "[" BL1in $end
$var wire 1 #[" BL2in $end
$var wire 1 [Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $[" BL1out $end
$var reg 1 %[" I_bar $end
$var reg 1 &[" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 '[" k $end
$scope module SRAMcell_inst $end
$var wire 1 ([" BL1in $end
$var wire 1 )[" BL2in $end
$var wire 1 [Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *[" BL1out $end
$var reg 1 +[" I_bar $end
$var reg 1 ,[" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 -[" k $end
$scope module SRAMcell_inst $end
$var wire 1 .[" BL1in $end
$var wire 1 /[" BL2in $end
$var wire 1 [Z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0[" BL1out $end
$var reg 1 1[" I_bar $end
$var reg 1 2[" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 3[" i $end
$scope module SRAMbyte_inst $end
$var wire 1 4[" WL $end
$var wire 1 & clk $end
$var wire 8 5[" datain [7:0] $end
$var wire 8 6[" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 7[" BL1out [7:0] $end
$var reg 8 8[" BL1in [7:0] $end
$var reg 8 9[" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 :[" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;[" BL1in $end
$var wire 1 <[" BL2in $end
$var wire 1 4[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =[" BL1out $end
$var reg 1 >[" I_bar $end
$var reg 1 ?[" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 @[" k $end
$scope module SRAMcell_inst $end
$var wire 1 A[" BL1in $end
$var wire 1 B[" BL2in $end
$var wire 1 4[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C[" BL1out $end
$var reg 1 D[" I_bar $end
$var reg 1 E[" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 F[" k $end
$scope module SRAMcell_inst $end
$var wire 1 G[" BL1in $end
$var wire 1 H[" BL2in $end
$var wire 1 4[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I[" BL1out $end
$var reg 1 J[" I_bar $end
$var reg 1 K[" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 L[" k $end
$scope module SRAMcell_inst $end
$var wire 1 M[" BL1in $end
$var wire 1 N[" BL2in $end
$var wire 1 4[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O[" BL1out $end
$var reg 1 P[" I_bar $end
$var reg 1 Q[" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 R[" k $end
$scope module SRAMcell_inst $end
$var wire 1 S[" BL1in $end
$var wire 1 T[" BL2in $end
$var wire 1 4[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U[" BL1out $end
$var reg 1 V[" I_bar $end
$var reg 1 W[" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 X[" k $end
$scope module SRAMcell_inst $end
$var wire 1 Y[" BL1in $end
$var wire 1 Z[" BL2in $end
$var wire 1 4[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [[" BL1out $end
$var reg 1 \[" I_bar $end
$var reg 1 ][" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ^[" k $end
$scope module SRAMcell_inst $end
$var wire 1 _[" BL1in $end
$var wire 1 `[" BL2in $end
$var wire 1 4[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a[" BL1out $end
$var reg 1 b[" I_bar $end
$var reg 1 c[" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 d[" k $end
$scope module SRAMcell_inst $end
$var wire 1 e[" BL1in $end
$var wire 1 f[" BL2in $end
$var wire 1 4[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g[" BL1out $end
$var reg 1 h[" I_bar $end
$var reg 1 i[" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 j[" i $end
$scope module SRAMbyte_inst $end
$var wire 1 k[" WL $end
$var wire 1 & clk $end
$var wire 8 l[" datain [7:0] $end
$var wire 8 m[" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 n[" BL1out [7:0] $end
$var reg 8 o[" BL1in [7:0] $end
$var reg 8 p[" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 q[" k $end
$scope module SRAMcell_inst $end
$var wire 1 r[" BL1in $end
$var wire 1 s[" BL2in $end
$var wire 1 k[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t[" BL1out $end
$var reg 1 u[" I_bar $end
$var reg 1 v[" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 w[" k $end
$scope module SRAMcell_inst $end
$var wire 1 x[" BL1in $end
$var wire 1 y[" BL2in $end
$var wire 1 k[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z[" BL1out $end
$var reg 1 {[" I_bar $end
$var reg 1 |[" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 }[" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~[" BL1in $end
$var wire 1 !\" BL2in $end
$var wire 1 k[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "\" BL1out $end
$var reg 1 #\" I_bar $end
$var reg 1 $\" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 %\" k $end
$scope module SRAMcell_inst $end
$var wire 1 &\" BL1in $end
$var wire 1 '\" BL2in $end
$var wire 1 k[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (\" BL1out $end
$var reg 1 )\" I_bar $end
$var reg 1 *\" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 +\" k $end
$scope module SRAMcell_inst $end
$var wire 1 ,\" BL1in $end
$var wire 1 -\" BL2in $end
$var wire 1 k[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .\" BL1out $end
$var reg 1 /\" I_bar $end
$var reg 1 0\" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 1\" k $end
$scope module SRAMcell_inst $end
$var wire 1 2\" BL1in $end
$var wire 1 3\" BL2in $end
$var wire 1 k[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4\" BL1out $end
$var reg 1 5\" I_bar $end
$var reg 1 6\" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 7\" k $end
$scope module SRAMcell_inst $end
$var wire 1 8\" BL1in $end
$var wire 1 9\" BL2in $end
$var wire 1 k[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :\" BL1out $end
$var reg 1 ;\" I_bar $end
$var reg 1 <\" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 =\" k $end
$scope module SRAMcell_inst $end
$var wire 1 >\" BL1in $end
$var wire 1 ?\" BL2in $end
$var wire 1 k[" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @\" BL1out $end
$var reg 1 A\" I_bar $end
$var reg 1 B\" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[64] $end
$var parameter 8 C\" i $end
$scope module SRAMaddress_inst $end
$var wire 1 D\" WL $end
$var wire 4 E\" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 F\" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 G\" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 H\" i $end
$scope module SRAMbyte_inst $end
$var wire 1 I\" WL $end
$var wire 1 & clk $end
$var wire 8 J\" datain [7:0] $end
$var wire 8 K\" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 L\" BL1out [7:0] $end
$var reg 8 M\" BL1in [7:0] $end
$var reg 8 N\" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 O\" k $end
$scope module SRAMcell_inst $end
$var wire 1 P\" BL1in $end
$var wire 1 Q\" BL2in $end
$var wire 1 I\" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R\" BL1out $end
$var reg 1 S\" I_bar $end
$var reg 1 T\" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 U\" k $end
$scope module SRAMcell_inst $end
$var wire 1 V\" BL1in $end
$var wire 1 W\" BL2in $end
$var wire 1 I\" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X\" BL1out $end
$var reg 1 Y\" I_bar $end
$var reg 1 Z\" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 [\" k $end
$scope module SRAMcell_inst $end
$var wire 1 \\" BL1in $end
$var wire 1 ]\" BL2in $end
$var wire 1 I\" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^\" BL1out $end
$var reg 1 _\" I_bar $end
$var reg 1 `\" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 a\" k $end
$scope module SRAMcell_inst $end
$var wire 1 b\" BL1in $end
$var wire 1 c\" BL2in $end
$var wire 1 I\" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d\" BL1out $end
$var reg 1 e\" I_bar $end
$var reg 1 f\" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 g\" k $end
$scope module SRAMcell_inst $end
$var wire 1 h\" BL1in $end
$var wire 1 i\" BL2in $end
$var wire 1 I\" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j\" BL1out $end
$var reg 1 k\" I_bar $end
$var reg 1 l\" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 m\" k $end
$scope module SRAMcell_inst $end
$var wire 1 n\" BL1in $end
$var wire 1 o\" BL2in $end
$var wire 1 I\" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p\" BL1out $end
$var reg 1 q\" I_bar $end
$var reg 1 r\" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 s\" k $end
$scope module SRAMcell_inst $end
$var wire 1 t\" BL1in $end
$var wire 1 u\" BL2in $end
$var wire 1 I\" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v\" BL1out $end
$var reg 1 w\" I_bar $end
$var reg 1 x\" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 y\" k $end
$scope module SRAMcell_inst $end
$var wire 1 z\" BL1in $end
$var wire 1 {\" BL2in $end
$var wire 1 I\" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |\" BL1out $end
$var reg 1 }\" I_bar $end
$var reg 1 ~\" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 !]" i $end
$scope module SRAMbyte_inst $end
$var wire 1 "]" WL $end
$var wire 1 & clk $end
$var wire 8 #]" datain [7:0] $end
$var wire 8 $]" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 %]" BL1out [7:0] $end
$var reg 8 &]" BL1in [7:0] $end
$var reg 8 ']" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 (]" k $end
$scope module SRAMcell_inst $end
$var wire 1 )]" BL1in $end
$var wire 1 *]" BL2in $end
$var wire 1 "]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +]" BL1out $end
$var reg 1 ,]" I_bar $end
$var reg 1 -]" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 .]" k $end
$scope module SRAMcell_inst $end
$var wire 1 /]" BL1in $end
$var wire 1 0]" BL2in $end
$var wire 1 "]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1]" BL1out $end
$var reg 1 2]" I_bar $end
$var reg 1 3]" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 4]" k $end
$scope module SRAMcell_inst $end
$var wire 1 5]" BL1in $end
$var wire 1 6]" BL2in $end
$var wire 1 "]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7]" BL1out $end
$var reg 1 8]" I_bar $end
$var reg 1 9]" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 :]" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;]" BL1in $end
$var wire 1 <]" BL2in $end
$var wire 1 "]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =]" BL1out $end
$var reg 1 >]" I_bar $end
$var reg 1 ?]" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 @]" k $end
$scope module SRAMcell_inst $end
$var wire 1 A]" BL1in $end
$var wire 1 B]" BL2in $end
$var wire 1 "]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C]" BL1out $end
$var reg 1 D]" I_bar $end
$var reg 1 E]" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 F]" k $end
$scope module SRAMcell_inst $end
$var wire 1 G]" BL1in $end
$var wire 1 H]" BL2in $end
$var wire 1 "]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I]" BL1out $end
$var reg 1 J]" I_bar $end
$var reg 1 K]" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 L]" k $end
$scope module SRAMcell_inst $end
$var wire 1 M]" BL1in $end
$var wire 1 N]" BL2in $end
$var wire 1 "]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O]" BL1out $end
$var reg 1 P]" I_bar $end
$var reg 1 Q]" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 R]" k $end
$scope module SRAMcell_inst $end
$var wire 1 S]" BL1in $end
$var wire 1 T]" BL2in $end
$var wire 1 "]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U]" BL1out $end
$var reg 1 V]" I_bar $end
$var reg 1 W]" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 X]" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Y]" WL $end
$var wire 1 & clk $end
$var wire 8 Z]" datain [7:0] $end
$var wire 8 []" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 \]" BL1out [7:0] $end
$var reg 8 ]]" BL1in [7:0] $end
$var reg 8 ^]" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 _]" k $end
$scope module SRAMcell_inst $end
$var wire 1 `]" BL1in $end
$var wire 1 a]" BL2in $end
$var wire 1 Y]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b]" BL1out $end
$var reg 1 c]" I_bar $end
$var reg 1 d]" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 e]" k $end
$scope module SRAMcell_inst $end
$var wire 1 f]" BL1in $end
$var wire 1 g]" BL2in $end
$var wire 1 Y]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h]" BL1out $end
$var reg 1 i]" I_bar $end
$var reg 1 j]" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 k]" k $end
$scope module SRAMcell_inst $end
$var wire 1 l]" BL1in $end
$var wire 1 m]" BL2in $end
$var wire 1 Y]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n]" BL1out $end
$var reg 1 o]" I_bar $end
$var reg 1 p]" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 q]" k $end
$scope module SRAMcell_inst $end
$var wire 1 r]" BL1in $end
$var wire 1 s]" BL2in $end
$var wire 1 Y]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t]" BL1out $end
$var reg 1 u]" I_bar $end
$var reg 1 v]" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 w]" k $end
$scope module SRAMcell_inst $end
$var wire 1 x]" BL1in $end
$var wire 1 y]" BL2in $end
$var wire 1 Y]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z]" BL1out $end
$var reg 1 {]" I_bar $end
$var reg 1 |]" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 }]" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~]" BL1in $end
$var wire 1 !^" BL2in $end
$var wire 1 Y]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "^" BL1out $end
$var reg 1 #^" I_bar $end
$var reg 1 $^" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 %^" k $end
$scope module SRAMcell_inst $end
$var wire 1 &^" BL1in $end
$var wire 1 '^" BL2in $end
$var wire 1 Y]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (^" BL1out $end
$var reg 1 )^" I_bar $end
$var reg 1 *^" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 +^" k $end
$scope module SRAMcell_inst $end
$var wire 1 ,^" BL1in $end
$var wire 1 -^" BL2in $end
$var wire 1 Y]" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .^" BL1out $end
$var reg 1 /^" I_bar $end
$var reg 1 0^" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 1^" i $end
$scope module SRAMbyte_inst $end
$var wire 1 2^" WL $end
$var wire 1 & clk $end
$var wire 8 3^" datain [7:0] $end
$var wire 8 4^" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 5^" BL1out [7:0] $end
$var reg 8 6^" BL1in [7:0] $end
$var reg 8 7^" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 8^" k $end
$scope module SRAMcell_inst $end
$var wire 1 9^" BL1in $end
$var wire 1 :^" BL2in $end
$var wire 1 2^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;^" BL1out $end
$var reg 1 <^" I_bar $end
$var reg 1 =^" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 >^" k $end
$scope module SRAMcell_inst $end
$var wire 1 ?^" BL1in $end
$var wire 1 @^" BL2in $end
$var wire 1 2^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A^" BL1out $end
$var reg 1 B^" I_bar $end
$var reg 1 C^" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 D^" k $end
$scope module SRAMcell_inst $end
$var wire 1 E^" BL1in $end
$var wire 1 F^" BL2in $end
$var wire 1 2^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G^" BL1out $end
$var reg 1 H^" I_bar $end
$var reg 1 I^" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 J^" k $end
$scope module SRAMcell_inst $end
$var wire 1 K^" BL1in $end
$var wire 1 L^" BL2in $end
$var wire 1 2^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M^" BL1out $end
$var reg 1 N^" I_bar $end
$var reg 1 O^" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 P^" k $end
$scope module SRAMcell_inst $end
$var wire 1 Q^" BL1in $end
$var wire 1 R^" BL2in $end
$var wire 1 2^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S^" BL1out $end
$var reg 1 T^" I_bar $end
$var reg 1 U^" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 V^" k $end
$scope module SRAMcell_inst $end
$var wire 1 W^" BL1in $end
$var wire 1 X^" BL2in $end
$var wire 1 2^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y^" BL1out $end
$var reg 1 Z^" I_bar $end
$var reg 1 [^" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 \^" k $end
$scope module SRAMcell_inst $end
$var wire 1 ]^" BL1in $end
$var wire 1 ^^" BL2in $end
$var wire 1 2^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _^" BL1out $end
$var reg 1 `^" I_bar $end
$var reg 1 a^" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 b^" k $end
$scope module SRAMcell_inst $end
$var wire 1 c^" BL1in $end
$var wire 1 d^" BL2in $end
$var wire 1 2^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e^" BL1out $end
$var reg 1 f^" I_bar $end
$var reg 1 g^" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[65] $end
$var parameter 8 h^" i $end
$scope module SRAMaddress_inst $end
$var wire 1 i^" WL $end
$var wire 4 j^" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 k^" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 l^" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 m^" i $end
$scope module SRAMbyte_inst $end
$var wire 1 n^" WL $end
$var wire 1 & clk $end
$var wire 8 o^" datain [7:0] $end
$var wire 8 p^" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 q^" BL1out [7:0] $end
$var reg 8 r^" BL1in [7:0] $end
$var reg 8 s^" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 t^" k $end
$scope module SRAMcell_inst $end
$var wire 1 u^" BL1in $end
$var wire 1 v^" BL2in $end
$var wire 1 n^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w^" BL1out $end
$var reg 1 x^" I_bar $end
$var reg 1 y^" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 z^" k $end
$scope module SRAMcell_inst $end
$var wire 1 {^" BL1in $end
$var wire 1 |^" BL2in $end
$var wire 1 n^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }^" BL1out $end
$var reg 1 ~^" I_bar $end
$var reg 1 !_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 "_" k $end
$scope module SRAMcell_inst $end
$var wire 1 #_" BL1in $end
$var wire 1 $_" BL2in $end
$var wire 1 n^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %_" BL1out $end
$var reg 1 &_" I_bar $end
$var reg 1 '_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 (_" k $end
$scope module SRAMcell_inst $end
$var wire 1 )_" BL1in $end
$var wire 1 *_" BL2in $end
$var wire 1 n^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +_" BL1out $end
$var reg 1 ,_" I_bar $end
$var reg 1 -_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ._" k $end
$scope module SRAMcell_inst $end
$var wire 1 /_" BL1in $end
$var wire 1 0_" BL2in $end
$var wire 1 n^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1_" BL1out $end
$var reg 1 2_" I_bar $end
$var reg 1 3_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 4_" k $end
$scope module SRAMcell_inst $end
$var wire 1 5_" BL1in $end
$var wire 1 6_" BL2in $end
$var wire 1 n^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7_" BL1out $end
$var reg 1 8_" I_bar $end
$var reg 1 9_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 :_" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;_" BL1in $end
$var wire 1 <_" BL2in $end
$var wire 1 n^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =_" BL1out $end
$var reg 1 >_" I_bar $end
$var reg 1 ?_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 @_" k $end
$scope module SRAMcell_inst $end
$var wire 1 A_" BL1in $end
$var wire 1 B_" BL2in $end
$var wire 1 n^" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C_" BL1out $end
$var reg 1 D_" I_bar $end
$var reg 1 E_" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 F_" i $end
$scope module SRAMbyte_inst $end
$var wire 1 G_" WL $end
$var wire 1 & clk $end
$var wire 8 H_" datain [7:0] $end
$var wire 8 I_" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 J_" BL1out [7:0] $end
$var reg 8 K_" BL1in [7:0] $end
$var reg 8 L_" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 M_" k $end
$scope module SRAMcell_inst $end
$var wire 1 N_" BL1in $end
$var wire 1 O_" BL2in $end
$var wire 1 G_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P_" BL1out $end
$var reg 1 Q_" I_bar $end
$var reg 1 R_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 S_" k $end
$scope module SRAMcell_inst $end
$var wire 1 T_" BL1in $end
$var wire 1 U_" BL2in $end
$var wire 1 G_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V_" BL1out $end
$var reg 1 W_" I_bar $end
$var reg 1 X_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Y_" k $end
$scope module SRAMcell_inst $end
$var wire 1 Z_" BL1in $end
$var wire 1 [_" BL2in $end
$var wire 1 G_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \_" BL1out $end
$var reg 1 ]_" I_bar $end
$var reg 1 ^_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 __" k $end
$scope module SRAMcell_inst $end
$var wire 1 `_" BL1in $end
$var wire 1 a_" BL2in $end
$var wire 1 G_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b_" BL1out $end
$var reg 1 c_" I_bar $end
$var reg 1 d_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 e_" k $end
$scope module SRAMcell_inst $end
$var wire 1 f_" BL1in $end
$var wire 1 g_" BL2in $end
$var wire 1 G_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h_" BL1out $end
$var reg 1 i_" I_bar $end
$var reg 1 j_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 k_" k $end
$scope module SRAMcell_inst $end
$var wire 1 l_" BL1in $end
$var wire 1 m_" BL2in $end
$var wire 1 G_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n_" BL1out $end
$var reg 1 o_" I_bar $end
$var reg 1 p_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 q_" k $end
$scope module SRAMcell_inst $end
$var wire 1 r_" BL1in $end
$var wire 1 s_" BL2in $end
$var wire 1 G_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t_" BL1out $end
$var reg 1 u_" I_bar $end
$var reg 1 v_" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 w_" k $end
$scope module SRAMcell_inst $end
$var wire 1 x_" BL1in $end
$var wire 1 y_" BL2in $end
$var wire 1 G_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z_" BL1out $end
$var reg 1 {_" I_bar $end
$var reg 1 |_" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 }_" i $end
$scope module SRAMbyte_inst $end
$var wire 1 ~_" WL $end
$var wire 1 & clk $end
$var wire 8 !`" datain [7:0] $end
$var wire 8 "`" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 #`" BL1out [7:0] $end
$var reg 8 $`" BL1in [7:0] $end
$var reg 8 %`" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 &`" k $end
$scope module SRAMcell_inst $end
$var wire 1 '`" BL1in $end
$var wire 1 (`" BL2in $end
$var wire 1 ~_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )`" BL1out $end
$var reg 1 *`" I_bar $end
$var reg 1 +`" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ,`" k $end
$scope module SRAMcell_inst $end
$var wire 1 -`" BL1in $end
$var wire 1 .`" BL2in $end
$var wire 1 ~_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /`" BL1out $end
$var reg 1 0`" I_bar $end
$var reg 1 1`" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 2`" k $end
$scope module SRAMcell_inst $end
$var wire 1 3`" BL1in $end
$var wire 1 4`" BL2in $end
$var wire 1 ~_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5`" BL1out $end
$var reg 1 6`" I_bar $end
$var reg 1 7`" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 8`" k $end
$scope module SRAMcell_inst $end
$var wire 1 9`" BL1in $end
$var wire 1 :`" BL2in $end
$var wire 1 ~_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;`" BL1out $end
$var reg 1 <`" I_bar $end
$var reg 1 =`" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 >`" k $end
$scope module SRAMcell_inst $end
$var wire 1 ?`" BL1in $end
$var wire 1 @`" BL2in $end
$var wire 1 ~_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A`" BL1out $end
$var reg 1 B`" I_bar $end
$var reg 1 C`" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 D`" k $end
$scope module SRAMcell_inst $end
$var wire 1 E`" BL1in $end
$var wire 1 F`" BL2in $end
$var wire 1 ~_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G`" BL1out $end
$var reg 1 H`" I_bar $end
$var reg 1 I`" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 J`" k $end
$scope module SRAMcell_inst $end
$var wire 1 K`" BL1in $end
$var wire 1 L`" BL2in $end
$var wire 1 ~_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M`" BL1out $end
$var reg 1 N`" I_bar $end
$var reg 1 O`" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 P`" k $end
$scope module SRAMcell_inst $end
$var wire 1 Q`" BL1in $end
$var wire 1 R`" BL2in $end
$var wire 1 ~_" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S`" BL1out $end
$var reg 1 T`" I_bar $end
$var reg 1 U`" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 V`" i $end
$scope module SRAMbyte_inst $end
$var wire 1 W`" WL $end
$var wire 1 & clk $end
$var wire 8 X`" datain [7:0] $end
$var wire 8 Y`" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Z`" BL1out [7:0] $end
$var reg 8 [`" BL1in [7:0] $end
$var reg 8 \`" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ]`" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^`" BL1in $end
$var wire 1 _`" BL2in $end
$var wire 1 W`" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ``" BL1out $end
$var reg 1 a`" I_bar $end
$var reg 1 b`" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 c`" k $end
$scope module SRAMcell_inst $end
$var wire 1 d`" BL1in $end
$var wire 1 e`" BL2in $end
$var wire 1 W`" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f`" BL1out $end
$var reg 1 g`" I_bar $end
$var reg 1 h`" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 i`" k $end
$scope module SRAMcell_inst $end
$var wire 1 j`" BL1in $end
$var wire 1 k`" BL2in $end
$var wire 1 W`" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l`" BL1out $end
$var reg 1 m`" I_bar $end
$var reg 1 n`" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 o`" k $end
$scope module SRAMcell_inst $end
$var wire 1 p`" BL1in $end
$var wire 1 q`" BL2in $end
$var wire 1 W`" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r`" BL1out $end
$var reg 1 s`" I_bar $end
$var reg 1 t`" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 u`" k $end
$scope module SRAMcell_inst $end
$var wire 1 v`" BL1in $end
$var wire 1 w`" BL2in $end
$var wire 1 W`" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x`" BL1out $end
$var reg 1 y`" I_bar $end
$var reg 1 z`" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 {`" k $end
$scope module SRAMcell_inst $end
$var wire 1 |`" BL1in $end
$var wire 1 }`" BL2in $end
$var wire 1 W`" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~`" BL1out $end
$var reg 1 !a" I_bar $end
$var reg 1 "a" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 #a" k $end
$scope module SRAMcell_inst $end
$var wire 1 $a" BL1in $end
$var wire 1 %a" BL2in $end
$var wire 1 W`" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &a" BL1out $end
$var reg 1 'a" I_bar $end
$var reg 1 (a" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 )a" k $end
$scope module SRAMcell_inst $end
$var wire 1 *a" BL1in $end
$var wire 1 +a" BL2in $end
$var wire 1 W`" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,a" BL1out $end
$var reg 1 -a" I_bar $end
$var reg 1 .a" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[66] $end
$var parameter 8 /a" i $end
$scope module SRAMaddress_inst $end
$var wire 1 0a" WL $end
$var wire 4 1a" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 2a" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 3a" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 4a" i $end
$scope module SRAMbyte_inst $end
$var wire 1 5a" WL $end
$var wire 1 & clk $end
$var wire 8 6a" datain [7:0] $end
$var wire 8 7a" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 8a" BL1out [7:0] $end
$var reg 8 9a" BL1in [7:0] $end
$var reg 8 :a" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ;a" k $end
$scope module SRAMcell_inst $end
$var wire 1 <a" BL1in $end
$var wire 1 =a" BL2in $end
$var wire 1 5a" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >a" BL1out $end
$var reg 1 ?a" I_bar $end
$var reg 1 @a" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Aa" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ba" BL1in $end
$var wire 1 Ca" BL2in $end
$var wire 1 5a" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Da" BL1out $end
$var reg 1 Ea" I_bar $end
$var reg 1 Fa" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Ga" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ha" BL1in $end
$var wire 1 Ia" BL2in $end
$var wire 1 5a" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ja" BL1out $end
$var reg 1 Ka" I_bar $end
$var reg 1 La" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Ma" k $end
$scope module SRAMcell_inst $end
$var wire 1 Na" BL1in $end
$var wire 1 Oa" BL2in $end
$var wire 1 5a" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Pa" BL1out $end
$var reg 1 Qa" I_bar $end
$var reg 1 Ra" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Sa" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ta" BL1in $end
$var wire 1 Ua" BL2in $end
$var wire 1 5a" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Va" BL1out $end
$var reg 1 Wa" I_bar $end
$var reg 1 Xa" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Ya" k $end
$scope module SRAMcell_inst $end
$var wire 1 Za" BL1in $end
$var wire 1 [a" BL2in $end
$var wire 1 5a" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \a" BL1out $end
$var reg 1 ]a" I_bar $end
$var reg 1 ^a" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 _a" k $end
$scope module SRAMcell_inst $end
$var wire 1 `a" BL1in $end
$var wire 1 aa" BL2in $end
$var wire 1 5a" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ba" BL1out $end
$var reg 1 ca" I_bar $end
$var reg 1 da" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ea" k $end
$scope module SRAMcell_inst $end
$var wire 1 fa" BL1in $end
$var wire 1 ga" BL2in $end
$var wire 1 5a" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ha" BL1out $end
$var reg 1 ia" I_bar $end
$var reg 1 ja" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 ka" i $end
$scope module SRAMbyte_inst $end
$var wire 1 la" WL $end
$var wire 1 & clk $end
$var wire 8 ma" datain [7:0] $end
$var wire 8 na" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 oa" BL1out [7:0] $end
$var reg 8 pa" BL1in [7:0] $end
$var reg 8 qa" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ra" k $end
$scope module SRAMcell_inst $end
$var wire 1 sa" BL1in $end
$var wire 1 ta" BL2in $end
$var wire 1 la" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ua" BL1out $end
$var reg 1 va" I_bar $end
$var reg 1 wa" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 xa" k $end
$scope module SRAMcell_inst $end
$var wire 1 ya" BL1in $end
$var wire 1 za" BL2in $end
$var wire 1 la" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {a" BL1out $end
$var reg 1 |a" I_bar $end
$var reg 1 }a" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ~a" k $end
$scope module SRAMcell_inst $end
$var wire 1 !b" BL1in $end
$var wire 1 "b" BL2in $end
$var wire 1 la" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #b" BL1out $end
$var reg 1 $b" I_bar $end
$var reg 1 %b" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 &b" k $end
$scope module SRAMcell_inst $end
$var wire 1 'b" BL1in $end
$var wire 1 (b" BL2in $end
$var wire 1 la" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )b" BL1out $end
$var reg 1 *b" I_bar $end
$var reg 1 +b" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ,b" k $end
$scope module SRAMcell_inst $end
$var wire 1 -b" BL1in $end
$var wire 1 .b" BL2in $end
$var wire 1 la" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /b" BL1out $end
$var reg 1 0b" I_bar $end
$var reg 1 1b" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 2b" k $end
$scope module SRAMcell_inst $end
$var wire 1 3b" BL1in $end
$var wire 1 4b" BL2in $end
$var wire 1 la" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5b" BL1out $end
$var reg 1 6b" I_bar $end
$var reg 1 7b" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 8b" k $end
$scope module SRAMcell_inst $end
$var wire 1 9b" BL1in $end
$var wire 1 :b" BL2in $end
$var wire 1 la" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;b" BL1out $end
$var reg 1 <b" I_bar $end
$var reg 1 =b" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 >b" k $end
$scope module SRAMcell_inst $end
$var wire 1 ?b" BL1in $end
$var wire 1 @b" BL2in $end
$var wire 1 la" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ab" BL1out $end
$var reg 1 Bb" I_bar $end
$var reg 1 Cb" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 Db" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Eb" WL $end
$var wire 1 & clk $end
$var wire 8 Fb" datain [7:0] $end
$var wire 8 Gb" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Hb" BL1out [7:0] $end
$var reg 8 Ib" BL1in [7:0] $end
$var reg 8 Jb" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Kb" k $end
$scope module SRAMcell_inst $end
$var wire 1 Lb" BL1in $end
$var wire 1 Mb" BL2in $end
$var wire 1 Eb" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Nb" BL1out $end
$var reg 1 Ob" I_bar $end
$var reg 1 Pb" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Qb" k $end
$scope module SRAMcell_inst $end
$var wire 1 Rb" BL1in $end
$var wire 1 Sb" BL2in $end
$var wire 1 Eb" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Tb" BL1out $end
$var reg 1 Ub" I_bar $end
$var reg 1 Vb" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Wb" k $end
$scope module SRAMcell_inst $end
$var wire 1 Xb" BL1in $end
$var wire 1 Yb" BL2in $end
$var wire 1 Eb" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zb" BL1out $end
$var reg 1 [b" I_bar $end
$var reg 1 \b" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ]b" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^b" BL1in $end
$var wire 1 _b" BL2in $end
$var wire 1 Eb" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `b" BL1out $end
$var reg 1 ab" I_bar $end
$var reg 1 bb" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 cb" k $end
$scope module SRAMcell_inst $end
$var wire 1 db" BL1in $end
$var wire 1 eb" BL2in $end
$var wire 1 Eb" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fb" BL1out $end
$var reg 1 gb" I_bar $end
$var reg 1 hb" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ib" k $end
$scope module SRAMcell_inst $end
$var wire 1 jb" BL1in $end
$var wire 1 kb" BL2in $end
$var wire 1 Eb" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lb" BL1out $end
$var reg 1 mb" I_bar $end
$var reg 1 nb" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ob" k $end
$scope module SRAMcell_inst $end
$var wire 1 pb" BL1in $end
$var wire 1 qb" BL2in $end
$var wire 1 Eb" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rb" BL1out $end
$var reg 1 sb" I_bar $end
$var reg 1 tb" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ub" k $end
$scope module SRAMcell_inst $end
$var wire 1 vb" BL1in $end
$var wire 1 wb" BL2in $end
$var wire 1 Eb" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xb" BL1out $end
$var reg 1 yb" I_bar $end
$var reg 1 zb" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 {b" i $end
$scope module SRAMbyte_inst $end
$var wire 1 |b" WL $end
$var wire 1 & clk $end
$var wire 8 }b" datain [7:0] $end
$var wire 8 ~b" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 !c" BL1out [7:0] $end
$var reg 8 "c" BL1in [7:0] $end
$var reg 8 #c" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 $c" k $end
$scope module SRAMcell_inst $end
$var wire 1 %c" BL1in $end
$var wire 1 &c" BL2in $end
$var wire 1 |b" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'c" BL1out $end
$var reg 1 (c" I_bar $end
$var reg 1 )c" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 *c" k $end
$scope module SRAMcell_inst $end
$var wire 1 +c" BL1in $end
$var wire 1 ,c" BL2in $end
$var wire 1 |b" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -c" BL1out $end
$var reg 1 .c" I_bar $end
$var reg 1 /c" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 0c" k $end
$scope module SRAMcell_inst $end
$var wire 1 1c" BL1in $end
$var wire 1 2c" BL2in $end
$var wire 1 |b" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3c" BL1out $end
$var reg 1 4c" I_bar $end
$var reg 1 5c" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 6c" k $end
$scope module SRAMcell_inst $end
$var wire 1 7c" BL1in $end
$var wire 1 8c" BL2in $end
$var wire 1 |b" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9c" BL1out $end
$var reg 1 :c" I_bar $end
$var reg 1 ;c" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 <c" k $end
$scope module SRAMcell_inst $end
$var wire 1 =c" BL1in $end
$var wire 1 >c" BL2in $end
$var wire 1 |b" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?c" BL1out $end
$var reg 1 @c" I_bar $end
$var reg 1 Ac" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Bc" k $end
$scope module SRAMcell_inst $end
$var wire 1 Cc" BL1in $end
$var wire 1 Dc" BL2in $end
$var wire 1 |b" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ec" BL1out $end
$var reg 1 Fc" I_bar $end
$var reg 1 Gc" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Hc" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ic" BL1in $end
$var wire 1 Jc" BL2in $end
$var wire 1 |b" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Kc" BL1out $end
$var reg 1 Lc" I_bar $end
$var reg 1 Mc" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Nc" k $end
$scope module SRAMcell_inst $end
$var wire 1 Oc" BL1in $end
$var wire 1 Pc" BL2in $end
$var wire 1 |b" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Qc" BL1out $end
$var reg 1 Rc" I_bar $end
$var reg 1 Sc" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[67] $end
$var parameter 8 Tc" i $end
$scope module SRAMaddress_inst $end
$var wire 1 Uc" WL $end
$var wire 4 Vc" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 Wc" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 Xc" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 Yc" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Zc" WL $end
$var wire 1 & clk $end
$var wire 8 [c" datain [7:0] $end
$var wire 8 \c" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ]c" BL1out [7:0] $end
$var reg 8 ^c" BL1in [7:0] $end
$var reg 8 _c" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 `c" k $end
$scope module SRAMcell_inst $end
$var wire 1 ac" BL1in $end
$var wire 1 bc" BL2in $end
$var wire 1 Zc" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cc" BL1out $end
$var reg 1 dc" I_bar $end
$var reg 1 ec" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 fc" k $end
$scope module SRAMcell_inst $end
$var wire 1 gc" BL1in $end
$var wire 1 hc" BL2in $end
$var wire 1 Zc" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ic" BL1out $end
$var reg 1 jc" I_bar $end
$var reg 1 kc" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 lc" k $end
$scope module SRAMcell_inst $end
$var wire 1 mc" BL1in $end
$var wire 1 nc" BL2in $end
$var wire 1 Zc" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oc" BL1out $end
$var reg 1 pc" I_bar $end
$var reg 1 qc" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 rc" k $end
$scope module SRAMcell_inst $end
$var wire 1 sc" BL1in $end
$var wire 1 tc" BL2in $end
$var wire 1 Zc" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uc" BL1out $end
$var reg 1 vc" I_bar $end
$var reg 1 wc" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 xc" k $end
$scope module SRAMcell_inst $end
$var wire 1 yc" BL1in $end
$var wire 1 zc" BL2in $end
$var wire 1 Zc" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {c" BL1out $end
$var reg 1 |c" I_bar $end
$var reg 1 }c" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ~c" k $end
$scope module SRAMcell_inst $end
$var wire 1 !d" BL1in $end
$var wire 1 "d" BL2in $end
$var wire 1 Zc" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #d" BL1out $end
$var reg 1 $d" I_bar $end
$var reg 1 %d" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 &d" k $end
$scope module SRAMcell_inst $end
$var wire 1 'd" BL1in $end
$var wire 1 (d" BL2in $end
$var wire 1 Zc" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )d" BL1out $end
$var reg 1 *d" I_bar $end
$var reg 1 +d" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ,d" k $end
$scope module SRAMcell_inst $end
$var wire 1 -d" BL1in $end
$var wire 1 .d" BL2in $end
$var wire 1 Zc" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /d" BL1out $end
$var reg 1 0d" I_bar $end
$var reg 1 1d" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 2d" i $end
$scope module SRAMbyte_inst $end
$var wire 1 3d" WL $end
$var wire 1 & clk $end
$var wire 8 4d" datain [7:0] $end
$var wire 8 5d" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 6d" BL1out [7:0] $end
$var reg 8 7d" BL1in [7:0] $end
$var reg 8 8d" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 9d" k $end
$scope module SRAMcell_inst $end
$var wire 1 :d" BL1in $end
$var wire 1 ;d" BL2in $end
$var wire 1 3d" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <d" BL1out $end
$var reg 1 =d" I_bar $end
$var reg 1 >d" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ?d" k $end
$scope module SRAMcell_inst $end
$var wire 1 @d" BL1in $end
$var wire 1 Ad" BL2in $end
$var wire 1 3d" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Bd" BL1out $end
$var reg 1 Cd" I_bar $end
$var reg 1 Dd" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Ed" k $end
$scope module SRAMcell_inst $end
$var wire 1 Fd" BL1in $end
$var wire 1 Gd" BL2in $end
$var wire 1 3d" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Hd" BL1out $end
$var reg 1 Id" I_bar $end
$var reg 1 Jd" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Kd" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ld" BL1in $end
$var wire 1 Md" BL2in $end
$var wire 1 3d" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Nd" BL1out $end
$var reg 1 Od" I_bar $end
$var reg 1 Pd" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Qd" k $end
$scope module SRAMcell_inst $end
$var wire 1 Rd" BL1in $end
$var wire 1 Sd" BL2in $end
$var wire 1 3d" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Td" BL1out $end
$var reg 1 Ud" I_bar $end
$var reg 1 Vd" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Wd" k $end
$scope module SRAMcell_inst $end
$var wire 1 Xd" BL1in $end
$var wire 1 Yd" BL2in $end
$var wire 1 3d" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zd" BL1out $end
$var reg 1 [d" I_bar $end
$var reg 1 \d" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ]d" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^d" BL1in $end
$var wire 1 _d" BL2in $end
$var wire 1 3d" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `d" BL1out $end
$var reg 1 ad" I_bar $end
$var reg 1 bd" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 cd" k $end
$scope module SRAMcell_inst $end
$var wire 1 dd" BL1in $end
$var wire 1 ed" BL2in $end
$var wire 1 3d" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fd" BL1out $end
$var reg 1 gd" I_bar $end
$var reg 1 hd" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 id" i $end
$scope module SRAMbyte_inst $end
$var wire 1 jd" WL $end
$var wire 1 & clk $end
$var wire 8 kd" datain [7:0] $end
$var wire 8 ld" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 md" BL1out [7:0] $end
$var reg 8 nd" BL1in [7:0] $end
$var reg 8 od" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 pd" k $end
$scope module SRAMcell_inst $end
$var wire 1 qd" BL1in $end
$var wire 1 rd" BL2in $end
$var wire 1 jd" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sd" BL1out $end
$var reg 1 td" I_bar $end
$var reg 1 ud" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 vd" k $end
$scope module SRAMcell_inst $end
$var wire 1 wd" BL1in $end
$var wire 1 xd" BL2in $end
$var wire 1 jd" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yd" BL1out $end
$var reg 1 zd" I_bar $end
$var reg 1 {d" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 |d" k $end
$scope module SRAMcell_inst $end
$var wire 1 }d" BL1in $end
$var wire 1 ~d" BL2in $end
$var wire 1 jd" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !e" BL1out $end
$var reg 1 "e" I_bar $end
$var reg 1 #e" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 $e" k $end
$scope module SRAMcell_inst $end
$var wire 1 %e" BL1in $end
$var wire 1 &e" BL2in $end
$var wire 1 jd" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'e" BL1out $end
$var reg 1 (e" I_bar $end
$var reg 1 )e" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 *e" k $end
$scope module SRAMcell_inst $end
$var wire 1 +e" BL1in $end
$var wire 1 ,e" BL2in $end
$var wire 1 jd" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -e" BL1out $end
$var reg 1 .e" I_bar $end
$var reg 1 /e" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 0e" k $end
$scope module SRAMcell_inst $end
$var wire 1 1e" BL1in $end
$var wire 1 2e" BL2in $end
$var wire 1 jd" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3e" BL1out $end
$var reg 1 4e" I_bar $end
$var reg 1 5e" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 6e" k $end
$scope module SRAMcell_inst $end
$var wire 1 7e" BL1in $end
$var wire 1 8e" BL2in $end
$var wire 1 jd" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9e" BL1out $end
$var reg 1 :e" I_bar $end
$var reg 1 ;e" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 <e" k $end
$scope module SRAMcell_inst $end
$var wire 1 =e" BL1in $end
$var wire 1 >e" BL2in $end
$var wire 1 jd" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?e" BL1out $end
$var reg 1 @e" I_bar $end
$var reg 1 Ae" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 Be" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Ce" WL $end
$var wire 1 & clk $end
$var wire 8 De" datain [7:0] $end
$var wire 8 Ee" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Fe" BL1out [7:0] $end
$var reg 8 Ge" BL1in [7:0] $end
$var reg 8 He" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Ie" k $end
$scope module SRAMcell_inst $end
$var wire 1 Je" BL1in $end
$var wire 1 Ke" BL2in $end
$var wire 1 Ce" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Le" BL1out $end
$var reg 1 Me" I_bar $end
$var reg 1 Ne" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Oe" k $end
$scope module SRAMcell_inst $end
$var wire 1 Pe" BL1in $end
$var wire 1 Qe" BL2in $end
$var wire 1 Ce" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Re" BL1out $end
$var reg 1 Se" I_bar $end
$var reg 1 Te" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Ue" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ve" BL1in $end
$var wire 1 We" BL2in $end
$var wire 1 Ce" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Xe" BL1out $end
$var reg 1 Ye" I_bar $end
$var reg 1 Ze" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 [e" k $end
$scope module SRAMcell_inst $end
$var wire 1 \e" BL1in $end
$var wire 1 ]e" BL2in $end
$var wire 1 Ce" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^e" BL1out $end
$var reg 1 _e" I_bar $end
$var reg 1 `e" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ae" k $end
$scope module SRAMcell_inst $end
$var wire 1 be" BL1in $end
$var wire 1 ce" BL2in $end
$var wire 1 Ce" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 de" BL1out $end
$var reg 1 ee" I_bar $end
$var reg 1 fe" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ge" k $end
$scope module SRAMcell_inst $end
$var wire 1 he" BL1in $end
$var wire 1 ie" BL2in $end
$var wire 1 Ce" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 je" BL1out $end
$var reg 1 ke" I_bar $end
$var reg 1 le" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 me" k $end
$scope module SRAMcell_inst $end
$var wire 1 ne" BL1in $end
$var wire 1 oe" BL2in $end
$var wire 1 Ce" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pe" BL1out $end
$var reg 1 qe" I_bar $end
$var reg 1 re" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 se" k $end
$scope module SRAMcell_inst $end
$var wire 1 te" BL1in $end
$var wire 1 ue" BL2in $end
$var wire 1 Ce" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ve" BL1out $end
$var reg 1 we" I_bar $end
$var reg 1 xe" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[68] $end
$var parameter 8 ye" i $end
$scope module SRAMaddress_inst $end
$var wire 1 ze" WL $end
$var wire 4 {e" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 |e" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 }e" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 ~e" i $end
$scope module SRAMbyte_inst $end
$var wire 1 !f" WL $end
$var wire 1 & clk $end
$var wire 8 "f" datain [7:0] $end
$var wire 8 #f" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 $f" BL1out [7:0] $end
$var reg 8 %f" BL1in [7:0] $end
$var reg 8 &f" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 'f" k $end
$scope module SRAMcell_inst $end
$var wire 1 (f" BL1in $end
$var wire 1 )f" BL2in $end
$var wire 1 !f" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *f" BL1out $end
$var reg 1 +f" I_bar $end
$var reg 1 ,f" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 -f" k $end
$scope module SRAMcell_inst $end
$var wire 1 .f" BL1in $end
$var wire 1 /f" BL2in $end
$var wire 1 !f" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0f" BL1out $end
$var reg 1 1f" I_bar $end
$var reg 1 2f" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 3f" k $end
$scope module SRAMcell_inst $end
$var wire 1 4f" BL1in $end
$var wire 1 5f" BL2in $end
$var wire 1 !f" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6f" BL1out $end
$var reg 1 7f" I_bar $end
$var reg 1 8f" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 9f" k $end
$scope module SRAMcell_inst $end
$var wire 1 :f" BL1in $end
$var wire 1 ;f" BL2in $end
$var wire 1 !f" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <f" BL1out $end
$var reg 1 =f" I_bar $end
$var reg 1 >f" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ?f" k $end
$scope module SRAMcell_inst $end
$var wire 1 @f" BL1in $end
$var wire 1 Af" BL2in $end
$var wire 1 !f" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Bf" BL1out $end
$var reg 1 Cf" I_bar $end
$var reg 1 Df" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Ef" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ff" BL1in $end
$var wire 1 Gf" BL2in $end
$var wire 1 !f" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Hf" BL1out $end
$var reg 1 If" I_bar $end
$var reg 1 Jf" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Kf" k $end
$scope module SRAMcell_inst $end
$var wire 1 Lf" BL1in $end
$var wire 1 Mf" BL2in $end
$var wire 1 !f" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Nf" BL1out $end
$var reg 1 Of" I_bar $end
$var reg 1 Pf" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Qf" k $end
$scope module SRAMcell_inst $end
$var wire 1 Rf" BL1in $end
$var wire 1 Sf" BL2in $end
$var wire 1 !f" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Tf" BL1out $end
$var reg 1 Uf" I_bar $end
$var reg 1 Vf" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 Wf" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Xf" WL $end
$var wire 1 & clk $end
$var wire 8 Yf" datain [7:0] $end
$var wire 8 Zf" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 [f" BL1out [7:0] $end
$var reg 8 \f" BL1in [7:0] $end
$var reg 8 ]f" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ^f" k $end
$scope module SRAMcell_inst $end
$var wire 1 _f" BL1in $end
$var wire 1 `f" BL2in $end
$var wire 1 Xf" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 af" BL1out $end
$var reg 1 bf" I_bar $end
$var reg 1 cf" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 df" k $end
$scope module SRAMcell_inst $end
$var wire 1 ef" BL1in $end
$var wire 1 ff" BL2in $end
$var wire 1 Xf" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gf" BL1out $end
$var reg 1 hf" I_bar $end
$var reg 1 if" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 jf" k $end
$scope module SRAMcell_inst $end
$var wire 1 kf" BL1in $end
$var wire 1 lf" BL2in $end
$var wire 1 Xf" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mf" BL1out $end
$var reg 1 nf" I_bar $end
$var reg 1 of" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 pf" k $end
$scope module SRAMcell_inst $end
$var wire 1 qf" BL1in $end
$var wire 1 rf" BL2in $end
$var wire 1 Xf" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sf" BL1out $end
$var reg 1 tf" I_bar $end
$var reg 1 uf" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 vf" k $end
$scope module SRAMcell_inst $end
$var wire 1 wf" BL1in $end
$var wire 1 xf" BL2in $end
$var wire 1 Xf" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yf" BL1out $end
$var reg 1 zf" I_bar $end
$var reg 1 {f" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 |f" k $end
$scope module SRAMcell_inst $end
$var wire 1 }f" BL1in $end
$var wire 1 ~f" BL2in $end
$var wire 1 Xf" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !g" BL1out $end
$var reg 1 "g" I_bar $end
$var reg 1 #g" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 $g" k $end
$scope module SRAMcell_inst $end
$var wire 1 %g" BL1in $end
$var wire 1 &g" BL2in $end
$var wire 1 Xf" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'g" BL1out $end
$var reg 1 (g" I_bar $end
$var reg 1 )g" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 *g" k $end
$scope module SRAMcell_inst $end
$var wire 1 +g" BL1in $end
$var wire 1 ,g" BL2in $end
$var wire 1 Xf" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -g" BL1out $end
$var reg 1 .g" I_bar $end
$var reg 1 /g" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 0g" i $end
$scope module SRAMbyte_inst $end
$var wire 1 1g" WL $end
$var wire 1 & clk $end
$var wire 8 2g" datain [7:0] $end
$var wire 8 3g" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 4g" BL1out [7:0] $end
$var reg 8 5g" BL1in [7:0] $end
$var reg 8 6g" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 7g" k $end
$scope module SRAMcell_inst $end
$var wire 1 8g" BL1in $end
$var wire 1 9g" BL2in $end
$var wire 1 1g" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :g" BL1out $end
$var reg 1 ;g" I_bar $end
$var reg 1 <g" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 =g" k $end
$scope module SRAMcell_inst $end
$var wire 1 >g" BL1in $end
$var wire 1 ?g" BL2in $end
$var wire 1 1g" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @g" BL1out $end
$var reg 1 Ag" I_bar $end
$var reg 1 Bg" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Cg" k $end
$scope module SRAMcell_inst $end
$var wire 1 Dg" BL1in $end
$var wire 1 Eg" BL2in $end
$var wire 1 1g" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Fg" BL1out $end
$var reg 1 Gg" I_bar $end
$var reg 1 Hg" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Ig" k $end
$scope module SRAMcell_inst $end
$var wire 1 Jg" BL1in $end
$var wire 1 Kg" BL2in $end
$var wire 1 1g" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Lg" BL1out $end
$var reg 1 Mg" I_bar $end
$var reg 1 Ng" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Og" k $end
$scope module SRAMcell_inst $end
$var wire 1 Pg" BL1in $end
$var wire 1 Qg" BL2in $end
$var wire 1 1g" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Rg" BL1out $end
$var reg 1 Sg" I_bar $end
$var reg 1 Tg" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Ug" k $end
$scope module SRAMcell_inst $end
$var wire 1 Vg" BL1in $end
$var wire 1 Wg" BL2in $end
$var wire 1 1g" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Xg" BL1out $end
$var reg 1 Yg" I_bar $end
$var reg 1 Zg" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 [g" k $end
$scope module SRAMcell_inst $end
$var wire 1 \g" BL1in $end
$var wire 1 ]g" BL2in $end
$var wire 1 1g" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^g" BL1out $end
$var reg 1 _g" I_bar $end
$var reg 1 `g" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ag" k $end
$scope module SRAMcell_inst $end
$var wire 1 bg" BL1in $end
$var wire 1 cg" BL2in $end
$var wire 1 1g" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dg" BL1out $end
$var reg 1 eg" I_bar $end
$var reg 1 fg" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 gg" i $end
$scope module SRAMbyte_inst $end
$var wire 1 hg" WL $end
$var wire 1 & clk $end
$var wire 8 ig" datain [7:0] $end
$var wire 8 jg" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 kg" BL1out [7:0] $end
$var reg 8 lg" BL1in [7:0] $end
$var reg 8 mg" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ng" k $end
$scope module SRAMcell_inst $end
$var wire 1 og" BL1in $end
$var wire 1 pg" BL2in $end
$var wire 1 hg" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qg" BL1out $end
$var reg 1 rg" I_bar $end
$var reg 1 sg" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 tg" k $end
$scope module SRAMcell_inst $end
$var wire 1 ug" BL1in $end
$var wire 1 vg" BL2in $end
$var wire 1 hg" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wg" BL1out $end
$var reg 1 xg" I_bar $end
$var reg 1 yg" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 zg" k $end
$scope module SRAMcell_inst $end
$var wire 1 {g" BL1in $end
$var wire 1 |g" BL2in $end
$var wire 1 hg" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }g" BL1out $end
$var reg 1 ~g" I_bar $end
$var reg 1 !h" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 "h" k $end
$scope module SRAMcell_inst $end
$var wire 1 #h" BL1in $end
$var wire 1 $h" BL2in $end
$var wire 1 hg" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %h" BL1out $end
$var reg 1 &h" I_bar $end
$var reg 1 'h" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 (h" k $end
$scope module SRAMcell_inst $end
$var wire 1 )h" BL1in $end
$var wire 1 *h" BL2in $end
$var wire 1 hg" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +h" BL1out $end
$var reg 1 ,h" I_bar $end
$var reg 1 -h" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 .h" k $end
$scope module SRAMcell_inst $end
$var wire 1 /h" BL1in $end
$var wire 1 0h" BL2in $end
$var wire 1 hg" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1h" BL1out $end
$var reg 1 2h" I_bar $end
$var reg 1 3h" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 4h" k $end
$scope module SRAMcell_inst $end
$var wire 1 5h" BL1in $end
$var wire 1 6h" BL2in $end
$var wire 1 hg" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7h" BL1out $end
$var reg 1 8h" I_bar $end
$var reg 1 9h" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 :h" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;h" BL1in $end
$var wire 1 <h" BL2in $end
$var wire 1 hg" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =h" BL1out $end
$var reg 1 >h" I_bar $end
$var reg 1 ?h" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[69] $end
$var parameter 8 @h" i $end
$scope module SRAMaddress_inst $end
$var wire 1 Ah" WL $end
$var wire 4 Bh" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 Ch" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 Dh" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 Eh" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Fh" WL $end
$var wire 1 & clk $end
$var wire 8 Gh" datain [7:0] $end
$var wire 8 Hh" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Ih" BL1out [7:0] $end
$var reg 8 Jh" BL1in [7:0] $end
$var reg 8 Kh" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Lh" k $end
$scope module SRAMcell_inst $end
$var wire 1 Mh" BL1in $end
$var wire 1 Nh" BL2in $end
$var wire 1 Fh" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Oh" BL1out $end
$var reg 1 Ph" I_bar $end
$var reg 1 Qh" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Rh" k $end
$scope module SRAMcell_inst $end
$var wire 1 Sh" BL1in $end
$var wire 1 Th" BL2in $end
$var wire 1 Fh" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Uh" BL1out $end
$var reg 1 Vh" I_bar $end
$var reg 1 Wh" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Xh" k $end
$scope module SRAMcell_inst $end
$var wire 1 Yh" BL1in $end
$var wire 1 Zh" BL2in $end
$var wire 1 Fh" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [h" BL1out $end
$var reg 1 \h" I_bar $end
$var reg 1 ]h" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ^h" k $end
$scope module SRAMcell_inst $end
$var wire 1 _h" BL1in $end
$var wire 1 `h" BL2in $end
$var wire 1 Fh" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ah" BL1out $end
$var reg 1 bh" I_bar $end
$var reg 1 ch" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 dh" k $end
$scope module SRAMcell_inst $end
$var wire 1 eh" BL1in $end
$var wire 1 fh" BL2in $end
$var wire 1 Fh" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gh" BL1out $end
$var reg 1 hh" I_bar $end
$var reg 1 ih" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 jh" k $end
$scope module SRAMcell_inst $end
$var wire 1 kh" BL1in $end
$var wire 1 lh" BL2in $end
$var wire 1 Fh" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mh" BL1out $end
$var reg 1 nh" I_bar $end
$var reg 1 oh" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ph" k $end
$scope module SRAMcell_inst $end
$var wire 1 qh" BL1in $end
$var wire 1 rh" BL2in $end
$var wire 1 Fh" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sh" BL1out $end
$var reg 1 th" I_bar $end
$var reg 1 uh" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 vh" k $end
$scope module SRAMcell_inst $end
$var wire 1 wh" BL1in $end
$var wire 1 xh" BL2in $end
$var wire 1 Fh" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yh" BL1out $end
$var reg 1 zh" I_bar $end
$var reg 1 {h" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 |h" i $end
$scope module SRAMbyte_inst $end
$var wire 1 }h" WL $end
$var wire 1 & clk $end
$var wire 8 ~h" datain [7:0] $end
$var wire 8 !i" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 "i" BL1out [7:0] $end
$var reg 8 #i" BL1in [7:0] $end
$var reg 8 $i" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 %i" k $end
$scope module SRAMcell_inst $end
$var wire 1 &i" BL1in $end
$var wire 1 'i" BL2in $end
$var wire 1 }h" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (i" BL1out $end
$var reg 1 )i" I_bar $end
$var reg 1 *i" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 +i" k $end
$scope module SRAMcell_inst $end
$var wire 1 ,i" BL1in $end
$var wire 1 -i" BL2in $end
$var wire 1 }h" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .i" BL1out $end
$var reg 1 /i" I_bar $end
$var reg 1 0i" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 1i" k $end
$scope module SRAMcell_inst $end
$var wire 1 2i" BL1in $end
$var wire 1 3i" BL2in $end
$var wire 1 }h" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4i" BL1out $end
$var reg 1 5i" I_bar $end
$var reg 1 6i" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 7i" k $end
$scope module SRAMcell_inst $end
$var wire 1 8i" BL1in $end
$var wire 1 9i" BL2in $end
$var wire 1 }h" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :i" BL1out $end
$var reg 1 ;i" I_bar $end
$var reg 1 <i" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 =i" k $end
$scope module SRAMcell_inst $end
$var wire 1 >i" BL1in $end
$var wire 1 ?i" BL2in $end
$var wire 1 }h" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @i" BL1out $end
$var reg 1 Ai" I_bar $end
$var reg 1 Bi" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Ci" k $end
$scope module SRAMcell_inst $end
$var wire 1 Di" BL1in $end
$var wire 1 Ei" BL2in $end
$var wire 1 }h" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Fi" BL1out $end
$var reg 1 Gi" I_bar $end
$var reg 1 Hi" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Ii" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ji" BL1in $end
$var wire 1 Ki" BL2in $end
$var wire 1 }h" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Li" BL1out $end
$var reg 1 Mi" I_bar $end
$var reg 1 Ni" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Oi" k $end
$scope module SRAMcell_inst $end
$var wire 1 Pi" BL1in $end
$var wire 1 Qi" BL2in $end
$var wire 1 }h" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ri" BL1out $end
$var reg 1 Si" I_bar $end
$var reg 1 Ti" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 Ui" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Vi" WL $end
$var wire 1 & clk $end
$var wire 8 Wi" datain [7:0] $end
$var wire 8 Xi" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Yi" BL1out [7:0] $end
$var reg 8 Zi" BL1in [7:0] $end
$var reg 8 [i" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 \i" k $end
$scope module SRAMcell_inst $end
$var wire 1 ]i" BL1in $end
$var wire 1 ^i" BL2in $end
$var wire 1 Vi" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _i" BL1out $end
$var reg 1 `i" I_bar $end
$var reg 1 ai" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 bi" k $end
$scope module SRAMcell_inst $end
$var wire 1 ci" BL1in $end
$var wire 1 di" BL2in $end
$var wire 1 Vi" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ei" BL1out $end
$var reg 1 fi" I_bar $end
$var reg 1 gi" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 hi" k $end
$scope module SRAMcell_inst $end
$var wire 1 ii" BL1in $end
$var wire 1 ji" BL2in $end
$var wire 1 Vi" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ki" BL1out $end
$var reg 1 li" I_bar $end
$var reg 1 mi" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ni" k $end
$scope module SRAMcell_inst $end
$var wire 1 oi" BL1in $end
$var wire 1 pi" BL2in $end
$var wire 1 Vi" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qi" BL1out $end
$var reg 1 ri" I_bar $end
$var reg 1 si" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ti" k $end
$scope module SRAMcell_inst $end
$var wire 1 ui" BL1in $end
$var wire 1 vi" BL2in $end
$var wire 1 Vi" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wi" BL1out $end
$var reg 1 xi" I_bar $end
$var reg 1 yi" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 zi" k $end
$scope module SRAMcell_inst $end
$var wire 1 {i" BL1in $end
$var wire 1 |i" BL2in $end
$var wire 1 Vi" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }i" BL1out $end
$var reg 1 ~i" I_bar $end
$var reg 1 !j" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 "j" k $end
$scope module SRAMcell_inst $end
$var wire 1 #j" BL1in $end
$var wire 1 $j" BL2in $end
$var wire 1 Vi" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %j" BL1out $end
$var reg 1 &j" I_bar $end
$var reg 1 'j" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 (j" k $end
$scope module SRAMcell_inst $end
$var wire 1 )j" BL1in $end
$var wire 1 *j" BL2in $end
$var wire 1 Vi" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +j" BL1out $end
$var reg 1 ,j" I_bar $end
$var reg 1 -j" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 .j" i $end
$scope module SRAMbyte_inst $end
$var wire 1 /j" WL $end
$var wire 1 & clk $end
$var wire 8 0j" datain [7:0] $end
$var wire 8 1j" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 2j" BL1out [7:0] $end
$var reg 8 3j" BL1in [7:0] $end
$var reg 8 4j" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 5j" k $end
$scope module SRAMcell_inst $end
$var wire 1 6j" BL1in $end
$var wire 1 7j" BL2in $end
$var wire 1 /j" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8j" BL1out $end
$var reg 1 9j" I_bar $end
$var reg 1 :j" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ;j" k $end
$scope module SRAMcell_inst $end
$var wire 1 <j" BL1in $end
$var wire 1 =j" BL2in $end
$var wire 1 /j" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >j" BL1out $end
$var reg 1 ?j" I_bar $end
$var reg 1 @j" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Aj" k $end
$scope module SRAMcell_inst $end
$var wire 1 Bj" BL1in $end
$var wire 1 Cj" BL2in $end
$var wire 1 /j" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Dj" BL1out $end
$var reg 1 Ej" I_bar $end
$var reg 1 Fj" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Gj" k $end
$scope module SRAMcell_inst $end
$var wire 1 Hj" BL1in $end
$var wire 1 Ij" BL2in $end
$var wire 1 /j" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Jj" BL1out $end
$var reg 1 Kj" I_bar $end
$var reg 1 Lj" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Mj" k $end
$scope module SRAMcell_inst $end
$var wire 1 Nj" BL1in $end
$var wire 1 Oj" BL2in $end
$var wire 1 /j" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Pj" BL1out $end
$var reg 1 Qj" I_bar $end
$var reg 1 Rj" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Sj" k $end
$scope module SRAMcell_inst $end
$var wire 1 Tj" BL1in $end
$var wire 1 Uj" BL2in $end
$var wire 1 /j" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Vj" BL1out $end
$var reg 1 Wj" I_bar $end
$var reg 1 Xj" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Yj" k $end
$scope module SRAMcell_inst $end
$var wire 1 Zj" BL1in $end
$var wire 1 [j" BL2in $end
$var wire 1 /j" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \j" BL1out $end
$var reg 1 ]j" I_bar $end
$var reg 1 ^j" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 _j" k $end
$scope module SRAMcell_inst $end
$var wire 1 `j" BL1in $end
$var wire 1 aj" BL2in $end
$var wire 1 /j" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bj" BL1out $end
$var reg 1 cj" I_bar $end
$var reg 1 dj" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[70] $end
$var parameter 8 ej" i $end
$scope module SRAMaddress_inst $end
$var wire 1 fj" WL $end
$var wire 4 gj" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 hj" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 ij" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 jj" i $end
$scope module SRAMbyte_inst $end
$var wire 1 kj" WL $end
$var wire 1 & clk $end
$var wire 8 lj" datain [7:0] $end
$var wire 8 mj" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 nj" BL1out [7:0] $end
$var reg 8 oj" BL1in [7:0] $end
$var reg 8 pj" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 qj" k $end
$scope module SRAMcell_inst $end
$var wire 1 rj" BL1in $end
$var wire 1 sj" BL2in $end
$var wire 1 kj" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tj" BL1out $end
$var reg 1 uj" I_bar $end
$var reg 1 vj" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 wj" k $end
$scope module SRAMcell_inst $end
$var wire 1 xj" BL1in $end
$var wire 1 yj" BL2in $end
$var wire 1 kj" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zj" BL1out $end
$var reg 1 {j" I_bar $end
$var reg 1 |j" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 }j" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~j" BL1in $end
$var wire 1 !k" BL2in $end
$var wire 1 kj" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "k" BL1out $end
$var reg 1 #k" I_bar $end
$var reg 1 $k" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 %k" k $end
$scope module SRAMcell_inst $end
$var wire 1 &k" BL1in $end
$var wire 1 'k" BL2in $end
$var wire 1 kj" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (k" BL1out $end
$var reg 1 )k" I_bar $end
$var reg 1 *k" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 +k" k $end
$scope module SRAMcell_inst $end
$var wire 1 ,k" BL1in $end
$var wire 1 -k" BL2in $end
$var wire 1 kj" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .k" BL1out $end
$var reg 1 /k" I_bar $end
$var reg 1 0k" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 1k" k $end
$scope module SRAMcell_inst $end
$var wire 1 2k" BL1in $end
$var wire 1 3k" BL2in $end
$var wire 1 kj" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4k" BL1out $end
$var reg 1 5k" I_bar $end
$var reg 1 6k" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 7k" k $end
$scope module SRAMcell_inst $end
$var wire 1 8k" BL1in $end
$var wire 1 9k" BL2in $end
$var wire 1 kj" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :k" BL1out $end
$var reg 1 ;k" I_bar $end
$var reg 1 <k" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 =k" k $end
$scope module SRAMcell_inst $end
$var wire 1 >k" BL1in $end
$var wire 1 ?k" BL2in $end
$var wire 1 kj" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @k" BL1out $end
$var reg 1 Ak" I_bar $end
$var reg 1 Bk" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 Ck" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Dk" WL $end
$var wire 1 & clk $end
$var wire 8 Ek" datain [7:0] $end
$var wire 8 Fk" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Gk" BL1out [7:0] $end
$var reg 8 Hk" BL1in [7:0] $end
$var reg 8 Ik" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Jk" k $end
$scope module SRAMcell_inst $end
$var wire 1 Kk" BL1in $end
$var wire 1 Lk" BL2in $end
$var wire 1 Dk" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Mk" BL1out $end
$var reg 1 Nk" I_bar $end
$var reg 1 Ok" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Pk" k $end
$scope module SRAMcell_inst $end
$var wire 1 Qk" BL1in $end
$var wire 1 Rk" BL2in $end
$var wire 1 Dk" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Sk" BL1out $end
$var reg 1 Tk" I_bar $end
$var reg 1 Uk" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Vk" k $end
$scope module SRAMcell_inst $end
$var wire 1 Wk" BL1in $end
$var wire 1 Xk" BL2in $end
$var wire 1 Dk" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Yk" BL1out $end
$var reg 1 Zk" I_bar $end
$var reg 1 [k" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 \k" k $end
$scope module SRAMcell_inst $end
$var wire 1 ]k" BL1in $end
$var wire 1 ^k" BL2in $end
$var wire 1 Dk" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _k" BL1out $end
$var reg 1 `k" I_bar $end
$var reg 1 ak" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 bk" k $end
$scope module SRAMcell_inst $end
$var wire 1 ck" BL1in $end
$var wire 1 dk" BL2in $end
$var wire 1 Dk" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ek" BL1out $end
$var reg 1 fk" I_bar $end
$var reg 1 gk" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 hk" k $end
$scope module SRAMcell_inst $end
$var wire 1 ik" BL1in $end
$var wire 1 jk" BL2in $end
$var wire 1 Dk" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kk" BL1out $end
$var reg 1 lk" I_bar $end
$var reg 1 mk" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 nk" k $end
$scope module SRAMcell_inst $end
$var wire 1 ok" BL1in $end
$var wire 1 pk" BL2in $end
$var wire 1 Dk" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qk" BL1out $end
$var reg 1 rk" I_bar $end
$var reg 1 sk" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 tk" k $end
$scope module SRAMcell_inst $end
$var wire 1 uk" BL1in $end
$var wire 1 vk" BL2in $end
$var wire 1 Dk" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wk" BL1out $end
$var reg 1 xk" I_bar $end
$var reg 1 yk" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 zk" i $end
$scope module SRAMbyte_inst $end
$var wire 1 {k" WL $end
$var wire 1 & clk $end
$var wire 8 |k" datain [7:0] $end
$var wire 8 }k" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ~k" BL1out [7:0] $end
$var reg 8 !l" BL1in [7:0] $end
$var reg 8 "l" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 #l" k $end
$scope module SRAMcell_inst $end
$var wire 1 $l" BL1in $end
$var wire 1 %l" BL2in $end
$var wire 1 {k" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &l" BL1out $end
$var reg 1 'l" I_bar $end
$var reg 1 (l" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 )l" k $end
$scope module SRAMcell_inst $end
$var wire 1 *l" BL1in $end
$var wire 1 +l" BL2in $end
$var wire 1 {k" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,l" BL1out $end
$var reg 1 -l" I_bar $end
$var reg 1 .l" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 /l" k $end
$scope module SRAMcell_inst $end
$var wire 1 0l" BL1in $end
$var wire 1 1l" BL2in $end
$var wire 1 {k" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2l" BL1out $end
$var reg 1 3l" I_bar $end
$var reg 1 4l" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 5l" k $end
$scope module SRAMcell_inst $end
$var wire 1 6l" BL1in $end
$var wire 1 7l" BL2in $end
$var wire 1 {k" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8l" BL1out $end
$var reg 1 9l" I_bar $end
$var reg 1 :l" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ;l" k $end
$scope module SRAMcell_inst $end
$var wire 1 <l" BL1in $end
$var wire 1 =l" BL2in $end
$var wire 1 {k" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >l" BL1out $end
$var reg 1 ?l" I_bar $end
$var reg 1 @l" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Al" k $end
$scope module SRAMcell_inst $end
$var wire 1 Bl" BL1in $end
$var wire 1 Cl" BL2in $end
$var wire 1 {k" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Dl" BL1out $end
$var reg 1 El" I_bar $end
$var reg 1 Fl" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Gl" k $end
$scope module SRAMcell_inst $end
$var wire 1 Hl" BL1in $end
$var wire 1 Il" BL2in $end
$var wire 1 {k" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Jl" BL1out $end
$var reg 1 Kl" I_bar $end
$var reg 1 Ll" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Ml" k $end
$scope module SRAMcell_inst $end
$var wire 1 Nl" BL1in $end
$var wire 1 Ol" BL2in $end
$var wire 1 {k" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Pl" BL1out $end
$var reg 1 Ql" I_bar $end
$var reg 1 Rl" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 Sl" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Tl" WL $end
$var wire 1 & clk $end
$var wire 8 Ul" datain [7:0] $end
$var wire 8 Vl" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Wl" BL1out [7:0] $end
$var reg 8 Xl" BL1in [7:0] $end
$var reg 8 Yl" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Zl" k $end
$scope module SRAMcell_inst $end
$var wire 1 [l" BL1in $end
$var wire 1 \l" BL2in $end
$var wire 1 Tl" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]l" BL1out $end
$var reg 1 ^l" I_bar $end
$var reg 1 _l" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 `l" k $end
$scope module SRAMcell_inst $end
$var wire 1 al" BL1in $end
$var wire 1 bl" BL2in $end
$var wire 1 Tl" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cl" BL1out $end
$var reg 1 dl" I_bar $end
$var reg 1 el" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 fl" k $end
$scope module SRAMcell_inst $end
$var wire 1 gl" BL1in $end
$var wire 1 hl" BL2in $end
$var wire 1 Tl" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 il" BL1out $end
$var reg 1 jl" I_bar $end
$var reg 1 kl" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ll" k $end
$scope module SRAMcell_inst $end
$var wire 1 ml" BL1in $end
$var wire 1 nl" BL2in $end
$var wire 1 Tl" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ol" BL1out $end
$var reg 1 pl" I_bar $end
$var reg 1 ql" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 rl" k $end
$scope module SRAMcell_inst $end
$var wire 1 sl" BL1in $end
$var wire 1 tl" BL2in $end
$var wire 1 Tl" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ul" BL1out $end
$var reg 1 vl" I_bar $end
$var reg 1 wl" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 xl" k $end
$scope module SRAMcell_inst $end
$var wire 1 yl" BL1in $end
$var wire 1 zl" BL2in $end
$var wire 1 Tl" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {l" BL1out $end
$var reg 1 |l" I_bar $end
$var reg 1 }l" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ~l" k $end
$scope module SRAMcell_inst $end
$var wire 1 !m" BL1in $end
$var wire 1 "m" BL2in $end
$var wire 1 Tl" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #m" BL1out $end
$var reg 1 $m" I_bar $end
$var reg 1 %m" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 &m" k $end
$scope module SRAMcell_inst $end
$var wire 1 'm" BL1in $end
$var wire 1 (m" BL2in $end
$var wire 1 Tl" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )m" BL1out $end
$var reg 1 *m" I_bar $end
$var reg 1 +m" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[71] $end
$var parameter 8 ,m" i $end
$scope module SRAMaddress_inst $end
$var wire 1 -m" WL $end
$var wire 4 .m" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 /m" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 0m" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 1m" i $end
$scope module SRAMbyte_inst $end
$var wire 1 2m" WL $end
$var wire 1 & clk $end
$var wire 8 3m" datain [7:0] $end
$var wire 8 4m" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 5m" BL1out [7:0] $end
$var reg 8 6m" BL1in [7:0] $end
$var reg 8 7m" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 8m" k $end
$scope module SRAMcell_inst $end
$var wire 1 9m" BL1in $end
$var wire 1 :m" BL2in $end
$var wire 1 2m" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;m" BL1out $end
$var reg 1 <m" I_bar $end
$var reg 1 =m" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 >m" k $end
$scope module SRAMcell_inst $end
$var wire 1 ?m" BL1in $end
$var wire 1 @m" BL2in $end
$var wire 1 2m" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Am" BL1out $end
$var reg 1 Bm" I_bar $end
$var reg 1 Cm" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Dm" k $end
$scope module SRAMcell_inst $end
$var wire 1 Em" BL1in $end
$var wire 1 Fm" BL2in $end
$var wire 1 2m" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Gm" BL1out $end
$var reg 1 Hm" I_bar $end
$var reg 1 Im" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Jm" k $end
$scope module SRAMcell_inst $end
$var wire 1 Km" BL1in $end
$var wire 1 Lm" BL2in $end
$var wire 1 2m" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Mm" BL1out $end
$var reg 1 Nm" I_bar $end
$var reg 1 Om" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Pm" k $end
$scope module SRAMcell_inst $end
$var wire 1 Qm" BL1in $end
$var wire 1 Rm" BL2in $end
$var wire 1 2m" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Sm" BL1out $end
$var reg 1 Tm" I_bar $end
$var reg 1 Um" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Vm" k $end
$scope module SRAMcell_inst $end
$var wire 1 Wm" BL1in $end
$var wire 1 Xm" BL2in $end
$var wire 1 2m" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ym" BL1out $end
$var reg 1 Zm" I_bar $end
$var reg 1 [m" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 \m" k $end
$scope module SRAMcell_inst $end
$var wire 1 ]m" BL1in $end
$var wire 1 ^m" BL2in $end
$var wire 1 2m" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _m" BL1out $end
$var reg 1 `m" I_bar $end
$var reg 1 am" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 bm" k $end
$scope module SRAMcell_inst $end
$var wire 1 cm" BL1in $end
$var wire 1 dm" BL2in $end
$var wire 1 2m" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 em" BL1out $end
$var reg 1 fm" I_bar $end
$var reg 1 gm" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 hm" i $end
$scope module SRAMbyte_inst $end
$var wire 1 im" WL $end
$var wire 1 & clk $end
$var wire 8 jm" datain [7:0] $end
$var wire 8 km" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 lm" BL1out [7:0] $end
$var reg 8 mm" BL1in [7:0] $end
$var reg 8 nm" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 om" k $end
$scope module SRAMcell_inst $end
$var wire 1 pm" BL1in $end
$var wire 1 qm" BL2in $end
$var wire 1 im" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rm" BL1out $end
$var reg 1 sm" I_bar $end
$var reg 1 tm" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 um" k $end
$scope module SRAMcell_inst $end
$var wire 1 vm" BL1in $end
$var wire 1 wm" BL2in $end
$var wire 1 im" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xm" BL1out $end
$var reg 1 ym" I_bar $end
$var reg 1 zm" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 {m" k $end
$scope module SRAMcell_inst $end
$var wire 1 |m" BL1in $end
$var wire 1 }m" BL2in $end
$var wire 1 im" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~m" BL1out $end
$var reg 1 !n" I_bar $end
$var reg 1 "n" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 #n" k $end
$scope module SRAMcell_inst $end
$var wire 1 $n" BL1in $end
$var wire 1 %n" BL2in $end
$var wire 1 im" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &n" BL1out $end
$var reg 1 'n" I_bar $end
$var reg 1 (n" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 )n" k $end
$scope module SRAMcell_inst $end
$var wire 1 *n" BL1in $end
$var wire 1 +n" BL2in $end
$var wire 1 im" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,n" BL1out $end
$var reg 1 -n" I_bar $end
$var reg 1 .n" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 /n" k $end
$scope module SRAMcell_inst $end
$var wire 1 0n" BL1in $end
$var wire 1 1n" BL2in $end
$var wire 1 im" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2n" BL1out $end
$var reg 1 3n" I_bar $end
$var reg 1 4n" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 5n" k $end
$scope module SRAMcell_inst $end
$var wire 1 6n" BL1in $end
$var wire 1 7n" BL2in $end
$var wire 1 im" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8n" BL1out $end
$var reg 1 9n" I_bar $end
$var reg 1 :n" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ;n" k $end
$scope module SRAMcell_inst $end
$var wire 1 <n" BL1in $end
$var wire 1 =n" BL2in $end
$var wire 1 im" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >n" BL1out $end
$var reg 1 ?n" I_bar $end
$var reg 1 @n" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 An" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Bn" WL $end
$var wire 1 & clk $end
$var wire 8 Cn" datain [7:0] $end
$var wire 8 Dn" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 En" BL1out [7:0] $end
$var reg 8 Fn" BL1in [7:0] $end
$var reg 8 Gn" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Hn" k $end
$scope module SRAMcell_inst $end
$var wire 1 In" BL1in $end
$var wire 1 Jn" BL2in $end
$var wire 1 Bn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Kn" BL1out $end
$var reg 1 Ln" I_bar $end
$var reg 1 Mn" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Nn" k $end
$scope module SRAMcell_inst $end
$var wire 1 On" BL1in $end
$var wire 1 Pn" BL2in $end
$var wire 1 Bn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Qn" BL1out $end
$var reg 1 Rn" I_bar $end
$var reg 1 Sn" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Tn" k $end
$scope module SRAMcell_inst $end
$var wire 1 Un" BL1in $end
$var wire 1 Vn" BL2in $end
$var wire 1 Bn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Wn" BL1out $end
$var reg 1 Xn" I_bar $end
$var reg 1 Yn" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Zn" k $end
$scope module SRAMcell_inst $end
$var wire 1 [n" BL1in $end
$var wire 1 \n" BL2in $end
$var wire 1 Bn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]n" BL1out $end
$var reg 1 ^n" I_bar $end
$var reg 1 _n" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 `n" k $end
$scope module SRAMcell_inst $end
$var wire 1 an" BL1in $end
$var wire 1 bn" BL2in $end
$var wire 1 Bn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cn" BL1out $end
$var reg 1 dn" I_bar $end
$var reg 1 en" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 fn" k $end
$scope module SRAMcell_inst $end
$var wire 1 gn" BL1in $end
$var wire 1 hn" BL2in $end
$var wire 1 Bn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 in" BL1out $end
$var reg 1 jn" I_bar $end
$var reg 1 kn" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ln" k $end
$scope module SRAMcell_inst $end
$var wire 1 mn" BL1in $end
$var wire 1 nn" BL2in $end
$var wire 1 Bn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 on" BL1out $end
$var reg 1 pn" I_bar $end
$var reg 1 qn" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 rn" k $end
$scope module SRAMcell_inst $end
$var wire 1 sn" BL1in $end
$var wire 1 tn" BL2in $end
$var wire 1 Bn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 un" BL1out $end
$var reg 1 vn" I_bar $end
$var reg 1 wn" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 xn" i $end
$scope module SRAMbyte_inst $end
$var wire 1 yn" WL $end
$var wire 1 & clk $end
$var wire 8 zn" datain [7:0] $end
$var wire 8 {n" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 |n" BL1out [7:0] $end
$var reg 8 }n" BL1in [7:0] $end
$var reg 8 ~n" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 !o" k $end
$scope module SRAMcell_inst $end
$var wire 1 "o" BL1in $end
$var wire 1 #o" BL2in $end
$var wire 1 yn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $o" BL1out $end
$var reg 1 %o" I_bar $end
$var reg 1 &o" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 'o" k $end
$scope module SRAMcell_inst $end
$var wire 1 (o" BL1in $end
$var wire 1 )o" BL2in $end
$var wire 1 yn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *o" BL1out $end
$var reg 1 +o" I_bar $end
$var reg 1 ,o" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 -o" k $end
$scope module SRAMcell_inst $end
$var wire 1 .o" BL1in $end
$var wire 1 /o" BL2in $end
$var wire 1 yn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0o" BL1out $end
$var reg 1 1o" I_bar $end
$var reg 1 2o" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 3o" k $end
$scope module SRAMcell_inst $end
$var wire 1 4o" BL1in $end
$var wire 1 5o" BL2in $end
$var wire 1 yn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6o" BL1out $end
$var reg 1 7o" I_bar $end
$var reg 1 8o" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 9o" k $end
$scope module SRAMcell_inst $end
$var wire 1 :o" BL1in $end
$var wire 1 ;o" BL2in $end
$var wire 1 yn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <o" BL1out $end
$var reg 1 =o" I_bar $end
$var reg 1 >o" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ?o" k $end
$scope module SRAMcell_inst $end
$var wire 1 @o" BL1in $end
$var wire 1 Ao" BL2in $end
$var wire 1 yn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Bo" BL1out $end
$var reg 1 Co" I_bar $end
$var reg 1 Do" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Eo" k $end
$scope module SRAMcell_inst $end
$var wire 1 Fo" BL1in $end
$var wire 1 Go" BL2in $end
$var wire 1 yn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ho" BL1out $end
$var reg 1 Io" I_bar $end
$var reg 1 Jo" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Ko" k $end
$scope module SRAMcell_inst $end
$var wire 1 Lo" BL1in $end
$var wire 1 Mo" BL2in $end
$var wire 1 yn" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 No" BL1out $end
$var reg 1 Oo" I_bar $end
$var reg 1 Po" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[72] $end
$var parameter 8 Qo" i $end
$scope module SRAMaddress_inst $end
$var wire 1 Ro" WL $end
$var wire 4 So" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 To" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 Uo" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 Vo" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Wo" WL $end
$var wire 1 & clk $end
$var wire 8 Xo" datain [7:0] $end
$var wire 8 Yo" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Zo" BL1out [7:0] $end
$var reg 8 [o" BL1in [7:0] $end
$var reg 8 \o" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ]o" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^o" BL1in $end
$var wire 1 _o" BL2in $end
$var wire 1 Wo" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `o" BL1out $end
$var reg 1 ao" I_bar $end
$var reg 1 bo" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 co" k $end
$scope module SRAMcell_inst $end
$var wire 1 do" BL1in $end
$var wire 1 eo" BL2in $end
$var wire 1 Wo" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fo" BL1out $end
$var reg 1 go" I_bar $end
$var reg 1 ho" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 io" k $end
$scope module SRAMcell_inst $end
$var wire 1 jo" BL1in $end
$var wire 1 ko" BL2in $end
$var wire 1 Wo" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lo" BL1out $end
$var reg 1 mo" I_bar $end
$var reg 1 no" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 oo" k $end
$scope module SRAMcell_inst $end
$var wire 1 po" BL1in $end
$var wire 1 qo" BL2in $end
$var wire 1 Wo" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ro" BL1out $end
$var reg 1 so" I_bar $end
$var reg 1 to" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 uo" k $end
$scope module SRAMcell_inst $end
$var wire 1 vo" BL1in $end
$var wire 1 wo" BL2in $end
$var wire 1 Wo" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xo" BL1out $end
$var reg 1 yo" I_bar $end
$var reg 1 zo" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 {o" k $end
$scope module SRAMcell_inst $end
$var wire 1 |o" BL1in $end
$var wire 1 }o" BL2in $end
$var wire 1 Wo" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~o" BL1out $end
$var reg 1 !p" I_bar $end
$var reg 1 "p" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 #p" k $end
$scope module SRAMcell_inst $end
$var wire 1 $p" BL1in $end
$var wire 1 %p" BL2in $end
$var wire 1 Wo" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &p" BL1out $end
$var reg 1 'p" I_bar $end
$var reg 1 (p" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 )p" k $end
$scope module SRAMcell_inst $end
$var wire 1 *p" BL1in $end
$var wire 1 +p" BL2in $end
$var wire 1 Wo" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,p" BL1out $end
$var reg 1 -p" I_bar $end
$var reg 1 .p" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 /p" i $end
$scope module SRAMbyte_inst $end
$var wire 1 0p" WL $end
$var wire 1 & clk $end
$var wire 8 1p" datain [7:0] $end
$var wire 8 2p" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 3p" BL1out [7:0] $end
$var reg 8 4p" BL1in [7:0] $end
$var reg 8 5p" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 6p" k $end
$scope module SRAMcell_inst $end
$var wire 1 7p" BL1in $end
$var wire 1 8p" BL2in $end
$var wire 1 0p" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9p" BL1out $end
$var reg 1 :p" I_bar $end
$var reg 1 ;p" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 <p" k $end
$scope module SRAMcell_inst $end
$var wire 1 =p" BL1in $end
$var wire 1 >p" BL2in $end
$var wire 1 0p" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?p" BL1out $end
$var reg 1 @p" I_bar $end
$var reg 1 Ap" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Bp" k $end
$scope module SRAMcell_inst $end
$var wire 1 Cp" BL1in $end
$var wire 1 Dp" BL2in $end
$var wire 1 0p" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ep" BL1out $end
$var reg 1 Fp" I_bar $end
$var reg 1 Gp" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Hp" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ip" BL1in $end
$var wire 1 Jp" BL2in $end
$var wire 1 0p" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Kp" BL1out $end
$var reg 1 Lp" I_bar $end
$var reg 1 Mp" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Np" k $end
$scope module SRAMcell_inst $end
$var wire 1 Op" BL1in $end
$var wire 1 Pp" BL2in $end
$var wire 1 0p" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Qp" BL1out $end
$var reg 1 Rp" I_bar $end
$var reg 1 Sp" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Tp" k $end
$scope module SRAMcell_inst $end
$var wire 1 Up" BL1in $end
$var wire 1 Vp" BL2in $end
$var wire 1 0p" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Wp" BL1out $end
$var reg 1 Xp" I_bar $end
$var reg 1 Yp" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Zp" k $end
$scope module SRAMcell_inst $end
$var wire 1 [p" BL1in $end
$var wire 1 \p" BL2in $end
$var wire 1 0p" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]p" BL1out $end
$var reg 1 ^p" I_bar $end
$var reg 1 _p" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 `p" k $end
$scope module SRAMcell_inst $end
$var wire 1 ap" BL1in $end
$var wire 1 bp" BL2in $end
$var wire 1 0p" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cp" BL1out $end
$var reg 1 dp" I_bar $end
$var reg 1 ep" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 fp" i $end
$scope module SRAMbyte_inst $end
$var wire 1 gp" WL $end
$var wire 1 & clk $end
$var wire 8 hp" datain [7:0] $end
$var wire 8 ip" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 jp" BL1out [7:0] $end
$var reg 8 kp" BL1in [7:0] $end
$var reg 8 lp" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 mp" k $end
$scope module SRAMcell_inst $end
$var wire 1 np" BL1in $end
$var wire 1 op" BL2in $end
$var wire 1 gp" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pp" BL1out $end
$var reg 1 qp" I_bar $end
$var reg 1 rp" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 sp" k $end
$scope module SRAMcell_inst $end
$var wire 1 tp" BL1in $end
$var wire 1 up" BL2in $end
$var wire 1 gp" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vp" BL1out $end
$var reg 1 wp" I_bar $end
$var reg 1 xp" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 yp" k $end
$scope module SRAMcell_inst $end
$var wire 1 zp" BL1in $end
$var wire 1 {p" BL2in $end
$var wire 1 gp" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |p" BL1out $end
$var reg 1 }p" I_bar $end
$var reg 1 ~p" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 !q" k $end
$scope module SRAMcell_inst $end
$var wire 1 "q" BL1in $end
$var wire 1 #q" BL2in $end
$var wire 1 gp" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $q" BL1out $end
$var reg 1 %q" I_bar $end
$var reg 1 &q" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 'q" k $end
$scope module SRAMcell_inst $end
$var wire 1 (q" BL1in $end
$var wire 1 )q" BL2in $end
$var wire 1 gp" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *q" BL1out $end
$var reg 1 +q" I_bar $end
$var reg 1 ,q" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 -q" k $end
$scope module SRAMcell_inst $end
$var wire 1 .q" BL1in $end
$var wire 1 /q" BL2in $end
$var wire 1 gp" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0q" BL1out $end
$var reg 1 1q" I_bar $end
$var reg 1 2q" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 3q" k $end
$scope module SRAMcell_inst $end
$var wire 1 4q" BL1in $end
$var wire 1 5q" BL2in $end
$var wire 1 gp" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6q" BL1out $end
$var reg 1 7q" I_bar $end
$var reg 1 8q" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 9q" k $end
$scope module SRAMcell_inst $end
$var wire 1 :q" BL1in $end
$var wire 1 ;q" BL2in $end
$var wire 1 gp" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <q" BL1out $end
$var reg 1 =q" I_bar $end
$var reg 1 >q" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 ?q" i $end
$scope module SRAMbyte_inst $end
$var wire 1 @q" WL $end
$var wire 1 & clk $end
$var wire 8 Aq" datain [7:0] $end
$var wire 8 Bq" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Cq" BL1out [7:0] $end
$var reg 8 Dq" BL1in [7:0] $end
$var reg 8 Eq" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Fq" k $end
$scope module SRAMcell_inst $end
$var wire 1 Gq" BL1in $end
$var wire 1 Hq" BL2in $end
$var wire 1 @q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Iq" BL1out $end
$var reg 1 Jq" I_bar $end
$var reg 1 Kq" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Lq" k $end
$scope module SRAMcell_inst $end
$var wire 1 Mq" BL1in $end
$var wire 1 Nq" BL2in $end
$var wire 1 @q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Oq" BL1out $end
$var reg 1 Pq" I_bar $end
$var reg 1 Qq" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Rq" k $end
$scope module SRAMcell_inst $end
$var wire 1 Sq" BL1in $end
$var wire 1 Tq" BL2in $end
$var wire 1 @q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Uq" BL1out $end
$var reg 1 Vq" I_bar $end
$var reg 1 Wq" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Xq" k $end
$scope module SRAMcell_inst $end
$var wire 1 Yq" BL1in $end
$var wire 1 Zq" BL2in $end
$var wire 1 @q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [q" BL1out $end
$var reg 1 \q" I_bar $end
$var reg 1 ]q" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ^q" k $end
$scope module SRAMcell_inst $end
$var wire 1 _q" BL1in $end
$var wire 1 `q" BL2in $end
$var wire 1 @q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aq" BL1out $end
$var reg 1 bq" I_bar $end
$var reg 1 cq" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 dq" k $end
$scope module SRAMcell_inst $end
$var wire 1 eq" BL1in $end
$var wire 1 fq" BL2in $end
$var wire 1 @q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gq" BL1out $end
$var reg 1 hq" I_bar $end
$var reg 1 iq" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 jq" k $end
$scope module SRAMcell_inst $end
$var wire 1 kq" BL1in $end
$var wire 1 lq" BL2in $end
$var wire 1 @q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mq" BL1out $end
$var reg 1 nq" I_bar $end
$var reg 1 oq" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 pq" k $end
$scope module SRAMcell_inst $end
$var wire 1 qq" BL1in $end
$var wire 1 rq" BL2in $end
$var wire 1 @q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sq" BL1out $end
$var reg 1 tq" I_bar $end
$var reg 1 uq" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[73] $end
$var parameter 8 vq" i $end
$scope module SRAMaddress_inst $end
$var wire 1 wq" WL $end
$var wire 4 xq" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 yq" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 zq" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 {q" i $end
$scope module SRAMbyte_inst $end
$var wire 1 |q" WL $end
$var wire 1 & clk $end
$var wire 8 }q" datain [7:0] $end
$var wire 8 ~q" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 !r" BL1out [7:0] $end
$var reg 8 "r" BL1in [7:0] $end
$var reg 8 #r" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 $r" k $end
$scope module SRAMcell_inst $end
$var wire 1 %r" BL1in $end
$var wire 1 &r" BL2in $end
$var wire 1 |q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'r" BL1out $end
$var reg 1 (r" I_bar $end
$var reg 1 )r" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 *r" k $end
$scope module SRAMcell_inst $end
$var wire 1 +r" BL1in $end
$var wire 1 ,r" BL2in $end
$var wire 1 |q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -r" BL1out $end
$var reg 1 .r" I_bar $end
$var reg 1 /r" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 0r" k $end
$scope module SRAMcell_inst $end
$var wire 1 1r" BL1in $end
$var wire 1 2r" BL2in $end
$var wire 1 |q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3r" BL1out $end
$var reg 1 4r" I_bar $end
$var reg 1 5r" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 6r" k $end
$scope module SRAMcell_inst $end
$var wire 1 7r" BL1in $end
$var wire 1 8r" BL2in $end
$var wire 1 |q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9r" BL1out $end
$var reg 1 :r" I_bar $end
$var reg 1 ;r" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 <r" k $end
$scope module SRAMcell_inst $end
$var wire 1 =r" BL1in $end
$var wire 1 >r" BL2in $end
$var wire 1 |q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?r" BL1out $end
$var reg 1 @r" I_bar $end
$var reg 1 Ar" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Br" k $end
$scope module SRAMcell_inst $end
$var wire 1 Cr" BL1in $end
$var wire 1 Dr" BL2in $end
$var wire 1 |q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Er" BL1out $end
$var reg 1 Fr" I_bar $end
$var reg 1 Gr" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Hr" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ir" BL1in $end
$var wire 1 Jr" BL2in $end
$var wire 1 |q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Kr" BL1out $end
$var reg 1 Lr" I_bar $end
$var reg 1 Mr" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Nr" k $end
$scope module SRAMcell_inst $end
$var wire 1 Or" BL1in $end
$var wire 1 Pr" BL2in $end
$var wire 1 |q" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Qr" BL1out $end
$var reg 1 Rr" I_bar $end
$var reg 1 Sr" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 Tr" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Ur" WL $end
$var wire 1 & clk $end
$var wire 8 Vr" datain [7:0] $end
$var wire 8 Wr" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Xr" BL1out [7:0] $end
$var reg 8 Yr" BL1in [7:0] $end
$var reg 8 Zr" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 [r" k $end
$scope module SRAMcell_inst $end
$var wire 1 \r" BL1in $end
$var wire 1 ]r" BL2in $end
$var wire 1 Ur" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^r" BL1out $end
$var reg 1 _r" I_bar $end
$var reg 1 `r" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ar" k $end
$scope module SRAMcell_inst $end
$var wire 1 br" BL1in $end
$var wire 1 cr" BL2in $end
$var wire 1 Ur" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dr" BL1out $end
$var reg 1 er" I_bar $end
$var reg 1 fr" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 gr" k $end
$scope module SRAMcell_inst $end
$var wire 1 hr" BL1in $end
$var wire 1 ir" BL2in $end
$var wire 1 Ur" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jr" BL1out $end
$var reg 1 kr" I_bar $end
$var reg 1 lr" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 mr" k $end
$scope module SRAMcell_inst $end
$var wire 1 nr" BL1in $end
$var wire 1 or" BL2in $end
$var wire 1 Ur" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pr" BL1out $end
$var reg 1 qr" I_bar $end
$var reg 1 rr" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 sr" k $end
$scope module SRAMcell_inst $end
$var wire 1 tr" BL1in $end
$var wire 1 ur" BL2in $end
$var wire 1 Ur" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vr" BL1out $end
$var reg 1 wr" I_bar $end
$var reg 1 xr" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 yr" k $end
$scope module SRAMcell_inst $end
$var wire 1 zr" BL1in $end
$var wire 1 {r" BL2in $end
$var wire 1 Ur" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |r" BL1out $end
$var reg 1 }r" I_bar $end
$var reg 1 ~r" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 !s" k $end
$scope module SRAMcell_inst $end
$var wire 1 "s" BL1in $end
$var wire 1 #s" BL2in $end
$var wire 1 Ur" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $s" BL1out $end
$var reg 1 %s" I_bar $end
$var reg 1 &s" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 's" k $end
$scope module SRAMcell_inst $end
$var wire 1 (s" BL1in $end
$var wire 1 )s" BL2in $end
$var wire 1 Ur" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *s" BL1out $end
$var reg 1 +s" I_bar $end
$var reg 1 ,s" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 -s" i $end
$scope module SRAMbyte_inst $end
$var wire 1 .s" WL $end
$var wire 1 & clk $end
$var wire 8 /s" datain [7:0] $end
$var wire 8 0s" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 1s" BL1out [7:0] $end
$var reg 8 2s" BL1in [7:0] $end
$var reg 8 3s" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 4s" k $end
$scope module SRAMcell_inst $end
$var wire 1 5s" BL1in $end
$var wire 1 6s" BL2in $end
$var wire 1 .s" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7s" BL1out $end
$var reg 1 8s" I_bar $end
$var reg 1 9s" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 :s" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;s" BL1in $end
$var wire 1 <s" BL2in $end
$var wire 1 .s" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =s" BL1out $end
$var reg 1 >s" I_bar $end
$var reg 1 ?s" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 @s" k $end
$scope module SRAMcell_inst $end
$var wire 1 As" BL1in $end
$var wire 1 Bs" BL2in $end
$var wire 1 .s" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Cs" BL1out $end
$var reg 1 Ds" I_bar $end
$var reg 1 Es" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Fs" k $end
$scope module SRAMcell_inst $end
$var wire 1 Gs" BL1in $end
$var wire 1 Hs" BL2in $end
$var wire 1 .s" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Is" BL1out $end
$var reg 1 Js" I_bar $end
$var reg 1 Ks" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Ls" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ms" BL1in $end
$var wire 1 Ns" BL2in $end
$var wire 1 .s" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Os" BL1out $end
$var reg 1 Ps" I_bar $end
$var reg 1 Qs" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Rs" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ss" BL1in $end
$var wire 1 Ts" BL2in $end
$var wire 1 .s" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Us" BL1out $end
$var reg 1 Vs" I_bar $end
$var reg 1 Ws" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Xs" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ys" BL1in $end
$var wire 1 Zs" BL2in $end
$var wire 1 .s" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [s" BL1out $end
$var reg 1 \s" I_bar $end
$var reg 1 ]s" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ^s" k $end
$scope module SRAMcell_inst $end
$var wire 1 _s" BL1in $end
$var wire 1 `s" BL2in $end
$var wire 1 .s" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 as" BL1out $end
$var reg 1 bs" I_bar $end
$var reg 1 cs" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 ds" i $end
$scope module SRAMbyte_inst $end
$var wire 1 es" WL $end
$var wire 1 & clk $end
$var wire 8 fs" datain [7:0] $end
$var wire 8 gs" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 hs" BL1out [7:0] $end
$var reg 8 is" BL1in [7:0] $end
$var reg 8 js" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ks" k $end
$scope module SRAMcell_inst $end
$var wire 1 ls" BL1in $end
$var wire 1 ms" BL2in $end
$var wire 1 es" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ns" BL1out $end
$var reg 1 os" I_bar $end
$var reg 1 ps" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 qs" k $end
$scope module SRAMcell_inst $end
$var wire 1 rs" BL1in $end
$var wire 1 ss" BL2in $end
$var wire 1 es" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ts" BL1out $end
$var reg 1 us" I_bar $end
$var reg 1 vs" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ws" k $end
$scope module SRAMcell_inst $end
$var wire 1 xs" BL1in $end
$var wire 1 ys" BL2in $end
$var wire 1 es" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zs" BL1out $end
$var reg 1 {s" I_bar $end
$var reg 1 |s" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 }s" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~s" BL1in $end
$var wire 1 !t" BL2in $end
$var wire 1 es" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "t" BL1out $end
$var reg 1 #t" I_bar $end
$var reg 1 $t" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 %t" k $end
$scope module SRAMcell_inst $end
$var wire 1 &t" BL1in $end
$var wire 1 't" BL2in $end
$var wire 1 es" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (t" BL1out $end
$var reg 1 )t" I_bar $end
$var reg 1 *t" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 +t" k $end
$scope module SRAMcell_inst $end
$var wire 1 ,t" BL1in $end
$var wire 1 -t" BL2in $end
$var wire 1 es" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .t" BL1out $end
$var reg 1 /t" I_bar $end
$var reg 1 0t" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 1t" k $end
$scope module SRAMcell_inst $end
$var wire 1 2t" BL1in $end
$var wire 1 3t" BL2in $end
$var wire 1 es" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4t" BL1out $end
$var reg 1 5t" I_bar $end
$var reg 1 6t" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 7t" k $end
$scope module SRAMcell_inst $end
$var wire 1 8t" BL1in $end
$var wire 1 9t" BL2in $end
$var wire 1 es" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :t" BL1out $end
$var reg 1 ;t" I_bar $end
$var reg 1 <t" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[74] $end
$var parameter 8 =t" i $end
$scope module SRAMaddress_inst $end
$var wire 1 >t" WL $end
$var wire 4 ?t" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 @t" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 At" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 Bt" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Ct" WL $end
$var wire 1 & clk $end
$var wire 8 Dt" datain [7:0] $end
$var wire 8 Et" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Ft" BL1out [7:0] $end
$var reg 8 Gt" BL1in [7:0] $end
$var reg 8 Ht" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 It" k $end
$scope module SRAMcell_inst $end
$var wire 1 Jt" BL1in $end
$var wire 1 Kt" BL2in $end
$var wire 1 Ct" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Lt" BL1out $end
$var reg 1 Mt" I_bar $end
$var reg 1 Nt" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Ot" k $end
$scope module SRAMcell_inst $end
$var wire 1 Pt" BL1in $end
$var wire 1 Qt" BL2in $end
$var wire 1 Ct" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Rt" BL1out $end
$var reg 1 St" I_bar $end
$var reg 1 Tt" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Ut" k $end
$scope module SRAMcell_inst $end
$var wire 1 Vt" BL1in $end
$var wire 1 Wt" BL2in $end
$var wire 1 Ct" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Xt" BL1out $end
$var reg 1 Yt" I_bar $end
$var reg 1 Zt" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 [t" k $end
$scope module SRAMcell_inst $end
$var wire 1 \t" BL1in $end
$var wire 1 ]t" BL2in $end
$var wire 1 Ct" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^t" BL1out $end
$var reg 1 _t" I_bar $end
$var reg 1 `t" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 at" k $end
$scope module SRAMcell_inst $end
$var wire 1 bt" BL1in $end
$var wire 1 ct" BL2in $end
$var wire 1 Ct" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dt" BL1out $end
$var reg 1 et" I_bar $end
$var reg 1 ft" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 gt" k $end
$scope module SRAMcell_inst $end
$var wire 1 ht" BL1in $end
$var wire 1 it" BL2in $end
$var wire 1 Ct" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jt" BL1out $end
$var reg 1 kt" I_bar $end
$var reg 1 lt" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 mt" k $end
$scope module SRAMcell_inst $end
$var wire 1 nt" BL1in $end
$var wire 1 ot" BL2in $end
$var wire 1 Ct" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pt" BL1out $end
$var reg 1 qt" I_bar $end
$var reg 1 rt" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 st" k $end
$scope module SRAMcell_inst $end
$var wire 1 tt" BL1in $end
$var wire 1 ut" BL2in $end
$var wire 1 Ct" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vt" BL1out $end
$var reg 1 wt" I_bar $end
$var reg 1 xt" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 yt" i $end
$scope module SRAMbyte_inst $end
$var wire 1 zt" WL $end
$var wire 1 & clk $end
$var wire 8 {t" datain [7:0] $end
$var wire 8 |t" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 }t" BL1out [7:0] $end
$var reg 8 ~t" BL1in [7:0] $end
$var reg 8 !u" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 "u" k $end
$scope module SRAMcell_inst $end
$var wire 1 #u" BL1in $end
$var wire 1 $u" BL2in $end
$var wire 1 zt" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %u" BL1out $end
$var reg 1 &u" I_bar $end
$var reg 1 'u" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 (u" k $end
$scope module SRAMcell_inst $end
$var wire 1 )u" BL1in $end
$var wire 1 *u" BL2in $end
$var wire 1 zt" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +u" BL1out $end
$var reg 1 ,u" I_bar $end
$var reg 1 -u" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 .u" k $end
$scope module SRAMcell_inst $end
$var wire 1 /u" BL1in $end
$var wire 1 0u" BL2in $end
$var wire 1 zt" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1u" BL1out $end
$var reg 1 2u" I_bar $end
$var reg 1 3u" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 4u" k $end
$scope module SRAMcell_inst $end
$var wire 1 5u" BL1in $end
$var wire 1 6u" BL2in $end
$var wire 1 zt" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7u" BL1out $end
$var reg 1 8u" I_bar $end
$var reg 1 9u" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 :u" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;u" BL1in $end
$var wire 1 <u" BL2in $end
$var wire 1 zt" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =u" BL1out $end
$var reg 1 >u" I_bar $end
$var reg 1 ?u" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 @u" k $end
$scope module SRAMcell_inst $end
$var wire 1 Au" BL1in $end
$var wire 1 Bu" BL2in $end
$var wire 1 zt" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Cu" BL1out $end
$var reg 1 Du" I_bar $end
$var reg 1 Eu" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Fu" k $end
$scope module SRAMcell_inst $end
$var wire 1 Gu" BL1in $end
$var wire 1 Hu" BL2in $end
$var wire 1 zt" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Iu" BL1out $end
$var reg 1 Ju" I_bar $end
$var reg 1 Ku" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Lu" k $end
$scope module SRAMcell_inst $end
$var wire 1 Mu" BL1in $end
$var wire 1 Nu" BL2in $end
$var wire 1 zt" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ou" BL1out $end
$var reg 1 Pu" I_bar $end
$var reg 1 Qu" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 Ru" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Su" WL $end
$var wire 1 & clk $end
$var wire 8 Tu" datain [7:0] $end
$var wire 8 Uu" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Vu" BL1out [7:0] $end
$var reg 8 Wu" BL1in [7:0] $end
$var reg 8 Xu" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Yu" k $end
$scope module SRAMcell_inst $end
$var wire 1 Zu" BL1in $end
$var wire 1 [u" BL2in $end
$var wire 1 Su" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \u" BL1out $end
$var reg 1 ]u" I_bar $end
$var reg 1 ^u" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 _u" k $end
$scope module SRAMcell_inst $end
$var wire 1 `u" BL1in $end
$var wire 1 au" BL2in $end
$var wire 1 Su" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bu" BL1out $end
$var reg 1 cu" I_bar $end
$var reg 1 du" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 eu" k $end
$scope module SRAMcell_inst $end
$var wire 1 fu" BL1in $end
$var wire 1 gu" BL2in $end
$var wire 1 Su" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hu" BL1out $end
$var reg 1 iu" I_bar $end
$var reg 1 ju" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ku" k $end
$scope module SRAMcell_inst $end
$var wire 1 lu" BL1in $end
$var wire 1 mu" BL2in $end
$var wire 1 Su" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nu" BL1out $end
$var reg 1 ou" I_bar $end
$var reg 1 pu" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 qu" k $end
$scope module SRAMcell_inst $end
$var wire 1 ru" BL1in $end
$var wire 1 su" BL2in $end
$var wire 1 Su" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tu" BL1out $end
$var reg 1 uu" I_bar $end
$var reg 1 vu" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 wu" k $end
$scope module SRAMcell_inst $end
$var wire 1 xu" BL1in $end
$var wire 1 yu" BL2in $end
$var wire 1 Su" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zu" BL1out $end
$var reg 1 {u" I_bar $end
$var reg 1 |u" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 }u" k $end
$scope module SRAMcell_inst $end
$var wire 1 ~u" BL1in $end
$var wire 1 !v" BL2in $end
$var wire 1 Su" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "v" BL1out $end
$var reg 1 #v" I_bar $end
$var reg 1 $v" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 %v" k $end
$scope module SRAMcell_inst $end
$var wire 1 &v" BL1in $end
$var wire 1 'v" BL2in $end
$var wire 1 Su" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (v" BL1out $end
$var reg 1 )v" I_bar $end
$var reg 1 *v" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 +v" i $end
$scope module SRAMbyte_inst $end
$var wire 1 ,v" WL $end
$var wire 1 & clk $end
$var wire 8 -v" datain [7:0] $end
$var wire 8 .v" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 /v" BL1out [7:0] $end
$var reg 8 0v" BL1in [7:0] $end
$var reg 8 1v" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 2v" k $end
$scope module SRAMcell_inst $end
$var wire 1 3v" BL1in $end
$var wire 1 4v" BL2in $end
$var wire 1 ,v" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5v" BL1out $end
$var reg 1 6v" I_bar $end
$var reg 1 7v" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 8v" k $end
$scope module SRAMcell_inst $end
$var wire 1 9v" BL1in $end
$var wire 1 :v" BL2in $end
$var wire 1 ,v" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;v" BL1out $end
$var reg 1 <v" I_bar $end
$var reg 1 =v" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 >v" k $end
$scope module SRAMcell_inst $end
$var wire 1 ?v" BL1in $end
$var wire 1 @v" BL2in $end
$var wire 1 ,v" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Av" BL1out $end
$var reg 1 Bv" I_bar $end
$var reg 1 Cv" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Dv" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ev" BL1in $end
$var wire 1 Fv" BL2in $end
$var wire 1 ,v" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Gv" BL1out $end
$var reg 1 Hv" I_bar $end
$var reg 1 Iv" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Jv" k $end
$scope module SRAMcell_inst $end
$var wire 1 Kv" BL1in $end
$var wire 1 Lv" BL2in $end
$var wire 1 ,v" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Mv" BL1out $end
$var reg 1 Nv" I_bar $end
$var reg 1 Ov" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Pv" k $end
$scope module SRAMcell_inst $end
$var wire 1 Qv" BL1in $end
$var wire 1 Rv" BL2in $end
$var wire 1 ,v" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Sv" BL1out $end
$var reg 1 Tv" I_bar $end
$var reg 1 Uv" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Vv" k $end
$scope module SRAMcell_inst $end
$var wire 1 Wv" BL1in $end
$var wire 1 Xv" BL2in $end
$var wire 1 ,v" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Yv" BL1out $end
$var reg 1 Zv" I_bar $end
$var reg 1 [v" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 \v" k $end
$scope module SRAMcell_inst $end
$var wire 1 ]v" BL1in $end
$var wire 1 ^v" BL2in $end
$var wire 1 ,v" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _v" BL1out $end
$var reg 1 `v" I_bar $end
$var reg 1 av" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[75] $end
$var parameter 8 bv" i $end
$scope module SRAMaddress_inst $end
$var wire 1 cv" WL $end
$var wire 4 dv" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 ev" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 fv" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 gv" i $end
$scope module SRAMbyte_inst $end
$var wire 1 hv" WL $end
$var wire 1 & clk $end
$var wire 8 iv" datain [7:0] $end
$var wire 8 jv" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 kv" BL1out [7:0] $end
$var reg 8 lv" BL1in [7:0] $end
$var reg 8 mv" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 nv" k $end
$scope module SRAMcell_inst $end
$var wire 1 ov" BL1in $end
$var wire 1 pv" BL2in $end
$var wire 1 hv" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qv" BL1out $end
$var reg 1 rv" I_bar $end
$var reg 1 sv" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 tv" k $end
$scope module SRAMcell_inst $end
$var wire 1 uv" BL1in $end
$var wire 1 vv" BL2in $end
$var wire 1 hv" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wv" BL1out $end
$var reg 1 xv" I_bar $end
$var reg 1 yv" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 zv" k $end
$scope module SRAMcell_inst $end
$var wire 1 {v" BL1in $end
$var wire 1 |v" BL2in $end
$var wire 1 hv" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }v" BL1out $end
$var reg 1 ~v" I_bar $end
$var reg 1 !w" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 "w" k $end
$scope module SRAMcell_inst $end
$var wire 1 #w" BL1in $end
$var wire 1 $w" BL2in $end
$var wire 1 hv" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %w" BL1out $end
$var reg 1 &w" I_bar $end
$var reg 1 'w" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 (w" k $end
$scope module SRAMcell_inst $end
$var wire 1 )w" BL1in $end
$var wire 1 *w" BL2in $end
$var wire 1 hv" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +w" BL1out $end
$var reg 1 ,w" I_bar $end
$var reg 1 -w" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 .w" k $end
$scope module SRAMcell_inst $end
$var wire 1 /w" BL1in $end
$var wire 1 0w" BL2in $end
$var wire 1 hv" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1w" BL1out $end
$var reg 1 2w" I_bar $end
$var reg 1 3w" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 4w" k $end
$scope module SRAMcell_inst $end
$var wire 1 5w" BL1in $end
$var wire 1 6w" BL2in $end
$var wire 1 hv" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7w" BL1out $end
$var reg 1 8w" I_bar $end
$var reg 1 9w" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 :w" k $end
$scope module SRAMcell_inst $end
$var wire 1 ;w" BL1in $end
$var wire 1 <w" BL2in $end
$var wire 1 hv" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =w" BL1out $end
$var reg 1 >w" I_bar $end
$var reg 1 ?w" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 @w" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Aw" WL $end
$var wire 1 & clk $end
$var wire 8 Bw" datain [7:0] $end
$var wire 8 Cw" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Dw" BL1out [7:0] $end
$var reg 8 Ew" BL1in [7:0] $end
$var reg 8 Fw" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Gw" k $end
$scope module SRAMcell_inst $end
$var wire 1 Hw" BL1in $end
$var wire 1 Iw" BL2in $end
$var wire 1 Aw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Jw" BL1out $end
$var reg 1 Kw" I_bar $end
$var reg 1 Lw" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Mw" k $end
$scope module SRAMcell_inst $end
$var wire 1 Nw" BL1in $end
$var wire 1 Ow" BL2in $end
$var wire 1 Aw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Pw" BL1out $end
$var reg 1 Qw" I_bar $end
$var reg 1 Rw" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Sw" k $end
$scope module SRAMcell_inst $end
$var wire 1 Tw" BL1in $end
$var wire 1 Uw" BL2in $end
$var wire 1 Aw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Vw" BL1out $end
$var reg 1 Ww" I_bar $end
$var reg 1 Xw" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Yw" k $end
$scope module SRAMcell_inst $end
$var wire 1 Zw" BL1in $end
$var wire 1 [w" BL2in $end
$var wire 1 Aw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \w" BL1out $end
$var reg 1 ]w" I_bar $end
$var reg 1 ^w" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 _w" k $end
$scope module SRAMcell_inst $end
$var wire 1 `w" BL1in $end
$var wire 1 aw" BL2in $end
$var wire 1 Aw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bw" BL1out $end
$var reg 1 cw" I_bar $end
$var reg 1 dw" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ew" k $end
$scope module SRAMcell_inst $end
$var wire 1 fw" BL1in $end
$var wire 1 gw" BL2in $end
$var wire 1 Aw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hw" BL1out $end
$var reg 1 iw" I_bar $end
$var reg 1 jw" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 kw" k $end
$scope module SRAMcell_inst $end
$var wire 1 lw" BL1in $end
$var wire 1 mw" BL2in $end
$var wire 1 Aw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nw" BL1out $end
$var reg 1 ow" I_bar $end
$var reg 1 pw" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 qw" k $end
$scope module SRAMcell_inst $end
$var wire 1 rw" BL1in $end
$var wire 1 sw" BL2in $end
$var wire 1 Aw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tw" BL1out $end
$var reg 1 uw" I_bar $end
$var reg 1 vw" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 ww" i $end
$scope module SRAMbyte_inst $end
$var wire 1 xw" WL $end
$var wire 1 & clk $end
$var wire 8 yw" datain [7:0] $end
$var wire 8 zw" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 {w" BL1out [7:0] $end
$var reg 8 |w" BL1in [7:0] $end
$var reg 8 }w" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ~w" k $end
$scope module SRAMcell_inst $end
$var wire 1 !x" BL1in $end
$var wire 1 "x" BL2in $end
$var wire 1 xw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #x" BL1out $end
$var reg 1 $x" I_bar $end
$var reg 1 %x" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 &x" k $end
$scope module SRAMcell_inst $end
$var wire 1 'x" BL1in $end
$var wire 1 (x" BL2in $end
$var wire 1 xw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )x" BL1out $end
$var reg 1 *x" I_bar $end
$var reg 1 +x" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ,x" k $end
$scope module SRAMcell_inst $end
$var wire 1 -x" BL1in $end
$var wire 1 .x" BL2in $end
$var wire 1 xw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /x" BL1out $end
$var reg 1 0x" I_bar $end
$var reg 1 1x" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 2x" k $end
$scope module SRAMcell_inst $end
$var wire 1 3x" BL1in $end
$var wire 1 4x" BL2in $end
$var wire 1 xw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5x" BL1out $end
$var reg 1 6x" I_bar $end
$var reg 1 7x" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 8x" k $end
$scope module SRAMcell_inst $end
$var wire 1 9x" BL1in $end
$var wire 1 :x" BL2in $end
$var wire 1 xw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;x" BL1out $end
$var reg 1 <x" I_bar $end
$var reg 1 =x" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 >x" k $end
$scope module SRAMcell_inst $end
$var wire 1 ?x" BL1in $end
$var wire 1 @x" BL2in $end
$var wire 1 xw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ax" BL1out $end
$var reg 1 Bx" I_bar $end
$var reg 1 Cx" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Dx" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ex" BL1in $end
$var wire 1 Fx" BL2in $end
$var wire 1 xw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Gx" BL1out $end
$var reg 1 Hx" I_bar $end
$var reg 1 Ix" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Jx" k $end
$scope module SRAMcell_inst $end
$var wire 1 Kx" BL1in $end
$var wire 1 Lx" BL2in $end
$var wire 1 xw" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Mx" BL1out $end
$var reg 1 Nx" I_bar $end
$var reg 1 Ox" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 Px" i $end
$scope module SRAMbyte_inst $end
$var wire 1 Qx" WL $end
$var wire 1 & clk $end
$var wire 8 Rx" datain [7:0] $end
$var wire 8 Sx" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Tx" BL1out [7:0] $end
$var reg 8 Ux" BL1in [7:0] $end
$var reg 8 Vx" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Wx" k $end
$scope module SRAMcell_inst $end
$var wire 1 Xx" BL1in $end
$var wire 1 Yx" BL2in $end
$var wire 1 Qx" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zx" BL1out $end
$var reg 1 [x" I_bar $end
$var reg 1 \x" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ]x" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^x" BL1in $end
$var wire 1 _x" BL2in $end
$var wire 1 Qx" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `x" BL1out $end
$var reg 1 ax" I_bar $end
$var reg 1 bx" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 cx" k $end
$scope module SRAMcell_inst $end
$var wire 1 dx" BL1in $end
$var wire 1 ex" BL2in $end
$var wire 1 Qx" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fx" BL1out $end
$var reg 1 gx" I_bar $end
$var reg 1 hx" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ix" k $end
$scope module SRAMcell_inst $end
$var wire 1 jx" BL1in $end
$var wire 1 kx" BL2in $end
$var wire 1 Qx" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lx" BL1out $end
$var reg 1 mx" I_bar $end
$var reg 1 nx" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ox" k $end
$scope module SRAMcell_inst $end
$var wire 1 px" BL1in $end
$var wire 1 qx" BL2in $end
$var wire 1 Qx" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rx" BL1out $end
$var reg 1 sx" I_bar $end
$var reg 1 tx" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ux" k $end
$scope module SRAMcell_inst $end
$var wire 1 vx" BL1in $end
$var wire 1 wx" BL2in $end
$var wire 1 Qx" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xx" BL1out $end
$var reg 1 yx" I_bar $end
$var reg 1 zx" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 {x" k $end
$scope module SRAMcell_inst $end
$var wire 1 |x" BL1in $end
$var wire 1 }x" BL2in $end
$var wire 1 Qx" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~x" BL1out $end
$var reg 1 !y" I_bar $end
$var reg 1 "y" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 #y" k $end
$scope module SRAMcell_inst $end
$var wire 1 $y" BL1in $end
$var wire 1 %y" BL2in $end
$var wire 1 Qx" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &y" BL1out $end
$var reg 1 'y" I_bar $end
$var reg 1 (y" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[76] $end
$var parameter 8 )y" i $end
$scope module SRAMaddress_inst $end
$var wire 1 *y" WL $end
$var wire 4 +y" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 ,y" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 -y" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 .y" i $end
$scope module SRAMbyte_inst $end
$var wire 1 /y" WL $end
$var wire 1 & clk $end
$var wire 8 0y" datain [7:0] $end
$var wire 8 1y" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 2y" BL1out [7:0] $end
$var reg 8 3y" BL1in [7:0] $end
$var reg 8 4y" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 5y" k $end
$scope module SRAMcell_inst $end
$var wire 1 6y" BL1in $end
$var wire 1 7y" BL2in $end
$var wire 1 /y" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8y" BL1out $end
$var reg 1 9y" I_bar $end
$var reg 1 :y" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ;y" k $end
$scope module SRAMcell_inst $end
$var wire 1 <y" BL1in $end
$var wire 1 =y" BL2in $end
$var wire 1 /y" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >y" BL1out $end
$var reg 1 ?y" I_bar $end
$var reg 1 @y" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Ay" k $end
$scope module SRAMcell_inst $end
$var wire 1 By" BL1in $end
$var wire 1 Cy" BL2in $end
$var wire 1 /y" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Dy" BL1out $end
$var reg 1 Ey" I_bar $end
$var reg 1 Fy" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Gy" k $end
$scope module SRAMcell_inst $end
$var wire 1 Hy" BL1in $end
$var wire 1 Iy" BL2in $end
$var wire 1 /y" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Jy" BL1out $end
$var reg 1 Ky" I_bar $end
$var reg 1 Ly" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 My" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ny" BL1in $end
$var wire 1 Oy" BL2in $end
$var wire 1 /y" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Py" BL1out $end
$var reg 1 Qy" I_bar $end
$var reg 1 Ry" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Sy" k $end
$scope module SRAMcell_inst $end
$var wire 1 Ty" BL1in $end
$var wire 1 Uy" BL2in $end
$var wire 1 /y" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Vy" BL1out $end
$var reg 1 Wy" I_bar $end
$var reg 1 Xy" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Yy" k $end
$scope module SRAMcell_inst $end
$var wire 1 Zy" BL1in $end
$var wire 1 [y" BL2in $end
$var wire 1 /y" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \y" BL1out $end
$var reg 1 ]y" I_bar $end
$var reg 1 ^y" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 _y" k $end
$scope module SRAMcell_inst $end
$var wire 1 `y" BL1in $end
$var wire 1 ay" BL2in $end
$var wire 1 /y" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 by" BL1out $end
$var reg 1 cy" I_bar $end
$var reg 1 dy" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 ey" i $end
$scope module SRAMbyte_inst $end
$var wire 1 fy" WL $end
$var wire 1 & clk $end
$var wire 8 gy" datain [7:0] $end
$var wire 8 hy" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 iy" BL1out [7:0] $end
$var reg 8 jy" BL1in [7:0] $end
$var reg 8 ky" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ly" k $end
$scope module SRAMcell_inst $end
$var wire 1 my" BL1in $end
$var wire 1 ny" BL2in $end
$var wire 1 fy" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oy" BL1out $end
$var reg 1 py" I_bar $end
$var reg 1 qy" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ry" k $end
$scope module SRAMcell_inst $end
$var wire 1 sy" BL1in $end
$var wire 1 ty" BL2in $end
$var wire 1 fy" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uy" BL1out $end
$var reg 1 vy" I_bar $end
$var reg 1 wy" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 xy" k $end
$scope module SRAMcell_inst $end
$var wire 1 yy" BL1in $end
$var wire 1 zy" BL2in $end
$var wire 1 fy" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {y" BL1out $end
$var reg 1 |y" I_bar $end
$var reg 1 }y" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ~y" k $end
$scope module SRAMcell_inst $end
$var wire 1 !z" BL1in $end
$var wire 1 "z" BL2in $end
$var wire 1 fy" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #z" BL1out $end
$var reg 1 $z" I_bar $end
$var reg 1 %z" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 &z" k $end
$scope module SRAMcell_inst $end
$var wire 1 'z" BL1in $end
$var wire 1 (z" BL2in $end
$var wire 1 fy" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )z" BL1out $end
$var reg 1 *z" I_bar $end
$var reg 1 +z" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ,z" k $end
$scope module SRAMcell_inst $end
$var wire 1 -z" BL1in $end
$var wire 1 .z" BL2in $end
$var wire 1 fy" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /z" BL1out $end
$var reg 1 0z" I_bar $end
$var reg 1 1z" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 2z" k $end
$scope module SRAMcell_inst $end
$var wire 1 3z" BL1in $end
$var wire 1 4z" BL2in $end
$var wire 1 fy" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5z" BL1out $end
$var reg 1 6z" I_bar $end
$var reg 1 7z" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 8z" k $end
$scope module SRAMcell_inst $end
$var wire 1 9z" BL1in $end
$var wire 1 :z" BL2in $end
$var wire 1 fy" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;z" BL1out $end
$var reg 1 <z" I_bar $end
$var reg 1 =z" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 >z" i $end
$scope module SRAMbyte_inst $end
$var wire 1 ?z" WL $end
$var wire 1 & clk $end
$var wire 8 @z" datain [7:0] $end
$var wire 8 Az" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Bz" BL1out [7:0] $end
$var reg 8 Cz" BL1in [7:0] $end
$var reg 8 Dz" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Ez" k $end
$scope module SRAMcell_inst $end
$var wire 1 Fz" BL1in $end
$var wire 1 Gz" BL2in $end
$var wire 1 ?z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Hz" BL1out $end
$var reg 1 Iz" I_bar $end
$var reg 1 Jz" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Kz" k $end
$scope module SRAMcell_inst $end
$var wire 1 Lz" BL1in $end
$var wire 1 Mz" BL2in $end
$var wire 1 ?z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Nz" BL1out $end
$var reg 1 Oz" I_bar $end
$var reg 1 Pz" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Qz" k $end
$scope module SRAMcell_inst $end
$var wire 1 Rz" BL1in $end
$var wire 1 Sz" BL2in $end
$var wire 1 ?z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Tz" BL1out $end
$var reg 1 Uz" I_bar $end
$var reg 1 Vz" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Wz" k $end
$scope module SRAMcell_inst $end
$var wire 1 Xz" BL1in $end
$var wire 1 Yz" BL2in $end
$var wire 1 ?z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zz" BL1out $end
$var reg 1 [z" I_bar $end
$var reg 1 \z" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ]z" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^z" BL1in $end
$var wire 1 _z" BL2in $end
$var wire 1 ?z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `z" BL1out $end
$var reg 1 az" I_bar $end
$var reg 1 bz" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 cz" k $end
$scope module SRAMcell_inst $end
$var wire 1 dz" BL1in $end
$var wire 1 ez" BL2in $end
$var wire 1 ?z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fz" BL1out $end
$var reg 1 gz" I_bar $end
$var reg 1 hz" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 iz" k $end
$scope module SRAMcell_inst $end
$var wire 1 jz" BL1in $end
$var wire 1 kz" BL2in $end
$var wire 1 ?z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lz" BL1out $end
$var reg 1 mz" I_bar $end
$var reg 1 nz" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 oz" k $end
$scope module SRAMcell_inst $end
$var wire 1 pz" BL1in $end
$var wire 1 qz" BL2in $end
$var wire 1 ?z" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rz" BL1out $end
$var reg 1 sz" I_bar $end
$var reg 1 tz" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 uz" i $end
$scope module SRAMbyte_inst $end
$var wire 1 vz" WL $end
$var wire 1 & clk $end
$var wire 8 wz" datain [7:0] $end
$var wire 8 xz" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 yz" BL1out [7:0] $end
$var reg 8 zz" BL1in [7:0] $end
$var reg 8 {z" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 |z" k $end
$scope module SRAMcell_inst $end
$var wire 1 }z" BL1in $end
$var wire 1 ~z" BL2in $end
$var wire 1 vz" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !{" BL1out $end
$var reg 1 "{" I_bar $end
$var reg 1 #{" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ${" k $end
$scope module SRAMcell_inst $end
$var wire 1 %{" BL1in $end
$var wire 1 &{" BL2in $end
$var wire 1 vz" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '{" BL1out $end
$var reg 1 ({" I_bar $end
$var reg 1 ){" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 *{" k $end
$scope module SRAMcell_inst $end
$var wire 1 +{" BL1in $end
$var wire 1 ,{" BL2in $end
$var wire 1 vz" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -{" BL1out $end
$var reg 1 .{" I_bar $end
$var reg 1 /{" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 0{" k $end
$scope module SRAMcell_inst $end
$var wire 1 1{" BL1in $end
$var wire 1 2{" BL2in $end
$var wire 1 vz" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3{" BL1out $end
$var reg 1 4{" I_bar $end
$var reg 1 5{" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 6{" k $end
$scope module SRAMcell_inst $end
$var wire 1 7{" BL1in $end
$var wire 1 8{" BL2in $end
$var wire 1 vz" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9{" BL1out $end
$var reg 1 :{" I_bar $end
$var reg 1 ;{" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 <{" k $end
$scope module SRAMcell_inst $end
$var wire 1 ={" BL1in $end
$var wire 1 >{" BL2in $end
$var wire 1 vz" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?{" BL1out $end
$var reg 1 @{" I_bar $end
$var reg 1 A{" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 B{" k $end
$scope module SRAMcell_inst $end
$var wire 1 C{" BL1in $end
$var wire 1 D{" BL2in $end
$var wire 1 vz" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E{" BL1out $end
$var reg 1 F{" I_bar $end
$var reg 1 G{" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 H{" k $end
$scope module SRAMcell_inst $end
$var wire 1 I{" BL1in $end
$var wire 1 J{" BL2in $end
$var wire 1 vz" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K{" BL1out $end
$var reg 1 L{" I_bar $end
$var reg 1 M{" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[77] $end
$var parameter 8 N{" i $end
$scope module SRAMaddress_inst $end
$var wire 1 O{" WL $end
$var wire 4 P{" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 Q{" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 R{" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 S{" i $end
$scope module SRAMbyte_inst $end
$var wire 1 T{" WL $end
$var wire 1 & clk $end
$var wire 8 U{" datain [7:0] $end
$var wire 8 V{" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 W{" BL1out [7:0] $end
$var reg 8 X{" BL1in [7:0] $end
$var reg 8 Y{" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Z{" k $end
$scope module SRAMcell_inst $end
$var wire 1 [{" BL1in $end
$var wire 1 \{" BL2in $end
$var wire 1 T{" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]{" BL1out $end
$var reg 1 ^{" I_bar $end
$var reg 1 _{" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 `{" k $end
$scope module SRAMcell_inst $end
$var wire 1 a{" BL1in $end
$var wire 1 b{" BL2in $end
$var wire 1 T{" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c{" BL1out $end
$var reg 1 d{" I_bar $end
$var reg 1 e{" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 f{" k $end
$scope module SRAMcell_inst $end
$var wire 1 g{" BL1in $end
$var wire 1 h{" BL2in $end
$var wire 1 T{" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i{" BL1out $end
$var reg 1 j{" I_bar $end
$var reg 1 k{" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 l{" k $end
$scope module SRAMcell_inst $end
$var wire 1 m{" BL1in $end
$var wire 1 n{" BL2in $end
$var wire 1 T{" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o{" BL1out $end
$var reg 1 p{" I_bar $end
$var reg 1 q{" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 r{" k $end
$scope module SRAMcell_inst $end
$var wire 1 s{" BL1in $end
$var wire 1 t{" BL2in $end
$var wire 1 T{" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u{" BL1out $end
$var reg 1 v{" I_bar $end
$var reg 1 w{" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 x{" k $end
$scope module SRAMcell_inst $end
$var wire 1 y{" BL1in $end
$var wire 1 z{" BL2in $end
$var wire 1 T{" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {{" BL1out $end
$var reg 1 |{" I_bar $end
$var reg 1 }{" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ~{" k $end
$scope module SRAMcell_inst $end
$var wire 1 !|" BL1in $end
$var wire 1 "|" BL2in $end
$var wire 1 T{" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #|" BL1out $end
$var reg 1 $|" I_bar $end
$var reg 1 %|" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 &|" k $end
$scope module SRAMcell_inst $end
$var wire 1 '|" BL1in $end
$var wire 1 (|" BL2in $end
$var wire 1 T{" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )|" BL1out $end
$var reg 1 *|" I_bar $end
$var reg 1 +|" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 ,|" i $end
$scope module SRAMbyte_inst $end
$var wire 1 -|" WL $end
$var wire 1 & clk $end
$var wire 8 .|" datain [7:0] $end
$var wire 8 /|" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 0|" BL1out [7:0] $end
$var reg 8 1|" BL1in [7:0] $end
$var reg 8 2|" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 3|" k $end
$scope module SRAMcell_inst $end
$var wire 1 4|" BL1in $end
$var wire 1 5|" BL2in $end
$var wire 1 -|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6|" BL1out $end
$var reg 1 7|" I_bar $end
$var reg 1 8|" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 9|" k $end
$scope module SRAMcell_inst $end
$var wire 1 :|" BL1in $end
$var wire 1 ;|" BL2in $end
$var wire 1 -|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <|" BL1out $end
$var reg 1 =|" I_bar $end
$var reg 1 >|" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ?|" k $end
$scope module SRAMcell_inst $end
$var wire 1 @|" BL1in $end
$var wire 1 A|" BL2in $end
$var wire 1 -|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B|" BL1out $end
$var reg 1 C|" I_bar $end
$var reg 1 D|" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 E|" k $end
$scope module SRAMcell_inst $end
$var wire 1 F|" BL1in $end
$var wire 1 G|" BL2in $end
$var wire 1 -|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H|" BL1out $end
$var reg 1 I|" I_bar $end
$var reg 1 J|" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 K|" k $end
$scope module SRAMcell_inst $end
$var wire 1 L|" BL1in $end
$var wire 1 M|" BL2in $end
$var wire 1 -|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N|" BL1out $end
$var reg 1 O|" I_bar $end
$var reg 1 P|" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Q|" k $end
$scope module SRAMcell_inst $end
$var wire 1 R|" BL1in $end
$var wire 1 S|" BL2in $end
$var wire 1 -|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T|" BL1out $end
$var reg 1 U|" I_bar $end
$var reg 1 V|" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 W|" k $end
$scope module SRAMcell_inst $end
$var wire 1 X|" BL1in $end
$var wire 1 Y|" BL2in $end
$var wire 1 -|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z|" BL1out $end
$var reg 1 [|" I_bar $end
$var reg 1 \|" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ]|" k $end
$scope module SRAMcell_inst $end
$var wire 1 ^|" BL1in $end
$var wire 1 _|" BL2in $end
$var wire 1 -|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `|" BL1out $end
$var reg 1 a|" I_bar $end
$var reg 1 b|" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 c|" i $end
$scope module SRAMbyte_inst $end
$var wire 1 d|" WL $end
$var wire 1 & clk $end
$var wire 8 e|" datain [7:0] $end
$var wire 8 f|" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 g|" BL1out [7:0] $end
$var reg 8 h|" BL1in [7:0] $end
$var reg 8 i|" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 j|" k $end
$scope module SRAMcell_inst $end
$var wire 1 k|" BL1in $end
$var wire 1 l|" BL2in $end
$var wire 1 d|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m|" BL1out $end
$var reg 1 n|" I_bar $end
$var reg 1 o|" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 p|" k $end
$scope module SRAMcell_inst $end
$var wire 1 q|" BL1in $end
$var wire 1 r|" BL2in $end
$var wire 1 d|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s|" BL1out $end
$var reg 1 t|" I_bar $end
$var reg 1 u|" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 v|" k $end
$scope module SRAMcell_inst $end
$var wire 1 w|" BL1in $end
$var wire 1 x|" BL2in $end
$var wire 1 d|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y|" BL1out $end
$var reg 1 z|" I_bar $end
$var reg 1 {|" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ||" k $end
$scope module SRAMcell_inst $end
$var wire 1 }|" BL1in $end
$var wire 1 ~|" BL2in $end
$var wire 1 d|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !}" BL1out $end
$var reg 1 "}" I_bar $end
$var reg 1 #}" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 $}" k $end
$scope module SRAMcell_inst $end
$var wire 1 %}" BL1in $end
$var wire 1 &}" BL2in $end
$var wire 1 d|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '}" BL1out $end
$var reg 1 (}" I_bar $end
$var reg 1 )}" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 *}" k $end
$scope module SRAMcell_inst $end
$var wire 1 +}" BL1in $end
$var wire 1 ,}" BL2in $end
$var wire 1 d|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -}" BL1out $end
$var reg 1 .}" I_bar $end
$var reg 1 /}" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 0}" k $end
$scope module SRAMcell_inst $end
$var wire 1 1}" BL1in $end
$var wire 1 2}" BL2in $end
$var wire 1 d|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3}" BL1out $end
$var reg 1 4}" I_bar $end
$var reg 1 5}" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 6}" k $end
$scope module SRAMcell_inst $end
$var wire 1 7}" BL1in $end
$var wire 1 8}" BL2in $end
$var wire 1 d|" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9}" BL1out $end
$var reg 1 :}" I_bar $end
$var reg 1 ;}" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 <}" i $end
$scope module SRAMbyte_inst $end
$var wire 1 =}" WL $end
$var wire 1 & clk $end
$var wire 8 >}" datain [7:0] $end
$var wire 8 ?}" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 @}" BL1out [7:0] $end
$var reg 8 A}" BL1in [7:0] $end
$var reg 8 B}" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 C}" k $end
$scope module SRAMcell_inst $end
$var wire 1 D}" BL1in $end
$var wire 1 E}" BL2in $end
$var wire 1 =}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F}" BL1out $end
$var reg 1 G}" I_bar $end
$var reg 1 H}" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 I}" k $end
$scope module SRAMcell_inst $end
$var wire 1 J}" BL1in $end
$var wire 1 K}" BL2in $end
$var wire 1 =}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L}" BL1out $end
$var reg 1 M}" I_bar $end
$var reg 1 N}" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 O}" k $end
$scope module SRAMcell_inst $end
$var wire 1 P}" BL1in $end
$var wire 1 Q}" BL2in $end
$var wire 1 =}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R}" BL1out $end
$var reg 1 S}" I_bar $end
$var reg 1 T}" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 U}" k $end
$scope module SRAMcell_inst $end
$var wire 1 V}" BL1in $end
$var wire 1 W}" BL2in $end
$var wire 1 =}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X}" BL1out $end
$var reg 1 Y}" I_bar $end
$var reg 1 Z}" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 [}" k $end
$scope module SRAMcell_inst $end
$var wire 1 \}" BL1in $end
$var wire 1 ]}" BL2in $end
$var wire 1 =}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^}" BL1out $end
$var reg 1 _}" I_bar $end
$var reg 1 `}" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 a}" k $end
$scope module SRAMcell_inst $end
$var wire 1 b}" BL1in $end
$var wire 1 c}" BL2in $end
$var wire 1 =}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d}" BL1out $end
$var reg 1 e}" I_bar $end
$var reg 1 f}" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 g}" k $end
$scope module SRAMcell_inst $end
$var wire 1 h}" BL1in $end
$var wire 1 i}" BL2in $end
$var wire 1 =}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j}" BL1out $end
$var reg 1 k}" I_bar $end
$var reg 1 l}" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 m}" k $end
$scope module SRAMcell_inst $end
$var wire 1 n}" BL1in $end
$var wire 1 o}" BL2in $end
$var wire 1 =}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p}" BL1out $end
$var reg 1 q}" I_bar $end
$var reg 1 r}" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[78] $end
$var parameter 8 s}" i $end
$scope module SRAMaddress_inst $end
$var wire 1 t}" WL $end
$var wire 4 u}" byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 v}" datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 w}" dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 x}" i $end
$scope module SRAMbyte_inst $end
$var wire 1 y}" WL $end
$var wire 1 & clk $end
$var wire 8 z}" datain [7:0] $end
$var wire 8 {}" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 |}" BL1out [7:0] $end
$var reg 8 }}" BL1in [7:0] $end
$var reg 8 ~}" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 !~" k $end
$scope module SRAMcell_inst $end
$var wire 1 "~" BL1in $end
$var wire 1 #~" BL2in $end
$var wire 1 y}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $~" BL1out $end
$var reg 1 %~" I_bar $end
$var reg 1 &~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 '~" k $end
$scope module SRAMcell_inst $end
$var wire 1 (~" BL1in $end
$var wire 1 )~" BL2in $end
$var wire 1 y}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *~" BL1out $end
$var reg 1 +~" I_bar $end
$var reg 1 ,~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 -~" k $end
$scope module SRAMcell_inst $end
$var wire 1 .~" BL1in $end
$var wire 1 /~" BL2in $end
$var wire 1 y}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0~" BL1out $end
$var reg 1 1~" I_bar $end
$var reg 1 2~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 3~" k $end
$scope module SRAMcell_inst $end
$var wire 1 4~" BL1in $end
$var wire 1 5~" BL2in $end
$var wire 1 y}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6~" BL1out $end
$var reg 1 7~" I_bar $end
$var reg 1 8~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 9~" k $end
$scope module SRAMcell_inst $end
$var wire 1 :~" BL1in $end
$var wire 1 ;~" BL2in $end
$var wire 1 y}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <~" BL1out $end
$var reg 1 =~" I_bar $end
$var reg 1 >~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ?~" k $end
$scope module SRAMcell_inst $end
$var wire 1 @~" BL1in $end
$var wire 1 A~" BL2in $end
$var wire 1 y}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B~" BL1out $end
$var reg 1 C~" I_bar $end
$var reg 1 D~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 E~" k $end
$scope module SRAMcell_inst $end
$var wire 1 F~" BL1in $end
$var wire 1 G~" BL2in $end
$var wire 1 y}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H~" BL1out $end
$var reg 1 I~" I_bar $end
$var reg 1 J~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 K~" k $end
$scope module SRAMcell_inst $end
$var wire 1 L~" BL1in $end
$var wire 1 M~" BL2in $end
$var wire 1 y}" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N~" BL1out $end
$var reg 1 O~" I_bar $end
$var reg 1 P~" I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 Q~" i $end
$scope module SRAMbyte_inst $end
$var wire 1 R~" WL $end
$var wire 1 & clk $end
$var wire 8 S~" datain [7:0] $end
$var wire 8 T~" dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 U~" BL1out [7:0] $end
$var reg 8 V~" BL1in [7:0] $end
$var reg 8 W~" BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 X~" k $end
$scope module SRAMcell_inst $end
$var wire 1 Y~" BL1in $end
$var wire 1 Z~" BL2in $end
$var wire 1 R~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [~" BL1out $end
$var reg 1 \~" I_bar $end
$var reg 1 ]~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ^~" k $end
$scope module SRAMcell_inst $end
$var wire 1 _~" BL1in $end
$var wire 1 `~" BL2in $end
$var wire 1 R~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a~" BL1out $end
$var reg 1 b~" I_bar $end
$var reg 1 c~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 d~" k $end
$scope module SRAMcell_inst $end
$var wire 1 e~" BL1in $end
$var wire 1 f~" BL2in $end
$var wire 1 R~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g~" BL1out $end
$var reg 1 h~" I_bar $end
$var reg 1 i~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 j~" k $end
$scope module SRAMcell_inst $end
$var wire 1 k~" BL1in $end
$var wire 1 l~" BL2in $end
$var wire 1 R~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m~" BL1out $end
$var reg 1 n~" I_bar $end
$var reg 1 o~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 p~" k $end
$scope module SRAMcell_inst $end
$var wire 1 q~" BL1in $end
$var wire 1 r~" BL2in $end
$var wire 1 R~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s~" BL1out $end
$var reg 1 t~" I_bar $end
$var reg 1 u~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 v~" k $end
$scope module SRAMcell_inst $end
$var wire 1 w~" BL1in $end
$var wire 1 x~" BL2in $end
$var wire 1 R~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y~" BL1out $end
$var reg 1 z~" I_bar $end
$var reg 1 {~" I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 |~" k $end
$scope module SRAMcell_inst $end
$var wire 1 }~" BL1in $end
$var wire 1 ~~" BL2in $end
$var wire 1 R~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !!# BL1out $end
$var reg 1 "!# I_bar $end
$var reg 1 #!# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 $!# k $end
$scope module SRAMcell_inst $end
$var wire 1 %!# BL1in $end
$var wire 1 &!# BL2in $end
$var wire 1 R~" WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '!# BL1out $end
$var reg 1 (!# I_bar $end
$var reg 1 )!# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 *!# i $end
$scope module SRAMbyte_inst $end
$var wire 1 +!# WL $end
$var wire 1 & clk $end
$var wire 8 ,!# datain [7:0] $end
$var wire 8 -!# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 .!# BL1out [7:0] $end
$var reg 8 /!# BL1in [7:0] $end
$var reg 8 0!# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 1!# k $end
$scope module SRAMcell_inst $end
$var wire 1 2!# BL1in $end
$var wire 1 3!# BL2in $end
$var wire 1 +!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4!# BL1out $end
$var reg 1 5!# I_bar $end
$var reg 1 6!# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 7!# k $end
$scope module SRAMcell_inst $end
$var wire 1 8!# BL1in $end
$var wire 1 9!# BL2in $end
$var wire 1 +!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :!# BL1out $end
$var reg 1 ;!# I_bar $end
$var reg 1 <!# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 =!# k $end
$scope module SRAMcell_inst $end
$var wire 1 >!# BL1in $end
$var wire 1 ?!# BL2in $end
$var wire 1 +!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @!# BL1out $end
$var reg 1 A!# I_bar $end
$var reg 1 B!# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 C!# k $end
$scope module SRAMcell_inst $end
$var wire 1 D!# BL1in $end
$var wire 1 E!# BL2in $end
$var wire 1 +!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F!# BL1out $end
$var reg 1 G!# I_bar $end
$var reg 1 H!# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 I!# k $end
$scope module SRAMcell_inst $end
$var wire 1 J!# BL1in $end
$var wire 1 K!# BL2in $end
$var wire 1 +!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L!# BL1out $end
$var reg 1 M!# I_bar $end
$var reg 1 N!# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 O!# k $end
$scope module SRAMcell_inst $end
$var wire 1 P!# BL1in $end
$var wire 1 Q!# BL2in $end
$var wire 1 +!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R!# BL1out $end
$var reg 1 S!# I_bar $end
$var reg 1 T!# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 U!# k $end
$scope module SRAMcell_inst $end
$var wire 1 V!# BL1in $end
$var wire 1 W!# BL2in $end
$var wire 1 +!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X!# BL1out $end
$var reg 1 Y!# I_bar $end
$var reg 1 Z!# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 [!# k $end
$scope module SRAMcell_inst $end
$var wire 1 \!# BL1in $end
$var wire 1 ]!# BL2in $end
$var wire 1 +!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^!# BL1out $end
$var reg 1 _!# I_bar $end
$var reg 1 `!# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 a!# i $end
$scope module SRAMbyte_inst $end
$var wire 1 b!# WL $end
$var wire 1 & clk $end
$var wire 8 c!# datain [7:0] $end
$var wire 8 d!# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 e!# BL1out [7:0] $end
$var reg 8 f!# BL1in [7:0] $end
$var reg 8 g!# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 h!# k $end
$scope module SRAMcell_inst $end
$var wire 1 i!# BL1in $end
$var wire 1 j!# BL2in $end
$var wire 1 b!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k!# BL1out $end
$var reg 1 l!# I_bar $end
$var reg 1 m!# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 n!# k $end
$scope module SRAMcell_inst $end
$var wire 1 o!# BL1in $end
$var wire 1 p!# BL2in $end
$var wire 1 b!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q!# BL1out $end
$var reg 1 r!# I_bar $end
$var reg 1 s!# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 t!# k $end
$scope module SRAMcell_inst $end
$var wire 1 u!# BL1in $end
$var wire 1 v!# BL2in $end
$var wire 1 b!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w!# BL1out $end
$var reg 1 x!# I_bar $end
$var reg 1 y!# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 z!# k $end
$scope module SRAMcell_inst $end
$var wire 1 {!# BL1in $end
$var wire 1 |!# BL2in $end
$var wire 1 b!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }!# BL1out $end
$var reg 1 ~!# I_bar $end
$var reg 1 !"# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ""# k $end
$scope module SRAMcell_inst $end
$var wire 1 #"# BL1in $end
$var wire 1 $"# BL2in $end
$var wire 1 b!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %"# BL1out $end
$var reg 1 &"# I_bar $end
$var reg 1 '"# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ("# k $end
$scope module SRAMcell_inst $end
$var wire 1 )"# BL1in $end
$var wire 1 *"# BL2in $end
$var wire 1 b!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +"# BL1out $end
$var reg 1 ,"# I_bar $end
$var reg 1 -"# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ."# k $end
$scope module SRAMcell_inst $end
$var wire 1 /"# BL1in $end
$var wire 1 0"# BL2in $end
$var wire 1 b!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1"# BL1out $end
$var reg 1 2"# I_bar $end
$var reg 1 3"# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 4"# k $end
$scope module SRAMcell_inst $end
$var wire 1 5"# BL1in $end
$var wire 1 6"# BL2in $end
$var wire 1 b!# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7"# BL1out $end
$var reg 1 8"# I_bar $end
$var reg 1 9"# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[79] $end
$var parameter 8 :"# i $end
$scope module SRAMaddress_inst $end
$var wire 1 ;"# WL $end
$var wire 4 <"# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 ="# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 >"# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 ?"# i $end
$scope module SRAMbyte_inst $end
$var wire 1 @"# WL $end
$var wire 1 & clk $end
$var wire 8 A"# datain [7:0] $end
$var wire 8 B"# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 C"# BL1out [7:0] $end
$var reg 8 D"# BL1in [7:0] $end
$var reg 8 E"# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 F"# k $end
$scope module SRAMcell_inst $end
$var wire 1 G"# BL1in $end
$var wire 1 H"# BL2in $end
$var wire 1 @"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I"# BL1out $end
$var reg 1 J"# I_bar $end
$var reg 1 K"# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 L"# k $end
$scope module SRAMcell_inst $end
$var wire 1 M"# BL1in $end
$var wire 1 N"# BL2in $end
$var wire 1 @"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O"# BL1out $end
$var reg 1 P"# I_bar $end
$var reg 1 Q"# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 R"# k $end
$scope module SRAMcell_inst $end
$var wire 1 S"# BL1in $end
$var wire 1 T"# BL2in $end
$var wire 1 @"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U"# BL1out $end
$var reg 1 V"# I_bar $end
$var reg 1 W"# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 X"# k $end
$scope module SRAMcell_inst $end
$var wire 1 Y"# BL1in $end
$var wire 1 Z"# BL2in $end
$var wire 1 @"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ["# BL1out $end
$var reg 1 \"# I_bar $end
$var reg 1 ]"# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ^"# k $end
$scope module SRAMcell_inst $end
$var wire 1 _"# BL1in $end
$var wire 1 `"# BL2in $end
$var wire 1 @"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a"# BL1out $end
$var reg 1 b"# I_bar $end
$var reg 1 c"# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 d"# k $end
$scope module SRAMcell_inst $end
$var wire 1 e"# BL1in $end
$var wire 1 f"# BL2in $end
$var wire 1 @"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g"# BL1out $end
$var reg 1 h"# I_bar $end
$var reg 1 i"# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 j"# k $end
$scope module SRAMcell_inst $end
$var wire 1 k"# BL1in $end
$var wire 1 l"# BL2in $end
$var wire 1 @"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m"# BL1out $end
$var reg 1 n"# I_bar $end
$var reg 1 o"# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 p"# k $end
$scope module SRAMcell_inst $end
$var wire 1 q"# BL1in $end
$var wire 1 r"# BL2in $end
$var wire 1 @"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s"# BL1out $end
$var reg 1 t"# I_bar $end
$var reg 1 u"# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 v"# i $end
$scope module SRAMbyte_inst $end
$var wire 1 w"# WL $end
$var wire 1 & clk $end
$var wire 8 x"# datain [7:0] $end
$var wire 8 y"# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 z"# BL1out [7:0] $end
$var reg 8 {"# BL1in [7:0] $end
$var reg 8 |"# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 }"# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~"# BL1in $end
$var wire 1 !## BL2in $end
$var wire 1 w"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "## BL1out $end
$var reg 1 ### I_bar $end
$var reg 1 $## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 %## k $end
$scope module SRAMcell_inst $end
$var wire 1 &## BL1in $end
$var wire 1 '## BL2in $end
$var wire 1 w"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (## BL1out $end
$var reg 1 )## I_bar $end
$var reg 1 *## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 +## k $end
$scope module SRAMcell_inst $end
$var wire 1 ,## BL1in $end
$var wire 1 -## BL2in $end
$var wire 1 w"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .## BL1out $end
$var reg 1 /## I_bar $end
$var reg 1 0## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 1## k $end
$scope module SRAMcell_inst $end
$var wire 1 2## BL1in $end
$var wire 1 3## BL2in $end
$var wire 1 w"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4## BL1out $end
$var reg 1 5## I_bar $end
$var reg 1 6## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 7## k $end
$scope module SRAMcell_inst $end
$var wire 1 8## BL1in $end
$var wire 1 9## BL2in $end
$var wire 1 w"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :## BL1out $end
$var reg 1 ;## I_bar $end
$var reg 1 <## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 =## k $end
$scope module SRAMcell_inst $end
$var wire 1 >## BL1in $end
$var wire 1 ?## BL2in $end
$var wire 1 w"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @## BL1out $end
$var reg 1 A## I_bar $end
$var reg 1 B## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 C## k $end
$scope module SRAMcell_inst $end
$var wire 1 D## BL1in $end
$var wire 1 E## BL2in $end
$var wire 1 w"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F## BL1out $end
$var reg 1 G## I_bar $end
$var reg 1 H## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 I## k $end
$scope module SRAMcell_inst $end
$var wire 1 J## BL1in $end
$var wire 1 K## BL2in $end
$var wire 1 w"# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L## BL1out $end
$var reg 1 M## I_bar $end
$var reg 1 N## I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 O## i $end
$scope module SRAMbyte_inst $end
$var wire 1 P## WL $end
$var wire 1 & clk $end
$var wire 8 Q## datain [7:0] $end
$var wire 8 R## dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 S## BL1out [7:0] $end
$var reg 8 T## BL1in [7:0] $end
$var reg 8 U## BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 V## k $end
$scope module SRAMcell_inst $end
$var wire 1 W## BL1in $end
$var wire 1 X## BL2in $end
$var wire 1 P## WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y## BL1out $end
$var reg 1 Z## I_bar $end
$var reg 1 [## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 \## k $end
$scope module SRAMcell_inst $end
$var wire 1 ]## BL1in $end
$var wire 1 ^## BL2in $end
$var wire 1 P## WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _## BL1out $end
$var reg 1 `## I_bar $end
$var reg 1 a## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 b## k $end
$scope module SRAMcell_inst $end
$var wire 1 c## BL1in $end
$var wire 1 d## BL2in $end
$var wire 1 P## WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e## BL1out $end
$var reg 1 f## I_bar $end
$var reg 1 g## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 h## k $end
$scope module SRAMcell_inst $end
$var wire 1 i## BL1in $end
$var wire 1 j## BL2in $end
$var wire 1 P## WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k## BL1out $end
$var reg 1 l## I_bar $end
$var reg 1 m## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 n## k $end
$scope module SRAMcell_inst $end
$var wire 1 o## BL1in $end
$var wire 1 p## BL2in $end
$var wire 1 P## WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q## BL1out $end
$var reg 1 r## I_bar $end
$var reg 1 s## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 t## k $end
$scope module SRAMcell_inst $end
$var wire 1 u## BL1in $end
$var wire 1 v## BL2in $end
$var wire 1 P## WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w## BL1out $end
$var reg 1 x## I_bar $end
$var reg 1 y## I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 z## k $end
$scope module SRAMcell_inst $end
$var wire 1 {## BL1in $end
$var wire 1 |## BL2in $end
$var wire 1 P## WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }## BL1out $end
$var reg 1 ~## I_bar $end
$var reg 1 !$# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 "$# k $end
$scope module SRAMcell_inst $end
$var wire 1 #$# BL1in $end
$var wire 1 $$# BL2in $end
$var wire 1 P## WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %$# BL1out $end
$var reg 1 &$# I_bar $end
$var reg 1 '$# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 ($# i $end
$scope module SRAMbyte_inst $end
$var wire 1 )$# WL $end
$var wire 1 & clk $end
$var wire 8 *$# datain [7:0] $end
$var wire 8 +$# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ,$# BL1out [7:0] $end
$var reg 8 -$# BL1in [7:0] $end
$var reg 8 .$# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 /$# k $end
$scope module SRAMcell_inst $end
$var wire 1 0$# BL1in $end
$var wire 1 1$# BL2in $end
$var wire 1 )$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2$# BL1out $end
$var reg 1 3$# I_bar $end
$var reg 1 4$# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 5$# k $end
$scope module SRAMcell_inst $end
$var wire 1 6$# BL1in $end
$var wire 1 7$# BL2in $end
$var wire 1 )$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8$# BL1out $end
$var reg 1 9$# I_bar $end
$var reg 1 :$# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ;$# k $end
$scope module SRAMcell_inst $end
$var wire 1 <$# BL1in $end
$var wire 1 =$# BL2in $end
$var wire 1 )$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >$# BL1out $end
$var reg 1 ?$# I_bar $end
$var reg 1 @$# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 A$# k $end
$scope module SRAMcell_inst $end
$var wire 1 B$# BL1in $end
$var wire 1 C$# BL2in $end
$var wire 1 )$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D$# BL1out $end
$var reg 1 E$# I_bar $end
$var reg 1 F$# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 G$# k $end
$scope module SRAMcell_inst $end
$var wire 1 H$# BL1in $end
$var wire 1 I$# BL2in $end
$var wire 1 )$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J$# BL1out $end
$var reg 1 K$# I_bar $end
$var reg 1 L$# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 M$# k $end
$scope module SRAMcell_inst $end
$var wire 1 N$# BL1in $end
$var wire 1 O$# BL2in $end
$var wire 1 )$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P$# BL1out $end
$var reg 1 Q$# I_bar $end
$var reg 1 R$# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 S$# k $end
$scope module SRAMcell_inst $end
$var wire 1 T$# BL1in $end
$var wire 1 U$# BL2in $end
$var wire 1 )$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V$# BL1out $end
$var reg 1 W$# I_bar $end
$var reg 1 X$# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Y$# k $end
$scope module SRAMcell_inst $end
$var wire 1 Z$# BL1in $end
$var wire 1 [$# BL2in $end
$var wire 1 )$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \$# BL1out $end
$var reg 1 ]$# I_bar $end
$var reg 1 ^$# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[80] $end
$var parameter 8 _$# i $end
$scope module SRAMaddress_inst $end
$var wire 1 `$# WL $end
$var wire 4 a$# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 b$# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 c$# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 d$# i $end
$scope module SRAMbyte_inst $end
$var wire 1 e$# WL $end
$var wire 1 & clk $end
$var wire 8 f$# datain [7:0] $end
$var wire 8 g$# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 h$# BL1out [7:0] $end
$var reg 8 i$# BL1in [7:0] $end
$var reg 8 j$# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 k$# k $end
$scope module SRAMcell_inst $end
$var wire 1 l$# BL1in $end
$var wire 1 m$# BL2in $end
$var wire 1 e$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n$# BL1out $end
$var reg 1 o$# I_bar $end
$var reg 1 p$# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 q$# k $end
$scope module SRAMcell_inst $end
$var wire 1 r$# BL1in $end
$var wire 1 s$# BL2in $end
$var wire 1 e$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t$# BL1out $end
$var reg 1 u$# I_bar $end
$var reg 1 v$# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 w$# k $end
$scope module SRAMcell_inst $end
$var wire 1 x$# BL1in $end
$var wire 1 y$# BL2in $end
$var wire 1 e$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z$# BL1out $end
$var reg 1 {$# I_bar $end
$var reg 1 |$# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 }$# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~$# BL1in $end
$var wire 1 !%# BL2in $end
$var wire 1 e$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "%# BL1out $end
$var reg 1 #%# I_bar $end
$var reg 1 $%# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 %%# k $end
$scope module SRAMcell_inst $end
$var wire 1 &%# BL1in $end
$var wire 1 '%# BL2in $end
$var wire 1 e$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (%# BL1out $end
$var reg 1 )%# I_bar $end
$var reg 1 *%# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 +%# k $end
$scope module SRAMcell_inst $end
$var wire 1 ,%# BL1in $end
$var wire 1 -%# BL2in $end
$var wire 1 e$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .%# BL1out $end
$var reg 1 /%# I_bar $end
$var reg 1 0%# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 1%# k $end
$scope module SRAMcell_inst $end
$var wire 1 2%# BL1in $end
$var wire 1 3%# BL2in $end
$var wire 1 e$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4%# BL1out $end
$var reg 1 5%# I_bar $end
$var reg 1 6%# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 7%# k $end
$scope module SRAMcell_inst $end
$var wire 1 8%# BL1in $end
$var wire 1 9%# BL2in $end
$var wire 1 e$# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :%# BL1out $end
$var reg 1 ;%# I_bar $end
$var reg 1 <%# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 =%# i $end
$scope module SRAMbyte_inst $end
$var wire 1 >%# WL $end
$var wire 1 & clk $end
$var wire 8 ?%# datain [7:0] $end
$var wire 8 @%# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 A%# BL1out [7:0] $end
$var reg 8 B%# BL1in [7:0] $end
$var reg 8 C%# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 D%# k $end
$scope module SRAMcell_inst $end
$var wire 1 E%# BL1in $end
$var wire 1 F%# BL2in $end
$var wire 1 >%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G%# BL1out $end
$var reg 1 H%# I_bar $end
$var reg 1 I%# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 J%# k $end
$scope module SRAMcell_inst $end
$var wire 1 K%# BL1in $end
$var wire 1 L%# BL2in $end
$var wire 1 >%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M%# BL1out $end
$var reg 1 N%# I_bar $end
$var reg 1 O%# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 P%# k $end
$scope module SRAMcell_inst $end
$var wire 1 Q%# BL1in $end
$var wire 1 R%# BL2in $end
$var wire 1 >%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S%# BL1out $end
$var reg 1 T%# I_bar $end
$var reg 1 U%# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 V%# k $end
$scope module SRAMcell_inst $end
$var wire 1 W%# BL1in $end
$var wire 1 X%# BL2in $end
$var wire 1 >%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y%# BL1out $end
$var reg 1 Z%# I_bar $end
$var reg 1 [%# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 \%# k $end
$scope module SRAMcell_inst $end
$var wire 1 ]%# BL1in $end
$var wire 1 ^%# BL2in $end
$var wire 1 >%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _%# BL1out $end
$var reg 1 `%# I_bar $end
$var reg 1 a%# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 b%# k $end
$scope module SRAMcell_inst $end
$var wire 1 c%# BL1in $end
$var wire 1 d%# BL2in $end
$var wire 1 >%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e%# BL1out $end
$var reg 1 f%# I_bar $end
$var reg 1 g%# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 h%# k $end
$scope module SRAMcell_inst $end
$var wire 1 i%# BL1in $end
$var wire 1 j%# BL2in $end
$var wire 1 >%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k%# BL1out $end
$var reg 1 l%# I_bar $end
$var reg 1 m%# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 n%# k $end
$scope module SRAMcell_inst $end
$var wire 1 o%# BL1in $end
$var wire 1 p%# BL2in $end
$var wire 1 >%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q%# BL1out $end
$var reg 1 r%# I_bar $end
$var reg 1 s%# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 t%# i $end
$scope module SRAMbyte_inst $end
$var wire 1 u%# WL $end
$var wire 1 & clk $end
$var wire 8 v%# datain [7:0] $end
$var wire 8 w%# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 x%# BL1out [7:0] $end
$var reg 8 y%# BL1in [7:0] $end
$var reg 8 z%# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 {%# k $end
$scope module SRAMcell_inst $end
$var wire 1 |%# BL1in $end
$var wire 1 }%# BL2in $end
$var wire 1 u%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~%# BL1out $end
$var reg 1 !&# I_bar $end
$var reg 1 "&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 #&# k $end
$scope module SRAMcell_inst $end
$var wire 1 $&# BL1in $end
$var wire 1 %&# BL2in $end
$var wire 1 u%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &&# BL1out $end
$var reg 1 '&# I_bar $end
$var reg 1 (&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 )&# k $end
$scope module SRAMcell_inst $end
$var wire 1 *&# BL1in $end
$var wire 1 +&# BL2in $end
$var wire 1 u%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,&# BL1out $end
$var reg 1 -&# I_bar $end
$var reg 1 .&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 /&# k $end
$scope module SRAMcell_inst $end
$var wire 1 0&# BL1in $end
$var wire 1 1&# BL2in $end
$var wire 1 u%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2&# BL1out $end
$var reg 1 3&# I_bar $end
$var reg 1 4&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 5&# k $end
$scope module SRAMcell_inst $end
$var wire 1 6&# BL1in $end
$var wire 1 7&# BL2in $end
$var wire 1 u%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8&# BL1out $end
$var reg 1 9&# I_bar $end
$var reg 1 :&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ;&# k $end
$scope module SRAMcell_inst $end
$var wire 1 <&# BL1in $end
$var wire 1 =&# BL2in $end
$var wire 1 u%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >&# BL1out $end
$var reg 1 ?&# I_bar $end
$var reg 1 @&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 A&# k $end
$scope module SRAMcell_inst $end
$var wire 1 B&# BL1in $end
$var wire 1 C&# BL2in $end
$var wire 1 u%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D&# BL1out $end
$var reg 1 E&# I_bar $end
$var reg 1 F&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 G&# k $end
$scope module SRAMcell_inst $end
$var wire 1 H&# BL1in $end
$var wire 1 I&# BL2in $end
$var wire 1 u%# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J&# BL1out $end
$var reg 1 K&# I_bar $end
$var reg 1 L&# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 M&# i $end
$scope module SRAMbyte_inst $end
$var wire 1 N&# WL $end
$var wire 1 & clk $end
$var wire 8 O&# datain [7:0] $end
$var wire 8 P&# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Q&# BL1out [7:0] $end
$var reg 8 R&# BL1in [7:0] $end
$var reg 8 S&# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 T&# k $end
$scope module SRAMcell_inst $end
$var wire 1 U&# BL1in $end
$var wire 1 V&# BL2in $end
$var wire 1 N&# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W&# BL1out $end
$var reg 1 X&# I_bar $end
$var reg 1 Y&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Z&# k $end
$scope module SRAMcell_inst $end
$var wire 1 [&# BL1in $end
$var wire 1 \&# BL2in $end
$var wire 1 N&# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]&# BL1out $end
$var reg 1 ^&# I_bar $end
$var reg 1 _&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 `&# k $end
$scope module SRAMcell_inst $end
$var wire 1 a&# BL1in $end
$var wire 1 b&# BL2in $end
$var wire 1 N&# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c&# BL1out $end
$var reg 1 d&# I_bar $end
$var reg 1 e&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 f&# k $end
$scope module SRAMcell_inst $end
$var wire 1 g&# BL1in $end
$var wire 1 h&# BL2in $end
$var wire 1 N&# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i&# BL1out $end
$var reg 1 j&# I_bar $end
$var reg 1 k&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 l&# k $end
$scope module SRAMcell_inst $end
$var wire 1 m&# BL1in $end
$var wire 1 n&# BL2in $end
$var wire 1 N&# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o&# BL1out $end
$var reg 1 p&# I_bar $end
$var reg 1 q&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 r&# k $end
$scope module SRAMcell_inst $end
$var wire 1 s&# BL1in $end
$var wire 1 t&# BL2in $end
$var wire 1 N&# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u&# BL1out $end
$var reg 1 v&# I_bar $end
$var reg 1 w&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 x&# k $end
$scope module SRAMcell_inst $end
$var wire 1 y&# BL1in $end
$var wire 1 z&# BL2in $end
$var wire 1 N&# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {&# BL1out $end
$var reg 1 |&# I_bar $end
$var reg 1 }&# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ~&# k $end
$scope module SRAMcell_inst $end
$var wire 1 !'# BL1in $end
$var wire 1 "'# BL2in $end
$var wire 1 N&# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #'# BL1out $end
$var reg 1 $'# I_bar $end
$var reg 1 %'# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[81] $end
$var parameter 8 &'# i $end
$scope module SRAMaddress_inst $end
$var wire 1 ''# WL $end
$var wire 4 ('# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 )'# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 *'# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 +'# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ,'# WL $end
$var wire 1 & clk $end
$var wire 8 -'# datain [7:0] $end
$var wire 8 .'# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 /'# BL1out [7:0] $end
$var reg 8 0'# BL1in [7:0] $end
$var reg 8 1'# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 2'# k $end
$scope module SRAMcell_inst $end
$var wire 1 3'# BL1in $end
$var wire 1 4'# BL2in $end
$var wire 1 ,'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5'# BL1out $end
$var reg 1 6'# I_bar $end
$var reg 1 7'# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 8'# k $end
$scope module SRAMcell_inst $end
$var wire 1 9'# BL1in $end
$var wire 1 :'# BL2in $end
$var wire 1 ,'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;'# BL1out $end
$var reg 1 <'# I_bar $end
$var reg 1 ='# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 >'# k $end
$scope module SRAMcell_inst $end
$var wire 1 ?'# BL1in $end
$var wire 1 @'# BL2in $end
$var wire 1 ,'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A'# BL1out $end
$var reg 1 B'# I_bar $end
$var reg 1 C'# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 D'# k $end
$scope module SRAMcell_inst $end
$var wire 1 E'# BL1in $end
$var wire 1 F'# BL2in $end
$var wire 1 ,'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G'# BL1out $end
$var reg 1 H'# I_bar $end
$var reg 1 I'# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 J'# k $end
$scope module SRAMcell_inst $end
$var wire 1 K'# BL1in $end
$var wire 1 L'# BL2in $end
$var wire 1 ,'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M'# BL1out $end
$var reg 1 N'# I_bar $end
$var reg 1 O'# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 P'# k $end
$scope module SRAMcell_inst $end
$var wire 1 Q'# BL1in $end
$var wire 1 R'# BL2in $end
$var wire 1 ,'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S'# BL1out $end
$var reg 1 T'# I_bar $end
$var reg 1 U'# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 V'# k $end
$scope module SRAMcell_inst $end
$var wire 1 W'# BL1in $end
$var wire 1 X'# BL2in $end
$var wire 1 ,'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y'# BL1out $end
$var reg 1 Z'# I_bar $end
$var reg 1 ['# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 \'# k $end
$scope module SRAMcell_inst $end
$var wire 1 ]'# BL1in $end
$var wire 1 ^'# BL2in $end
$var wire 1 ,'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _'# BL1out $end
$var reg 1 `'# I_bar $end
$var reg 1 a'# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 b'# i $end
$scope module SRAMbyte_inst $end
$var wire 1 c'# WL $end
$var wire 1 & clk $end
$var wire 8 d'# datain [7:0] $end
$var wire 8 e'# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 f'# BL1out [7:0] $end
$var reg 8 g'# BL1in [7:0] $end
$var reg 8 h'# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 i'# k $end
$scope module SRAMcell_inst $end
$var wire 1 j'# BL1in $end
$var wire 1 k'# BL2in $end
$var wire 1 c'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l'# BL1out $end
$var reg 1 m'# I_bar $end
$var reg 1 n'# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 o'# k $end
$scope module SRAMcell_inst $end
$var wire 1 p'# BL1in $end
$var wire 1 q'# BL2in $end
$var wire 1 c'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r'# BL1out $end
$var reg 1 s'# I_bar $end
$var reg 1 t'# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 u'# k $end
$scope module SRAMcell_inst $end
$var wire 1 v'# BL1in $end
$var wire 1 w'# BL2in $end
$var wire 1 c'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x'# BL1out $end
$var reg 1 y'# I_bar $end
$var reg 1 z'# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 {'# k $end
$scope module SRAMcell_inst $end
$var wire 1 |'# BL1in $end
$var wire 1 }'# BL2in $end
$var wire 1 c'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~'# BL1out $end
$var reg 1 !(# I_bar $end
$var reg 1 "(# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 #(# k $end
$scope module SRAMcell_inst $end
$var wire 1 $(# BL1in $end
$var wire 1 %(# BL2in $end
$var wire 1 c'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &(# BL1out $end
$var reg 1 '(# I_bar $end
$var reg 1 ((# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 )(# k $end
$scope module SRAMcell_inst $end
$var wire 1 *(# BL1in $end
$var wire 1 +(# BL2in $end
$var wire 1 c'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,(# BL1out $end
$var reg 1 -(# I_bar $end
$var reg 1 .(# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 /(# k $end
$scope module SRAMcell_inst $end
$var wire 1 0(# BL1in $end
$var wire 1 1(# BL2in $end
$var wire 1 c'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2(# BL1out $end
$var reg 1 3(# I_bar $end
$var reg 1 4(# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 5(# k $end
$scope module SRAMcell_inst $end
$var wire 1 6(# BL1in $end
$var wire 1 7(# BL2in $end
$var wire 1 c'# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8(# BL1out $end
$var reg 1 9(# I_bar $end
$var reg 1 :(# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 ;(# i $end
$scope module SRAMbyte_inst $end
$var wire 1 <(# WL $end
$var wire 1 & clk $end
$var wire 8 =(# datain [7:0] $end
$var wire 8 >(# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ?(# BL1out [7:0] $end
$var reg 8 @(# BL1in [7:0] $end
$var reg 8 A(# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 B(# k $end
$scope module SRAMcell_inst $end
$var wire 1 C(# BL1in $end
$var wire 1 D(# BL2in $end
$var wire 1 <(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E(# BL1out $end
$var reg 1 F(# I_bar $end
$var reg 1 G(# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 H(# k $end
$scope module SRAMcell_inst $end
$var wire 1 I(# BL1in $end
$var wire 1 J(# BL2in $end
$var wire 1 <(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K(# BL1out $end
$var reg 1 L(# I_bar $end
$var reg 1 M(# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 N(# k $end
$scope module SRAMcell_inst $end
$var wire 1 O(# BL1in $end
$var wire 1 P(# BL2in $end
$var wire 1 <(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q(# BL1out $end
$var reg 1 R(# I_bar $end
$var reg 1 S(# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 T(# k $end
$scope module SRAMcell_inst $end
$var wire 1 U(# BL1in $end
$var wire 1 V(# BL2in $end
$var wire 1 <(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W(# BL1out $end
$var reg 1 X(# I_bar $end
$var reg 1 Y(# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Z(# k $end
$scope module SRAMcell_inst $end
$var wire 1 [(# BL1in $end
$var wire 1 \(# BL2in $end
$var wire 1 <(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ](# BL1out $end
$var reg 1 ^(# I_bar $end
$var reg 1 _(# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 `(# k $end
$scope module SRAMcell_inst $end
$var wire 1 a(# BL1in $end
$var wire 1 b(# BL2in $end
$var wire 1 <(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c(# BL1out $end
$var reg 1 d(# I_bar $end
$var reg 1 e(# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 f(# k $end
$scope module SRAMcell_inst $end
$var wire 1 g(# BL1in $end
$var wire 1 h(# BL2in $end
$var wire 1 <(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i(# BL1out $end
$var reg 1 j(# I_bar $end
$var reg 1 k(# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 l(# k $end
$scope module SRAMcell_inst $end
$var wire 1 m(# BL1in $end
$var wire 1 n(# BL2in $end
$var wire 1 <(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o(# BL1out $end
$var reg 1 p(# I_bar $end
$var reg 1 q(# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 r(# i $end
$scope module SRAMbyte_inst $end
$var wire 1 s(# WL $end
$var wire 1 & clk $end
$var wire 8 t(# datain [7:0] $end
$var wire 8 u(# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 v(# BL1out [7:0] $end
$var reg 8 w(# BL1in [7:0] $end
$var reg 8 x(# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 y(# k $end
$scope module SRAMcell_inst $end
$var wire 1 z(# BL1in $end
$var wire 1 {(# BL2in $end
$var wire 1 s(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |(# BL1out $end
$var reg 1 }(# I_bar $end
$var reg 1 ~(# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 !)# k $end
$scope module SRAMcell_inst $end
$var wire 1 ")# BL1in $end
$var wire 1 #)# BL2in $end
$var wire 1 s(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $)# BL1out $end
$var reg 1 %)# I_bar $end
$var reg 1 &)# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ')# k $end
$scope module SRAMcell_inst $end
$var wire 1 ()# BL1in $end
$var wire 1 ))# BL2in $end
$var wire 1 s(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *)# BL1out $end
$var reg 1 +)# I_bar $end
$var reg 1 ,)# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 -)# k $end
$scope module SRAMcell_inst $end
$var wire 1 .)# BL1in $end
$var wire 1 /)# BL2in $end
$var wire 1 s(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0)# BL1out $end
$var reg 1 1)# I_bar $end
$var reg 1 2)# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 3)# k $end
$scope module SRAMcell_inst $end
$var wire 1 4)# BL1in $end
$var wire 1 5)# BL2in $end
$var wire 1 s(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6)# BL1out $end
$var reg 1 7)# I_bar $end
$var reg 1 8)# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 9)# k $end
$scope module SRAMcell_inst $end
$var wire 1 :)# BL1in $end
$var wire 1 ;)# BL2in $end
$var wire 1 s(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <)# BL1out $end
$var reg 1 =)# I_bar $end
$var reg 1 >)# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ?)# k $end
$scope module SRAMcell_inst $end
$var wire 1 @)# BL1in $end
$var wire 1 A)# BL2in $end
$var wire 1 s(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B)# BL1out $end
$var reg 1 C)# I_bar $end
$var reg 1 D)# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 E)# k $end
$scope module SRAMcell_inst $end
$var wire 1 F)# BL1in $end
$var wire 1 G)# BL2in $end
$var wire 1 s(# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H)# BL1out $end
$var reg 1 I)# I_bar $end
$var reg 1 J)# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[82] $end
$var parameter 8 K)# i $end
$scope module SRAMaddress_inst $end
$var wire 1 L)# WL $end
$var wire 4 M)# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 N)# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 O)# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 P)# i $end
$scope module SRAMbyte_inst $end
$var wire 1 Q)# WL $end
$var wire 1 & clk $end
$var wire 8 R)# datain [7:0] $end
$var wire 8 S)# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 T)# BL1out [7:0] $end
$var reg 8 U)# BL1in [7:0] $end
$var reg 8 V)# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 W)# k $end
$scope module SRAMcell_inst $end
$var wire 1 X)# BL1in $end
$var wire 1 Y)# BL2in $end
$var wire 1 Q)# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z)# BL1out $end
$var reg 1 [)# I_bar $end
$var reg 1 \)# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ])# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^)# BL1in $end
$var wire 1 _)# BL2in $end
$var wire 1 Q)# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `)# BL1out $end
$var reg 1 a)# I_bar $end
$var reg 1 b)# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 c)# k $end
$scope module SRAMcell_inst $end
$var wire 1 d)# BL1in $end
$var wire 1 e)# BL2in $end
$var wire 1 Q)# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f)# BL1out $end
$var reg 1 g)# I_bar $end
$var reg 1 h)# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 i)# k $end
$scope module SRAMcell_inst $end
$var wire 1 j)# BL1in $end
$var wire 1 k)# BL2in $end
$var wire 1 Q)# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l)# BL1out $end
$var reg 1 m)# I_bar $end
$var reg 1 n)# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 o)# k $end
$scope module SRAMcell_inst $end
$var wire 1 p)# BL1in $end
$var wire 1 q)# BL2in $end
$var wire 1 Q)# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r)# BL1out $end
$var reg 1 s)# I_bar $end
$var reg 1 t)# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 u)# k $end
$scope module SRAMcell_inst $end
$var wire 1 v)# BL1in $end
$var wire 1 w)# BL2in $end
$var wire 1 Q)# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x)# BL1out $end
$var reg 1 y)# I_bar $end
$var reg 1 z)# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 {)# k $end
$scope module SRAMcell_inst $end
$var wire 1 |)# BL1in $end
$var wire 1 })# BL2in $end
$var wire 1 Q)# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~)# BL1out $end
$var reg 1 !*# I_bar $end
$var reg 1 "*# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 #*# k $end
$scope module SRAMcell_inst $end
$var wire 1 $*# BL1in $end
$var wire 1 %*# BL2in $end
$var wire 1 Q)# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &*# BL1out $end
$var reg 1 '*# I_bar $end
$var reg 1 (*# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 )*# i $end
$scope module SRAMbyte_inst $end
$var wire 1 **# WL $end
$var wire 1 & clk $end
$var wire 8 +*# datain [7:0] $end
$var wire 8 ,*# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 -*# BL1out [7:0] $end
$var reg 8 .*# BL1in [7:0] $end
$var reg 8 /*# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 0*# k $end
$scope module SRAMcell_inst $end
$var wire 1 1*# BL1in $end
$var wire 1 2*# BL2in $end
$var wire 1 **# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3*# BL1out $end
$var reg 1 4*# I_bar $end
$var reg 1 5*# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 6*# k $end
$scope module SRAMcell_inst $end
$var wire 1 7*# BL1in $end
$var wire 1 8*# BL2in $end
$var wire 1 **# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9*# BL1out $end
$var reg 1 :*# I_bar $end
$var reg 1 ;*# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 <*# k $end
$scope module SRAMcell_inst $end
$var wire 1 =*# BL1in $end
$var wire 1 >*# BL2in $end
$var wire 1 **# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?*# BL1out $end
$var reg 1 @*# I_bar $end
$var reg 1 A*# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 B*# k $end
$scope module SRAMcell_inst $end
$var wire 1 C*# BL1in $end
$var wire 1 D*# BL2in $end
$var wire 1 **# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E*# BL1out $end
$var reg 1 F*# I_bar $end
$var reg 1 G*# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 H*# k $end
$scope module SRAMcell_inst $end
$var wire 1 I*# BL1in $end
$var wire 1 J*# BL2in $end
$var wire 1 **# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K*# BL1out $end
$var reg 1 L*# I_bar $end
$var reg 1 M*# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 N*# k $end
$scope module SRAMcell_inst $end
$var wire 1 O*# BL1in $end
$var wire 1 P*# BL2in $end
$var wire 1 **# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q*# BL1out $end
$var reg 1 R*# I_bar $end
$var reg 1 S*# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 T*# k $end
$scope module SRAMcell_inst $end
$var wire 1 U*# BL1in $end
$var wire 1 V*# BL2in $end
$var wire 1 **# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W*# BL1out $end
$var reg 1 X*# I_bar $end
$var reg 1 Y*# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Z*# k $end
$scope module SRAMcell_inst $end
$var wire 1 [*# BL1in $end
$var wire 1 \*# BL2in $end
$var wire 1 **# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]*# BL1out $end
$var reg 1 ^*# I_bar $end
$var reg 1 _*# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 `*# i $end
$scope module SRAMbyte_inst $end
$var wire 1 a*# WL $end
$var wire 1 & clk $end
$var wire 8 b*# datain [7:0] $end
$var wire 8 c*# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 d*# BL1out [7:0] $end
$var reg 8 e*# BL1in [7:0] $end
$var reg 8 f*# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 g*# k $end
$scope module SRAMcell_inst $end
$var wire 1 h*# BL1in $end
$var wire 1 i*# BL2in $end
$var wire 1 a*# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j*# BL1out $end
$var reg 1 k*# I_bar $end
$var reg 1 l*# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 m*# k $end
$scope module SRAMcell_inst $end
$var wire 1 n*# BL1in $end
$var wire 1 o*# BL2in $end
$var wire 1 a*# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p*# BL1out $end
$var reg 1 q*# I_bar $end
$var reg 1 r*# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 s*# k $end
$scope module SRAMcell_inst $end
$var wire 1 t*# BL1in $end
$var wire 1 u*# BL2in $end
$var wire 1 a*# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v*# BL1out $end
$var reg 1 w*# I_bar $end
$var reg 1 x*# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 y*# k $end
$scope module SRAMcell_inst $end
$var wire 1 z*# BL1in $end
$var wire 1 {*# BL2in $end
$var wire 1 a*# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |*# BL1out $end
$var reg 1 }*# I_bar $end
$var reg 1 ~*# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 !+# k $end
$scope module SRAMcell_inst $end
$var wire 1 "+# BL1in $end
$var wire 1 #+# BL2in $end
$var wire 1 a*# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $+# BL1out $end
$var reg 1 %+# I_bar $end
$var reg 1 &+# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 '+# k $end
$scope module SRAMcell_inst $end
$var wire 1 (+# BL1in $end
$var wire 1 )+# BL2in $end
$var wire 1 a*# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *+# BL1out $end
$var reg 1 ++# I_bar $end
$var reg 1 ,+# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 -+# k $end
$scope module SRAMcell_inst $end
$var wire 1 .+# BL1in $end
$var wire 1 /+# BL2in $end
$var wire 1 a*# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0+# BL1out $end
$var reg 1 1+# I_bar $end
$var reg 1 2+# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 3+# k $end
$scope module SRAMcell_inst $end
$var wire 1 4+# BL1in $end
$var wire 1 5+# BL2in $end
$var wire 1 a*# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6+# BL1out $end
$var reg 1 7+# I_bar $end
$var reg 1 8+# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 9+# i $end
$scope module SRAMbyte_inst $end
$var wire 1 :+# WL $end
$var wire 1 & clk $end
$var wire 8 ;+# datain [7:0] $end
$var wire 8 <+# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 =+# BL1out [7:0] $end
$var reg 8 >+# BL1in [7:0] $end
$var reg 8 ?+# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 @+# k $end
$scope module SRAMcell_inst $end
$var wire 1 A+# BL1in $end
$var wire 1 B+# BL2in $end
$var wire 1 :+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C+# BL1out $end
$var reg 1 D+# I_bar $end
$var reg 1 E+# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 F+# k $end
$scope module SRAMcell_inst $end
$var wire 1 G+# BL1in $end
$var wire 1 H+# BL2in $end
$var wire 1 :+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I+# BL1out $end
$var reg 1 J+# I_bar $end
$var reg 1 K+# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 L+# k $end
$scope module SRAMcell_inst $end
$var wire 1 M+# BL1in $end
$var wire 1 N+# BL2in $end
$var wire 1 :+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O+# BL1out $end
$var reg 1 P+# I_bar $end
$var reg 1 Q+# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 R+# k $end
$scope module SRAMcell_inst $end
$var wire 1 S+# BL1in $end
$var wire 1 T+# BL2in $end
$var wire 1 :+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U+# BL1out $end
$var reg 1 V+# I_bar $end
$var reg 1 W+# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 X+# k $end
$scope module SRAMcell_inst $end
$var wire 1 Y+# BL1in $end
$var wire 1 Z+# BL2in $end
$var wire 1 :+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [+# BL1out $end
$var reg 1 \+# I_bar $end
$var reg 1 ]+# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ^+# k $end
$scope module SRAMcell_inst $end
$var wire 1 _+# BL1in $end
$var wire 1 `+# BL2in $end
$var wire 1 :+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a+# BL1out $end
$var reg 1 b+# I_bar $end
$var reg 1 c+# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 d+# k $end
$scope module SRAMcell_inst $end
$var wire 1 e+# BL1in $end
$var wire 1 f+# BL2in $end
$var wire 1 :+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g+# BL1out $end
$var reg 1 h+# I_bar $end
$var reg 1 i+# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 j+# k $end
$scope module SRAMcell_inst $end
$var wire 1 k+# BL1in $end
$var wire 1 l+# BL2in $end
$var wire 1 :+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m+# BL1out $end
$var reg 1 n+# I_bar $end
$var reg 1 o+# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[83] $end
$var parameter 8 p+# i $end
$scope module SRAMaddress_inst $end
$var wire 1 q+# WL $end
$var wire 4 r+# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 s+# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 t+# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 u+# i $end
$scope module SRAMbyte_inst $end
$var wire 1 v+# WL $end
$var wire 1 & clk $end
$var wire 8 w+# datain [7:0] $end
$var wire 8 x+# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 y+# BL1out [7:0] $end
$var reg 8 z+# BL1in [7:0] $end
$var reg 8 {+# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 |+# k $end
$scope module SRAMcell_inst $end
$var wire 1 }+# BL1in $end
$var wire 1 ~+# BL2in $end
$var wire 1 v+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !,# BL1out $end
$var reg 1 ",# I_bar $end
$var reg 1 #,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 $,# k $end
$scope module SRAMcell_inst $end
$var wire 1 %,# BL1in $end
$var wire 1 &,# BL2in $end
$var wire 1 v+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ',# BL1out $end
$var reg 1 (,# I_bar $end
$var reg 1 ),# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 *,# k $end
$scope module SRAMcell_inst $end
$var wire 1 +,# BL1in $end
$var wire 1 ,,# BL2in $end
$var wire 1 v+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -,# BL1out $end
$var reg 1 .,# I_bar $end
$var reg 1 /,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 0,# k $end
$scope module SRAMcell_inst $end
$var wire 1 1,# BL1in $end
$var wire 1 2,# BL2in $end
$var wire 1 v+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3,# BL1out $end
$var reg 1 4,# I_bar $end
$var reg 1 5,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 6,# k $end
$scope module SRAMcell_inst $end
$var wire 1 7,# BL1in $end
$var wire 1 8,# BL2in $end
$var wire 1 v+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9,# BL1out $end
$var reg 1 :,# I_bar $end
$var reg 1 ;,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 <,# k $end
$scope module SRAMcell_inst $end
$var wire 1 =,# BL1in $end
$var wire 1 >,# BL2in $end
$var wire 1 v+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?,# BL1out $end
$var reg 1 @,# I_bar $end
$var reg 1 A,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 B,# k $end
$scope module SRAMcell_inst $end
$var wire 1 C,# BL1in $end
$var wire 1 D,# BL2in $end
$var wire 1 v+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E,# BL1out $end
$var reg 1 F,# I_bar $end
$var reg 1 G,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 H,# k $end
$scope module SRAMcell_inst $end
$var wire 1 I,# BL1in $end
$var wire 1 J,# BL2in $end
$var wire 1 v+# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K,# BL1out $end
$var reg 1 L,# I_bar $end
$var reg 1 M,# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 N,# i $end
$scope module SRAMbyte_inst $end
$var wire 1 O,# WL $end
$var wire 1 & clk $end
$var wire 8 P,# datain [7:0] $end
$var wire 8 Q,# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 R,# BL1out [7:0] $end
$var reg 8 S,# BL1in [7:0] $end
$var reg 8 T,# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 U,# k $end
$scope module SRAMcell_inst $end
$var wire 1 V,# BL1in $end
$var wire 1 W,# BL2in $end
$var wire 1 O,# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X,# BL1out $end
$var reg 1 Y,# I_bar $end
$var reg 1 Z,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 [,# k $end
$scope module SRAMcell_inst $end
$var wire 1 \,# BL1in $end
$var wire 1 ],# BL2in $end
$var wire 1 O,# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^,# BL1out $end
$var reg 1 _,# I_bar $end
$var reg 1 `,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 a,# k $end
$scope module SRAMcell_inst $end
$var wire 1 b,# BL1in $end
$var wire 1 c,# BL2in $end
$var wire 1 O,# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d,# BL1out $end
$var reg 1 e,# I_bar $end
$var reg 1 f,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 g,# k $end
$scope module SRAMcell_inst $end
$var wire 1 h,# BL1in $end
$var wire 1 i,# BL2in $end
$var wire 1 O,# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j,# BL1out $end
$var reg 1 k,# I_bar $end
$var reg 1 l,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 m,# k $end
$scope module SRAMcell_inst $end
$var wire 1 n,# BL1in $end
$var wire 1 o,# BL2in $end
$var wire 1 O,# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p,# BL1out $end
$var reg 1 q,# I_bar $end
$var reg 1 r,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 s,# k $end
$scope module SRAMcell_inst $end
$var wire 1 t,# BL1in $end
$var wire 1 u,# BL2in $end
$var wire 1 O,# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v,# BL1out $end
$var reg 1 w,# I_bar $end
$var reg 1 x,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 y,# k $end
$scope module SRAMcell_inst $end
$var wire 1 z,# BL1in $end
$var wire 1 {,# BL2in $end
$var wire 1 O,# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |,# BL1out $end
$var reg 1 },# I_bar $end
$var reg 1 ~,# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 !-# k $end
$scope module SRAMcell_inst $end
$var wire 1 "-# BL1in $end
$var wire 1 #-# BL2in $end
$var wire 1 O,# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $-# BL1out $end
$var reg 1 %-# I_bar $end
$var reg 1 &-# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 '-# i $end
$scope module SRAMbyte_inst $end
$var wire 1 (-# WL $end
$var wire 1 & clk $end
$var wire 8 )-# datain [7:0] $end
$var wire 8 *-# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 +-# BL1out [7:0] $end
$var reg 8 ,-# BL1in [7:0] $end
$var reg 8 --# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 .-# k $end
$scope module SRAMcell_inst $end
$var wire 1 /-# BL1in $end
$var wire 1 0-# BL2in $end
$var wire 1 (-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1-# BL1out $end
$var reg 1 2-# I_bar $end
$var reg 1 3-# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 4-# k $end
$scope module SRAMcell_inst $end
$var wire 1 5-# BL1in $end
$var wire 1 6-# BL2in $end
$var wire 1 (-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7-# BL1out $end
$var reg 1 8-# I_bar $end
$var reg 1 9-# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 :-# k $end
$scope module SRAMcell_inst $end
$var wire 1 ;-# BL1in $end
$var wire 1 <-# BL2in $end
$var wire 1 (-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =-# BL1out $end
$var reg 1 >-# I_bar $end
$var reg 1 ?-# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 @-# k $end
$scope module SRAMcell_inst $end
$var wire 1 A-# BL1in $end
$var wire 1 B-# BL2in $end
$var wire 1 (-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C-# BL1out $end
$var reg 1 D-# I_bar $end
$var reg 1 E-# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 F-# k $end
$scope module SRAMcell_inst $end
$var wire 1 G-# BL1in $end
$var wire 1 H-# BL2in $end
$var wire 1 (-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I-# BL1out $end
$var reg 1 J-# I_bar $end
$var reg 1 K-# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 L-# k $end
$scope module SRAMcell_inst $end
$var wire 1 M-# BL1in $end
$var wire 1 N-# BL2in $end
$var wire 1 (-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O-# BL1out $end
$var reg 1 P-# I_bar $end
$var reg 1 Q-# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 R-# k $end
$scope module SRAMcell_inst $end
$var wire 1 S-# BL1in $end
$var wire 1 T-# BL2in $end
$var wire 1 (-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U-# BL1out $end
$var reg 1 V-# I_bar $end
$var reg 1 W-# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 X-# k $end
$scope module SRAMcell_inst $end
$var wire 1 Y-# BL1in $end
$var wire 1 Z-# BL2in $end
$var wire 1 (-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [-# BL1out $end
$var reg 1 \-# I_bar $end
$var reg 1 ]-# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 ^-# i $end
$scope module SRAMbyte_inst $end
$var wire 1 _-# WL $end
$var wire 1 & clk $end
$var wire 8 `-# datain [7:0] $end
$var wire 8 a-# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 b-# BL1out [7:0] $end
$var reg 8 c-# BL1in [7:0] $end
$var reg 8 d-# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 e-# k $end
$scope module SRAMcell_inst $end
$var wire 1 f-# BL1in $end
$var wire 1 g-# BL2in $end
$var wire 1 _-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h-# BL1out $end
$var reg 1 i-# I_bar $end
$var reg 1 j-# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 k-# k $end
$scope module SRAMcell_inst $end
$var wire 1 l-# BL1in $end
$var wire 1 m-# BL2in $end
$var wire 1 _-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n-# BL1out $end
$var reg 1 o-# I_bar $end
$var reg 1 p-# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 q-# k $end
$scope module SRAMcell_inst $end
$var wire 1 r-# BL1in $end
$var wire 1 s-# BL2in $end
$var wire 1 _-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t-# BL1out $end
$var reg 1 u-# I_bar $end
$var reg 1 v-# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 w-# k $end
$scope module SRAMcell_inst $end
$var wire 1 x-# BL1in $end
$var wire 1 y-# BL2in $end
$var wire 1 _-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z-# BL1out $end
$var reg 1 {-# I_bar $end
$var reg 1 |-# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 }-# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~-# BL1in $end
$var wire 1 !.# BL2in $end
$var wire 1 _-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ".# BL1out $end
$var reg 1 #.# I_bar $end
$var reg 1 $.# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 %.# k $end
$scope module SRAMcell_inst $end
$var wire 1 &.# BL1in $end
$var wire 1 '.# BL2in $end
$var wire 1 _-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (.# BL1out $end
$var reg 1 ).# I_bar $end
$var reg 1 *.# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 +.# k $end
$scope module SRAMcell_inst $end
$var wire 1 ,.# BL1in $end
$var wire 1 -.# BL2in $end
$var wire 1 _-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ..# BL1out $end
$var reg 1 /.# I_bar $end
$var reg 1 0.# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 1.# k $end
$scope module SRAMcell_inst $end
$var wire 1 2.# BL1in $end
$var wire 1 3.# BL2in $end
$var wire 1 _-# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4.# BL1out $end
$var reg 1 5.# I_bar $end
$var reg 1 6.# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[84] $end
$var parameter 8 7.# i $end
$scope module SRAMaddress_inst $end
$var wire 1 8.# WL $end
$var wire 4 9.# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 :.# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 ;.# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 <.# i $end
$scope module SRAMbyte_inst $end
$var wire 1 =.# WL $end
$var wire 1 & clk $end
$var wire 8 >.# datain [7:0] $end
$var wire 8 ?.# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 @.# BL1out [7:0] $end
$var reg 8 A.# BL1in [7:0] $end
$var reg 8 B.# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 C.# k $end
$scope module SRAMcell_inst $end
$var wire 1 D.# BL1in $end
$var wire 1 E.# BL2in $end
$var wire 1 =.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F.# BL1out $end
$var reg 1 G.# I_bar $end
$var reg 1 H.# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 I.# k $end
$scope module SRAMcell_inst $end
$var wire 1 J.# BL1in $end
$var wire 1 K.# BL2in $end
$var wire 1 =.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L.# BL1out $end
$var reg 1 M.# I_bar $end
$var reg 1 N.# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 O.# k $end
$scope module SRAMcell_inst $end
$var wire 1 P.# BL1in $end
$var wire 1 Q.# BL2in $end
$var wire 1 =.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R.# BL1out $end
$var reg 1 S.# I_bar $end
$var reg 1 T.# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 U.# k $end
$scope module SRAMcell_inst $end
$var wire 1 V.# BL1in $end
$var wire 1 W.# BL2in $end
$var wire 1 =.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X.# BL1out $end
$var reg 1 Y.# I_bar $end
$var reg 1 Z.# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 [.# k $end
$scope module SRAMcell_inst $end
$var wire 1 \.# BL1in $end
$var wire 1 ].# BL2in $end
$var wire 1 =.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^.# BL1out $end
$var reg 1 _.# I_bar $end
$var reg 1 `.# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 a.# k $end
$scope module SRAMcell_inst $end
$var wire 1 b.# BL1in $end
$var wire 1 c.# BL2in $end
$var wire 1 =.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d.# BL1out $end
$var reg 1 e.# I_bar $end
$var reg 1 f.# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 g.# k $end
$scope module SRAMcell_inst $end
$var wire 1 h.# BL1in $end
$var wire 1 i.# BL2in $end
$var wire 1 =.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j.# BL1out $end
$var reg 1 k.# I_bar $end
$var reg 1 l.# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 m.# k $end
$scope module SRAMcell_inst $end
$var wire 1 n.# BL1in $end
$var wire 1 o.# BL2in $end
$var wire 1 =.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p.# BL1out $end
$var reg 1 q.# I_bar $end
$var reg 1 r.# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 s.# i $end
$scope module SRAMbyte_inst $end
$var wire 1 t.# WL $end
$var wire 1 & clk $end
$var wire 8 u.# datain [7:0] $end
$var wire 8 v.# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 w.# BL1out [7:0] $end
$var reg 8 x.# BL1in [7:0] $end
$var reg 8 y.# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 z.# k $end
$scope module SRAMcell_inst $end
$var wire 1 {.# BL1in $end
$var wire 1 |.# BL2in $end
$var wire 1 t.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }.# BL1out $end
$var reg 1 ~.# I_bar $end
$var reg 1 !/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 "/# k $end
$scope module SRAMcell_inst $end
$var wire 1 #/# BL1in $end
$var wire 1 $/# BL2in $end
$var wire 1 t.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %/# BL1out $end
$var reg 1 &/# I_bar $end
$var reg 1 '/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 (/# k $end
$scope module SRAMcell_inst $end
$var wire 1 )/# BL1in $end
$var wire 1 */# BL2in $end
$var wire 1 t.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +/# BL1out $end
$var reg 1 ,/# I_bar $end
$var reg 1 -/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ./# k $end
$scope module SRAMcell_inst $end
$var wire 1 //# BL1in $end
$var wire 1 0/# BL2in $end
$var wire 1 t.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1/# BL1out $end
$var reg 1 2/# I_bar $end
$var reg 1 3/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 4/# k $end
$scope module SRAMcell_inst $end
$var wire 1 5/# BL1in $end
$var wire 1 6/# BL2in $end
$var wire 1 t.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7/# BL1out $end
$var reg 1 8/# I_bar $end
$var reg 1 9/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 :/# k $end
$scope module SRAMcell_inst $end
$var wire 1 ;/# BL1in $end
$var wire 1 </# BL2in $end
$var wire 1 t.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =/# BL1out $end
$var reg 1 >/# I_bar $end
$var reg 1 ?/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 @/# k $end
$scope module SRAMcell_inst $end
$var wire 1 A/# BL1in $end
$var wire 1 B/# BL2in $end
$var wire 1 t.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C/# BL1out $end
$var reg 1 D/# I_bar $end
$var reg 1 E/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 F/# k $end
$scope module SRAMcell_inst $end
$var wire 1 G/# BL1in $end
$var wire 1 H/# BL2in $end
$var wire 1 t.# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I/# BL1out $end
$var reg 1 J/# I_bar $end
$var reg 1 K/# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 L/# i $end
$scope module SRAMbyte_inst $end
$var wire 1 M/# WL $end
$var wire 1 & clk $end
$var wire 8 N/# datain [7:0] $end
$var wire 8 O/# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 P/# BL1out [7:0] $end
$var reg 8 Q/# BL1in [7:0] $end
$var reg 8 R/# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 S/# k $end
$scope module SRAMcell_inst $end
$var wire 1 T/# BL1in $end
$var wire 1 U/# BL2in $end
$var wire 1 M/# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V/# BL1out $end
$var reg 1 W/# I_bar $end
$var reg 1 X/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Y/# k $end
$scope module SRAMcell_inst $end
$var wire 1 Z/# BL1in $end
$var wire 1 [/# BL2in $end
$var wire 1 M/# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \/# BL1out $end
$var reg 1 ]/# I_bar $end
$var reg 1 ^/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 _/# k $end
$scope module SRAMcell_inst $end
$var wire 1 `/# BL1in $end
$var wire 1 a/# BL2in $end
$var wire 1 M/# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b/# BL1out $end
$var reg 1 c/# I_bar $end
$var reg 1 d/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 e/# k $end
$scope module SRAMcell_inst $end
$var wire 1 f/# BL1in $end
$var wire 1 g/# BL2in $end
$var wire 1 M/# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h/# BL1out $end
$var reg 1 i/# I_bar $end
$var reg 1 j/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 k/# k $end
$scope module SRAMcell_inst $end
$var wire 1 l/# BL1in $end
$var wire 1 m/# BL2in $end
$var wire 1 M/# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n/# BL1out $end
$var reg 1 o/# I_bar $end
$var reg 1 p/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 q/# k $end
$scope module SRAMcell_inst $end
$var wire 1 r/# BL1in $end
$var wire 1 s/# BL2in $end
$var wire 1 M/# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t/# BL1out $end
$var reg 1 u/# I_bar $end
$var reg 1 v/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 w/# k $end
$scope module SRAMcell_inst $end
$var wire 1 x/# BL1in $end
$var wire 1 y/# BL2in $end
$var wire 1 M/# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z/# BL1out $end
$var reg 1 {/# I_bar $end
$var reg 1 |/# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 }/# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~/# BL1in $end
$var wire 1 !0# BL2in $end
$var wire 1 M/# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "0# BL1out $end
$var reg 1 #0# I_bar $end
$var reg 1 $0# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 %0# i $end
$scope module SRAMbyte_inst $end
$var wire 1 &0# WL $end
$var wire 1 & clk $end
$var wire 8 '0# datain [7:0] $end
$var wire 8 (0# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 )0# BL1out [7:0] $end
$var reg 8 *0# BL1in [7:0] $end
$var reg 8 +0# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ,0# k $end
$scope module SRAMcell_inst $end
$var wire 1 -0# BL1in $end
$var wire 1 .0# BL2in $end
$var wire 1 &0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /0# BL1out $end
$var reg 1 00# I_bar $end
$var reg 1 10# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 20# k $end
$scope module SRAMcell_inst $end
$var wire 1 30# BL1in $end
$var wire 1 40# BL2in $end
$var wire 1 &0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 50# BL1out $end
$var reg 1 60# I_bar $end
$var reg 1 70# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 80# k $end
$scope module SRAMcell_inst $end
$var wire 1 90# BL1in $end
$var wire 1 :0# BL2in $end
$var wire 1 &0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;0# BL1out $end
$var reg 1 <0# I_bar $end
$var reg 1 =0# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 >0# k $end
$scope module SRAMcell_inst $end
$var wire 1 ?0# BL1in $end
$var wire 1 @0# BL2in $end
$var wire 1 &0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A0# BL1out $end
$var reg 1 B0# I_bar $end
$var reg 1 C0# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 D0# k $end
$scope module SRAMcell_inst $end
$var wire 1 E0# BL1in $end
$var wire 1 F0# BL2in $end
$var wire 1 &0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G0# BL1out $end
$var reg 1 H0# I_bar $end
$var reg 1 I0# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 J0# k $end
$scope module SRAMcell_inst $end
$var wire 1 K0# BL1in $end
$var wire 1 L0# BL2in $end
$var wire 1 &0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M0# BL1out $end
$var reg 1 N0# I_bar $end
$var reg 1 O0# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 P0# k $end
$scope module SRAMcell_inst $end
$var wire 1 Q0# BL1in $end
$var wire 1 R0# BL2in $end
$var wire 1 &0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S0# BL1out $end
$var reg 1 T0# I_bar $end
$var reg 1 U0# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 V0# k $end
$scope module SRAMcell_inst $end
$var wire 1 W0# BL1in $end
$var wire 1 X0# BL2in $end
$var wire 1 &0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y0# BL1out $end
$var reg 1 Z0# I_bar $end
$var reg 1 [0# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[85] $end
$var parameter 8 \0# i $end
$scope module SRAMaddress_inst $end
$var wire 1 ]0# WL $end
$var wire 4 ^0# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 _0# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 `0# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 a0# i $end
$scope module SRAMbyte_inst $end
$var wire 1 b0# WL $end
$var wire 1 & clk $end
$var wire 8 c0# datain [7:0] $end
$var wire 8 d0# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 e0# BL1out [7:0] $end
$var reg 8 f0# BL1in [7:0] $end
$var reg 8 g0# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 h0# k $end
$scope module SRAMcell_inst $end
$var wire 1 i0# BL1in $end
$var wire 1 j0# BL2in $end
$var wire 1 b0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k0# BL1out $end
$var reg 1 l0# I_bar $end
$var reg 1 m0# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 n0# k $end
$scope module SRAMcell_inst $end
$var wire 1 o0# BL1in $end
$var wire 1 p0# BL2in $end
$var wire 1 b0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q0# BL1out $end
$var reg 1 r0# I_bar $end
$var reg 1 s0# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 t0# k $end
$scope module SRAMcell_inst $end
$var wire 1 u0# BL1in $end
$var wire 1 v0# BL2in $end
$var wire 1 b0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w0# BL1out $end
$var reg 1 x0# I_bar $end
$var reg 1 y0# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 z0# k $end
$scope module SRAMcell_inst $end
$var wire 1 {0# BL1in $end
$var wire 1 |0# BL2in $end
$var wire 1 b0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }0# BL1out $end
$var reg 1 ~0# I_bar $end
$var reg 1 !1# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 "1# k $end
$scope module SRAMcell_inst $end
$var wire 1 #1# BL1in $end
$var wire 1 $1# BL2in $end
$var wire 1 b0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %1# BL1out $end
$var reg 1 &1# I_bar $end
$var reg 1 '1# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 (1# k $end
$scope module SRAMcell_inst $end
$var wire 1 )1# BL1in $end
$var wire 1 *1# BL2in $end
$var wire 1 b0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +1# BL1out $end
$var reg 1 ,1# I_bar $end
$var reg 1 -1# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 .1# k $end
$scope module SRAMcell_inst $end
$var wire 1 /1# BL1in $end
$var wire 1 01# BL2in $end
$var wire 1 b0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 11# BL1out $end
$var reg 1 21# I_bar $end
$var reg 1 31# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 41# k $end
$scope module SRAMcell_inst $end
$var wire 1 51# BL1in $end
$var wire 1 61# BL2in $end
$var wire 1 b0# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 71# BL1out $end
$var reg 1 81# I_bar $end
$var reg 1 91# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 :1# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ;1# WL $end
$var wire 1 & clk $end
$var wire 8 <1# datain [7:0] $end
$var wire 8 =1# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 >1# BL1out [7:0] $end
$var reg 8 ?1# BL1in [7:0] $end
$var reg 8 @1# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 A1# k $end
$scope module SRAMcell_inst $end
$var wire 1 B1# BL1in $end
$var wire 1 C1# BL2in $end
$var wire 1 ;1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D1# BL1out $end
$var reg 1 E1# I_bar $end
$var reg 1 F1# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 G1# k $end
$scope module SRAMcell_inst $end
$var wire 1 H1# BL1in $end
$var wire 1 I1# BL2in $end
$var wire 1 ;1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J1# BL1out $end
$var reg 1 K1# I_bar $end
$var reg 1 L1# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 M1# k $end
$scope module SRAMcell_inst $end
$var wire 1 N1# BL1in $end
$var wire 1 O1# BL2in $end
$var wire 1 ;1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P1# BL1out $end
$var reg 1 Q1# I_bar $end
$var reg 1 R1# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 S1# k $end
$scope module SRAMcell_inst $end
$var wire 1 T1# BL1in $end
$var wire 1 U1# BL2in $end
$var wire 1 ;1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V1# BL1out $end
$var reg 1 W1# I_bar $end
$var reg 1 X1# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Y1# k $end
$scope module SRAMcell_inst $end
$var wire 1 Z1# BL1in $end
$var wire 1 [1# BL2in $end
$var wire 1 ;1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \1# BL1out $end
$var reg 1 ]1# I_bar $end
$var reg 1 ^1# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 _1# k $end
$scope module SRAMcell_inst $end
$var wire 1 `1# BL1in $end
$var wire 1 a1# BL2in $end
$var wire 1 ;1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b1# BL1out $end
$var reg 1 c1# I_bar $end
$var reg 1 d1# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 e1# k $end
$scope module SRAMcell_inst $end
$var wire 1 f1# BL1in $end
$var wire 1 g1# BL2in $end
$var wire 1 ;1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h1# BL1out $end
$var reg 1 i1# I_bar $end
$var reg 1 j1# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 k1# k $end
$scope module SRAMcell_inst $end
$var wire 1 l1# BL1in $end
$var wire 1 m1# BL2in $end
$var wire 1 ;1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n1# BL1out $end
$var reg 1 o1# I_bar $end
$var reg 1 p1# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 q1# i $end
$scope module SRAMbyte_inst $end
$var wire 1 r1# WL $end
$var wire 1 & clk $end
$var wire 8 s1# datain [7:0] $end
$var wire 8 t1# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 u1# BL1out [7:0] $end
$var reg 8 v1# BL1in [7:0] $end
$var reg 8 w1# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 x1# k $end
$scope module SRAMcell_inst $end
$var wire 1 y1# BL1in $end
$var wire 1 z1# BL2in $end
$var wire 1 r1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {1# BL1out $end
$var reg 1 |1# I_bar $end
$var reg 1 }1# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ~1# k $end
$scope module SRAMcell_inst $end
$var wire 1 !2# BL1in $end
$var wire 1 "2# BL2in $end
$var wire 1 r1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #2# BL1out $end
$var reg 1 $2# I_bar $end
$var reg 1 %2# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 &2# k $end
$scope module SRAMcell_inst $end
$var wire 1 '2# BL1in $end
$var wire 1 (2# BL2in $end
$var wire 1 r1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )2# BL1out $end
$var reg 1 *2# I_bar $end
$var reg 1 +2# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ,2# k $end
$scope module SRAMcell_inst $end
$var wire 1 -2# BL1in $end
$var wire 1 .2# BL2in $end
$var wire 1 r1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /2# BL1out $end
$var reg 1 02# I_bar $end
$var reg 1 12# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 22# k $end
$scope module SRAMcell_inst $end
$var wire 1 32# BL1in $end
$var wire 1 42# BL2in $end
$var wire 1 r1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 52# BL1out $end
$var reg 1 62# I_bar $end
$var reg 1 72# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 82# k $end
$scope module SRAMcell_inst $end
$var wire 1 92# BL1in $end
$var wire 1 :2# BL2in $end
$var wire 1 r1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;2# BL1out $end
$var reg 1 <2# I_bar $end
$var reg 1 =2# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 >2# k $end
$scope module SRAMcell_inst $end
$var wire 1 ?2# BL1in $end
$var wire 1 @2# BL2in $end
$var wire 1 r1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A2# BL1out $end
$var reg 1 B2# I_bar $end
$var reg 1 C2# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 D2# k $end
$scope module SRAMcell_inst $end
$var wire 1 E2# BL1in $end
$var wire 1 F2# BL2in $end
$var wire 1 r1# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G2# BL1out $end
$var reg 1 H2# I_bar $end
$var reg 1 I2# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 J2# i $end
$scope module SRAMbyte_inst $end
$var wire 1 K2# WL $end
$var wire 1 & clk $end
$var wire 8 L2# datain [7:0] $end
$var wire 8 M2# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 N2# BL1out [7:0] $end
$var reg 8 O2# BL1in [7:0] $end
$var reg 8 P2# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Q2# k $end
$scope module SRAMcell_inst $end
$var wire 1 R2# BL1in $end
$var wire 1 S2# BL2in $end
$var wire 1 K2# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T2# BL1out $end
$var reg 1 U2# I_bar $end
$var reg 1 V2# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 W2# k $end
$scope module SRAMcell_inst $end
$var wire 1 X2# BL1in $end
$var wire 1 Y2# BL2in $end
$var wire 1 K2# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z2# BL1out $end
$var reg 1 [2# I_bar $end
$var reg 1 \2# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ]2# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^2# BL1in $end
$var wire 1 _2# BL2in $end
$var wire 1 K2# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `2# BL1out $end
$var reg 1 a2# I_bar $end
$var reg 1 b2# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 c2# k $end
$scope module SRAMcell_inst $end
$var wire 1 d2# BL1in $end
$var wire 1 e2# BL2in $end
$var wire 1 K2# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f2# BL1out $end
$var reg 1 g2# I_bar $end
$var reg 1 h2# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 i2# k $end
$scope module SRAMcell_inst $end
$var wire 1 j2# BL1in $end
$var wire 1 k2# BL2in $end
$var wire 1 K2# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l2# BL1out $end
$var reg 1 m2# I_bar $end
$var reg 1 n2# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 o2# k $end
$scope module SRAMcell_inst $end
$var wire 1 p2# BL1in $end
$var wire 1 q2# BL2in $end
$var wire 1 K2# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r2# BL1out $end
$var reg 1 s2# I_bar $end
$var reg 1 t2# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 u2# k $end
$scope module SRAMcell_inst $end
$var wire 1 v2# BL1in $end
$var wire 1 w2# BL2in $end
$var wire 1 K2# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x2# BL1out $end
$var reg 1 y2# I_bar $end
$var reg 1 z2# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 {2# k $end
$scope module SRAMcell_inst $end
$var wire 1 |2# BL1in $end
$var wire 1 }2# BL2in $end
$var wire 1 K2# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~2# BL1out $end
$var reg 1 !3# I_bar $end
$var reg 1 "3# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[86] $end
$var parameter 8 #3# i $end
$scope module SRAMaddress_inst $end
$var wire 1 $3# WL $end
$var wire 4 %3# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 &3# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 '3# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 (3# i $end
$scope module SRAMbyte_inst $end
$var wire 1 )3# WL $end
$var wire 1 & clk $end
$var wire 8 *3# datain [7:0] $end
$var wire 8 +3# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ,3# BL1out [7:0] $end
$var reg 8 -3# BL1in [7:0] $end
$var reg 8 .3# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 /3# k $end
$scope module SRAMcell_inst $end
$var wire 1 03# BL1in $end
$var wire 1 13# BL2in $end
$var wire 1 )3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 23# BL1out $end
$var reg 1 33# I_bar $end
$var reg 1 43# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 53# k $end
$scope module SRAMcell_inst $end
$var wire 1 63# BL1in $end
$var wire 1 73# BL2in $end
$var wire 1 )3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 83# BL1out $end
$var reg 1 93# I_bar $end
$var reg 1 :3# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ;3# k $end
$scope module SRAMcell_inst $end
$var wire 1 <3# BL1in $end
$var wire 1 =3# BL2in $end
$var wire 1 )3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >3# BL1out $end
$var reg 1 ?3# I_bar $end
$var reg 1 @3# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 A3# k $end
$scope module SRAMcell_inst $end
$var wire 1 B3# BL1in $end
$var wire 1 C3# BL2in $end
$var wire 1 )3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D3# BL1out $end
$var reg 1 E3# I_bar $end
$var reg 1 F3# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 G3# k $end
$scope module SRAMcell_inst $end
$var wire 1 H3# BL1in $end
$var wire 1 I3# BL2in $end
$var wire 1 )3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J3# BL1out $end
$var reg 1 K3# I_bar $end
$var reg 1 L3# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 M3# k $end
$scope module SRAMcell_inst $end
$var wire 1 N3# BL1in $end
$var wire 1 O3# BL2in $end
$var wire 1 )3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P3# BL1out $end
$var reg 1 Q3# I_bar $end
$var reg 1 R3# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 S3# k $end
$scope module SRAMcell_inst $end
$var wire 1 T3# BL1in $end
$var wire 1 U3# BL2in $end
$var wire 1 )3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V3# BL1out $end
$var reg 1 W3# I_bar $end
$var reg 1 X3# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Y3# k $end
$scope module SRAMcell_inst $end
$var wire 1 Z3# BL1in $end
$var wire 1 [3# BL2in $end
$var wire 1 )3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \3# BL1out $end
$var reg 1 ]3# I_bar $end
$var reg 1 ^3# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 _3# i $end
$scope module SRAMbyte_inst $end
$var wire 1 `3# WL $end
$var wire 1 & clk $end
$var wire 8 a3# datain [7:0] $end
$var wire 8 b3# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 c3# BL1out [7:0] $end
$var reg 8 d3# BL1in [7:0] $end
$var reg 8 e3# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 f3# k $end
$scope module SRAMcell_inst $end
$var wire 1 g3# BL1in $end
$var wire 1 h3# BL2in $end
$var wire 1 `3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i3# BL1out $end
$var reg 1 j3# I_bar $end
$var reg 1 k3# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 l3# k $end
$scope module SRAMcell_inst $end
$var wire 1 m3# BL1in $end
$var wire 1 n3# BL2in $end
$var wire 1 `3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o3# BL1out $end
$var reg 1 p3# I_bar $end
$var reg 1 q3# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 r3# k $end
$scope module SRAMcell_inst $end
$var wire 1 s3# BL1in $end
$var wire 1 t3# BL2in $end
$var wire 1 `3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u3# BL1out $end
$var reg 1 v3# I_bar $end
$var reg 1 w3# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 x3# k $end
$scope module SRAMcell_inst $end
$var wire 1 y3# BL1in $end
$var wire 1 z3# BL2in $end
$var wire 1 `3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {3# BL1out $end
$var reg 1 |3# I_bar $end
$var reg 1 }3# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ~3# k $end
$scope module SRAMcell_inst $end
$var wire 1 !4# BL1in $end
$var wire 1 "4# BL2in $end
$var wire 1 `3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #4# BL1out $end
$var reg 1 $4# I_bar $end
$var reg 1 %4# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 &4# k $end
$scope module SRAMcell_inst $end
$var wire 1 '4# BL1in $end
$var wire 1 (4# BL2in $end
$var wire 1 `3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )4# BL1out $end
$var reg 1 *4# I_bar $end
$var reg 1 +4# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ,4# k $end
$scope module SRAMcell_inst $end
$var wire 1 -4# BL1in $end
$var wire 1 .4# BL2in $end
$var wire 1 `3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /4# BL1out $end
$var reg 1 04# I_bar $end
$var reg 1 14# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 24# k $end
$scope module SRAMcell_inst $end
$var wire 1 34# BL1in $end
$var wire 1 44# BL2in $end
$var wire 1 `3# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 54# BL1out $end
$var reg 1 64# I_bar $end
$var reg 1 74# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 84# i $end
$scope module SRAMbyte_inst $end
$var wire 1 94# WL $end
$var wire 1 & clk $end
$var wire 8 :4# datain [7:0] $end
$var wire 8 ;4# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 <4# BL1out [7:0] $end
$var reg 8 =4# BL1in [7:0] $end
$var reg 8 >4# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ?4# k $end
$scope module SRAMcell_inst $end
$var wire 1 @4# BL1in $end
$var wire 1 A4# BL2in $end
$var wire 1 94# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B4# BL1out $end
$var reg 1 C4# I_bar $end
$var reg 1 D4# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 E4# k $end
$scope module SRAMcell_inst $end
$var wire 1 F4# BL1in $end
$var wire 1 G4# BL2in $end
$var wire 1 94# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H4# BL1out $end
$var reg 1 I4# I_bar $end
$var reg 1 J4# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 K4# k $end
$scope module SRAMcell_inst $end
$var wire 1 L4# BL1in $end
$var wire 1 M4# BL2in $end
$var wire 1 94# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N4# BL1out $end
$var reg 1 O4# I_bar $end
$var reg 1 P4# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Q4# k $end
$scope module SRAMcell_inst $end
$var wire 1 R4# BL1in $end
$var wire 1 S4# BL2in $end
$var wire 1 94# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T4# BL1out $end
$var reg 1 U4# I_bar $end
$var reg 1 V4# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 W4# k $end
$scope module SRAMcell_inst $end
$var wire 1 X4# BL1in $end
$var wire 1 Y4# BL2in $end
$var wire 1 94# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z4# BL1out $end
$var reg 1 [4# I_bar $end
$var reg 1 \4# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ]4# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^4# BL1in $end
$var wire 1 _4# BL2in $end
$var wire 1 94# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `4# BL1out $end
$var reg 1 a4# I_bar $end
$var reg 1 b4# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 c4# k $end
$scope module SRAMcell_inst $end
$var wire 1 d4# BL1in $end
$var wire 1 e4# BL2in $end
$var wire 1 94# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f4# BL1out $end
$var reg 1 g4# I_bar $end
$var reg 1 h4# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 i4# k $end
$scope module SRAMcell_inst $end
$var wire 1 j4# BL1in $end
$var wire 1 k4# BL2in $end
$var wire 1 94# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l4# BL1out $end
$var reg 1 m4# I_bar $end
$var reg 1 n4# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 o4# i $end
$scope module SRAMbyte_inst $end
$var wire 1 p4# WL $end
$var wire 1 & clk $end
$var wire 8 q4# datain [7:0] $end
$var wire 8 r4# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 s4# BL1out [7:0] $end
$var reg 8 t4# BL1in [7:0] $end
$var reg 8 u4# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 v4# k $end
$scope module SRAMcell_inst $end
$var wire 1 w4# BL1in $end
$var wire 1 x4# BL2in $end
$var wire 1 p4# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y4# BL1out $end
$var reg 1 z4# I_bar $end
$var reg 1 {4# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 |4# k $end
$scope module SRAMcell_inst $end
$var wire 1 }4# BL1in $end
$var wire 1 ~4# BL2in $end
$var wire 1 p4# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !5# BL1out $end
$var reg 1 "5# I_bar $end
$var reg 1 #5# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 $5# k $end
$scope module SRAMcell_inst $end
$var wire 1 %5# BL1in $end
$var wire 1 &5# BL2in $end
$var wire 1 p4# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '5# BL1out $end
$var reg 1 (5# I_bar $end
$var reg 1 )5# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 *5# k $end
$scope module SRAMcell_inst $end
$var wire 1 +5# BL1in $end
$var wire 1 ,5# BL2in $end
$var wire 1 p4# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -5# BL1out $end
$var reg 1 .5# I_bar $end
$var reg 1 /5# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 05# k $end
$scope module SRAMcell_inst $end
$var wire 1 15# BL1in $end
$var wire 1 25# BL2in $end
$var wire 1 p4# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 35# BL1out $end
$var reg 1 45# I_bar $end
$var reg 1 55# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 65# k $end
$scope module SRAMcell_inst $end
$var wire 1 75# BL1in $end
$var wire 1 85# BL2in $end
$var wire 1 p4# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 95# BL1out $end
$var reg 1 :5# I_bar $end
$var reg 1 ;5# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 <5# k $end
$scope module SRAMcell_inst $end
$var wire 1 =5# BL1in $end
$var wire 1 >5# BL2in $end
$var wire 1 p4# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?5# BL1out $end
$var reg 1 @5# I_bar $end
$var reg 1 A5# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 B5# k $end
$scope module SRAMcell_inst $end
$var wire 1 C5# BL1in $end
$var wire 1 D5# BL2in $end
$var wire 1 p4# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E5# BL1out $end
$var reg 1 F5# I_bar $end
$var reg 1 G5# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[87] $end
$var parameter 8 H5# i $end
$scope module SRAMaddress_inst $end
$var wire 1 I5# WL $end
$var wire 4 J5# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 K5# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 L5# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 M5# i $end
$scope module SRAMbyte_inst $end
$var wire 1 N5# WL $end
$var wire 1 & clk $end
$var wire 8 O5# datain [7:0] $end
$var wire 8 P5# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Q5# BL1out [7:0] $end
$var reg 8 R5# BL1in [7:0] $end
$var reg 8 S5# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 T5# k $end
$scope module SRAMcell_inst $end
$var wire 1 U5# BL1in $end
$var wire 1 V5# BL2in $end
$var wire 1 N5# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W5# BL1out $end
$var reg 1 X5# I_bar $end
$var reg 1 Y5# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Z5# k $end
$scope module SRAMcell_inst $end
$var wire 1 [5# BL1in $end
$var wire 1 \5# BL2in $end
$var wire 1 N5# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]5# BL1out $end
$var reg 1 ^5# I_bar $end
$var reg 1 _5# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 `5# k $end
$scope module SRAMcell_inst $end
$var wire 1 a5# BL1in $end
$var wire 1 b5# BL2in $end
$var wire 1 N5# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c5# BL1out $end
$var reg 1 d5# I_bar $end
$var reg 1 e5# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 f5# k $end
$scope module SRAMcell_inst $end
$var wire 1 g5# BL1in $end
$var wire 1 h5# BL2in $end
$var wire 1 N5# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i5# BL1out $end
$var reg 1 j5# I_bar $end
$var reg 1 k5# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 l5# k $end
$scope module SRAMcell_inst $end
$var wire 1 m5# BL1in $end
$var wire 1 n5# BL2in $end
$var wire 1 N5# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o5# BL1out $end
$var reg 1 p5# I_bar $end
$var reg 1 q5# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 r5# k $end
$scope module SRAMcell_inst $end
$var wire 1 s5# BL1in $end
$var wire 1 t5# BL2in $end
$var wire 1 N5# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u5# BL1out $end
$var reg 1 v5# I_bar $end
$var reg 1 w5# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 x5# k $end
$scope module SRAMcell_inst $end
$var wire 1 y5# BL1in $end
$var wire 1 z5# BL2in $end
$var wire 1 N5# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {5# BL1out $end
$var reg 1 |5# I_bar $end
$var reg 1 }5# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ~5# k $end
$scope module SRAMcell_inst $end
$var wire 1 !6# BL1in $end
$var wire 1 "6# BL2in $end
$var wire 1 N5# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #6# BL1out $end
$var reg 1 $6# I_bar $end
$var reg 1 %6# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 &6# i $end
$scope module SRAMbyte_inst $end
$var wire 1 '6# WL $end
$var wire 1 & clk $end
$var wire 8 (6# datain [7:0] $end
$var wire 8 )6# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 *6# BL1out [7:0] $end
$var reg 8 +6# BL1in [7:0] $end
$var reg 8 ,6# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 -6# k $end
$scope module SRAMcell_inst $end
$var wire 1 .6# BL1in $end
$var wire 1 /6# BL2in $end
$var wire 1 '6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 06# BL1out $end
$var reg 1 16# I_bar $end
$var reg 1 26# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 36# k $end
$scope module SRAMcell_inst $end
$var wire 1 46# BL1in $end
$var wire 1 56# BL2in $end
$var wire 1 '6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 66# BL1out $end
$var reg 1 76# I_bar $end
$var reg 1 86# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 96# k $end
$scope module SRAMcell_inst $end
$var wire 1 :6# BL1in $end
$var wire 1 ;6# BL2in $end
$var wire 1 '6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <6# BL1out $end
$var reg 1 =6# I_bar $end
$var reg 1 >6# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ?6# k $end
$scope module SRAMcell_inst $end
$var wire 1 @6# BL1in $end
$var wire 1 A6# BL2in $end
$var wire 1 '6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B6# BL1out $end
$var reg 1 C6# I_bar $end
$var reg 1 D6# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 E6# k $end
$scope module SRAMcell_inst $end
$var wire 1 F6# BL1in $end
$var wire 1 G6# BL2in $end
$var wire 1 '6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H6# BL1out $end
$var reg 1 I6# I_bar $end
$var reg 1 J6# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 K6# k $end
$scope module SRAMcell_inst $end
$var wire 1 L6# BL1in $end
$var wire 1 M6# BL2in $end
$var wire 1 '6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N6# BL1out $end
$var reg 1 O6# I_bar $end
$var reg 1 P6# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Q6# k $end
$scope module SRAMcell_inst $end
$var wire 1 R6# BL1in $end
$var wire 1 S6# BL2in $end
$var wire 1 '6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T6# BL1out $end
$var reg 1 U6# I_bar $end
$var reg 1 V6# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 W6# k $end
$scope module SRAMcell_inst $end
$var wire 1 X6# BL1in $end
$var wire 1 Y6# BL2in $end
$var wire 1 '6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z6# BL1out $end
$var reg 1 [6# I_bar $end
$var reg 1 \6# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 ]6# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ^6# WL $end
$var wire 1 & clk $end
$var wire 8 _6# datain [7:0] $end
$var wire 8 `6# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 a6# BL1out [7:0] $end
$var reg 8 b6# BL1in [7:0] $end
$var reg 8 c6# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 d6# k $end
$scope module SRAMcell_inst $end
$var wire 1 e6# BL1in $end
$var wire 1 f6# BL2in $end
$var wire 1 ^6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g6# BL1out $end
$var reg 1 h6# I_bar $end
$var reg 1 i6# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 j6# k $end
$scope module SRAMcell_inst $end
$var wire 1 k6# BL1in $end
$var wire 1 l6# BL2in $end
$var wire 1 ^6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m6# BL1out $end
$var reg 1 n6# I_bar $end
$var reg 1 o6# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 p6# k $end
$scope module SRAMcell_inst $end
$var wire 1 q6# BL1in $end
$var wire 1 r6# BL2in $end
$var wire 1 ^6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s6# BL1out $end
$var reg 1 t6# I_bar $end
$var reg 1 u6# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 v6# k $end
$scope module SRAMcell_inst $end
$var wire 1 w6# BL1in $end
$var wire 1 x6# BL2in $end
$var wire 1 ^6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y6# BL1out $end
$var reg 1 z6# I_bar $end
$var reg 1 {6# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 |6# k $end
$scope module SRAMcell_inst $end
$var wire 1 }6# BL1in $end
$var wire 1 ~6# BL2in $end
$var wire 1 ^6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !7# BL1out $end
$var reg 1 "7# I_bar $end
$var reg 1 #7# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 $7# k $end
$scope module SRAMcell_inst $end
$var wire 1 %7# BL1in $end
$var wire 1 &7# BL2in $end
$var wire 1 ^6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '7# BL1out $end
$var reg 1 (7# I_bar $end
$var reg 1 )7# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 *7# k $end
$scope module SRAMcell_inst $end
$var wire 1 +7# BL1in $end
$var wire 1 ,7# BL2in $end
$var wire 1 ^6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -7# BL1out $end
$var reg 1 .7# I_bar $end
$var reg 1 /7# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 07# k $end
$scope module SRAMcell_inst $end
$var wire 1 17# BL1in $end
$var wire 1 27# BL2in $end
$var wire 1 ^6# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 37# BL1out $end
$var reg 1 47# I_bar $end
$var reg 1 57# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 67# i $end
$scope module SRAMbyte_inst $end
$var wire 1 77# WL $end
$var wire 1 & clk $end
$var wire 8 87# datain [7:0] $end
$var wire 8 97# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 :7# BL1out [7:0] $end
$var reg 8 ;7# BL1in [7:0] $end
$var reg 8 <7# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 =7# k $end
$scope module SRAMcell_inst $end
$var wire 1 >7# BL1in $end
$var wire 1 ?7# BL2in $end
$var wire 1 77# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @7# BL1out $end
$var reg 1 A7# I_bar $end
$var reg 1 B7# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 C7# k $end
$scope module SRAMcell_inst $end
$var wire 1 D7# BL1in $end
$var wire 1 E7# BL2in $end
$var wire 1 77# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F7# BL1out $end
$var reg 1 G7# I_bar $end
$var reg 1 H7# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 I7# k $end
$scope module SRAMcell_inst $end
$var wire 1 J7# BL1in $end
$var wire 1 K7# BL2in $end
$var wire 1 77# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L7# BL1out $end
$var reg 1 M7# I_bar $end
$var reg 1 N7# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 O7# k $end
$scope module SRAMcell_inst $end
$var wire 1 P7# BL1in $end
$var wire 1 Q7# BL2in $end
$var wire 1 77# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R7# BL1out $end
$var reg 1 S7# I_bar $end
$var reg 1 T7# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 U7# k $end
$scope module SRAMcell_inst $end
$var wire 1 V7# BL1in $end
$var wire 1 W7# BL2in $end
$var wire 1 77# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X7# BL1out $end
$var reg 1 Y7# I_bar $end
$var reg 1 Z7# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 [7# k $end
$scope module SRAMcell_inst $end
$var wire 1 \7# BL1in $end
$var wire 1 ]7# BL2in $end
$var wire 1 77# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^7# BL1out $end
$var reg 1 _7# I_bar $end
$var reg 1 `7# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 a7# k $end
$scope module SRAMcell_inst $end
$var wire 1 b7# BL1in $end
$var wire 1 c7# BL2in $end
$var wire 1 77# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d7# BL1out $end
$var reg 1 e7# I_bar $end
$var reg 1 f7# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 g7# k $end
$scope module SRAMcell_inst $end
$var wire 1 h7# BL1in $end
$var wire 1 i7# BL2in $end
$var wire 1 77# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j7# BL1out $end
$var reg 1 k7# I_bar $end
$var reg 1 l7# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[88] $end
$var parameter 8 m7# i $end
$scope module SRAMaddress_inst $end
$var wire 1 n7# WL $end
$var wire 4 o7# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 p7# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 q7# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 r7# i $end
$scope module SRAMbyte_inst $end
$var wire 1 s7# WL $end
$var wire 1 & clk $end
$var wire 8 t7# datain [7:0] $end
$var wire 8 u7# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 v7# BL1out [7:0] $end
$var reg 8 w7# BL1in [7:0] $end
$var reg 8 x7# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 y7# k $end
$scope module SRAMcell_inst $end
$var wire 1 z7# BL1in $end
$var wire 1 {7# BL2in $end
$var wire 1 s7# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |7# BL1out $end
$var reg 1 }7# I_bar $end
$var reg 1 ~7# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 !8# k $end
$scope module SRAMcell_inst $end
$var wire 1 "8# BL1in $end
$var wire 1 #8# BL2in $end
$var wire 1 s7# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $8# BL1out $end
$var reg 1 %8# I_bar $end
$var reg 1 &8# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 '8# k $end
$scope module SRAMcell_inst $end
$var wire 1 (8# BL1in $end
$var wire 1 )8# BL2in $end
$var wire 1 s7# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *8# BL1out $end
$var reg 1 +8# I_bar $end
$var reg 1 ,8# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 -8# k $end
$scope module SRAMcell_inst $end
$var wire 1 .8# BL1in $end
$var wire 1 /8# BL2in $end
$var wire 1 s7# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 08# BL1out $end
$var reg 1 18# I_bar $end
$var reg 1 28# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 38# k $end
$scope module SRAMcell_inst $end
$var wire 1 48# BL1in $end
$var wire 1 58# BL2in $end
$var wire 1 s7# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 68# BL1out $end
$var reg 1 78# I_bar $end
$var reg 1 88# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 98# k $end
$scope module SRAMcell_inst $end
$var wire 1 :8# BL1in $end
$var wire 1 ;8# BL2in $end
$var wire 1 s7# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <8# BL1out $end
$var reg 1 =8# I_bar $end
$var reg 1 >8# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ?8# k $end
$scope module SRAMcell_inst $end
$var wire 1 @8# BL1in $end
$var wire 1 A8# BL2in $end
$var wire 1 s7# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B8# BL1out $end
$var reg 1 C8# I_bar $end
$var reg 1 D8# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 E8# k $end
$scope module SRAMcell_inst $end
$var wire 1 F8# BL1in $end
$var wire 1 G8# BL2in $end
$var wire 1 s7# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H8# BL1out $end
$var reg 1 I8# I_bar $end
$var reg 1 J8# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 K8# i $end
$scope module SRAMbyte_inst $end
$var wire 1 L8# WL $end
$var wire 1 & clk $end
$var wire 8 M8# datain [7:0] $end
$var wire 8 N8# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 O8# BL1out [7:0] $end
$var reg 8 P8# BL1in [7:0] $end
$var reg 8 Q8# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 R8# k $end
$scope module SRAMcell_inst $end
$var wire 1 S8# BL1in $end
$var wire 1 T8# BL2in $end
$var wire 1 L8# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U8# BL1out $end
$var reg 1 V8# I_bar $end
$var reg 1 W8# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 X8# k $end
$scope module SRAMcell_inst $end
$var wire 1 Y8# BL1in $end
$var wire 1 Z8# BL2in $end
$var wire 1 L8# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [8# BL1out $end
$var reg 1 \8# I_bar $end
$var reg 1 ]8# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ^8# k $end
$scope module SRAMcell_inst $end
$var wire 1 _8# BL1in $end
$var wire 1 `8# BL2in $end
$var wire 1 L8# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a8# BL1out $end
$var reg 1 b8# I_bar $end
$var reg 1 c8# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 d8# k $end
$scope module SRAMcell_inst $end
$var wire 1 e8# BL1in $end
$var wire 1 f8# BL2in $end
$var wire 1 L8# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g8# BL1out $end
$var reg 1 h8# I_bar $end
$var reg 1 i8# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 j8# k $end
$scope module SRAMcell_inst $end
$var wire 1 k8# BL1in $end
$var wire 1 l8# BL2in $end
$var wire 1 L8# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m8# BL1out $end
$var reg 1 n8# I_bar $end
$var reg 1 o8# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 p8# k $end
$scope module SRAMcell_inst $end
$var wire 1 q8# BL1in $end
$var wire 1 r8# BL2in $end
$var wire 1 L8# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s8# BL1out $end
$var reg 1 t8# I_bar $end
$var reg 1 u8# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 v8# k $end
$scope module SRAMcell_inst $end
$var wire 1 w8# BL1in $end
$var wire 1 x8# BL2in $end
$var wire 1 L8# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y8# BL1out $end
$var reg 1 z8# I_bar $end
$var reg 1 {8# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 |8# k $end
$scope module SRAMcell_inst $end
$var wire 1 }8# BL1in $end
$var wire 1 ~8# BL2in $end
$var wire 1 L8# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !9# BL1out $end
$var reg 1 "9# I_bar $end
$var reg 1 #9# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 $9# i $end
$scope module SRAMbyte_inst $end
$var wire 1 %9# WL $end
$var wire 1 & clk $end
$var wire 8 &9# datain [7:0] $end
$var wire 8 '9# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 (9# BL1out [7:0] $end
$var reg 8 )9# BL1in [7:0] $end
$var reg 8 *9# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 +9# k $end
$scope module SRAMcell_inst $end
$var wire 1 ,9# BL1in $end
$var wire 1 -9# BL2in $end
$var wire 1 %9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .9# BL1out $end
$var reg 1 /9# I_bar $end
$var reg 1 09# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 19# k $end
$scope module SRAMcell_inst $end
$var wire 1 29# BL1in $end
$var wire 1 39# BL2in $end
$var wire 1 %9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 49# BL1out $end
$var reg 1 59# I_bar $end
$var reg 1 69# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 79# k $end
$scope module SRAMcell_inst $end
$var wire 1 89# BL1in $end
$var wire 1 99# BL2in $end
$var wire 1 %9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :9# BL1out $end
$var reg 1 ;9# I_bar $end
$var reg 1 <9# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 =9# k $end
$scope module SRAMcell_inst $end
$var wire 1 >9# BL1in $end
$var wire 1 ?9# BL2in $end
$var wire 1 %9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @9# BL1out $end
$var reg 1 A9# I_bar $end
$var reg 1 B9# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 C9# k $end
$scope module SRAMcell_inst $end
$var wire 1 D9# BL1in $end
$var wire 1 E9# BL2in $end
$var wire 1 %9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F9# BL1out $end
$var reg 1 G9# I_bar $end
$var reg 1 H9# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 I9# k $end
$scope module SRAMcell_inst $end
$var wire 1 J9# BL1in $end
$var wire 1 K9# BL2in $end
$var wire 1 %9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L9# BL1out $end
$var reg 1 M9# I_bar $end
$var reg 1 N9# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 O9# k $end
$scope module SRAMcell_inst $end
$var wire 1 P9# BL1in $end
$var wire 1 Q9# BL2in $end
$var wire 1 %9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R9# BL1out $end
$var reg 1 S9# I_bar $end
$var reg 1 T9# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 U9# k $end
$scope module SRAMcell_inst $end
$var wire 1 V9# BL1in $end
$var wire 1 W9# BL2in $end
$var wire 1 %9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X9# BL1out $end
$var reg 1 Y9# I_bar $end
$var reg 1 Z9# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 [9# i $end
$scope module SRAMbyte_inst $end
$var wire 1 \9# WL $end
$var wire 1 & clk $end
$var wire 8 ]9# datain [7:0] $end
$var wire 8 ^9# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 _9# BL1out [7:0] $end
$var reg 8 `9# BL1in [7:0] $end
$var reg 8 a9# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 b9# k $end
$scope module SRAMcell_inst $end
$var wire 1 c9# BL1in $end
$var wire 1 d9# BL2in $end
$var wire 1 \9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e9# BL1out $end
$var reg 1 f9# I_bar $end
$var reg 1 g9# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 h9# k $end
$scope module SRAMcell_inst $end
$var wire 1 i9# BL1in $end
$var wire 1 j9# BL2in $end
$var wire 1 \9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k9# BL1out $end
$var reg 1 l9# I_bar $end
$var reg 1 m9# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 n9# k $end
$scope module SRAMcell_inst $end
$var wire 1 o9# BL1in $end
$var wire 1 p9# BL2in $end
$var wire 1 \9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q9# BL1out $end
$var reg 1 r9# I_bar $end
$var reg 1 s9# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 t9# k $end
$scope module SRAMcell_inst $end
$var wire 1 u9# BL1in $end
$var wire 1 v9# BL2in $end
$var wire 1 \9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w9# BL1out $end
$var reg 1 x9# I_bar $end
$var reg 1 y9# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 z9# k $end
$scope module SRAMcell_inst $end
$var wire 1 {9# BL1in $end
$var wire 1 |9# BL2in $end
$var wire 1 \9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }9# BL1out $end
$var reg 1 ~9# I_bar $end
$var reg 1 !:# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ":# k $end
$scope module SRAMcell_inst $end
$var wire 1 #:# BL1in $end
$var wire 1 $:# BL2in $end
$var wire 1 \9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %:# BL1out $end
$var reg 1 &:# I_bar $end
$var reg 1 ':# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 (:# k $end
$scope module SRAMcell_inst $end
$var wire 1 ):# BL1in $end
$var wire 1 *:# BL2in $end
$var wire 1 \9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +:# BL1out $end
$var reg 1 ,:# I_bar $end
$var reg 1 -:# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 .:# k $end
$scope module SRAMcell_inst $end
$var wire 1 /:# BL1in $end
$var wire 1 0:# BL2in $end
$var wire 1 \9# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1:# BL1out $end
$var reg 1 2:# I_bar $end
$var reg 1 3:# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[89] $end
$var parameter 8 4:# i $end
$scope module SRAMaddress_inst $end
$var wire 1 5:# WL $end
$var wire 4 6:# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 7:# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 8:# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 9:# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ::# WL $end
$var wire 1 & clk $end
$var wire 8 ;:# datain [7:0] $end
$var wire 8 <:# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 =:# BL1out [7:0] $end
$var reg 8 >:# BL1in [7:0] $end
$var reg 8 ?:# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 @:# k $end
$scope module SRAMcell_inst $end
$var wire 1 A:# BL1in $end
$var wire 1 B:# BL2in $end
$var wire 1 ::# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C:# BL1out $end
$var reg 1 D:# I_bar $end
$var reg 1 E:# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 F:# k $end
$scope module SRAMcell_inst $end
$var wire 1 G:# BL1in $end
$var wire 1 H:# BL2in $end
$var wire 1 ::# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I:# BL1out $end
$var reg 1 J:# I_bar $end
$var reg 1 K:# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 L:# k $end
$scope module SRAMcell_inst $end
$var wire 1 M:# BL1in $end
$var wire 1 N:# BL2in $end
$var wire 1 ::# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O:# BL1out $end
$var reg 1 P:# I_bar $end
$var reg 1 Q:# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 R:# k $end
$scope module SRAMcell_inst $end
$var wire 1 S:# BL1in $end
$var wire 1 T:# BL2in $end
$var wire 1 ::# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U:# BL1out $end
$var reg 1 V:# I_bar $end
$var reg 1 W:# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 X:# k $end
$scope module SRAMcell_inst $end
$var wire 1 Y:# BL1in $end
$var wire 1 Z:# BL2in $end
$var wire 1 ::# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [:# BL1out $end
$var reg 1 \:# I_bar $end
$var reg 1 ]:# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ^:# k $end
$scope module SRAMcell_inst $end
$var wire 1 _:# BL1in $end
$var wire 1 `:# BL2in $end
$var wire 1 ::# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a:# BL1out $end
$var reg 1 b:# I_bar $end
$var reg 1 c:# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 d:# k $end
$scope module SRAMcell_inst $end
$var wire 1 e:# BL1in $end
$var wire 1 f:# BL2in $end
$var wire 1 ::# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g:# BL1out $end
$var reg 1 h:# I_bar $end
$var reg 1 i:# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 j:# k $end
$scope module SRAMcell_inst $end
$var wire 1 k:# BL1in $end
$var wire 1 l:# BL2in $end
$var wire 1 ::# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m:# BL1out $end
$var reg 1 n:# I_bar $end
$var reg 1 o:# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 p:# i $end
$scope module SRAMbyte_inst $end
$var wire 1 q:# WL $end
$var wire 1 & clk $end
$var wire 8 r:# datain [7:0] $end
$var wire 8 s:# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 t:# BL1out [7:0] $end
$var reg 8 u:# BL1in [7:0] $end
$var reg 8 v:# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 w:# k $end
$scope module SRAMcell_inst $end
$var wire 1 x:# BL1in $end
$var wire 1 y:# BL2in $end
$var wire 1 q:# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z:# BL1out $end
$var reg 1 {:# I_bar $end
$var reg 1 |:# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 }:# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~:# BL1in $end
$var wire 1 !;# BL2in $end
$var wire 1 q:# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ";# BL1out $end
$var reg 1 #;# I_bar $end
$var reg 1 $;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 %;# k $end
$scope module SRAMcell_inst $end
$var wire 1 &;# BL1in $end
$var wire 1 ';# BL2in $end
$var wire 1 q:# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (;# BL1out $end
$var reg 1 );# I_bar $end
$var reg 1 *;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 +;# k $end
$scope module SRAMcell_inst $end
$var wire 1 ,;# BL1in $end
$var wire 1 -;# BL2in $end
$var wire 1 q:# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .;# BL1out $end
$var reg 1 /;# I_bar $end
$var reg 1 0;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 1;# k $end
$scope module SRAMcell_inst $end
$var wire 1 2;# BL1in $end
$var wire 1 3;# BL2in $end
$var wire 1 q:# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4;# BL1out $end
$var reg 1 5;# I_bar $end
$var reg 1 6;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 7;# k $end
$scope module SRAMcell_inst $end
$var wire 1 8;# BL1in $end
$var wire 1 9;# BL2in $end
$var wire 1 q:# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :;# BL1out $end
$var reg 1 ;;# I_bar $end
$var reg 1 <;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 =;# k $end
$scope module SRAMcell_inst $end
$var wire 1 >;# BL1in $end
$var wire 1 ?;# BL2in $end
$var wire 1 q:# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @;# BL1out $end
$var reg 1 A;# I_bar $end
$var reg 1 B;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 C;# k $end
$scope module SRAMcell_inst $end
$var wire 1 D;# BL1in $end
$var wire 1 E;# BL2in $end
$var wire 1 q:# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F;# BL1out $end
$var reg 1 G;# I_bar $end
$var reg 1 H;# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 I;# i $end
$scope module SRAMbyte_inst $end
$var wire 1 J;# WL $end
$var wire 1 & clk $end
$var wire 8 K;# datain [7:0] $end
$var wire 8 L;# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 M;# BL1out [7:0] $end
$var reg 8 N;# BL1in [7:0] $end
$var reg 8 O;# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 P;# k $end
$scope module SRAMcell_inst $end
$var wire 1 Q;# BL1in $end
$var wire 1 R;# BL2in $end
$var wire 1 J;# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S;# BL1out $end
$var reg 1 T;# I_bar $end
$var reg 1 U;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 V;# k $end
$scope module SRAMcell_inst $end
$var wire 1 W;# BL1in $end
$var wire 1 X;# BL2in $end
$var wire 1 J;# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y;# BL1out $end
$var reg 1 Z;# I_bar $end
$var reg 1 [;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 \;# k $end
$scope module SRAMcell_inst $end
$var wire 1 ];# BL1in $end
$var wire 1 ^;# BL2in $end
$var wire 1 J;# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _;# BL1out $end
$var reg 1 `;# I_bar $end
$var reg 1 a;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 b;# k $end
$scope module SRAMcell_inst $end
$var wire 1 c;# BL1in $end
$var wire 1 d;# BL2in $end
$var wire 1 J;# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e;# BL1out $end
$var reg 1 f;# I_bar $end
$var reg 1 g;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 h;# k $end
$scope module SRAMcell_inst $end
$var wire 1 i;# BL1in $end
$var wire 1 j;# BL2in $end
$var wire 1 J;# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k;# BL1out $end
$var reg 1 l;# I_bar $end
$var reg 1 m;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 n;# k $end
$scope module SRAMcell_inst $end
$var wire 1 o;# BL1in $end
$var wire 1 p;# BL2in $end
$var wire 1 J;# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q;# BL1out $end
$var reg 1 r;# I_bar $end
$var reg 1 s;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 t;# k $end
$scope module SRAMcell_inst $end
$var wire 1 u;# BL1in $end
$var wire 1 v;# BL2in $end
$var wire 1 J;# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w;# BL1out $end
$var reg 1 x;# I_bar $end
$var reg 1 y;# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 z;# k $end
$scope module SRAMcell_inst $end
$var wire 1 {;# BL1in $end
$var wire 1 |;# BL2in $end
$var wire 1 J;# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 };# BL1out $end
$var reg 1 ~;# I_bar $end
$var reg 1 !<# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 "<# i $end
$scope module SRAMbyte_inst $end
$var wire 1 #<# WL $end
$var wire 1 & clk $end
$var wire 8 $<# datain [7:0] $end
$var wire 8 %<# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 &<# BL1out [7:0] $end
$var reg 8 '<# BL1in [7:0] $end
$var reg 8 (<# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 )<# k $end
$scope module SRAMcell_inst $end
$var wire 1 *<# BL1in $end
$var wire 1 +<# BL2in $end
$var wire 1 #<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,<# BL1out $end
$var reg 1 -<# I_bar $end
$var reg 1 .<# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 /<# k $end
$scope module SRAMcell_inst $end
$var wire 1 0<# BL1in $end
$var wire 1 1<# BL2in $end
$var wire 1 #<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2<# BL1out $end
$var reg 1 3<# I_bar $end
$var reg 1 4<# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 5<# k $end
$scope module SRAMcell_inst $end
$var wire 1 6<# BL1in $end
$var wire 1 7<# BL2in $end
$var wire 1 #<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8<# BL1out $end
$var reg 1 9<# I_bar $end
$var reg 1 :<# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ;<# k $end
$scope module SRAMcell_inst $end
$var wire 1 <<# BL1in $end
$var wire 1 =<# BL2in $end
$var wire 1 #<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ><# BL1out $end
$var reg 1 ?<# I_bar $end
$var reg 1 @<# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 A<# k $end
$scope module SRAMcell_inst $end
$var wire 1 B<# BL1in $end
$var wire 1 C<# BL2in $end
$var wire 1 #<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D<# BL1out $end
$var reg 1 E<# I_bar $end
$var reg 1 F<# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 G<# k $end
$scope module SRAMcell_inst $end
$var wire 1 H<# BL1in $end
$var wire 1 I<# BL2in $end
$var wire 1 #<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J<# BL1out $end
$var reg 1 K<# I_bar $end
$var reg 1 L<# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 M<# k $end
$scope module SRAMcell_inst $end
$var wire 1 N<# BL1in $end
$var wire 1 O<# BL2in $end
$var wire 1 #<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P<# BL1out $end
$var reg 1 Q<# I_bar $end
$var reg 1 R<# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 S<# k $end
$scope module SRAMcell_inst $end
$var wire 1 T<# BL1in $end
$var wire 1 U<# BL2in $end
$var wire 1 #<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V<# BL1out $end
$var reg 1 W<# I_bar $end
$var reg 1 X<# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[90] $end
$var parameter 8 Y<# i $end
$scope module SRAMaddress_inst $end
$var wire 1 Z<# WL $end
$var wire 4 [<# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 \<# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 ]<# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 ^<# i $end
$scope module SRAMbyte_inst $end
$var wire 1 _<# WL $end
$var wire 1 & clk $end
$var wire 8 `<# datain [7:0] $end
$var wire 8 a<# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 b<# BL1out [7:0] $end
$var reg 8 c<# BL1in [7:0] $end
$var reg 8 d<# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 e<# k $end
$scope module SRAMcell_inst $end
$var wire 1 f<# BL1in $end
$var wire 1 g<# BL2in $end
$var wire 1 _<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h<# BL1out $end
$var reg 1 i<# I_bar $end
$var reg 1 j<# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 k<# k $end
$scope module SRAMcell_inst $end
$var wire 1 l<# BL1in $end
$var wire 1 m<# BL2in $end
$var wire 1 _<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n<# BL1out $end
$var reg 1 o<# I_bar $end
$var reg 1 p<# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 q<# k $end
$scope module SRAMcell_inst $end
$var wire 1 r<# BL1in $end
$var wire 1 s<# BL2in $end
$var wire 1 _<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t<# BL1out $end
$var reg 1 u<# I_bar $end
$var reg 1 v<# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 w<# k $end
$scope module SRAMcell_inst $end
$var wire 1 x<# BL1in $end
$var wire 1 y<# BL2in $end
$var wire 1 _<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z<# BL1out $end
$var reg 1 {<# I_bar $end
$var reg 1 |<# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 }<# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~<# BL1in $end
$var wire 1 !=# BL2in $end
$var wire 1 _<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "=# BL1out $end
$var reg 1 #=# I_bar $end
$var reg 1 $=# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 %=# k $end
$scope module SRAMcell_inst $end
$var wire 1 &=# BL1in $end
$var wire 1 '=# BL2in $end
$var wire 1 _<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (=# BL1out $end
$var reg 1 )=# I_bar $end
$var reg 1 *=# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 +=# k $end
$scope module SRAMcell_inst $end
$var wire 1 ,=# BL1in $end
$var wire 1 -=# BL2in $end
$var wire 1 _<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .=# BL1out $end
$var reg 1 /=# I_bar $end
$var reg 1 0=# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 1=# k $end
$scope module SRAMcell_inst $end
$var wire 1 2=# BL1in $end
$var wire 1 3=# BL2in $end
$var wire 1 _<# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4=# BL1out $end
$var reg 1 5=# I_bar $end
$var reg 1 6=# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 7=# i $end
$scope module SRAMbyte_inst $end
$var wire 1 8=# WL $end
$var wire 1 & clk $end
$var wire 8 9=# datain [7:0] $end
$var wire 8 :=# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ;=# BL1out [7:0] $end
$var reg 8 <=# BL1in [7:0] $end
$var reg 8 ==# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 >=# k $end
$scope module SRAMcell_inst $end
$var wire 1 ?=# BL1in $end
$var wire 1 @=# BL2in $end
$var wire 1 8=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A=# BL1out $end
$var reg 1 B=# I_bar $end
$var reg 1 C=# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 D=# k $end
$scope module SRAMcell_inst $end
$var wire 1 E=# BL1in $end
$var wire 1 F=# BL2in $end
$var wire 1 8=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G=# BL1out $end
$var reg 1 H=# I_bar $end
$var reg 1 I=# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 J=# k $end
$scope module SRAMcell_inst $end
$var wire 1 K=# BL1in $end
$var wire 1 L=# BL2in $end
$var wire 1 8=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M=# BL1out $end
$var reg 1 N=# I_bar $end
$var reg 1 O=# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 P=# k $end
$scope module SRAMcell_inst $end
$var wire 1 Q=# BL1in $end
$var wire 1 R=# BL2in $end
$var wire 1 8=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S=# BL1out $end
$var reg 1 T=# I_bar $end
$var reg 1 U=# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 V=# k $end
$scope module SRAMcell_inst $end
$var wire 1 W=# BL1in $end
$var wire 1 X=# BL2in $end
$var wire 1 8=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y=# BL1out $end
$var reg 1 Z=# I_bar $end
$var reg 1 [=# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 \=# k $end
$scope module SRAMcell_inst $end
$var wire 1 ]=# BL1in $end
$var wire 1 ^=# BL2in $end
$var wire 1 8=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _=# BL1out $end
$var reg 1 `=# I_bar $end
$var reg 1 a=# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 b=# k $end
$scope module SRAMcell_inst $end
$var wire 1 c=# BL1in $end
$var wire 1 d=# BL2in $end
$var wire 1 8=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e=# BL1out $end
$var reg 1 f=# I_bar $end
$var reg 1 g=# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 h=# k $end
$scope module SRAMcell_inst $end
$var wire 1 i=# BL1in $end
$var wire 1 j=# BL2in $end
$var wire 1 8=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k=# BL1out $end
$var reg 1 l=# I_bar $end
$var reg 1 m=# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 n=# i $end
$scope module SRAMbyte_inst $end
$var wire 1 o=# WL $end
$var wire 1 & clk $end
$var wire 8 p=# datain [7:0] $end
$var wire 8 q=# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 r=# BL1out [7:0] $end
$var reg 8 s=# BL1in [7:0] $end
$var reg 8 t=# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 u=# k $end
$scope module SRAMcell_inst $end
$var wire 1 v=# BL1in $end
$var wire 1 w=# BL2in $end
$var wire 1 o=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x=# BL1out $end
$var reg 1 y=# I_bar $end
$var reg 1 z=# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 {=# k $end
$scope module SRAMcell_inst $end
$var wire 1 |=# BL1in $end
$var wire 1 }=# BL2in $end
$var wire 1 o=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~=# BL1out $end
$var reg 1 !># I_bar $end
$var reg 1 "># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 #># k $end
$scope module SRAMcell_inst $end
$var wire 1 $># BL1in $end
$var wire 1 %># BL2in $end
$var wire 1 o=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &># BL1out $end
$var reg 1 '># I_bar $end
$var reg 1 (># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 )># k $end
$scope module SRAMcell_inst $end
$var wire 1 *># BL1in $end
$var wire 1 +># BL2in $end
$var wire 1 o=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,># BL1out $end
$var reg 1 -># I_bar $end
$var reg 1 .># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 /># k $end
$scope module SRAMcell_inst $end
$var wire 1 0># BL1in $end
$var wire 1 1># BL2in $end
$var wire 1 o=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2># BL1out $end
$var reg 1 3># I_bar $end
$var reg 1 4># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 5># k $end
$scope module SRAMcell_inst $end
$var wire 1 6># BL1in $end
$var wire 1 7># BL2in $end
$var wire 1 o=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8># BL1out $end
$var reg 1 9># I_bar $end
$var reg 1 :># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ;># k $end
$scope module SRAMcell_inst $end
$var wire 1 <># BL1in $end
$var wire 1 =># BL2in $end
$var wire 1 o=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >># BL1out $end
$var reg 1 ?># I_bar $end
$var reg 1 @># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 A># k $end
$scope module SRAMcell_inst $end
$var wire 1 B># BL1in $end
$var wire 1 C># BL2in $end
$var wire 1 o=# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D># BL1out $end
$var reg 1 E># I_bar $end
$var reg 1 F># I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 G># i $end
$scope module SRAMbyte_inst $end
$var wire 1 H># WL $end
$var wire 1 & clk $end
$var wire 8 I># datain [7:0] $end
$var wire 8 J># dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 K># BL1out [7:0] $end
$var reg 8 L># BL1in [7:0] $end
$var reg 8 M># BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 N># k $end
$scope module SRAMcell_inst $end
$var wire 1 O># BL1in $end
$var wire 1 P># BL2in $end
$var wire 1 H># WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q># BL1out $end
$var reg 1 R># I_bar $end
$var reg 1 S># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 T># k $end
$scope module SRAMcell_inst $end
$var wire 1 U># BL1in $end
$var wire 1 V># BL2in $end
$var wire 1 H># WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W># BL1out $end
$var reg 1 X># I_bar $end
$var reg 1 Y># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Z># k $end
$scope module SRAMcell_inst $end
$var wire 1 [># BL1in $end
$var wire 1 \># BL2in $end
$var wire 1 H># WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]># BL1out $end
$var reg 1 ^># I_bar $end
$var reg 1 _># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 `># k $end
$scope module SRAMcell_inst $end
$var wire 1 a># BL1in $end
$var wire 1 b># BL2in $end
$var wire 1 H># WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c># BL1out $end
$var reg 1 d># I_bar $end
$var reg 1 e># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 f># k $end
$scope module SRAMcell_inst $end
$var wire 1 g># BL1in $end
$var wire 1 h># BL2in $end
$var wire 1 H># WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i># BL1out $end
$var reg 1 j># I_bar $end
$var reg 1 k># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 l># k $end
$scope module SRAMcell_inst $end
$var wire 1 m># BL1in $end
$var wire 1 n># BL2in $end
$var wire 1 H># WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o># BL1out $end
$var reg 1 p># I_bar $end
$var reg 1 q># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 r># k $end
$scope module SRAMcell_inst $end
$var wire 1 s># BL1in $end
$var wire 1 t># BL2in $end
$var wire 1 H># WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u># BL1out $end
$var reg 1 v># I_bar $end
$var reg 1 w># I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 x># k $end
$scope module SRAMcell_inst $end
$var wire 1 y># BL1in $end
$var wire 1 z># BL2in $end
$var wire 1 H># WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {># BL1out $end
$var reg 1 |># I_bar $end
$var reg 1 }># I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[91] $end
$var parameter 8 ~># i $end
$scope module SRAMaddress_inst $end
$var wire 1 !?# WL $end
$var wire 4 "?# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 #?# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 $?# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 %?# i $end
$scope module SRAMbyte_inst $end
$var wire 1 &?# WL $end
$var wire 1 & clk $end
$var wire 8 '?# datain [7:0] $end
$var wire 8 (?# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 )?# BL1out [7:0] $end
$var reg 8 *?# BL1in [7:0] $end
$var reg 8 +?# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ,?# k $end
$scope module SRAMcell_inst $end
$var wire 1 -?# BL1in $end
$var wire 1 .?# BL2in $end
$var wire 1 &?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /?# BL1out $end
$var reg 1 0?# I_bar $end
$var reg 1 1?# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 2?# k $end
$scope module SRAMcell_inst $end
$var wire 1 3?# BL1in $end
$var wire 1 4?# BL2in $end
$var wire 1 &?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5?# BL1out $end
$var reg 1 6?# I_bar $end
$var reg 1 7?# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 8?# k $end
$scope module SRAMcell_inst $end
$var wire 1 9?# BL1in $end
$var wire 1 :?# BL2in $end
$var wire 1 &?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;?# BL1out $end
$var reg 1 <?# I_bar $end
$var reg 1 =?# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 >?# k $end
$scope module SRAMcell_inst $end
$var wire 1 ??# BL1in $end
$var wire 1 @?# BL2in $end
$var wire 1 &?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A?# BL1out $end
$var reg 1 B?# I_bar $end
$var reg 1 C?# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 D?# k $end
$scope module SRAMcell_inst $end
$var wire 1 E?# BL1in $end
$var wire 1 F?# BL2in $end
$var wire 1 &?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G?# BL1out $end
$var reg 1 H?# I_bar $end
$var reg 1 I?# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 J?# k $end
$scope module SRAMcell_inst $end
$var wire 1 K?# BL1in $end
$var wire 1 L?# BL2in $end
$var wire 1 &?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M?# BL1out $end
$var reg 1 N?# I_bar $end
$var reg 1 O?# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 P?# k $end
$scope module SRAMcell_inst $end
$var wire 1 Q?# BL1in $end
$var wire 1 R?# BL2in $end
$var wire 1 &?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S?# BL1out $end
$var reg 1 T?# I_bar $end
$var reg 1 U?# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 V?# k $end
$scope module SRAMcell_inst $end
$var wire 1 W?# BL1in $end
$var wire 1 X?# BL2in $end
$var wire 1 &?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y?# BL1out $end
$var reg 1 Z?# I_bar $end
$var reg 1 [?# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 \?# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ]?# WL $end
$var wire 1 & clk $end
$var wire 8 ^?# datain [7:0] $end
$var wire 8 _?# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 `?# BL1out [7:0] $end
$var reg 8 a?# BL1in [7:0] $end
$var reg 8 b?# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 c?# k $end
$scope module SRAMcell_inst $end
$var wire 1 d?# BL1in $end
$var wire 1 e?# BL2in $end
$var wire 1 ]?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f?# BL1out $end
$var reg 1 g?# I_bar $end
$var reg 1 h?# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 i?# k $end
$scope module SRAMcell_inst $end
$var wire 1 j?# BL1in $end
$var wire 1 k?# BL2in $end
$var wire 1 ]?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l?# BL1out $end
$var reg 1 m?# I_bar $end
$var reg 1 n?# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 o?# k $end
$scope module SRAMcell_inst $end
$var wire 1 p?# BL1in $end
$var wire 1 q?# BL2in $end
$var wire 1 ]?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r?# BL1out $end
$var reg 1 s?# I_bar $end
$var reg 1 t?# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 u?# k $end
$scope module SRAMcell_inst $end
$var wire 1 v?# BL1in $end
$var wire 1 w?# BL2in $end
$var wire 1 ]?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x?# BL1out $end
$var reg 1 y?# I_bar $end
$var reg 1 z?# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 {?# k $end
$scope module SRAMcell_inst $end
$var wire 1 |?# BL1in $end
$var wire 1 }?# BL2in $end
$var wire 1 ]?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~?# BL1out $end
$var reg 1 !@# I_bar $end
$var reg 1 "@# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 #@# k $end
$scope module SRAMcell_inst $end
$var wire 1 $@# BL1in $end
$var wire 1 %@# BL2in $end
$var wire 1 ]?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &@# BL1out $end
$var reg 1 '@# I_bar $end
$var reg 1 (@# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 )@# k $end
$scope module SRAMcell_inst $end
$var wire 1 *@# BL1in $end
$var wire 1 +@# BL2in $end
$var wire 1 ]?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,@# BL1out $end
$var reg 1 -@# I_bar $end
$var reg 1 .@# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 /@# k $end
$scope module SRAMcell_inst $end
$var wire 1 0@# BL1in $end
$var wire 1 1@# BL2in $end
$var wire 1 ]?# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2@# BL1out $end
$var reg 1 3@# I_bar $end
$var reg 1 4@# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 5@# i $end
$scope module SRAMbyte_inst $end
$var wire 1 6@# WL $end
$var wire 1 & clk $end
$var wire 8 7@# datain [7:0] $end
$var wire 8 8@# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 9@# BL1out [7:0] $end
$var reg 8 :@# BL1in [7:0] $end
$var reg 8 ;@# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 <@# k $end
$scope module SRAMcell_inst $end
$var wire 1 =@# BL1in $end
$var wire 1 >@# BL2in $end
$var wire 1 6@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?@# BL1out $end
$var reg 1 @@# I_bar $end
$var reg 1 A@# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 B@# k $end
$scope module SRAMcell_inst $end
$var wire 1 C@# BL1in $end
$var wire 1 D@# BL2in $end
$var wire 1 6@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E@# BL1out $end
$var reg 1 F@# I_bar $end
$var reg 1 G@# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 H@# k $end
$scope module SRAMcell_inst $end
$var wire 1 I@# BL1in $end
$var wire 1 J@# BL2in $end
$var wire 1 6@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K@# BL1out $end
$var reg 1 L@# I_bar $end
$var reg 1 M@# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 N@# k $end
$scope module SRAMcell_inst $end
$var wire 1 O@# BL1in $end
$var wire 1 P@# BL2in $end
$var wire 1 6@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q@# BL1out $end
$var reg 1 R@# I_bar $end
$var reg 1 S@# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 T@# k $end
$scope module SRAMcell_inst $end
$var wire 1 U@# BL1in $end
$var wire 1 V@# BL2in $end
$var wire 1 6@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W@# BL1out $end
$var reg 1 X@# I_bar $end
$var reg 1 Y@# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Z@# k $end
$scope module SRAMcell_inst $end
$var wire 1 [@# BL1in $end
$var wire 1 \@# BL2in $end
$var wire 1 6@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]@# BL1out $end
$var reg 1 ^@# I_bar $end
$var reg 1 _@# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 `@# k $end
$scope module SRAMcell_inst $end
$var wire 1 a@# BL1in $end
$var wire 1 b@# BL2in $end
$var wire 1 6@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c@# BL1out $end
$var reg 1 d@# I_bar $end
$var reg 1 e@# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 f@# k $end
$scope module SRAMcell_inst $end
$var wire 1 g@# BL1in $end
$var wire 1 h@# BL2in $end
$var wire 1 6@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i@# BL1out $end
$var reg 1 j@# I_bar $end
$var reg 1 k@# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 l@# i $end
$scope module SRAMbyte_inst $end
$var wire 1 m@# WL $end
$var wire 1 & clk $end
$var wire 8 n@# datain [7:0] $end
$var wire 8 o@# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 p@# BL1out [7:0] $end
$var reg 8 q@# BL1in [7:0] $end
$var reg 8 r@# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 s@# k $end
$scope module SRAMcell_inst $end
$var wire 1 t@# BL1in $end
$var wire 1 u@# BL2in $end
$var wire 1 m@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v@# BL1out $end
$var reg 1 w@# I_bar $end
$var reg 1 x@# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 y@# k $end
$scope module SRAMcell_inst $end
$var wire 1 z@# BL1in $end
$var wire 1 {@# BL2in $end
$var wire 1 m@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |@# BL1out $end
$var reg 1 }@# I_bar $end
$var reg 1 ~@# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 !A# k $end
$scope module SRAMcell_inst $end
$var wire 1 "A# BL1in $end
$var wire 1 #A# BL2in $end
$var wire 1 m@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $A# BL1out $end
$var reg 1 %A# I_bar $end
$var reg 1 &A# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 'A# k $end
$scope module SRAMcell_inst $end
$var wire 1 (A# BL1in $end
$var wire 1 )A# BL2in $end
$var wire 1 m@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *A# BL1out $end
$var reg 1 +A# I_bar $end
$var reg 1 ,A# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 -A# k $end
$scope module SRAMcell_inst $end
$var wire 1 .A# BL1in $end
$var wire 1 /A# BL2in $end
$var wire 1 m@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0A# BL1out $end
$var reg 1 1A# I_bar $end
$var reg 1 2A# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 3A# k $end
$scope module SRAMcell_inst $end
$var wire 1 4A# BL1in $end
$var wire 1 5A# BL2in $end
$var wire 1 m@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6A# BL1out $end
$var reg 1 7A# I_bar $end
$var reg 1 8A# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 9A# k $end
$scope module SRAMcell_inst $end
$var wire 1 :A# BL1in $end
$var wire 1 ;A# BL2in $end
$var wire 1 m@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <A# BL1out $end
$var reg 1 =A# I_bar $end
$var reg 1 >A# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ?A# k $end
$scope module SRAMcell_inst $end
$var wire 1 @A# BL1in $end
$var wire 1 AA# BL2in $end
$var wire 1 m@# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BA# BL1out $end
$var reg 1 CA# I_bar $end
$var reg 1 DA# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[92] $end
$var parameter 8 EA# i $end
$scope module SRAMaddress_inst $end
$var wire 1 FA# WL $end
$var wire 4 GA# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 HA# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 IA# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 JA# i $end
$scope module SRAMbyte_inst $end
$var wire 1 KA# WL $end
$var wire 1 & clk $end
$var wire 8 LA# datain [7:0] $end
$var wire 8 MA# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 NA# BL1out [7:0] $end
$var reg 8 OA# BL1in [7:0] $end
$var reg 8 PA# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 QA# k $end
$scope module SRAMcell_inst $end
$var wire 1 RA# BL1in $end
$var wire 1 SA# BL2in $end
$var wire 1 KA# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 TA# BL1out $end
$var reg 1 UA# I_bar $end
$var reg 1 VA# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 WA# k $end
$scope module SRAMcell_inst $end
$var wire 1 XA# BL1in $end
$var wire 1 YA# BL2in $end
$var wire 1 KA# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ZA# BL1out $end
$var reg 1 [A# I_bar $end
$var reg 1 \A# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ]A# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^A# BL1in $end
$var wire 1 _A# BL2in $end
$var wire 1 KA# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `A# BL1out $end
$var reg 1 aA# I_bar $end
$var reg 1 bA# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 cA# k $end
$scope module SRAMcell_inst $end
$var wire 1 dA# BL1in $end
$var wire 1 eA# BL2in $end
$var wire 1 KA# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fA# BL1out $end
$var reg 1 gA# I_bar $end
$var reg 1 hA# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 iA# k $end
$scope module SRAMcell_inst $end
$var wire 1 jA# BL1in $end
$var wire 1 kA# BL2in $end
$var wire 1 KA# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lA# BL1out $end
$var reg 1 mA# I_bar $end
$var reg 1 nA# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 oA# k $end
$scope module SRAMcell_inst $end
$var wire 1 pA# BL1in $end
$var wire 1 qA# BL2in $end
$var wire 1 KA# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rA# BL1out $end
$var reg 1 sA# I_bar $end
$var reg 1 tA# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 uA# k $end
$scope module SRAMcell_inst $end
$var wire 1 vA# BL1in $end
$var wire 1 wA# BL2in $end
$var wire 1 KA# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xA# BL1out $end
$var reg 1 yA# I_bar $end
$var reg 1 zA# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 {A# k $end
$scope module SRAMcell_inst $end
$var wire 1 |A# BL1in $end
$var wire 1 }A# BL2in $end
$var wire 1 KA# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~A# BL1out $end
$var reg 1 !B# I_bar $end
$var reg 1 "B# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 #B# i $end
$scope module SRAMbyte_inst $end
$var wire 1 $B# WL $end
$var wire 1 & clk $end
$var wire 8 %B# datain [7:0] $end
$var wire 8 &B# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 'B# BL1out [7:0] $end
$var reg 8 (B# BL1in [7:0] $end
$var reg 8 )B# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 *B# k $end
$scope module SRAMcell_inst $end
$var wire 1 +B# BL1in $end
$var wire 1 ,B# BL2in $end
$var wire 1 $B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -B# BL1out $end
$var reg 1 .B# I_bar $end
$var reg 1 /B# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 0B# k $end
$scope module SRAMcell_inst $end
$var wire 1 1B# BL1in $end
$var wire 1 2B# BL2in $end
$var wire 1 $B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3B# BL1out $end
$var reg 1 4B# I_bar $end
$var reg 1 5B# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 6B# k $end
$scope module SRAMcell_inst $end
$var wire 1 7B# BL1in $end
$var wire 1 8B# BL2in $end
$var wire 1 $B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9B# BL1out $end
$var reg 1 :B# I_bar $end
$var reg 1 ;B# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 <B# k $end
$scope module SRAMcell_inst $end
$var wire 1 =B# BL1in $end
$var wire 1 >B# BL2in $end
$var wire 1 $B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?B# BL1out $end
$var reg 1 @B# I_bar $end
$var reg 1 AB# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 BB# k $end
$scope module SRAMcell_inst $end
$var wire 1 CB# BL1in $end
$var wire 1 DB# BL2in $end
$var wire 1 $B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 EB# BL1out $end
$var reg 1 FB# I_bar $end
$var reg 1 GB# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 HB# k $end
$scope module SRAMcell_inst $end
$var wire 1 IB# BL1in $end
$var wire 1 JB# BL2in $end
$var wire 1 $B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 KB# BL1out $end
$var reg 1 LB# I_bar $end
$var reg 1 MB# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 NB# k $end
$scope module SRAMcell_inst $end
$var wire 1 OB# BL1in $end
$var wire 1 PB# BL2in $end
$var wire 1 $B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QB# BL1out $end
$var reg 1 RB# I_bar $end
$var reg 1 SB# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 TB# k $end
$scope module SRAMcell_inst $end
$var wire 1 UB# BL1in $end
$var wire 1 VB# BL2in $end
$var wire 1 $B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WB# BL1out $end
$var reg 1 XB# I_bar $end
$var reg 1 YB# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 ZB# i $end
$scope module SRAMbyte_inst $end
$var wire 1 [B# WL $end
$var wire 1 & clk $end
$var wire 8 \B# datain [7:0] $end
$var wire 8 ]B# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ^B# BL1out [7:0] $end
$var reg 8 _B# BL1in [7:0] $end
$var reg 8 `B# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 aB# k $end
$scope module SRAMcell_inst $end
$var wire 1 bB# BL1in $end
$var wire 1 cB# BL2in $end
$var wire 1 [B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dB# BL1out $end
$var reg 1 eB# I_bar $end
$var reg 1 fB# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 gB# k $end
$scope module SRAMcell_inst $end
$var wire 1 hB# BL1in $end
$var wire 1 iB# BL2in $end
$var wire 1 [B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jB# BL1out $end
$var reg 1 kB# I_bar $end
$var reg 1 lB# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 mB# k $end
$scope module SRAMcell_inst $end
$var wire 1 nB# BL1in $end
$var wire 1 oB# BL2in $end
$var wire 1 [B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pB# BL1out $end
$var reg 1 qB# I_bar $end
$var reg 1 rB# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 sB# k $end
$scope module SRAMcell_inst $end
$var wire 1 tB# BL1in $end
$var wire 1 uB# BL2in $end
$var wire 1 [B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vB# BL1out $end
$var reg 1 wB# I_bar $end
$var reg 1 xB# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 yB# k $end
$scope module SRAMcell_inst $end
$var wire 1 zB# BL1in $end
$var wire 1 {B# BL2in $end
$var wire 1 [B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |B# BL1out $end
$var reg 1 }B# I_bar $end
$var reg 1 ~B# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 !C# k $end
$scope module SRAMcell_inst $end
$var wire 1 "C# BL1in $end
$var wire 1 #C# BL2in $end
$var wire 1 [B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $C# BL1out $end
$var reg 1 %C# I_bar $end
$var reg 1 &C# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 'C# k $end
$scope module SRAMcell_inst $end
$var wire 1 (C# BL1in $end
$var wire 1 )C# BL2in $end
$var wire 1 [B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *C# BL1out $end
$var reg 1 +C# I_bar $end
$var reg 1 ,C# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 -C# k $end
$scope module SRAMcell_inst $end
$var wire 1 .C# BL1in $end
$var wire 1 /C# BL2in $end
$var wire 1 [B# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0C# BL1out $end
$var reg 1 1C# I_bar $end
$var reg 1 2C# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 3C# i $end
$scope module SRAMbyte_inst $end
$var wire 1 4C# WL $end
$var wire 1 & clk $end
$var wire 8 5C# datain [7:0] $end
$var wire 8 6C# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 7C# BL1out [7:0] $end
$var reg 8 8C# BL1in [7:0] $end
$var reg 8 9C# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 :C# k $end
$scope module SRAMcell_inst $end
$var wire 1 ;C# BL1in $end
$var wire 1 <C# BL2in $end
$var wire 1 4C# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =C# BL1out $end
$var reg 1 >C# I_bar $end
$var reg 1 ?C# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 @C# k $end
$scope module SRAMcell_inst $end
$var wire 1 AC# BL1in $end
$var wire 1 BC# BL2in $end
$var wire 1 4C# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 CC# BL1out $end
$var reg 1 DC# I_bar $end
$var reg 1 EC# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 FC# k $end
$scope module SRAMcell_inst $end
$var wire 1 GC# BL1in $end
$var wire 1 HC# BL2in $end
$var wire 1 4C# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 IC# BL1out $end
$var reg 1 JC# I_bar $end
$var reg 1 KC# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 LC# k $end
$scope module SRAMcell_inst $end
$var wire 1 MC# BL1in $end
$var wire 1 NC# BL2in $end
$var wire 1 4C# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 OC# BL1out $end
$var reg 1 PC# I_bar $end
$var reg 1 QC# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 RC# k $end
$scope module SRAMcell_inst $end
$var wire 1 SC# BL1in $end
$var wire 1 TC# BL2in $end
$var wire 1 4C# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UC# BL1out $end
$var reg 1 VC# I_bar $end
$var reg 1 WC# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 XC# k $end
$scope module SRAMcell_inst $end
$var wire 1 YC# BL1in $end
$var wire 1 ZC# BL2in $end
$var wire 1 4C# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [C# BL1out $end
$var reg 1 \C# I_bar $end
$var reg 1 ]C# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ^C# k $end
$scope module SRAMcell_inst $end
$var wire 1 _C# BL1in $end
$var wire 1 `C# BL2in $end
$var wire 1 4C# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aC# BL1out $end
$var reg 1 bC# I_bar $end
$var reg 1 cC# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 dC# k $end
$scope module SRAMcell_inst $end
$var wire 1 eC# BL1in $end
$var wire 1 fC# BL2in $end
$var wire 1 4C# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gC# BL1out $end
$var reg 1 hC# I_bar $end
$var reg 1 iC# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[93] $end
$var parameter 8 jC# i $end
$scope module SRAMaddress_inst $end
$var wire 1 kC# WL $end
$var wire 4 lC# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 mC# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 nC# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 oC# i $end
$scope module SRAMbyte_inst $end
$var wire 1 pC# WL $end
$var wire 1 & clk $end
$var wire 8 qC# datain [7:0] $end
$var wire 8 rC# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 sC# BL1out [7:0] $end
$var reg 8 tC# BL1in [7:0] $end
$var reg 8 uC# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 vC# k $end
$scope module SRAMcell_inst $end
$var wire 1 wC# BL1in $end
$var wire 1 xC# BL2in $end
$var wire 1 pC# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yC# BL1out $end
$var reg 1 zC# I_bar $end
$var reg 1 {C# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 |C# k $end
$scope module SRAMcell_inst $end
$var wire 1 }C# BL1in $end
$var wire 1 ~C# BL2in $end
$var wire 1 pC# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !D# BL1out $end
$var reg 1 "D# I_bar $end
$var reg 1 #D# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 $D# k $end
$scope module SRAMcell_inst $end
$var wire 1 %D# BL1in $end
$var wire 1 &D# BL2in $end
$var wire 1 pC# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'D# BL1out $end
$var reg 1 (D# I_bar $end
$var reg 1 )D# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 *D# k $end
$scope module SRAMcell_inst $end
$var wire 1 +D# BL1in $end
$var wire 1 ,D# BL2in $end
$var wire 1 pC# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -D# BL1out $end
$var reg 1 .D# I_bar $end
$var reg 1 /D# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 0D# k $end
$scope module SRAMcell_inst $end
$var wire 1 1D# BL1in $end
$var wire 1 2D# BL2in $end
$var wire 1 pC# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3D# BL1out $end
$var reg 1 4D# I_bar $end
$var reg 1 5D# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 6D# k $end
$scope module SRAMcell_inst $end
$var wire 1 7D# BL1in $end
$var wire 1 8D# BL2in $end
$var wire 1 pC# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9D# BL1out $end
$var reg 1 :D# I_bar $end
$var reg 1 ;D# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 <D# k $end
$scope module SRAMcell_inst $end
$var wire 1 =D# BL1in $end
$var wire 1 >D# BL2in $end
$var wire 1 pC# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?D# BL1out $end
$var reg 1 @D# I_bar $end
$var reg 1 AD# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 BD# k $end
$scope module SRAMcell_inst $end
$var wire 1 CD# BL1in $end
$var wire 1 DD# BL2in $end
$var wire 1 pC# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ED# BL1out $end
$var reg 1 FD# I_bar $end
$var reg 1 GD# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 HD# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ID# WL $end
$var wire 1 & clk $end
$var wire 8 JD# datain [7:0] $end
$var wire 8 KD# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 LD# BL1out [7:0] $end
$var reg 8 MD# BL1in [7:0] $end
$var reg 8 ND# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 OD# k $end
$scope module SRAMcell_inst $end
$var wire 1 PD# BL1in $end
$var wire 1 QD# BL2in $end
$var wire 1 ID# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 RD# BL1out $end
$var reg 1 SD# I_bar $end
$var reg 1 TD# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 UD# k $end
$scope module SRAMcell_inst $end
$var wire 1 VD# BL1in $end
$var wire 1 WD# BL2in $end
$var wire 1 ID# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 XD# BL1out $end
$var reg 1 YD# I_bar $end
$var reg 1 ZD# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 [D# k $end
$scope module SRAMcell_inst $end
$var wire 1 \D# BL1in $end
$var wire 1 ]D# BL2in $end
$var wire 1 ID# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^D# BL1out $end
$var reg 1 _D# I_bar $end
$var reg 1 `D# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 aD# k $end
$scope module SRAMcell_inst $end
$var wire 1 bD# BL1in $end
$var wire 1 cD# BL2in $end
$var wire 1 ID# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dD# BL1out $end
$var reg 1 eD# I_bar $end
$var reg 1 fD# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 gD# k $end
$scope module SRAMcell_inst $end
$var wire 1 hD# BL1in $end
$var wire 1 iD# BL2in $end
$var wire 1 ID# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jD# BL1out $end
$var reg 1 kD# I_bar $end
$var reg 1 lD# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 mD# k $end
$scope module SRAMcell_inst $end
$var wire 1 nD# BL1in $end
$var wire 1 oD# BL2in $end
$var wire 1 ID# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pD# BL1out $end
$var reg 1 qD# I_bar $end
$var reg 1 rD# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 sD# k $end
$scope module SRAMcell_inst $end
$var wire 1 tD# BL1in $end
$var wire 1 uD# BL2in $end
$var wire 1 ID# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vD# BL1out $end
$var reg 1 wD# I_bar $end
$var reg 1 xD# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 yD# k $end
$scope module SRAMcell_inst $end
$var wire 1 zD# BL1in $end
$var wire 1 {D# BL2in $end
$var wire 1 ID# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |D# BL1out $end
$var reg 1 }D# I_bar $end
$var reg 1 ~D# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 !E# i $end
$scope module SRAMbyte_inst $end
$var wire 1 "E# WL $end
$var wire 1 & clk $end
$var wire 8 #E# datain [7:0] $end
$var wire 8 $E# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 %E# BL1out [7:0] $end
$var reg 8 &E# BL1in [7:0] $end
$var reg 8 'E# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 (E# k $end
$scope module SRAMcell_inst $end
$var wire 1 )E# BL1in $end
$var wire 1 *E# BL2in $end
$var wire 1 "E# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +E# BL1out $end
$var reg 1 ,E# I_bar $end
$var reg 1 -E# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 .E# k $end
$scope module SRAMcell_inst $end
$var wire 1 /E# BL1in $end
$var wire 1 0E# BL2in $end
$var wire 1 "E# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1E# BL1out $end
$var reg 1 2E# I_bar $end
$var reg 1 3E# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 4E# k $end
$scope module SRAMcell_inst $end
$var wire 1 5E# BL1in $end
$var wire 1 6E# BL2in $end
$var wire 1 "E# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7E# BL1out $end
$var reg 1 8E# I_bar $end
$var reg 1 9E# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 :E# k $end
$scope module SRAMcell_inst $end
$var wire 1 ;E# BL1in $end
$var wire 1 <E# BL2in $end
$var wire 1 "E# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =E# BL1out $end
$var reg 1 >E# I_bar $end
$var reg 1 ?E# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 @E# k $end
$scope module SRAMcell_inst $end
$var wire 1 AE# BL1in $end
$var wire 1 BE# BL2in $end
$var wire 1 "E# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 CE# BL1out $end
$var reg 1 DE# I_bar $end
$var reg 1 EE# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 FE# k $end
$scope module SRAMcell_inst $end
$var wire 1 GE# BL1in $end
$var wire 1 HE# BL2in $end
$var wire 1 "E# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 IE# BL1out $end
$var reg 1 JE# I_bar $end
$var reg 1 KE# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 LE# k $end
$scope module SRAMcell_inst $end
$var wire 1 ME# BL1in $end
$var wire 1 NE# BL2in $end
$var wire 1 "E# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 OE# BL1out $end
$var reg 1 PE# I_bar $end
$var reg 1 QE# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 RE# k $end
$scope module SRAMcell_inst $end
$var wire 1 SE# BL1in $end
$var wire 1 TE# BL2in $end
$var wire 1 "E# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UE# BL1out $end
$var reg 1 VE# I_bar $end
$var reg 1 WE# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 XE# i $end
$scope module SRAMbyte_inst $end
$var wire 1 YE# WL $end
$var wire 1 & clk $end
$var wire 8 ZE# datain [7:0] $end
$var wire 8 [E# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 \E# BL1out [7:0] $end
$var reg 8 ]E# BL1in [7:0] $end
$var reg 8 ^E# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 _E# k $end
$scope module SRAMcell_inst $end
$var wire 1 `E# BL1in $end
$var wire 1 aE# BL2in $end
$var wire 1 YE# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bE# BL1out $end
$var reg 1 cE# I_bar $end
$var reg 1 dE# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 eE# k $end
$scope module SRAMcell_inst $end
$var wire 1 fE# BL1in $end
$var wire 1 gE# BL2in $end
$var wire 1 YE# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hE# BL1out $end
$var reg 1 iE# I_bar $end
$var reg 1 jE# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 kE# k $end
$scope module SRAMcell_inst $end
$var wire 1 lE# BL1in $end
$var wire 1 mE# BL2in $end
$var wire 1 YE# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nE# BL1out $end
$var reg 1 oE# I_bar $end
$var reg 1 pE# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 qE# k $end
$scope module SRAMcell_inst $end
$var wire 1 rE# BL1in $end
$var wire 1 sE# BL2in $end
$var wire 1 YE# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tE# BL1out $end
$var reg 1 uE# I_bar $end
$var reg 1 vE# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 wE# k $end
$scope module SRAMcell_inst $end
$var wire 1 xE# BL1in $end
$var wire 1 yE# BL2in $end
$var wire 1 YE# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zE# BL1out $end
$var reg 1 {E# I_bar $end
$var reg 1 |E# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 }E# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~E# BL1in $end
$var wire 1 !F# BL2in $end
$var wire 1 YE# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "F# BL1out $end
$var reg 1 #F# I_bar $end
$var reg 1 $F# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 %F# k $end
$scope module SRAMcell_inst $end
$var wire 1 &F# BL1in $end
$var wire 1 'F# BL2in $end
$var wire 1 YE# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (F# BL1out $end
$var reg 1 )F# I_bar $end
$var reg 1 *F# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 +F# k $end
$scope module SRAMcell_inst $end
$var wire 1 ,F# BL1in $end
$var wire 1 -F# BL2in $end
$var wire 1 YE# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .F# BL1out $end
$var reg 1 /F# I_bar $end
$var reg 1 0F# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[94] $end
$var parameter 8 1F# i $end
$scope module SRAMaddress_inst $end
$var wire 1 2F# WL $end
$var wire 4 3F# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 4F# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 5F# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 6F# i $end
$scope module SRAMbyte_inst $end
$var wire 1 7F# WL $end
$var wire 1 & clk $end
$var wire 8 8F# datain [7:0] $end
$var wire 8 9F# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 :F# BL1out [7:0] $end
$var reg 8 ;F# BL1in [7:0] $end
$var reg 8 <F# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 =F# k $end
$scope module SRAMcell_inst $end
$var wire 1 >F# BL1in $end
$var wire 1 ?F# BL2in $end
$var wire 1 7F# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @F# BL1out $end
$var reg 1 AF# I_bar $end
$var reg 1 BF# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 CF# k $end
$scope module SRAMcell_inst $end
$var wire 1 DF# BL1in $end
$var wire 1 EF# BL2in $end
$var wire 1 7F# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 FF# BL1out $end
$var reg 1 GF# I_bar $end
$var reg 1 HF# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 IF# k $end
$scope module SRAMcell_inst $end
$var wire 1 JF# BL1in $end
$var wire 1 KF# BL2in $end
$var wire 1 7F# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 LF# BL1out $end
$var reg 1 MF# I_bar $end
$var reg 1 NF# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 OF# k $end
$scope module SRAMcell_inst $end
$var wire 1 PF# BL1in $end
$var wire 1 QF# BL2in $end
$var wire 1 7F# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 RF# BL1out $end
$var reg 1 SF# I_bar $end
$var reg 1 TF# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 UF# k $end
$scope module SRAMcell_inst $end
$var wire 1 VF# BL1in $end
$var wire 1 WF# BL2in $end
$var wire 1 7F# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 XF# BL1out $end
$var reg 1 YF# I_bar $end
$var reg 1 ZF# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 [F# k $end
$scope module SRAMcell_inst $end
$var wire 1 \F# BL1in $end
$var wire 1 ]F# BL2in $end
$var wire 1 7F# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^F# BL1out $end
$var reg 1 _F# I_bar $end
$var reg 1 `F# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 aF# k $end
$scope module SRAMcell_inst $end
$var wire 1 bF# BL1in $end
$var wire 1 cF# BL2in $end
$var wire 1 7F# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dF# BL1out $end
$var reg 1 eF# I_bar $end
$var reg 1 fF# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 gF# k $end
$scope module SRAMcell_inst $end
$var wire 1 hF# BL1in $end
$var wire 1 iF# BL2in $end
$var wire 1 7F# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jF# BL1out $end
$var reg 1 kF# I_bar $end
$var reg 1 lF# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 mF# i $end
$scope module SRAMbyte_inst $end
$var wire 1 nF# WL $end
$var wire 1 & clk $end
$var wire 8 oF# datain [7:0] $end
$var wire 8 pF# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 qF# BL1out [7:0] $end
$var reg 8 rF# BL1in [7:0] $end
$var reg 8 sF# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 tF# k $end
$scope module SRAMcell_inst $end
$var wire 1 uF# BL1in $end
$var wire 1 vF# BL2in $end
$var wire 1 nF# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wF# BL1out $end
$var reg 1 xF# I_bar $end
$var reg 1 yF# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 zF# k $end
$scope module SRAMcell_inst $end
$var wire 1 {F# BL1in $end
$var wire 1 |F# BL2in $end
$var wire 1 nF# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }F# BL1out $end
$var reg 1 ~F# I_bar $end
$var reg 1 !G# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 "G# k $end
$scope module SRAMcell_inst $end
$var wire 1 #G# BL1in $end
$var wire 1 $G# BL2in $end
$var wire 1 nF# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %G# BL1out $end
$var reg 1 &G# I_bar $end
$var reg 1 'G# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 (G# k $end
$scope module SRAMcell_inst $end
$var wire 1 )G# BL1in $end
$var wire 1 *G# BL2in $end
$var wire 1 nF# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +G# BL1out $end
$var reg 1 ,G# I_bar $end
$var reg 1 -G# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 .G# k $end
$scope module SRAMcell_inst $end
$var wire 1 /G# BL1in $end
$var wire 1 0G# BL2in $end
$var wire 1 nF# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1G# BL1out $end
$var reg 1 2G# I_bar $end
$var reg 1 3G# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 4G# k $end
$scope module SRAMcell_inst $end
$var wire 1 5G# BL1in $end
$var wire 1 6G# BL2in $end
$var wire 1 nF# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7G# BL1out $end
$var reg 1 8G# I_bar $end
$var reg 1 9G# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 :G# k $end
$scope module SRAMcell_inst $end
$var wire 1 ;G# BL1in $end
$var wire 1 <G# BL2in $end
$var wire 1 nF# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =G# BL1out $end
$var reg 1 >G# I_bar $end
$var reg 1 ?G# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 @G# k $end
$scope module SRAMcell_inst $end
$var wire 1 AG# BL1in $end
$var wire 1 BG# BL2in $end
$var wire 1 nF# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 CG# BL1out $end
$var reg 1 DG# I_bar $end
$var reg 1 EG# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 FG# i $end
$scope module SRAMbyte_inst $end
$var wire 1 GG# WL $end
$var wire 1 & clk $end
$var wire 8 HG# datain [7:0] $end
$var wire 8 IG# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 JG# BL1out [7:0] $end
$var reg 8 KG# BL1in [7:0] $end
$var reg 8 LG# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 MG# k $end
$scope module SRAMcell_inst $end
$var wire 1 NG# BL1in $end
$var wire 1 OG# BL2in $end
$var wire 1 GG# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 PG# BL1out $end
$var reg 1 QG# I_bar $end
$var reg 1 RG# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 SG# k $end
$scope module SRAMcell_inst $end
$var wire 1 TG# BL1in $end
$var wire 1 UG# BL2in $end
$var wire 1 GG# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 VG# BL1out $end
$var reg 1 WG# I_bar $end
$var reg 1 XG# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 YG# k $end
$scope module SRAMcell_inst $end
$var wire 1 ZG# BL1in $end
$var wire 1 [G# BL2in $end
$var wire 1 GG# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \G# BL1out $end
$var reg 1 ]G# I_bar $end
$var reg 1 ^G# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 _G# k $end
$scope module SRAMcell_inst $end
$var wire 1 `G# BL1in $end
$var wire 1 aG# BL2in $end
$var wire 1 GG# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bG# BL1out $end
$var reg 1 cG# I_bar $end
$var reg 1 dG# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 eG# k $end
$scope module SRAMcell_inst $end
$var wire 1 fG# BL1in $end
$var wire 1 gG# BL2in $end
$var wire 1 GG# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hG# BL1out $end
$var reg 1 iG# I_bar $end
$var reg 1 jG# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 kG# k $end
$scope module SRAMcell_inst $end
$var wire 1 lG# BL1in $end
$var wire 1 mG# BL2in $end
$var wire 1 GG# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nG# BL1out $end
$var reg 1 oG# I_bar $end
$var reg 1 pG# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 qG# k $end
$scope module SRAMcell_inst $end
$var wire 1 rG# BL1in $end
$var wire 1 sG# BL2in $end
$var wire 1 GG# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tG# BL1out $end
$var reg 1 uG# I_bar $end
$var reg 1 vG# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 wG# k $end
$scope module SRAMcell_inst $end
$var wire 1 xG# BL1in $end
$var wire 1 yG# BL2in $end
$var wire 1 GG# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zG# BL1out $end
$var reg 1 {G# I_bar $end
$var reg 1 |G# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 }G# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ~G# WL $end
$var wire 1 & clk $end
$var wire 8 !H# datain [7:0] $end
$var wire 8 "H# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 #H# BL1out [7:0] $end
$var reg 8 $H# BL1in [7:0] $end
$var reg 8 %H# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 &H# k $end
$scope module SRAMcell_inst $end
$var wire 1 'H# BL1in $end
$var wire 1 (H# BL2in $end
$var wire 1 ~G# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )H# BL1out $end
$var reg 1 *H# I_bar $end
$var reg 1 +H# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ,H# k $end
$scope module SRAMcell_inst $end
$var wire 1 -H# BL1in $end
$var wire 1 .H# BL2in $end
$var wire 1 ~G# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /H# BL1out $end
$var reg 1 0H# I_bar $end
$var reg 1 1H# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 2H# k $end
$scope module SRAMcell_inst $end
$var wire 1 3H# BL1in $end
$var wire 1 4H# BL2in $end
$var wire 1 ~G# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5H# BL1out $end
$var reg 1 6H# I_bar $end
$var reg 1 7H# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 8H# k $end
$scope module SRAMcell_inst $end
$var wire 1 9H# BL1in $end
$var wire 1 :H# BL2in $end
$var wire 1 ~G# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;H# BL1out $end
$var reg 1 <H# I_bar $end
$var reg 1 =H# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 >H# k $end
$scope module SRAMcell_inst $end
$var wire 1 ?H# BL1in $end
$var wire 1 @H# BL2in $end
$var wire 1 ~G# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 AH# BL1out $end
$var reg 1 BH# I_bar $end
$var reg 1 CH# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 DH# k $end
$scope module SRAMcell_inst $end
$var wire 1 EH# BL1in $end
$var wire 1 FH# BL2in $end
$var wire 1 ~G# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 GH# BL1out $end
$var reg 1 HH# I_bar $end
$var reg 1 IH# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 JH# k $end
$scope module SRAMcell_inst $end
$var wire 1 KH# BL1in $end
$var wire 1 LH# BL2in $end
$var wire 1 ~G# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 MH# BL1out $end
$var reg 1 NH# I_bar $end
$var reg 1 OH# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 PH# k $end
$scope module SRAMcell_inst $end
$var wire 1 QH# BL1in $end
$var wire 1 RH# BL2in $end
$var wire 1 ~G# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 SH# BL1out $end
$var reg 1 TH# I_bar $end
$var reg 1 UH# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[95] $end
$var parameter 8 VH# i $end
$scope module SRAMaddress_inst $end
$var wire 1 WH# WL $end
$var wire 4 XH# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 YH# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 ZH# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 [H# i $end
$scope module SRAMbyte_inst $end
$var wire 1 \H# WL $end
$var wire 1 & clk $end
$var wire 8 ]H# datain [7:0] $end
$var wire 8 ^H# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 _H# BL1out [7:0] $end
$var reg 8 `H# BL1in [7:0] $end
$var reg 8 aH# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 bH# k $end
$scope module SRAMcell_inst $end
$var wire 1 cH# BL1in $end
$var wire 1 dH# BL2in $end
$var wire 1 \H# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 eH# BL1out $end
$var reg 1 fH# I_bar $end
$var reg 1 gH# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 hH# k $end
$scope module SRAMcell_inst $end
$var wire 1 iH# BL1in $end
$var wire 1 jH# BL2in $end
$var wire 1 \H# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kH# BL1out $end
$var reg 1 lH# I_bar $end
$var reg 1 mH# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 nH# k $end
$scope module SRAMcell_inst $end
$var wire 1 oH# BL1in $end
$var wire 1 pH# BL2in $end
$var wire 1 \H# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qH# BL1out $end
$var reg 1 rH# I_bar $end
$var reg 1 sH# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 tH# k $end
$scope module SRAMcell_inst $end
$var wire 1 uH# BL1in $end
$var wire 1 vH# BL2in $end
$var wire 1 \H# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wH# BL1out $end
$var reg 1 xH# I_bar $end
$var reg 1 yH# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 zH# k $end
$scope module SRAMcell_inst $end
$var wire 1 {H# BL1in $end
$var wire 1 |H# BL2in $end
$var wire 1 \H# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }H# BL1out $end
$var reg 1 ~H# I_bar $end
$var reg 1 !I# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 "I# k $end
$scope module SRAMcell_inst $end
$var wire 1 #I# BL1in $end
$var wire 1 $I# BL2in $end
$var wire 1 \H# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %I# BL1out $end
$var reg 1 &I# I_bar $end
$var reg 1 'I# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 (I# k $end
$scope module SRAMcell_inst $end
$var wire 1 )I# BL1in $end
$var wire 1 *I# BL2in $end
$var wire 1 \H# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +I# BL1out $end
$var reg 1 ,I# I_bar $end
$var reg 1 -I# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 .I# k $end
$scope module SRAMcell_inst $end
$var wire 1 /I# BL1in $end
$var wire 1 0I# BL2in $end
$var wire 1 \H# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1I# BL1out $end
$var reg 1 2I# I_bar $end
$var reg 1 3I# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 4I# i $end
$scope module SRAMbyte_inst $end
$var wire 1 5I# WL $end
$var wire 1 & clk $end
$var wire 8 6I# datain [7:0] $end
$var wire 8 7I# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 8I# BL1out [7:0] $end
$var reg 8 9I# BL1in [7:0] $end
$var reg 8 :I# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ;I# k $end
$scope module SRAMcell_inst $end
$var wire 1 <I# BL1in $end
$var wire 1 =I# BL2in $end
$var wire 1 5I# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >I# BL1out $end
$var reg 1 ?I# I_bar $end
$var reg 1 @I# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 AI# k $end
$scope module SRAMcell_inst $end
$var wire 1 BI# BL1in $end
$var wire 1 CI# BL2in $end
$var wire 1 5I# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 DI# BL1out $end
$var reg 1 EI# I_bar $end
$var reg 1 FI# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 GI# k $end
$scope module SRAMcell_inst $end
$var wire 1 HI# BL1in $end
$var wire 1 II# BL2in $end
$var wire 1 5I# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 JI# BL1out $end
$var reg 1 KI# I_bar $end
$var reg 1 LI# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 MI# k $end
$scope module SRAMcell_inst $end
$var wire 1 NI# BL1in $end
$var wire 1 OI# BL2in $end
$var wire 1 5I# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 PI# BL1out $end
$var reg 1 QI# I_bar $end
$var reg 1 RI# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 SI# k $end
$scope module SRAMcell_inst $end
$var wire 1 TI# BL1in $end
$var wire 1 UI# BL2in $end
$var wire 1 5I# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 VI# BL1out $end
$var reg 1 WI# I_bar $end
$var reg 1 XI# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 YI# k $end
$scope module SRAMcell_inst $end
$var wire 1 ZI# BL1in $end
$var wire 1 [I# BL2in $end
$var wire 1 5I# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \I# BL1out $end
$var reg 1 ]I# I_bar $end
$var reg 1 ^I# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 _I# k $end
$scope module SRAMcell_inst $end
$var wire 1 `I# BL1in $end
$var wire 1 aI# BL2in $end
$var wire 1 5I# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bI# BL1out $end
$var reg 1 cI# I_bar $end
$var reg 1 dI# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 eI# k $end
$scope module SRAMcell_inst $end
$var wire 1 fI# BL1in $end
$var wire 1 gI# BL2in $end
$var wire 1 5I# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hI# BL1out $end
$var reg 1 iI# I_bar $end
$var reg 1 jI# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 kI# i $end
$scope module SRAMbyte_inst $end
$var wire 1 lI# WL $end
$var wire 1 & clk $end
$var wire 8 mI# datain [7:0] $end
$var wire 8 nI# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 oI# BL1out [7:0] $end
$var reg 8 pI# BL1in [7:0] $end
$var reg 8 qI# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 rI# k $end
$scope module SRAMcell_inst $end
$var wire 1 sI# BL1in $end
$var wire 1 tI# BL2in $end
$var wire 1 lI# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uI# BL1out $end
$var reg 1 vI# I_bar $end
$var reg 1 wI# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 xI# k $end
$scope module SRAMcell_inst $end
$var wire 1 yI# BL1in $end
$var wire 1 zI# BL2in $end
$var wire 1 lI# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {I# BL1out $end
$var reg 1 |I# I_bar $end
$var reg 1 }I# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ~I# k $end
$scope module SRAMcell_inst $end
$var wire 1 !J# BL1in $end
$var wire 1 "J# BL2in $end
$var wire 1 lI# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #J# BL1out $end
$var reg 1 $J# I_bar $end
$var reg 1 %J# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 &J# k $end
$scope module SRAMcell_inst $end
$var wire 1 'J# BL1in $end
$var wire 1 (J# BL2in $end
$var wire 1 lI# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )J# BL1out $end
$var reg 1 *J# I_bar $end
$var reg 1 +J# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ,J# k $end
$scope module SRAMcell_inst $end
$var wire 1 -J# BL1in $end
$var wire 1 .J# BL2in $end
$var wire 1 lI# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /J# BL1out $end
$var reg 1 0J# I_bar $end
$var reg 1 1J# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 2J# k $end
$scope module SRAMcell_inst $end
$var wire 1 3J# BL1in $end
$var wire 1 4J# BL2in $end
$var wire 1 lI# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5J# BL1out $end
$var reg 1 6J# I_bar $end
$var reg 1 7J# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 8J# k $end
$scope module SRAMcell_inst $end
$var wire 1 9J# BL1in $end
$var wire 1 :J# BL2in $end
$var wire 1 lI# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;J# BL1out $end
$var reg 1 <J# I_bar $end
$var reg 1 =J# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 >J# k $end
$scope module SRAMcell_inst $end
$var wire 1 ?J# BL1in $end
$var wire 1 @J# BL2in $end
$var wire 1 lI# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 AJ# BL1out $end
$var reg 1 BJ# I_bar $end
$var reg 1 CJ# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 DJ# i $end
$scope module SRAMbyte_inst $end
$var wire 1 EJ# WL $end
$var wire 1 & clk $end
$var wire 8 FJ# datain [7:0] $end
$var wire 8 GJ# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 HJ# BL1out [7:0] $end
$var reg 8 IJ# BL1in [7:0] $end
$var reg 8 JJ# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 KJ# k $end
$scope module SRAMcell_inst $end
$var wire 1 LJ# BL1in $end
$var wire 1 MJ# BL2in $end
$var wire 1 EJ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 NJ# BL1out $end
$var reg 1 OJ# I_bar $end
$var reg 1 PJ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 QJ# k $end
$scope module SRAMcell_inst $end
$var wire 1 RJ# BL1in $end
$var wire 1 SJ# BL2in $end
$var wire 1 EJ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 TJ# BL1out $end
$var reg 1 UJ# I_bar $end
$var reg 1 VJ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 WJ# k $end
$scope module SRAMcell_inst $end
$var wire 1 XJ# BL1in $end
$var wire 1 YJ# BL2in $end
$var wire 1 EJ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ZJ# BL1out $end
$var reg 1 [J# I_bar $end
$var reg 1 \J# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ]J# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^J# BL1in $end
$var wire 1 _J# BL2in $end
$var wire 1 EJ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `J# BL1out $end
$var reg 1 aJ# I_bar $end
$var reg 1 bJ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 cJ# k $end
$scope module SRAMcell_inst $end
$var wire 1 dJ# BL1in $end
$var wire 1 eJ# BL2in $end
$var wire 1 EJ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fJ# BL1out $end
$var reg 1 gJ# I_bar $end
$var reg 1 hJ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 iJ# k $end
$scope module SRAMcell_inst $end
$var wire 1 jJ# BL1in $end
$var wire 1 kJ# BL2in $end
$var wire 1 EJ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lJ# BL1out $end
$var reg 1 mJ# I_bar $end
$var reg 1 nJ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 oJ# k $end
$scope module SRAMcell_inst $end
$var wire 1 pJ# BL1in $end
$var wire 1 qJ# BL2in $end
$var wire 1 EJ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rJ# BL1out $end
$var reg 1 sJ# I_bar $end
$var reg 1 tJ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 uJ# k $end
$scope module SRAMcell_inst $end
$var wire 1 vJ# BL1in $end
$var wire 1 wJ# BL2in $end
$var wire 1 EJ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xJ# BL1out $end
$var reg 1 yJ# I_bar $end
$var reg 1 zJ# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[96] $end
$var parameter 8 {J# i $end
$scope module SRAMaddress_inst $end
$var wire 1 |J# WL $end
$var wire 4 }J# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 ~J# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 !K# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 "K# i $end
$scope module SRAMbyte_inst $end
$var wire 1 #K# WL $end
$var wire 1 & clk $end
$var wire 8 $K# datain [7:0] $end
$var wire 8 %K# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 &K# BL1out [7:0] $end
$var reg 8 'K# BL1in [7:0] $end
$var reg 8 (K# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 )K# k $end
$scope module SRAMcell_inst $end
$var wire 1 *K# BL1in $end
$var wire 1 +K# BL2in $end
$var wire 1 #K# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,K# BL1out $end
$var reg 1 -K# I_bar $end
$var reg 1 .K# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 /K# k $end
$scope module SRAMcell_inst $end
$var wire 1 0K# BL1in $end
$var wire 1 1K# BL2in $end
$var wire 1 #K# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2K# BL1out $end
$var reg 1 3K# I_bar $end
$var reg 1 4K# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 5K# k $end
$scope module SRAMcell_inst $end
$var wire 1 6K# BL1in $end
$var wire 1 7K# BL2in $end
$var wire 1 #K# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8K# BL1out $end
$var reg 1 9K# I_bar $end
$var reg 1 :K# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ;K# k $end
$scope module SRAMcell_inst $end
$var wire 1 <K# BL1in $end
$var wire 1 =K# BL2in $end
$var wire 1 #K# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >K# BL1out $end
$var reg 1 ?K# I_bar $end
$var reg 1 @K# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 AK# k $end
$scope module SRAMcell_inst $end
$var wire 1 BK# BL1in $end
$var wire 1 CK# BL2in $end
$var wire 1 #K# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 DK# BL1out $end
$var reg 1 EK# I_bar $end
$var reg 1 FK# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 GK# k $end
$scope module SRAMcell_inst $end
$var wire 1 HK# BL1in $end
$var wire 1 IK# BL2in $end
$var wire 1 #K# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 JK# BL1out $end
$var reg 1 KK# I_bar $end
$var reg 1 LK# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 MK# k $end
$scope module SRAMcell_inst $end
$var wire 1 NK# BL1in $end
$var wire 1 OK# BL2in $end
$var wire 1 #K# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 PK# BL1out $end
$var reg 1 QK# I_bar $end
$var reg 1 RK# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 SK# k $end
$scope module SRAMcell_inst $end
$var wire 1 TK# BL1in $end
$var wire 1 UK# BL2in $end
$var wire 1 #K# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 VK# BL1out $end
$var reg 1 WK# I_bar $end
$var reg 1 XK# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 YK# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ZK# WL $end
$var wire 1 & clk $end
$var wire 8 [K# datain [7:0] $end
$var wire 8 \K# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ]K# BL1out [7:0] $end
$var reg 8 ^K# BL1in [7:0] $end
$var reg 8 _K# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 `K# k $end
$scope module SRAMcell_inst $end
$var wire 1 aK# BL1in $end
$var wire 1 bK# BL2in $end
$var wire 1 ZK# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cK# BL1out $end
$var reg 1 dK# I_bar $end
$var reg 1 eK# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 fK# k $end
$scope module SRAMcell_inst $end
$var wire 1 gK# BL1in $end
$var wire 1 hK# BL2in $end
$var wire 1 ZK# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 iK# BL1out $end
$var reg 1 jK# I_bar $end
$var reg 1 kK# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 lK# k $end
$scope module SRAMcell_inst $end
$var wire 1 mK# BL1in $end
$var wire 1 nK# BL2in $end
$var wire 1 ZK# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oK# BL1out $end
$var reg 1 pK# I_bar $end
$var reg 1 qK# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 rK# k $end
$scope module SRAMcell_inst $end
$var wire 1 sK# BL1in $end
$var wire 1 tK# BL2in $end
$var wire 1 ZK# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uK# BL1out $end
$var reg 1 vK# I_bar $end
$var reg 1 wK# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 xK# k $end
$scope module SRAMcell_inst $end
$var wire 1 yK# BL1in $end
$var wire 1 zK# BL2in $end
$var wire 1 ZK# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {K# BL1out $end
$var reg 1 |K# I_bar $end
$var reg 1 }K# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ~K# k $end
$scope module SRAMcell_inst $end
$var wire 1 !L# BL1in $end
$var wire 1 "L# BL2in $end
$var wire 1 ZK# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #L# BL1out $end
$var reg 1 $L# I_bar $end
$var reg 1 %L# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 &L# k $end
$scope module SRAMcell_inst $end
$var wire 1 'L# BL1in $end
$var wire 1 (L# BL2in $end
$var wire 1 ZK# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )L# BL1out $end
$var reg 1 *L# I_bar $end
$var reg 1 +L# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ,L# k $end
$scope module SRAMcell_inst $end
$var wire 1 -L# BL1in $end
$var wire 1 .L# BL2in $end
$var wire 1 ZK# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /L# BL1out $end
$var reg 1 0L# I_bar $end
$var reg 1 1L# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 2L# i $end
$scope module SRAMbyte_inst $end
$var wire 1 3L# WL $end
$var wire 1 & clk $end
$var wire 8 4L# datain [7:0] $end
$var wire 8 5L# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 6L# BL1out [7:0] $end
$var reg 8 7L# BL1in [7:0] $end
$var reg 8 8L# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 9L# k $end
$scope module SRAMcell_inst $end
$var wire 1 :L# BL1in $end
$var wire 1 ;L# BL2in $end
$var wire 1 3L# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <L# BL1out $end
$var reg 1 =L# I_bar $end
$var reg 1 >L# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ?L# k $end
$scope module SRAMcell_inst $end
$var wire 1 @L# BL1in $end
$var wire 1 AL# BL2in $end
$var wire 1 3L# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BL# BL1out $end
$var reg 1 CL# I_bar $end
$var reg 1 DL# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 EL# k $end
$scope module SRAMcell_inst $end
$var wire 1 FL# BL1in $end
$var wire 1 GL# BL2in $end
$var wire 1 3L# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 HL# BL1out $end
$var reg 1 IL# I_bar $end
$var reg 1 JL# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 KL# k $end
$scope module SRAMcell_inst $end
$var wire 1 LL# BL1in $end
$var wire 1 ML# BL2in $end
$var wire 1 3L# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 NL# BL1out $end
$var reg 1 OL# I_bar $end
$var reg 1 PL# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 QL# k $end
$scope module SRAMcell_inst $end
$var wire 1 RL# BL1in $end
$var wire 1 SL# BL2in $end
$var wire 1 3L# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 TL# BL1out $end
$var reg 1 UL# I_bar $end
$var reg 1 VL# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 WL# k $end
$scope module SRAMcell_inst $end
$var wire 1 XL# BL1in $end
$var wire 1 YL# BL2in $end
$var wire 1 3L# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ZL# BL1out $end
$var reg 1 [L# I_bar $end
$var reg 1 \L# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ]L# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^L# BL1in $end
$var wire 1 _L# BL2in $end
$var wire 1 3L# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `L# BL1out $end
$var reg 1 aL# I_bar $end
$var reg 1 bL# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 cL# k $end
$scope module SRAMcell_inst $end
$var wire 1 dL# BL1in $end
$var wire 1 eL# BL2in $end
$var wire 1 3L# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fL# BL1out $end
$var reg 1 gL# I_bar $end
$var reg 1 hL# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 iL# i $end
$scope module SRAMbyte_inst $end
$var wire 1 jL# WL $end
$var wire 1 & clk $end
$var wire 8 kL# datain [7:0] $end
$var wire 8 lL# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 mL# BL1out [7:0] $end
$var reg 8 nL# BL1in [7:0] $end
$var reg 8 oL# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 pL# k $end
$scope module SRAMcell_inst $end
$var wire 1 qL# BL1in $end
$var wire 1 rL# BL2in $end
$var wire 1 jL# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sL# BL1out $end
$var reg 1 tL# I_bar $end
$var reg 1 uL# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 vL# k $end
$scope module SRAMcell_inst $end
$var wire 1 wL# BL1in $end
$var wire 1 xL# BL2in $end
$var wire 1 jL# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yL# BL1out $end
$var reg 1 zL# I_bar $end
$var reg 1 {L# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 |L# k $end
$scope module SRAMcell_inst $end
$var wire 1 }L# BL1in $end
$var wire 1 ~L# BL2in $end
$var wire 1 jL# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !M# BL1out $end
$var reg 1 "M# I_bar $end
$var reg 1 #M# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 $M# k $end
$scope module SRAMcell_inst $end
$var wire 1 %M# BL1in $end
$var wire 1 &M# BL2in $end
$var wire 1 jL# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'M# BL1out $end
$var reg 1 (M# I_bar $end
$var reg 1 )M# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 *M# k $end
$scope module SRAMcell_inst $end
$var wire 1 +M# BL1in $end
$var wire 1 ,M# BL2in $end
$var wire 1 jL# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -M# BL1out $end
$var reg 1 .M# I_bar $end
$var reg 1 /M# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 0M# k $end
$scope module SRAMcell_inst $end
$var wire 1 1M# BL1in $end
$var wire 1 2M# BL2in $end
$var wire 1 jL# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3M# BL1out $end
$var reg 1 4M# I_bar $end
$var reg 1 5M# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 6M# k $end
$scope module SRAMcell_inst $end
$var wire 1 7M# BL1in $end
$var wire 1 8M# BL2in $end
$var wire 1 jL# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9M# BL1out $end
$var reg 1 :M# I_bar $end
$var reg 1 ;M# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 <M# k $end
$scope module SRAMcell_inst $end
$var wire 1 =M# BL1in $end
$var wire 1 >M# BL2in $end
$var wire 1 jL# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?M# BL1out $end
$var reg 1 @M# I_bar $end
$var reg 1 AM# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[97] $end
$var parameter 8 BM# i $end
$scope module SRAMaddress_inst $end
$var wire 1 CM# WL $end
$var wire 4 DM# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 EM# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 FM# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 GM# i $end
$scope module SRAMbyte_inst $end
$var wire 1 HM# WL $end
$var wire 1 & clk $end
$var wire 8 IM# datain [7:0] $end
$var wire 8 JM# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 KM# BL1out [7:0] $end
$var reg 8 LM# BL1in [7:0] $end
$var reg 8 MM# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 NM# k $end
$scope module SRAMcell_inst $end
$var wire 1 OM# BL1in $end
$var wire 1 PM# BL2in $end
$var wire 1 HM# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QM# BL1out $end
$var reg 1 RM# I_bar $end
$var reg 1 SM# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 TM# k $end
$scope module SRAMcell_inst $end
$var wire 1 UM# BL1in $end
$var wire 1 VM# BL2in $end
$var wire 1 HM# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WM# BL1out $end
$var reg 1 XM# I_bar $end
$var reg 1 YM# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ZM# k $end
$scope module SRAMcell_inst $end
$var wire 1 [M# BL1in $end
$var wire 1 \M# BL2in $end
$var wire 1 HM# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]M# BL1out $end
$var reg 1 ^M# I_bar $end
$var reg 1 _M# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 `M# k $end
$scope module SRAMcell_inst $end
$var wire 1 aM# BL1in $end
$var wire 1 bM# BL2in $end
$var wire 1 HM# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cM# BL1out $end
$var reg 1 dM# I_bar $end
$var reg 1 eM# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 fM# k $end
$scope module SRAMcell_inst $end
$var wire 1 gM# BL1in $end
$var wire 1 hM# BL2in $end
$var wire 1 HM# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 iM# BL1out $end
$var reg 1 jM# I_bar $end
$var reg 1 kM# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 lM# k $end
$scope module SRAMcell_inst $end
$var wire 1 mM# BL1in $end
$var wire 1 nM# BL2in $end
$var wire 1 HM# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oM# BL1out $end
$var reg 1 pM# I_bar $end
$var reg 1 qM# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 rM# k $end
$scope module SRAMcell_inst $end
$var wire 1 sM# BL1in $end
$var wire 1 tM# BL2in $end
$var wire 1 HM# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uM# BL1out $end
$var reg 1 vM# I_bar $end
$var reg 1 wM# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 xM# k $end
$scope module SRAMcell_inst $end
$var wire 1 yM# BL1in $end
$var wire 1 zM# BL2in $end
$var wire 1 HM# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {M# BL1out $end
$var reg 1 |M# I_bar $end
$var reg 1 }M# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 ~M# i $end
$scope module SRAMbyte_inst $end
$var wire 1 !N# WL $end
$var wire 1 & clk $end
$var wire 8 "N# datain [7:0] $end
$var wire 8 #N# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 $N# BL1out [7:0] $end
$var reg 8 %N# BL1in [7:0] $end
$var reg 8 &N# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 'N# k $end
$scope module SRAMcell_inst $end
$var wire 1 (N# BL1in $end
$var wire 1 )N# BL2in $end
$var wire 1 !N# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *N# BL1out $end
$var reg 1 +N# I_bar $end
$var reg 1 ,N# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 -N# k $end
$scope module SRAMcell_inst $end
$var wire 1 .N# BL1in $end
$var wire 1 /N# BL2in $end
$var wire 1 !N# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0N# BL1out $end
$var reg 1 1N# I_bar $end
$var reg 1 2N# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 3N# k $end
$scope module SRAMcell_inst $end
$var wire 1 4N# BL1in $end
$var wire 1 5N# BL2in $end
$var wire 1 !N# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6N# BL1out $end
$var reg 1 7N# I_bar $end
$var reg 1 8N# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 9N# k $end
$scope module SRAMcell_inst $end
$var wire 1 :N# BL1in $end
$var wire 1 ;N# BL2in $end
$var wire 1 !N# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <N# BL1out $end
$var reg 1 =N# I_bar $end
$var reg 1 >N# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ?N# k $end
$scope module SRAMcell_inst $end
$var wire 1 @N# BL1in $end
$var wire 1 AN# BL2in $end
$var wire 1 !N# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BN# BL1out $end
$var reg 1 CN# I_bar $end
$var reg 1 DN# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 EN# k $end
$scope module SRAMcell_inst $end
$var wire 1 FN# BL1in $end
$var wire 1 GN# BL2in $end
$var wire 1 !N# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 HN# BL1out $end
$var reg 1 IN# I_bar $end
$var reg 1 JN# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 KN# k $end
$scope module SRAMcell_inst $end
$var wire 1 LN# BL1in $end
$var wire 1 MN# BL2in $end
$var wire 1 !N# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 NN# BL1out $end
$var reg 1 ON# I_bar $end
$var reg 1 PN# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 QN# k $end
$scope module SRAMcell_inst $end
$var wire 1 RN# BL1in $end
$var wire 1 SN# BL2in $end
$var wire 1 !N# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 TN# BL1out $end
$var reg 1 UN# I_bar $end
$var reg 1 VN# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 WN# i $end
$scope module SRAMbyte_inst $end
$var wire 1 XN# WL $end
$var wire 1 & clk $end
$var wire 8 YN# datain [7:0] $end
$var wire 8 ZN# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 [N# BL1out [7:0] $end
$var reg 8 \N# BL1in [7:0] $end
$var reg 8 ]N# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ^N# k $end
$scope module SRAMcell_inst $end
$var wire 1 _N# BL1in $end
$var wire 1 `N# BL2in $end
$var wire 1 XN# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aN# BL1out $end
$var reg 1 bN# I_bar $end
$var reg 1 cN# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 dN# k $end
$scope module SRAMcell_inst $end
$var wire 1 eN# BL1in $end
$var wire 1 fN# BL2in $end
$var wire 1 XN# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gN# BL1out $end
$var reg 1 hN# I_bar $end
$var reg 1 iN# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 jN# k $end
$scope module SRAMcell_inst $end
$var wire 1 kN# BL1in $end
$var wire 1 lN# BL2in $end
$var wire 1 XN# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mN# BL1out $end
$var reg 1 nN# I_bar $end
$var reg 1 oN# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 pN# k $end
$scope module SRAMcell_inst $end
$var wire 1 qN# BL1in $end
$var wire 1 rN# BL2in $end
$var wire 1 XN# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sN# BL1out $end
$var reg 1 tN# I_bar $end
$var reg 1 uN# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 vN# k $end
$scope module SRAMcell_inst $end
$var wire 1 wN# BL1in $end
$var wire 1 xN# BL2in $end
$var wire 1 XN# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yN# BL1out $end
$var reg 1 zN# I_bar $end
$var reg 1 {N# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 |N# k $end
$scope module SRAMcell_inst $end
$var wire 1 }N# BL1in $end
$var wire 1 ~N# BL2in $end
$var wire 1 XN# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !O# BL1out $end
$var reg 1 "O# I_bar $end
$var reg 1 #O# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 $O# k $end
$scope module SRAMcell_inst $end
$var wire 1 %O# BL1in $end
$var wire 1 &O# BL2in $end
$var wire 1 XN# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'O# BL1out $end
$var reg 1 (O# I_bar $end
$var reg 1 )O# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 *O# k $end
$scope module SRAMcell_inst $end
$var wire 1 +O# BL1in $end
$var wire 1 ,O# BL2in $end
$var wire 1 XN# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -O# BL1out $end
$var reg 1 .O# I_bar $end
$var reg 1 /O# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 0O# i $end
$scope module SRAMbyte_inst $end
$var wire 1 1O# WL $end
$var wire 1 & clk $end
$var wire 8 2O# datain [7:0] $end
$var wire 8 3O# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 4O# BL1out [7:0] $end
$var reg 8 5O# BL1in [7:0] $end
$var reg 8 6O# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 7O# k $end
$scope module SRAMcell_inst $end
$var wire 1 8O# BL1in $end
$var wire 1 9O# BL2in $end
$var wire 1 1O# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :O# BL1out $end
$var reg 1 ;O# I_bar $end
$var reg 1 <O# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 =O# k $end
$scope module SRAMcell_inst $end
$var wire 1 >O# BL1in $end
$var wire 1 ?O# BL2in $end
$var wire 1 1O# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @O# BL1out $end
$var reg 1 AO# I_bar $end
$var reg 1 BO# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 CO# k $end
$scope module SRAMcell_inst $end
$var wire 1 DO# BL1in $end
$var wire 1 EO# BL2in $end
$var wire 1 1O# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 FO# BL1out $end
$var reg 1 GO# I_bar $end
$var reg 1 HO# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 IO# k $end
$scope module SRAMcell_inst $end
$var wire 1 JO# BL1in $end
$var wire 1 KO# BL2in $end
$var wire 1 1O# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 LO# BL1out $end
$var reg 1 MO# I_bar $end
$var reg 1 NO# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 OO# k $end
$scope module SRAMcell_inst $end
$var wire 1 PO# BL1in $end
$var wire 1 QO# BL2in $end
$var wire 1 1O# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 RO# BL1out $end
$var reg 1 SO# I_bar $end
$var reg 1 TO# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 UO# k $end
$scope module SRAMcell_inst $end
$var wire 1 VO# BL1in $end
$var wire 1 WO# BL2in $end
$var wire 1 1O# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 XO# BL1out $end
$var reg 1 YO# I_bar $end
$var reg 1 ZO# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 [O# k $end
$scope module SRAMcell_inst $end
$var wire 1 \O# BL1in $end
$var wire 1 ]O# BL2in $end
$var wire 1 1O# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^O# BL1out $end
$var reg 1 _O# I_bar $end
$var reg 1 `O# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 aO# k $end
$scope module SRAMcell_inst $end
$var wire 1 bO# BL1in $end
$var wire 1 cO# BL2in $end
$var wire 1 1O# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dO# BL1out $end
$var reg 1 eO# I_bar $end
$var reg 1 fO# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[98] $end
$var parameter 8 gO# i $end
$scope module SRAMaddress_inst $end
$var wire 1 hO# WL $end
$var wire 4 iO# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 jO# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 kO# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 lO# i $end
$scope module SRAMbyte_inst $end
$var wire 1 mO# WL $end
$var wire 1 & clk $end
$var wire 8 nO# datain [7:0] $end
$var wire 8 oO# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 pO# BL1out [7:0] $end
$var reg 8 qO# BL1in [7:0] $end
$var reg 8 rO# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 sO# k $end
$scope module SRAMcell_inst $end
$var wire 1 tO# BL1in $end
$var wire 1 uO# BL2in $end
$var wire 1 mO# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vO# BL1out $end
$var reg 1 wO# I_bar $end
$var reg 1 xO# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 yO# k $end
$scope module SRAMcell_inst $end
$var wire 1 zO# BL1in $end
$var wire 1 {O# BL2in $end
$var wire 1 mO# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |O# BL1out $end
$var reg 1 }O# I_bar $end
$var reg 1 ~O# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 !P# k $end
$scope module SRAMcell_inst $end
$var wire 1 "P# BL1in $end
$var wire 1 #P# BL2in $end
$var wire 1 mO# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $P# BL1out $end
$var reg 1 %P# I_bar $end
$var reg 1 &P# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 'P# k $end
$scope module SRAMcell_inst $end
$var wire 1 (P# BL1in $end
$var wire 1 )P# BL2in $end
$var wire 1 mO# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *P# BL1out $end
$var reg 1 +P# I_bar $end
$var reg 1 ,P# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 -P# k $end
$scope module SRAMcell_inst $end
$var wire 1 .P# BL1in $end
$var wire 1 /P# BL2in $end
$var wire 1 mO# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0P# BL1out $end
$var reg 1 1P# I_bar $end
$var reg 1 2P# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 3P# k $end
$scope module SRAMcell_inst $end
$var wire 1 4P# BL1in $end
$var wire 1 5P# BL2in $end
$var wire 1 mO# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6P# BL1out $end
$var reg 1 7P# I_bar $end
$var reg 1 8P# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 9P# k $end
$scope module SRAMcell_inst $end
$var wire 1 :P# BL1in $end
$var wire 1 ;P# BL2in $end
$var wire 1 mO# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <P# BL1out $end
$var reg 1 =P# I_bar $end
$var reg 1 >P# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ?P# k $end
$scope module SRAMcell_inst $end
$var wire 1 @P# BL1in $end
$var wire 1 AP# BL2in $end
$var wire 1 mO# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 BP# BL1out $end
$var reg 1 CP# I_bar $end
$var reg 1 DP# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 EP# i $end
$scope module SRAMbyte_inst $end
$var wire 1 FP# WL $end
$var wire 1 & clk $end
$var wire 8 GP# datain [7:0] $end
$var wire 8 HP# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 IP# BL1out [7:0] $end
$var reg 8 JP# BL1in [7:0] $end
$var reg 8 KP# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 LP# k $end
$scope module SRAMcell_inst $end
$var wire 1 MP# BL1in $end
$var wire 1 NP# BL2in $end
$var wire 1 FP# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 OP# BL1out $end
$var reg 1 PP# I_bar $end
$var reg 1 QP# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 RP# k $end
$scope module SRAMcell_inst $end
$var wire 1 SP# BL1in $end
$var wire 1 TP# BL2in $end
$var wire 1 FP# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UP# BL1out $end
$var reg 1 VP# I_bar $end
$var reg 1 WP# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 XP# k $end
$scope module SRAMcell_inst $end
$var wire 1 YP# BL1in $end
$var wire 1 ZP# BL2in $end
$var wire 1 FP# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [P# BL1out $end
$var reg 1 \P# I_bar $end
$var reg 1 ]P# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ^P# k $end
$scope module SRAMcell_inst $end
$var wire 1 _P# BL1in $end
$var wire 1 `P# BL2in $end
$var wire 1 FP# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aP# BL1out $end
$var reg 1 bP# I_bar $end
$var reg 1 cP# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 dP# k $end
$scope module SRAMcell_inst $end
$var wire 1 eP# BL1in $end
$var wire 1 fP# BL2in $end
$var wire 1 FP# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gP# BL1out $end
$var reg 1 hP# I_bar $end
$var reg 1 iP# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 jP# k $end
$scope module SRAMcell_inst $end
$var wire 1 kP# BL1in $end
$var wire 1 lP# BL2in $end
$var wire 1 FP# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mP# BL1out $end
$var reg 1 nP# I_bar $end
$var reg 1 oP# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 pP# k $end
$scope module SRAMcell_inst $end
$var wire 1 qP# BL1in $end
$var wire 1 rP# BL2in $end
$var wire 1 FP# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sP# BL1out $end
$var reg 1 tP# I_bar $end
$var reg 1 uP# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 vP# k $end
$scope module SRAMcell_inst $end
$var wire 1 wP# BL1in $end
$var wire 1 xP# BL2in $end
$var wire 1 FP# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yP# BL1out $end
$var reg 1 zP# I_bar $end
$var reg 1 {P# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 |P# i $end
$scope module SRAMbyte_inst $end
$var wire 1 }P# WL $end
$var wire 1 & clk $end
$var wire 8 ~P# datain [7:0] $end
$var wire 8 !Q# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 "Q# BL1out [7:0] $end
$var reg 8 #Q# BL1in [7:0] $end
$var reg 8 $Q# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 %Q# k $end
$scope module SRAMcell_inst $end
$var wire 1 &Q# BL1in $end
$var wire 1 'Q# BL2in $end
$var wire 1 }P# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (Q# BL1out $end
$var reg 1 )Q# I_bar $end
$var reg 1 *Q# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 +Q# k $end
$scope module SRAMcell_inst $end
$var wire 1 ,Q# BL1in $end
$var wire 1 -Q# BL2in $end
$var wire 1 }P# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .Q# BL1out $end
$var reg 1 /Q# I_bar $end
$var reg 1 0Q# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 1Q# k $end
$scope module SRAMcell_inst $end
$var wire 1 2Q# BL1in $end
$var wire 1 3Q# BL2in $end
$var wire 1 }P# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4Q# BL1out $end
$var reg 1 5Q# I_bar $end
$var reg 1 6Q# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 7Q# k $end
$scope module SRAMcell_inst $end
$var wire 1 8Q# BL1in $end
$var wire 1 9Q# BL2in $end
$var wire 1 }P# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :Q# BL1out $end
$var reg 1 ;Q# I_bar $end
$var reg 1 <Q# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 =Q# k $end
$scope module SRAMcell_inst $end
$var wire 1 >Q# BL1in $end
$var wire 1 ?Q# BL2in $end
$var wire 1 }P# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @Q# BL1out $end
$var reg 1 AQ# I_bar $end
$var reg 1 BQ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 CQ# k $end
$scope module SRAMcell_inst $end
$var wire 1 DQ# BL1in $end
$var wire 1 EQ# BL2in $end
$var wire 1 }P# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 FQ# BL1out $end
$var reg 1 GQ# I_bar $end
$var reg 1 HQ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 IQ# k $end
$scope module SRAMcell_inst $end
$var wire 1 JQ# BL1in $end
$var wire 1 KQ# BL2in $end
$var wire 1 }P# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 LQ# BL1out $end
$var reg 1 MQ# I_bar $end
$var reg 1 NQ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 OQ# k $end
$scope module SRAMcell_inst $end
$var wire 1 PQ# BL1in $end
$var wire 1 QQ# BL2in $end
$var wire 1 }P# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 RQ# BL1out $end
$var reg 1 SQ# I_bar $end
$var reg 1 TQ# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 UQ# i $end
$scope module SRAMbyte_inst $end
$var wire 1 VQ# WL $end
$var wire 1 & clk $end
$var wire 8 WQ# datain [7:0] $end
$var wire 8 XQ# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 YQ# BL1out [7:0] $end
$var reg 8 ZQ# BL1in [7:0] $end
$var reg 8 [Q# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 \Q# k $end
$scope module SRAMcell_inst $end
$var wire 1 ]Q# BL1in $end
$var wire 1 ^Q# BL2in $end
$var wire 1 VQ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _Q# BL1out $end
$var reg 1 `Q# I_bar $end
$var reg 1 aQ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 bQ# k $end
$scope module SRAMcell_inst $end
$var wire 1 cQ# BL1in $end
$var wire 1 dQ# BL2in $end
$var wire 1 VQ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 eQ# BL1out $end
$var reg 1 fQ# I_bar $end
$var reg 1 gQ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 hQ# k $end
$scope module SRAMcell_inst $end
$var wire 1 iQ# BL1in $end
$var wire 1 jQ# BL2in $end
$var wire 1 VQ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kQ# BL1out $end
$var reg 1 lQ# I_bar $end
$var reg 1 mQ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 nQ# k $end
$scope module SRAMcell_inst $end
$var wire 1 oQ# BL1in $end
$var wire 1 pQ# BL2in $end
$var wire 1 VQ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qQ# BL1out $end
$var reg 1 rQ# I_bar $end
$var reg 1 sQ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 tQ# k $end
$scope module SRAMcell_inst $end
$var wire 1 uQ# BL1in $end
$var wire 1 vQ# BL2in $end
$var wire 1 VQ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wQ# BL1out $end
$var reg 1 xQ# I_bar $end
$var reg 1 yQ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 zQ# k $end
$scope module SRAMcell_inst $end
$var wire 1 {Q# BL1in $end
$var wire 1 |Q# BL2in $end
$var wire 1 VQ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }Q# BL1out $end
$var reg 1 ~Q# I_bar $end
$var reg 1 !R# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 "R# k $end
$scope module SRAMcell_inst $end
$var wire 1 #R# BL1in $end
$var wire 1 $R# BL2in $end
$var wire 1 VQ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %R# BL1out $end
$var reg 1 &R# I_bar $end
$var reg 1 'R# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 (R# k $end
$scope module SRAMcell_inst $end
$var wire 1 )R# BL1in $end
$var wire 1 *R# BL2in $end
$var wire 1 VQ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +R# BL1out $end
$var reg 1 ,R# I_bar $end
$var reg 1 -R# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[99] $end
$var parameter 8 .R# i $end
$scope module SRAMaddress_inst $end
$var wire 1 /R# WL $end
$var wire 4 0R# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 1R# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 2R# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 3R# i $end
$scope module SRAMbyte_inst $end
$var wire 1 4R# WL $end
$var wire 1 & clk $end
$var wire 8 5R# datain [7:0] $end
$var wire 8 6R# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 7R# BL1out [7:0] $end
$var reg 8 8R# BL1in [7:0] $end
$var reg 8 9R# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 :R# k $end
$scope module SRAMcell_inst $end
$var wire 1 ;R# BL1in $end
$var wire 1 <R# BL2in $end
$var wire 1 4R# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =R# BL1out $end
$var reg 1 >R# I_bar $end
$var reg 1 ?R# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 @R# k $end
$scope module SRAMcell_inst $end
$var wire 1 AR# BL1in $end
$var wire 1 BR# BL2in $end
$var wire 1 4R# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 CR# BL1out $end
$var reg 1 DR# I_bar $end
$var reg 1 ER# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 FR# k $end
$scope module SRAMcell_inst $end
$var wire 1 GR# BL1in $end
$var wire 1 HR# BL2in $end
$var wire 1 4R# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 IR# BL1out $end
$var reg 1 JR# I_bar $end
$var reg 1 KR# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 LR# k $end
$scope module SRAMcell_inst $end
$var wire 1 MR# BL1in $end
$var wire 1 NR# BL2in $end
$var wire 1 4R# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 OR# BL1out $end
$var reg 1 PR# I_bar $end
$var reg 1 QR# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 RR# k $end
$scope module SRAMcell_inst $end
$var wire 1 SR# BL1in $end
$var wire 1 TR# BL2in $end
$var wire 1 4R# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 UR# BL1out $end
$var reg 1 VR# I_bar $end
$var reg 1 WR# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 XR# k $end
$scope module SRAMcell_inst $end
$var wire 1 YR# BL1in $end
$var wire 1 ZR# BL2in $end
$var wire 1 4R# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [R# BL1out $end
$var reg 1 \R# I_bar $end
$var reg 1 ]R# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ^R# k $end
$scope module SRAMcell_inst $end
$var wire 1 _R# BL1in $end
$var wire 1 `R# BL2in $end
$var wire 1 4R# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aR# BL1out $end
$var reg 1 bR# I_bar $end
$var reg 1 cR# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 dR# k $end
$scope module SRAMcell_inst $end
$var wire 1 eR# BL1in $end
$var wire 1 fR# BL2in $end
$var wire 1 4R# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gR# BL1out $end
$var reg 1 hR# I_bar $end
$var reg 1 iR# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 jR# i $end
$scope module SRAMbyte_inst $end
$var wire 1 kR# WL $end
$var wire 1 & clk $end
$var wire 8 lR# datain [7:0] $end
$var wire 8 mR# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 nR# BL1out [7:0] $end
$var reg 8 oR# BL1in [7:0] $end
$var reg 8 pR# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 qR# k $end
$scope module SRAMcell_inst $end
$var wire 1 rR# BL1in $end
$var wire 1 sR# BL2in $end
$var wire 1 kR# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tR# BL1out $end
$var reg 1 uR# I_bar $end
$var reg 1 vR# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 wR# k $end
$scope module SRAMcell_inst $end
$var wire 1 xR# BL1in $end
$var wire 1 yR# BL2in $end
$var wire 1 kR# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zR# BL1out $end
$var reg 1 {R# I_bar $end
$var reg 1 |R# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 }R# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~R# BL1in $end
$var wire 1 !S# BL2in $end
$var wire 1 kR# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "S# BL1out $end
$var reg 1 #S# I_bar $end
$var reg 1 $S# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 %S# k $end
$scope module SRAMcell_inst $end
$var wire 1 &S# BL1in $end
$var wire 1 'S# BL2in $end
$var wire 1 kR# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (S# BL1out $end
$var reg 1 )S# I_bar $end
$var reg 1 *S# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 +S# k $end
$scope module SRAMcell_inst $end
$var wire 1 ,S# BL1in $end
$var wire 1 -S# BL2in $end
$var wire 1 kR# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .S# BL1out $end
$var reg 1 /S# I_bar $end
$var reg 1 0S# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 1S# k $end
$scope module SRAMcell_inst $end
$var wire 1 2S# BL1in $end
$var wire 1 3S# BL2in $end
$var wire 1 kR# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4S# BL1out $end
$var reg 1 5S# I_bar $end
$var reg 1 6S# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 7S# k $end
$scope module SRAMcell_inst $end
$var wire 1 8S# BL1in $end
$var wire 1 9S# BL2in $end
$var wire 1 kR# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :S# BL1out $end
$var reg 1 ;S# I_bar $end
$var reg 1 <S# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 =S# k $end
$scope module SRAMcell_inst $end
$var wire 1 >S# BL1in $end
$var wire 1 ?S# BL2in $end
$var wire 1 kR# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @S# BL1out $end
$var reg 1 AS# I_bar $end
$var reg 1 BS# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 CS# i $end
$scope module SRAMbyte_inst $end
$var wire 1 DS# WL $end
$var wire 1 & clk $end
$var wire 8 ES# datain [7:0] $end
$var wire 8 FS# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 GS# BL1out [7:0] $end
$var reg 8 HS# BL1in [7:0] $end
$var reg 8 IS# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 JS# k $end
$scope module SRAMcell_inst $end
$var wire 1 KS# BL1in $end
$var wire 1 LS# BL2in $end
$var wire 1 DS# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 MS# BL1out $end
$var reg 1 NS# I_bar $end
$var reg 1 OS# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 PS# k $end
$scope module SRAMcell_inst $end
$var wire 1 QS# BL1in $end
$var wire 1 RS# BL2in $end
$var wire 1 DS# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 SS# BL1out $end
$var reg 1 TS# I_bar $end
$var reg 1 US# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 VS# k $end
$scope module SRAMcell_inst $end
$var wire 1 WS# BL1in $end
$var wire 1 XS# BL2in $end
$var wire 1 DS# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 YS# BL1out $end
$var reg 1 ZS# I_bar $end
$var reg 1 [S# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 \S# k $end
$scope module SRAMcell_inst $end
$var wire 1 ]S# BL1in $end
$var wire 1 ^S# BL2in $end
$var wire 1 DS# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _S# BL1out $end
$var reg 1 `S# I_bar $end
$var reg 1 aS# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 bS# k $end
$scope module SRAMcell_inst $end
$var wire 1 cS# BL1in $end
$var wire 1 dS# BL2in $end
$var wire 1 DS# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 eS# BL1out $end
$var reg 1 fS# I_bar $end
$var reg 1 gS# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 hS# k $end
$scope module SRAMcell_inst $end
$var wire 1 iS# BL1in $end
$var wire 1 jS# BL2in $end
$var wire 1 DS# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kS# BL1out $end
$var reg 1 lS# I_bar $end
$var reg 1 mS# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 nS# k $end
$scope module SRAMcell_inst $end
$var wire 1 oS# BL1in $end
$var wire 1 pS# BL2in $end
$var wire 1 DS# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qS# BL1out $end
$var reg 1 rS# I_bar $end
$var reg 1 sS# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 tS# k $end
$scope module SRAMcell_inst $end
$var wire 1 uS# BL1in $end
$var wire 1 vS# BL2in $end
$var wire 1 DS# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wS# BL1out $end
$var reg 1 xS# I_bar $end
$var reg 1 yS# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 zS# i $end
$scope module SRAMbyte_inst $end
$var wire 1 {S# WL $end
$var wire 1 & clk $end
$var wire 8 |S# datain [7:0] $end
$var wire 8 }S# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ~S# BL1out [7:0] $end
$var reg 8 !T# BL1in [7:0] $end
$var reg 8 "T# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 #T# k $end
$scope module SRAMcell_inst $end
$var wire 1 $T# BL1in $end
$var wire 1 %T# BL2in $end
$var wire 1 {S# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &T# BL1out $end
$var reg 1 'T# I_bar $end
$var reg 1 (T# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 )T# k $end
$scope module SRAMcell_inst $end
$var wire 1 *T# BL1in $end
$var wire 1 +T# BL2in $end
$var wire 1 {S# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,T# BL1out $end
$var reg 1 -T# I_bar $end
$var reg 1 .T# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 /T# k $end
$scope module SRAMcell_inst $end
$var wire 1 0T# BL1in $end
$var wire 1 1T# BL2in $end
$var wire 1 {S# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2T# BL1out $end
$var reg 1 3T# I_bar $end
$var reg 1 4T# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 5T# k $end
$scope module SRAMcell_inst $end
$var wire 1 6T# BL1in $end
$var wire 1 7T# BL2in $end
$var wire 1 {S# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8T# BL1out $end
$var reg 1 9T# I_bar $end
$var reg 1 :T# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ;T# k $end
$scope module SRAMcell_inst $end
$var wire 1 <T# BL1in $end
$var wire 1 =T# BL2in $end
$var wire 1 {S# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >T# BL1out $end
$var reg 1 ?T# I_bar $end
$var reg 1 @T# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 AT# k $end
$scope module SRAMcell_inst $end
$var wire 1 BT# BL1in $end
$var wire 1 CT# BL2in $end
$var wire 1 {S# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 DT# BL1out $end
$var reg 1 ET# I_bar $end
$var reg 1 FT# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 GT# k $end
$scope module SRAMcell_inst $end
$var wire 1 HT# BL1in $end
$var wire 1 IT# BL2in $end
$var wire 1 {S# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 JT# BL1out $end
$var reg 1 KT# I_bar $end
$var reg 1 LT# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 MT# k $end
$scope module SRAMcell_inst $end
$var wire 1 NT# BL1in $end
$var wire 1 OT# BL2in $end
$var wire 1 {S# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 PT# BL1out $end
$var reg 1 QT# I_bar $end
$var reg 1 RT# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[100] $end
$var parameter 8 ST# i $end
$scope module SRAMaddress_inst $end
$var wire 1 TT# WL $end
$var wire 4 UT# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 VT# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 WT# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 XT# i $end
$scope module SRAMbyte_inst $end
$var wire 1 YT# WL $end
$var wire 1 & clk $end
$var wire 8 ZT# datain [7:0] $end
$var wire 8 [T# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 \T# BL1out [7:0] $end
$var reg 8 ]T# BL1in [7:0] $end
$var reg 8 ^T# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 _T# k $end
$scope module SRAMcell_inst $end
$var wire 1 `T# BL1in $end
$var wire 1 aT# BL2in $end
$var wire 1 YT# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bT# BL1out $end
$var reg 1 cT# I_bar $end
$var reg 1 dT# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 eT# k $end
$scope module SRAMcell_inst $end
$var wire 1 fT# BL1in $end
$var wire 1 gT# BL2in $end
$var wire 1 YT# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hT# BL1out $end
$var reg 1 iT# I_bar $end
$var reg 1 jT# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 kT# k $end
$scope module SRAMcell_inst $end
$var wire 1 lT# BL1in $end
$var wire 1 mT# BL2in $end
$var wire 1 YT# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nT# BL1out $end
$var reg 1 oT# I_bar $end
$var reg 1 pT# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 qT# k $end
$scope module SRAMcell_inst $end
$var wire 1 rT# BL1in $end
$var wire 1 sT# BL2in $end
$var wire 1 YT# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tT# BL1out $end
$var reg 1 uT# I_bar $end
$var reg 1 vT# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 wT# k $end
$scope module SRAMcell_inst $end
$var wire 1 xT# BL1in $end
$var wire 1 yT# BL2in $end
$var wire 1 YT# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zT# BL1out $end
$var reg 1 {T# I_bar $end
$var reg 1 |T# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 }T# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~T# BL1in $end
$var wire 1 !U# BL2in $end
$var wire 1 YT# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "U# BL1out $end
$var reg 1 #U# I_bar $end
$var reg 1 $U# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 %U# k $end
$scope module SRAMcell_inst $end
$var wire 1 &U# BL1in $end
$var wire 1 'U# BL2in $end
$var wire 1 YT# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (U# BL1out $end
$var reg 1 )U# I_bar $end
$var reg 1 *U# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 +U# k $end
$scope module SRAMcell_inst $end
$var wire 1 ,U# BL1in $end
$var wire 1 -U# BL2in $end
$var wire 1 YT# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .U# BL1out $end
$var reg 1 /U# I_bar $end
$var reg 1 0U# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 1U# i $end
$scope module SRAMbyte_inst $end
$var wire 1 2U# WL $end
$var wire 1 & clk $end
$var wire 8 3U# datain [7:0] $end
$var wire 8 4U# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 5U# BL1out [7:0] $end
$var reg 8 6U# BL1in [7:0] $end
$var reg 8 7U# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 8U# k $end
$scope module SRAMcell_inst $end
$var wire 1 9U# BL1in $end
$var wire 1 :U# BL2in $end
$var wire 1 2U# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;U# BL1out $end
$var reg 1 <U# I_bar $end
$var reg 1 =U# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 >U# k $end
$scope module SRAMcell_inst $end
$var wire 1 ?U# BL1in $end
$var wire 1 @U# BL2in $end
$var wire 1 2U# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 AU# BL1out $end
$var reg 1 BU# I_bar $end
$var reg 1 CU# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 DU# k $end
$scope module SRAMcell_inst $end
$var wire 1 EU# BL1in $end
$var wire 1 FU# BL2in $end
$var wire 1 2U# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 GU# BL1out $end
$var reg 1 HU# I_bar $end
$var reg 1 IU# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 JU# k $end
$scope module SRAMcell_inst $end
$var wire 1 KU# BL1in $end
$var wire 1 LU# BL2in $end
$var wire 1 2U# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 MU# BL1out $end
$var reg 1 NU# I_bar $end
$var reg 1 OU# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 PU# k $end
$scope module SRAMcell_inst $end
$var wire 1 QU# BL1in $end
$var wire 1 RU# BL2in $end
$var wire 1 2U# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 SU# BL1out $end
$var reg 1 TU# I_bar $end
$var reg 1 UU# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 VU# k $end
$scope module SRAMcell_inst $end
$var wire 1 WU# BL1in $end
$var wire 1 XU# BL2in $end
$var wire 1 2U# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 YU# BL1out $end
$var reg 1 ZU# I_bar $end
$var reg 1 [U# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 \U# k $end
$scope module SRAMcell_inst $end
$var wire 1 ]U# BL1in $end
$var wire 1 ^U# BL2in $end
$var wire 1 2U# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _U# BL1out $end
$var reg 1 `U# I_bar $end
$var reg 1 aU# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 bU# k $end
$scope module SRAMcell_inst $end
$var wire 1 cU# BL1in $end
$var wire 1 dU# BL2in $end
$var wire 1 2U# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 eU# BL1out $end
$var reg 1 fU# I_bar $end
$var reg 1 gU# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 hU# i $end
$scope module SRAMbyte_inst $end
$var wire 1 iU# WL $end
$var wire 1 & clk $end
$var wire 8 jU# datain [7:0] $end
$var wire 8 kU# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 lU# BL1out [7:0] $end
$var reg 8 mU# BL1in [7:0] $end
$var reg 8 nU# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 oU# k $end
$scope module SRAMcell_inst $end
$var wire 1 pU# BL1in $end
$var wire 1 qU# BL2in $end
$var wire 1 iU# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rU# BL1out $end
$var reg 1 sU# I_bar $end
$var reg 1 tU# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 uU# k $end
$scope module SRAMcell_inst $end
$var wire 1 vU# BL1in $end
$var wire 1 wU# BL2in $end
$var wire 1 iU# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xU# BL1out $end
$var reg 1 yU# I_bar $end
$var reg 1 zU# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 {U# k $end
$scope module SRAMcell_inst $end
$var wire 1 |U# BL1in $end
$var wire 1 }U# BL2in $end
$var wire 1 iU# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~U# BL1out $end
$var reg 1 !V# I_bar $end
$var reg 1 "V# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 #V# k $end
$scope module SRAMcell_inst $end
$var wire 1 $V# BL1in $end
$var wire 1 %V# BL2in $end
$var wire 1 iU# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &V# BL1out $end
$var reg 1 'V# I_bar $end
$var reg 1 (V# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 )V# k $end
$scope module SRAMcell_inst $end
$var wire 1 *V# BL1in $end
$var wire 1 +V# BL2in $end
$var wire 1 iU# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,V# BL1out $end
$var reg 1 -V# I_bar $end
$var reg 1 .V# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 /V# k $end
$scope module SRAMcell_inst $end
$var wire 1 0V# BL1in $end
$var wire 1 1V# BL2in $end
$var wire 1 iU# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2V# BL1out $end
$var reg 1 3V# I_bar $end
$var reg 1 4V# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 5V# k $end
$scope module SRAMcell_inst $end
$var wire 1 6V# BL1in $end
$var wire 1 7V# BL2in $end
$var wire 1 iU# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8V# BL1out $end
$var reg 1 9V# I_bar $end
$var reg 1 :V# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ;V# k $end
$scope module SRAMcell_inst $end
$var wire 1 <V# BL1in $end
$var wire 1 =V# BL2in $end
$var wire 1 iU# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >V# BL1out $end
$var reg 1 ?V# I_bar $end
$var reg 1 @V# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 AV# i $end
$scope module SRAMbyte_inst $end
$var wire 1 BV# WL $end
$var wire 1 & clk $end
$var wire 8 CV# datain [7:0] $end
$var wire 8 DV# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 EV# BL1out [7:0] $end
$var reg 8 FV# BL1in [7:0] $end
$var reg 8 GV# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 HV# k $end
$scope module SRAMcell_inst $end
$var wire 1 IV# BL1in $end
$var wire 1 JV# BL2in $end
$var wire 1 BV# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 KV# BL1out $end
$var reg 1 LV# I_bar $end
$var reg 1 MV# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 NV# k $end
$scope module SRAMcell_inst $end
$var wire 1 OV# BL1in $end
$var wire 1 PV# BL2in $end
$var wire 1 BV# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QV# BL1out $end
$var reg 1 RV# I_bar $end
$var reg 1 SV# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 TV# k $end
$scope module SRAMcell_inst $end
$var wire 1 UV# BL1in $end
$var wire 1 VV# BL2in $end
$var wire 1 BV# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WV# BL1out $end
$var reg 1 XV# I_bar $end
$var reg 1 YV# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ZV# k $end
$scope module SRAMcell_inst $end
$var wire 1 [V# BL1in $end
$var wire 1 \V# BL2in $end
$var wire 1 BV# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]V# BL1out $end
$var reg 1 ^V# I_bar $end
$var reg 1 _V# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 `V# k $end
$scope module SRAMcell_inst $end
$var wire 1 aV# BL1in $end
$var wire 1 bV# BL2in $end
$var wire 1 BV# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cV# BL1out $end
$var reg 1 dV# I_bar $end
$var reg 1 eV# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 fV# k $end
$scope module SRAMcell_inst $end
$var wire 1 gV# BL1in $end
$var wire 1 hV# BL2in $end
$var wire 1 BV# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 iV# BL1out $end
$var reg 1 jV# I_bar $end
$var reg 1 kV# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 lV# k $end
$scope module SRAMcell_inst $end
$var wire 1 mV# BL1in $end
$var wire 1 nV# BL2in $end
$var wire 1 BV# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oV# BL1out $end
$var reg 1 pV# I_bar $end
$var reg 1 qV# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 rV# k $end
$scope module SRAMcell_inst $end
$var wire 1 sV# BL1in $end
$var wire 1 tV# BL2in $end
$var wire 1 BV# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uV# BL1out $end
$var reg 1 vV# I_bar $end
$var reg 1 wV# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[101] $end
$var parameter 8 xV# i $end
$scope module SRAMaddress_inst $end
$var wire 1 yV# WL $end
$var wire 4 zV# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 {V# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 |V# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 }V# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ~V# WL $end
$var wire 1 & clk $end
$var wire 8 !W# datain [7:0] $end
$var wire 8 "W# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 #W# BL1out [7:0] $end
$var reg 8 $W# BL1in [7:0] $end
$var reg 8 %W# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 &W# k $end
$scope module SRAMcell_inst $end
$var wire 1 'W# BL1in $end
$var wire 1 (W# BL2in $end
$var wire 1 ~V# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )W# BL1out $end
$var reg 1 *W# I_bar $end
$var reg 1 +W# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ,W# k $end
$scope module SRAMcell_inst $end
$var wire 1 -W# BL1in $end
$var wire 1 .W# BL2in $end
$var wire 1 ~V# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /W# BL1out $end
$var reg 1 0W# I_bar $end
$var reg 1 1W# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 2W# k $end
$scope module SRAMcell_inst $end
$var wire 1 3W# BL1in $end
$var wire 1 4W# BL2in $end
$var wire 1 ~V# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5W# BL1out $end
$var reg 1 6W# I_bar $end
$var reg 1 7W# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 8W# k $end
$scope module SRAMcell_inst $end
$var wire 1 9W# BL1in $end
$var wire 1 :W# BL2in $end
$var wire 1 ~V# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;W# BL1out $end
$var reg 1 <W# I_bar $end
$var reg 1 =W# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 >W# k $end
$scope module SRAMcell_inst $end
$var wire 1 ?W# BL1in $end
$var wire 1 @W# BL2in $end
$var wire 1 ~V# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 AW# BL1out $end
$var reg 1 BW# I_bar $end
$var reg 1 CW# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 DW# k $end
$scope module SRAMcell_inst $end
$var wire 1 EW# BL1in $end
$var wire 1 FW# BL2in $end
$var wire 1 ~V# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 GW# BL1out $end
$var reg 1 HW# I_bar $end
$var reg 1 IW# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 JW# k $end
$scope module SRAMcell_inst $end
$var wire 1 KW# BL1in $end
$var wire 1 LW# BL2in $end
$var wire 1 ~V# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 MW# BL1out $end
$var reg 1 NW# I_bar $end
$var reg 1 OW# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 PW# k $end
$scope module SRAMcell_inst $end
$var wire 1 QW# BL1in $end
$var wire 1 RW# BL2in $end
$var wire 1 ~V# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 SW# BL1out $end
$var reg 1 TW# I_bar $end
$var reg 1 UW# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 VW# i $end
$scope module SRAMbyte_inst $end
$var wire 1 WW# WL $end
$var wire 1 & clk $end
$var wire 8 XW# datain [7:0] $end
$var wire 8 YW# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ZW# BL1out [7:0] $end
$var reg 8 [W# BL1in [7:0] $end
$var reg 8 \W# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ]W# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^W# BL1in $end
$var wire 1 _W# BL2in $end
$var wire 1 WW# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `W# BL1out $end
$var reg 1 aW# I_bar $end
$var reg 1 bW# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 cW# k $end
$scope module SRAMcell_inst $end
$var wire 1 dW# BL1in $end
$var wire 1 eW# BL2in $end
$var wire 1 WW# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fW# BL1out $end
$var reg 1 gW# I_bar $end
$var reg 1 hW# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 iW# k $end
$scope module SRAMcell_inst $end
$var wire 1 jW# BL1in $end
$var wire 1 kW# BL2in $end
$var wire 1 WW# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lW# BL1out $end
$var reg 1 mW# I_bar $end
$var reg 1 nW# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 oW# k $end
$scope module SRAMcell_inst $end
$var wire 1 pW# BL1in $end
$var wire 1 qW# BL2in $end
$var wire 1 WW# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rW# BL1out $end
$var reg 1 sW# I_bar $end
$var reg 1 tW# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 uW# k $end
$scope module SRAMcell_inst $end
$var wire 1 vW# BL1in $end
$var wire 1 wW# BL2in $end
$var wire 1 WW# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xW# BL1out $end
$var reg 1 yW# I_bar $end
$var reg 1 zW# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 {W# k $end
$scope module SRAMcell_inst $end
$var wire 1 |W# BL1in $end
$var wire 1 }W# BL2in $end
$var wire 1 WW# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~W# BL1out $end
$var reg 1 !X# I_bar $end
$var reg 1 "X# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 #X# k $end
$scope module SRAMcell_inst $end
$var wire 1 $X# BL1in $end
$var wire 1 %X# BL2in $end
$var wire 1 WW# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &X# BL1out $end
$var reg 1 'X# I_bar $end
$var reg 1 (X# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 )X# k $end
$scope module SRAMcell_inst $end
$var wire 1 *X# BL1in $end
$var wire 1 +X# BL2in $end
$var wire 1 WW# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,X# BL1out $end
$var reg 1 -X# I_bar $end
$var reg 1 .X# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 /X# i $end
$scope module SRAMbyte_inst $end
$var wire 1 0X# WL $end
$var wire 1 & clk $end
$var wire 8 1X# datain [7:0] $end
$var wire 8 2X# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 3X# BL1out [7:0] $end
$var reg 8 4X# BL1in [7:0] $end
$var reg 8 5X# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 6X# k $end
$scope module SRAMcell_inst $end
$var wire 1 7X# BL1in $end
$var wire 1 8X# BL2in $end
$var wire 1 0X# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9X# BL1out $end
$var reg 1 :X# I_bar $end
$var reg 1 ;X# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 <X# k $end
$scope module SRAMcell_inst $end
$var wire 1 =X# BL1in $end
$var wire 1 >X# BL2in $end
$var wire 1 0X# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?X# BL1out $end
$var reg 1 @X# I_bar $end
$var reg 1 AX# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 BX# k $end
$scope module SRAMcell_inst $end
$var wire 1 CX# BL1in $end
$var wire 1 DX# BL2in $end
$var wire 1 0X# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 EX# BL1out $end
$var reg 1 FX# I_bar $end
$var reg 1 GX# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 HX# k $end
$scope module SRAMcell_inst $end
$var wire 1 IX# BL1in $end
$var wire 1 JX# BL2in $end
$var wire 1 0X# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 KX# BL1out $end
$var reg 1 LX# I_bar $end
$var reg 1 MX# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 NX# k $end
$scope module SRAMcell_inst $end
$var wire 1 OX# BL1in $end
$var wire 1 PX# BL2in $end
$var wire 1 0X# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QX# BL1out $end
$var reg 1 RX# I_bar $end
$var reg 1 SX# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 TX# k $end
$scope module SRAMcell_inst $end
$var wire 1 UX# BL1in $end
$var wire 1 VX# BL2in $end
$var wire 1 0X# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 WX# BL1out $end
$var reg 1 XX# I_bar $end
$var reg 1 YX# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ZX# k $end
$scope module SRAMcell_inst $end
$var wire 1 [X# BL1in $end
$var wire 1 \X# BL2in $end
$var wire 1 0X# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]X# BL1out $end
$var reg 1 ^X# I_bar $end
$var reg 1 _X# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 `X# k $end
$scope module SRAMcell_inst $end
$var wire 1 aX# BL1in $end
$var wire 1 bX# BL2in $end
$var wire 1 0X# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cX# BL1out $end
$var reg 1 dX# I_bar $end
$var reg 1 eX# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 fX# i $end
$scope module SRAMbyte_inst $end
$var wire 1 gX# WL $end
$var wire 1 & clk $end
$var wire 8 hX# datain [7:0] $end
$var wire 8 iX# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 jX# BL1out [7:0] $end
$var reg 8 kX# BL1in [7:0] $end
$var reg 8 lX# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 mX# k $end
$scope module SRAMcell_inst $end
$var wire 1 nX# BL1in $end
$var wire 1 oX# BL2in $end
$var wire 1 gX# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pX# BL1out $end
$var reg 1 qX# I_bar $end
$var reg 1 rX# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 sX# k $end
$scope module SRAMcell_inst $end
$var wire 1 tX# BL1in $end
$var wire 1 uX# BL2in $end
$var wire 1 gX# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vX# BL1out $end
$var reg 1 wX# I_bar $end
$var reg 1 xX# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 yX# k $end
$scope module SRAMcell_inst $end
$var wire 1 zX# BL1in $end
$var wire 1 {X# BL2in $end
$var wire 1 gX# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |X# BL1out $end
$var reg 1 }X# I_bar $end
$var reg 1 ~X# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 !Y# k $end
$scope module SRAMcell_inst $end
$var wire 1 "Y# BL1in $end
$var wire 1 #Y# BL2in $end
$var wire 1 gX# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $Y# BL1out $end
$var reg 1 %Y# I_bar $end
$var reg 1 &Y# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 'Y# k $end
$scope module SRAMcell_inst $end
$var wire 1 (Y# BL1in $end
$var wire 1 )Y# BL2in $end
$var wire 1 gX# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *Y# BL1out $end
$var reg 1 +Y# I_bar $end
$var reg 1 ,Y# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 -Y# k $end
$scope module SRAMcell_inst $end
$var wire 1 .Y# BL1in $end
$var wire 1 /Y# BL2in $end
$var wire 1 gX# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0Y# BL1out $end
$var reg 1 1Y# I_bar $end
$var reg 1 2Y# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 3Y# k $end
$scope module SRAMcell_inst $end
$var wire 1 4Y# BL1in $end
$var wire 1 5Y# BL2in $end
$var wire 1 gX# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6Y# BL1out $end
$var reg 1 7Y# I_bar $end
$var reg 1 8Y# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 9Y# k $end
$scope module SRAMcell_inst $end
$var wire 1 :Y# BL1in $end
$var wire 1 ;Y# BL2in $end
$var wire 1 gX# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <Y# BL1out $end
$var reg 1 =Y# I_bar $end
$var reg 1 >Y# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[102] $end
$var parameter 8 ?Y# i $end
$scope module SRAMaddress_inst $end
$var wire 1 @Y# WL $end
$var wire 4 AY# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 BY# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 CY# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 DY# i $end
$scope module SRAMbyte_inst $end
$var wire 1 EY# WL $end
$var wire 1 & clk $end
$var wire 8 FY# datain [7:0] $end
$var wire 8 GY# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 HY# BL1out [7:0] $end
$var reg 8 IY# BL1in [7:0] $end
$var reg 8 JY# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 KY# k $end
$scope module SRAMcell_inst $end
$var wire 1 LY# BL1in $end
$var wire 1 MY# BL2in $end
$var wire 1 EY# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 NY# BL1out $end
$var reg 1 OY# I_bar $end
$var reg 1 PY# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 QY# k $end
$scope module SRAMcell_inst $end
$var wire 1 RY# BL1in $end
$var wire 1 SY# BL2in $end
$var wire 1 EY# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 TY# BL1out $end
$var reg 1 UY# I_bar $end
$var reg 1 VY# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 WY# k $end
$scope module SRAMcell_inst $end
$var wire 1 XY# BL1in $end
$var wire 1 YY# BL2in $end
$var wire 1 EY# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ZY# BL1out $end
$var reg 1 [Y# I_bar $end
$var reg 1 \Y# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ]Y# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^Y# BL1in $end
$var wire 1 _Y# BL2in $end
$var wire 1 EY# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `Y# BL1out $end
$var reg 1 aY# I_bar $end
$var reg 1 bY# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 cY# k $end
$scope module SRAMcell_inst $end
$var wire 1 dY# BL1in $end
$var wire 1 eY# BL2in $end
$var wire 1 EY# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fY# BL1out $end
$var reg 1 gY# I_bar $end
$var reg 1 hY# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 iY# k $end
$scope module SRAMcell_inst $end
$var wire 1 jY# BL1in $end
$var wire 1 kY# BL2in $end
$var wire 1 EY# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lY# BL1out $end
$var reg 1 mY# I_bar $end
$var reg 1 nY# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 oY# k $end
$scope module SRAMcell_inst $end
$var wire 1 pY# BL1in $end
$var wire 1 qY# BL2in $end
$var wire 1 EY# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rY# BL1out $end
$var reg 1 sY# I_bar $end
$var reg 1 tY# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 uY# k $end
$scope module SRAMcell_inst $end
$var wire 1 vY# BL1in $end
$var wire 1 wY# BL2in $end
$var wire 1 EY# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xY# BL1out $end
$var reg 1 yY# I_bar $end
$var reg 1 zY# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 {Y# i $end
$scope module SRAMbyte_inst $end
$var wire 1 |Y# WL $end
$var wire 1 & clk $end
$var wire 8 }Y# datain [7:0] $end
$var wire 8 ~Y# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 !Z# BL1out [7:0] $end
$var reg 8 "Z# BL1in [7:0] $end
$var reg 8 #Z# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 $Z# k $end
$scope module SRAMcell_inst $end
$var wire 1 %Z# BL1in $end
$var wire 1 &Z# BL2in $end
$var wire 1 |Y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'Z# BL1out $end
$var reg 1 (Z# I_bar $end
$var reg 1 )Z# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 *Z# k $end
$scope module SRAMcell_inst $end
$var wire 1 +Z# BL1in $end
$var wire 1 ,Z# BL2in $end
$var wire 1 |Y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -Z# BL1out $end
$var reg 1 .Z# I_bar $end
$var reg 1 /Z# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 0Z# k $end
$scope module SRAMcell_inst $end
$var wire 1 1Z# BL1in $end
$var wire 1 2Z# BL2in $end
$var wire 1 |Y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3Z# BL1out $end
$var reg 1 4Z# I_bar $end
$var reg 1 5Z# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 6Z# k $end
$scope module SRAMcell_inst $end
$var wire 1 7Z# BL1in $end
$var wire 1 8Z# BL2in $end
$var wire 1 |Y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9Z# BL1out $end
$var reg 1 :Z# I_bar $end
$var reg 1 ;Z# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 <Z# k $end
$scope module SRAMcell_inst $end
$var wire 1 =Z# BL1in $end
$var wire 1 >Z# BL2in $end
$var wire 1 |Y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?Z# BL1out $end
$var reg 1 @Z# I_bar $end
$var reg 1 AZ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 BZ# k $end
$scope module SRAMcell_inst $end
$var wire 1 CZ# BL1in $end
$var wire 1 DZ# BL2in $end
$var wire 1 |Y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 EZ# BL1out $end
$var reg 1 FZ# I_bar $end
$var reg 1 GZ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 HZ# k $end
$scope module SRAMcell_inst $end
$var wire 1 IZ# BL1in $end
$var wire 1 JZ# BL2in $end
$var wire 1 |Y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 KZ# BL1out $end
$var reg 1 LZ# I_bar $end
$var reg 1 MZ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 NZ# k $end
$scope module SRAMcell_inst $end
$var wire 1 OZ# BL1in $end
$var wire 1 PZ# BL2in $end
$var wire 1 |Y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 QZ# BL1out $end
$var reg 1 RZ# I_bar $end
$var reg 1 SZ# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 TZ# i $end
$scope module SRAMbyte_inst $end
$var wire 1 UZ# WL $end
$var wire 1 & clk $end
$var wire 8 VZ# datain [7:0] $end
$var wire 8 WZ# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 XZ# BL1out [7:0] $end
$var reg 8 YZ# BL1in [7:0] $end
$var reg 8 ZZ# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 [Z# k $end
$scope module SRAMcell_inst $end
$var wire 1 \Z# BL1in $end
$var wire 1 ]Z# BL2in $end
$var wire 1 UZ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^Z# BL1out $end
$var reg 1 _Z# I_bar $end
$var reg 1 `Z# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 aZ# k $end
$scope module SRAMcell_inst $end
$var wire 1 bZ# BL1in $end
$var wire 1 cZ# BL2in $end
$var wire 1 UZ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dZ# BL1out $end
$var reg 1 eZ# I_bar $end
$var reg 1 fZ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 gZ# k $end
$scope module SRAMcell_inst $end
$var wire 1 hZ# BL1in $end
$var wire 1 iZ# BL2in $end
$var wire 1 UZ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jZ# BL1out $end
$var reg 1 kZ# I_bar $end
$var reg 1 lZ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 mZ# k $end
$scope module SRAMcell_inst $end
$var wire 1 nZ# BL1in $end
$var wire 1 oZ# BL2in $end
$var wire 1 UZ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pZ# BL1out $end
$var reg 1 qZ# I_bar $end
$var reg 1 rZ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 sZ# k $end
$scope module SRAMcell_inst $end
$var wire 1 tZ# BL1in $end
$var wire 1 uZ# BL2in $end
$var wire 1 UZ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vZ# BL1out $end
$var reg 1 wZ# I_bar $end
$var reg 1 xZ# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 yZ# k $end
$scope module SRAMcell_inst $end
$var wire 1 zZ# BL1in $end
$var wire 1 {Z# BL2in $end
$var wire 1 UZ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |Z# BL1out $end
$var reg 1 }Z# I_bar $end
$var reg 1 ~Z# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ![# k $end
$scope module SRAMcell_inst $end
$var wire 1 "[# BL1in $end
$var wire 1 #[# BL2in $end
$var wire 1 UZ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $[# BL1out $end
$var reg 1 %[# I_bar $end
$var reg 1 &[# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 '[# k $end
$scope module SRAMcell_inst $end
$var wire 1 ([# BL1in $end
$var wire 1 )[# BL2in $end
$var wire 1 UZ# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *[# BL1out $end
$var reg 1 +[# I_bar $end
$var reg 1 ,[# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 -[# i $end
$scope module SRAMbyte_inst $end
$var wire 1 .[# WL $end
$var wire 1 & clk $end
$var wire 8 /[# datain [7:0] $end
$var wire 8 0[# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 1[# BL1out [7:0] $end
$var reg 8 2[# BL1in [7:0] $end
$var reg 8 3[# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 4[# k $end
$scope module SRAMcell_inst $end
$var wire 1 5[# BL1in $end
$var wire 1 6[# BL2in $end
$var wire 1 .[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7[# BL1out $end
$var reg 1 8[# I_bar $end
$var reg 1 9[# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 :[# k $end
$scope module SRAMcell_inst $end
$var wire 1 ;[# BL1in $end
$var wire 1 <[# BL2in $end
$var wire 1 .[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =[# BL1out $end
$var reg 1 >[# I_bar $end
$var reg 1 ?[# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 @[# k $end
$scope module SRAMcell_inst $end
$var wire 1 A[# BL1in $end
$var wire 1 B[# BL2in $end
$var wire 1 .[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C[# BL1out $end
$var reg 1 D[# I_bar $end
$var reg 1 E[# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 F[# k $end
$scope module SRAMcell_inst $end
$var wire 1 G[# BL1in $end
$var wire 1 H[# BL2in $end
$var wire 1 .[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I[# BL1out $end
$var reg 1 J[# I_bar $end
$var reg 1 K[# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 L[# k $end
$scope module SRAMcell_inst $end
$var wire 1 M[# BL1in $end
$var wire 1 N[# BL2in $end
$var wire 1 .[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O[# BL1out $end
$var reg 1 P[# I_bar $end
$var reg 1 Q[# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 R[# k $end
$scope module SRAMcell_inst $end
$var wire 1 S[# BL1in $end
$var wire 1 T[# BL2in $end
$var wire 1 .[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U[# BL1out $end
$var reg 1 V[# I_bar $end
$var reg 1 W[# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 X[# k $end
$scope module SRAMcell_inst $end
$var wire 1 Y[# BL1in $end
$var wire 1 Z[# BL2in $end
$var wire 1 .[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [[# BL1out $end
$var reg 1 \[# I_bar $end
$var reg 1 ][# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ^[# k $end
$scope module SRAMcell_inst $end
$var wire 1 _[# BL1in $end
$var wire 1 `[# BL2in $end
$var wire 1 .[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a[# BL1out $end
$var reg 1 b[# I_bar $end
$var reg 1 c[# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[103] $end
$var parameter 8 d[# i $end
$scope module SRAMaddress_inst $end
$var wire 1 e[# WL $end
$var wire 4 f[# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 g[# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 h[# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 i[# i $end
$scope module SRAMbyte_inst $end
$var wire 1 j[# WL $end
$var wire 1 & clk $end
$var wire 8 k[# datain [7:0] $end
$var wire 8 l[# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 m[# BL1out [7:0] $end
$var reg 8 n[# BL1in [7:0] $end
$var reg 8 o[# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 p[# k $end
$scope module SRAMcell_inst $end
$var wire 1 q[# BL1in $end
$var wire 1 r[# BL2in $end
$var wire 1 j[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s[# BL1out $end
$var reg 1 t[# I_bar $end
$var reg 1 u[# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 v[# k $end
$scope module SRAMcell_inst $end
$var wire 1 w[# BL1in $end
$var wire 1 x[# BL2in $end
$var wire 1 j[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y[# BL1out $end
$var reg 1 z[# I_bar $end
$var reg 1 {[# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 |[# k $end
$scope module SRAMcell_inst $end
$var wire 1 }[# BL1in $end
$var wire 1 ~[# BL2in $end
$var wire 1 j[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !\# BL1out $end
$var reg 1 "\# I_bar $end
$var reg 1 #\# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 $\# k $end
$scope module SRAMcell_inst $end
$var wire 1 %\# BL1in $end
$var wire 1 &\# BL2in $end
$var wire 1 j[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '\# BL1out $end
$var reg 1 (\# I_bar $end
$var reg 1 )\# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 *\# k $end
$scope module SRAMcell_inst $end
$var wire 1 +\# BL1in $end
$var wire 1 ,\# BL2in $end
$var wire 1 j[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -\# BL1out $end
$var reg 1 .\# I_bar $end
$var reg 1 /\# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 0\# k $end
$scope module SRAMcell_inst $end
$var wire 1 1\# BL1in $end
$var wire 1 2\# BL2in $end
$var wire 1 j[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3\# BL1out $end
$var reg 1 4\# I_bar $end
$var reg 1 5\# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 6\# k $end
$scope module SRAMcell_inst $end
$var wire 1 7\# BL1in $end
$var wire 1 8\# BL2in $end
$var wire 1 j[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9\# BL1out $end
$var reg 1 :\# I_bar $end
$var reg 1 ;\# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 <\# k $end
$scope module SRAMcell_inst $end
$var wire 1 =\# BL1in $end
$var wire 1 >\# BL2in $end
$var wire 1 j[# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?\# BL1out $end
$var reg 1 @\# I_bar $end
$var reg 1 A\# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 B\# i $end
$scope module SRAMbyte_inst $end
$var wire 1 C\# WL $end
$var wire 1 & clk $end
$var wire 8 D\# datain [7:0] $end
$var wire 8 E\# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 F\# BL1out [7:0] $end
$var reg 8 G\# BL1in [7:0] $end
$var reg 8 H\# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 I\# k $end
$scope module SRAMcell_inst $end
$var wire 1 J\# BL1in $end
$var wire 1 K\# BL2in $end
$var wire 1 C\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L\# BL1out $end
$var reg 1 M\# I_bar $end
$var reg 1 N\# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 O\# k $end
$scope module SRAMcell_inst $end
$var wire 1 P\# BL1in $end
$var wire 1 Q\# BL2in $end
$var wire 1 C\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R\# BL1out $end
$var reg 1 S\# I_bar $end
$var reg 1 T\# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 U\# k $end
$scope module SRAMcell_inst $end
$var wire 1 V\# BL1in $end
$var wire 1 W\# BL2in $end
$var wire 1 C\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X\# BL1out $end
$var reg 1 Y\# I_bar $end
$var reg 1 Z\# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 [\# k $end
$scope module SRAMcell_inst $end
$var wire 1 \\# BL1in $end
$var wire 1 ]\# BL2in $end
$var wire 1 C\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^\# BL1out $end
$var reg 1 _\# I_bar $end
$var reg 1 `\# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 a\# k $end
$scope module SRAMcell_inst $end
$var wire 1 b\# BL1in $end
$var wire 1 c\# BL2in $end
$var wire 1 C\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d\# BL1out $end
$var reg 1 e\# I_bar $end
$var reg 1 f\# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 g\# k $end
$scope module SRAMcell_inst $end
$var wire 1 h\# BL1in $end
$var wire 1 i\# BL2in $end
$var wire 1 C\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j\# BL1out $end
$var reg 1 k\# I_bar $end
$var reg 1 l\# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 m\# k $end
$scope module SRAMcell_inst $end
$var wire 1 n\# BL1in $end
$var wire 1 o\# BL2in $end
$var wire 1 C\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p\# BL1out $end
$var reg 1 q\# I_bar $end
$var reg 1 r\# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 s\# k $end
$scope module SRAMcell_inst $end
$var wire 1 t\# BL1in $end
$var wire 1 u\# BL2in $end
$var wire 1 C\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v\# BL1out $end
$var reg 1 w\# I_bar $end
$var reg 1 x\# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 y\# i $end
$scope module SRAMbyte_inst $end
$var wire 1 z\# WL $end
$var wire 1 & clk $end
$var wire 8 {\# datain [7:0] $end
$var wire 8 |\# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 }\# BL1out [7:0] $end
$var reg 8 ~\# BL1in [7:0] $end
$var reg 8 !]# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 "]# k $end
$scope module SRAMcell_inst $end
$var wire 1 #]# BL1in $end
$var wire 1 $]# BL2in $end
$var wire 1 z\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %]# BL1out $end
$var reg 1 &]# I_bar $end
$var reg 1 ']# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 (]# k $end
$scope module SRAMcell_inst $end
$var wire 1 )]# BL1in $end
$var wire 1 *]# BL2in $end
$var wire 1 z\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +]# BL1out $end
$var reg 1 ,]# I_bar $end
$var reg 1 -]# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 .]# k $end
$scope module SRAMcell_inst $end
$var wire 1 /]# BL1in $end
$var wire 1 0]# BL2in $end
$var wire 1 z\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1]# BL1out $end
$var reg 1 2]# I_bar $end
$var reg 1 3]# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 4]# k $end
$scope module SRAMcell_inst $end
$var wire 1 5]# BL1in $end
$var wire 1 6]# BL2in $end
$var wire 1 z\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7]# BL1out $end
$var reg 1 8]# I_bar $end
$var reg 1 9]# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 :]# k $end
$scope module SRAMcell_inst $end
$var wire 1 ;]# BL1in $end
$var wire 1 <]# BL2in $end
$var wire 1 z\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =]# BL1out $end
$var reg 1 >]# I_bar $end
$var reg 1 ?]# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 @]# k $end
$scope module SRAMcell_inst $end
$var wire 1 A]# BL1in $end
$var wire 1 B]# BL2in $end
$var wire 1 z\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C]# BL1out $end
$var reg 1 D]# I_bar $end
$var reg 1 E]# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 F]# k $end
$scope module SRAMcell_inst $end
$var wire 1 G]# BL1in $end
$var wire 1 H]# BL2in $end
$var wire 1 z\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I]# BL1out $end
$var reg 1 J]# I_bar $end
$var reg 1 K]# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 L]# k $end
$scope module SRAMcell_inst $end
$var wire 1 M]# BL1in $end
$var wire 1 N]# BL2in $end
$var wire 1 z\# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O]# BL1out $end
$var reg 1 P]# I_bar $end
$var reg 1 Q]# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 R]# i $end
$scope module SRAMbyte_inst $end
$var wire 1 S]# WL $end
$var wire 1 & clk $end
$var wire 8 T]# datain [7:0] $end
$var wire 8 U]# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 V]# BL1out [7:0] $end
$var reg 8 W]# BL1in [7:0] $end
$var reg 8 X]# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Y]# k $end
$scope module SRAMcell_inst $end
$var wire 1 Z]# BL1in $end
$var wire 1 []# BL2in $end
$var wire 1 S]# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \]# BL1out $end
$var reg 1 ]]# I_bar $end
$var reg 1 ^]# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 _]# k $end
$scope module SRAMcell_inst $end
$var wire 1 `]# BL1in $end
$var wire 1 a]# BL2in $end
$var wire 1 S]# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b]# BL1out $end
$var reg 1 c]# I_bar $end
$var reg 1 d]# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 e]# k $end
$scope module SRAMcell_inst $end
$var wire 1 f]# BL1in $end
$var wire 1 g]# BL2in $end
$var wire 1 S]# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h]# BL1out $end
$var reg 1 i]# I_bar $end
$var reg 1 j]# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 k]# k $end
$scope module SRAMcell_inst $end
$var wire 1 l]# BL1in $end
$var wire 1 m]# BL2in $end
$var wire 1 S]# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n]# BL1out $end
$var reg 1 o]# I_bar $end
$var reg 1 p]# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 q]# k $end
$scope module SRAMcell_inst $end
$var wire 1 r]# BL1in $end
$var wire 1 s]# BL2in $end
$var wire 1 S]# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t]# BL1out $end
$var reg 1 u]# I_bar $end
$var reg 1 v]# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 w]# k $end
$scope module SRAMcell_inst $end
$var wire 1 x]# BL1in $end
$var wire 1 y]# BL2in $end
$var wire 1 S]# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z]# BL1out $end
$var reg 1 {]# I_bar $end
$var reg 1 |]# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 }]# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~]# BL1in $end
$var wire 1 !^# BL2in $end
$var wire 1 S]# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "^# BL1out $end
$var reg 1 #^# I_bar $end
$var reg 1 $^# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 %^# k $end
$scope module SRAMcell_inst $end
$var wire 1 &^# BL1in $end
$var wire 1 '^# BL2in $end
$var wire 1 S]# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (^# BL1out $end
$var reg 1 )^# I_bar $end
$var reg 1 *^# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[104] $end
$var parameter 8 +^# i $end
$scope module SRAMaddress_inst $end
$var wire 1 ,^# WL $end
$var wire 4 -^# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 .^# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 /^# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 0^# i $end
$scope module SRAMbyte_inst $end
$var wire 1 1^# WL $end
$var wire 1 & clk $end
$var wire 8 2^# datain [7:0] $end
$var wire 8 3^# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 4^# BL1out [7:0] $end
$var reg 8 5^# BL1in [7:0] $end
$var reg 8 6^# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 7^# k $end
$scope module SRAMcell_inst $end
$var wire 1 8^# BL1in $end
$var wire 1 9^# BL2in $end
$var wire 1 1^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :^# BL1out $end
$var reg 1 ;^# I_bar $end
$var reg 1 <^# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 =^# k $end
$scope module SRAMcell_inst $end
$var wire 1 >^# BL1in $end
$var wire 1 ?^# BL2in $end
$var wire 1 1^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @^# BL1out $end
$var reg 1 A^# I_bar $end
$var reg 1 B^# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 C^# k $end
$scope module SRAMcell_inst $end
$var wire 1 D^# BL1in $end
$var wire 1 E^# BL2in $end
$var wire 1 1^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F^# BL1out $end
$var reg 1 G^# I_bar $end
$var reg 1 H^# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 I^# k $end
$scope module SRAMcell_inst $end
$var wire 1 J^# BL1in $end
$var wire 1 K^# BL2in $end
$var wire 1 1^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L^# BL1out $end
$var reg 1 M^# I_bar $end
$var reg 1 N^# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 O^# k $end
$scope module SRAMcell_inst $end
$var wire 1 P^# BL1in $end
$var wire 1 Q^# BL2in $end
$var wire 1 1^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R^# BL1out $end
$var reg 1 S^# I_bar $end
$var reg 1 T^# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 U^# k $end
$scope module SRAMcell_inst $end
$var wire 1 V^# BL1in $end
$var wire 1 W^# BL2in $end
$var wire 1 1^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X^# BL1out $end
$var reg 1 Y^# I_bar $end
$var reg 1 Z^# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 [^# k $end
$scope module SRAMcell_inst $end
$var wire 1 \^# BL1in $end
$var wire 1 ]^# BL2in $end
$var wire 1 1^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^^# BL1out $end
$var reg 1 _^# I_bar $end
$var reg 1 `^# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 a^# k $end
$scope module SRAMcell_inst $end
$var wire 1 b^# BL1in $end
$var wire 1 c^# BL2in $end
$var wire 1 1^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d^# BL1out $end
$var reg 1 e^# I_bar $end
$var reg 1 f^# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 g^# i $end
$scope module SRAMbyte_inst $end
$var wire 1 h^# WL $end
$var wire 1 & clk $end
$var wire 8 i^# datain [7:0] $end
$var wire 8 j^# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 k^# BL1out [7:0] $end
$var reg 8 l^# BL1in [7:0] $end
$var reg 8 m^# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 n^# k $end
$scope module SRAMcell_inst $end
$var wire 1 o^# BL1in $end
$var wire 1 p^# BL2in $end
$var wire 1 h^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q^# BL1out $end
$var reg 1 r^# I_bar $end
$var reg 1 s^# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 t^# k $end
$scope module SRAMcell_inst $end
$var wire 1 u^# BL1in $end
$var wire 1 v^# BL2in $end
$var wire 1 h^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w^# BL1out $end
$var reg 1 x^# I_bar $end
$var reg 1 y^# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 z^# k $end
$scope module SRAMcell_inst $end
$var wire 1 {^# BL1in $end
$var wire 1 |^# BL2in $end
$var wire 1 h^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }^# BL1out $end
$var reg 1 ~^# I_bar $end
$var reg 1 !_# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 "_# k $end
$scope module SRAMcell_inst $end
$var wire 1 #_# BL1in $end
$var wire 1 $_# BL2in $end
$var wire 1 h^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %_# BL1out $end
$var reg 1 &_# I_bar $end
$var reg 1 '_# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 (_# k $end
$scope module SRAMcell_inst $end
$var wire 1 )_# BL1in $end
$var wire 1 *_# BL2in $end
$var wire 1 h^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +_# BL1out $end
$var reg 1 ,_# I_bar $end
$var reg 1 -_# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ._# k $end
$scope module SRAMcell_inst $end
$var wire 1 /_# BL1in $end
$var wire 1 0_# BL2in $end
$var wire 1 h^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1_# BL1out $end
$var reg 1 2_# I_bar $end
$var reg 1 3_# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 4_# k $end
$scope module SRAMcell_inst $end
$var wire 1 5_# BL1in $end
$var wire 1 6_# BL2in $end
$var wire 1 h^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7_# BL1out $end
$var reg 1 8_# I_bar $end
$var reg 1 9_# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 :_# k $end
$scope module SRAMcell_inst $end
$var wire 1 ;_# BL1in $end
$var wire 1 <_# BL2in $end
$var wire 1 h^# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =_# BL1out $end
$var reg 1 >_# I_bar $end
$var reg 1 ?_# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 @_# i $end
$scope module SRAMbyte_inst $end
$var wire 1 A_# WL $end
$var wire 1 & clk $end
$var wire 8 B_# datain [7:0] $end
$var wire 8 C_# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 D_# BL1out [7:0] $end
$var reg 8 E_# BL1in [7:0] $end
$var reg 8 F_# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 G_# k $end
$scope module SRAMcell_inst $end
$var wire 1 H_# BL1in $end
$var wire 1 I_# BL2in $end
$var wire 1 A_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J_# BL1out $end
$var reg 1 K_# I_bar $end
$var reg 1 L_# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 M_# k $end
$scope module SRAMcell_inst $end
$var wire 1 N_# BL1in $end
$var wire 1 O_# BL2in $end
$var wire 1 A_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P_# BL1out $end
$var reg 1 Q_# I_bar $end
$var reg 1 R_# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 S_# k $end
$scope module SRAMcell_inst $end
$var wire 1 T_# BL1in $end
$var wire 1 U_# BL2in $end
$var wire 1 A_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V_# BL1out $end
$var reg 1 W_# I_bar $end
$var reg 1 X_# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Y_# k $end
$scope module SRAMcell_inst $end
$var wire 1 Z_# BL1in $end
$var wire 1 [_# BL2in $end
$var wire 1 A_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \_# BL1out $end
$var reg 1 ]_# I_bar $end
$var reg 1 ^_# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 __# k $end
$scope module SRAMcell_inst $end
$var wire 1 `_# BL1in $end
$var wire 1 a_# BL2in $end
$var wire 1 A_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b_# BL1out $end
$var reg 1 c_# I_bar $end
$var reg 1 d_# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 e_# k $end
$scope module SRAMcell_inst $end
$var wire 1 f_# BL1in $end
$var wire 1 g_# BL2in $end
$var wire 1 A_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h_# BL1out $end
$var reg 1 i_# I_bar $end
$var reg 1 j_# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 k_# k $end
$scope module SRAMcell_inst $end
$var wire 1 l_# BL1in $end
$var wire 1 m_# BL2in $end
$var wire 1 A_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n_# BL1out $end
$var reg 1 o_# I_bar $end
$var reg 1 p_# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 q_# k $end
$scope module SRAMcell_inst $end
$var wire 1 r_# BL1in $end
$var wire 1 s_# BL2in $end
$var wire 1 A_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t_# BL1out $end
$var reg 1 u_# I_bar $end
$var reg 1 v_# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 w_# i $end
$scope module SRAMbyte_inst $end
$var wire 1 x_# WL $end
$var wire 1 & clk $end
$var wire 8 y_# datain [7:0] $end
$var wire 8 z_# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 {_# BL1out [7:0] $end
$var reg 8 |_# BL1in [7:0] $end
$var reg 8 }_# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ~_# k $end
$scope module SRAMcell_inst $end
$var wire 1 !`# BL1in $end
$var wire 1 "`# BL2in $end
$var wire 1 x_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #`# BL1out $end
$var reg 1 $`# I_bar $end
$var reg 1 %`# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 &`# k $end
$scope module SRAMcell_inst $end
$var wire 1 '`# BL1in $end
$var wire 1 (`# BL2in $end
$var wire 1 x_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )`# BL1out $end
$var reg 1 *`# I_bar $end
$var reg 1 +`# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ,`# k $end
$scope module SRAMcell_inst $end
$var wire 1 -`# BL1in $end
$var wire 1 .`# BL2in $end
$var wire 1 x_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /`# BL1out $end
$var reg 1 0`# I_bar $end
$var reg 1 1`# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 2`# k $end
$scope module SRAMcell_inst $end
$var wire 1 3`# BL1in $end
$var wire 1 4`# BL2in $end
$var wire 1 x_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5`# BL1out $end
$var reg 1 6`# I_bar $end
$var reg 1 7`# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 8`# k $end
$scope module SRAMcell_inst $end
$var wire 1 9`# BL1in $end
$var wire 1 :`# BL2in $end
$var wire 1 x_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;`# BL1out $end
$var reg 1 <`# I_bar $end
$var reg 1 =`# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 >`# k $end
$scope module SRAMcell_inst $end
$var wire 1 ?`# BL1in $end
$var wire 1 @`# BL2in $end
$var wire 1 x_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A`# BL1out $end
$var reg 1 B`# I_bar $end
$var reg 1 C`# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 D`# k $end
$scope module SRAMcell_inst $end
$var wire 1 E`# BL1in $end
$var wire 1 F`# BL2in $end
$var wire 1 x_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G`# BL1out $end
$var reg 1 H`# I_bar $end
$var reg 1 I`# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 J`# k $end
$scope module SRAMcell_inst $end
$var wire 1 K`# BL1in $end
$var wire 1 L`# BL2in $end
$var wire 1 x_# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M`# BL1out $end
$var reg 1 N`# I_bar $end
$var reg 1 O`# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[105] $end
$var parameter 8 P`# i $end
$scope module SRAMaddress_inst $end
$var wire 1 Q`# WL $end
$var wire 4 R`# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 S`# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 T`# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 U`# i $end
$scope module SRAMbyte_inst $end
$var wire 1 V`# WL $end
$var wire 1 & clk $end
$var wire 8 W`# datain [7:0] $end
$var wire 8 X`# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Y`# BL1out [7:0] $end
$var reg 8 Z`# BL1in [7:0] $end
$var reg 8 [`# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 \`# k $end
$scope module SRAMcell_inst $end
$var wire 1 ]`# BL1in $end
$var wire 1 ^`# BL2in $end
$var wire 1 V`# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _`# BL1out $end
$var reg 1 ``# I_bar $end
$var reg 1 a`# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 b`# k $end
$scope module SRAMcell_inst $end
$var wire 1 c`# BL1in $end
$var wire 1 d`# BL2in $end
$var wire 1 V`# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e`# BL1out $end
$var reg 1 f`# I_bar $end
$var reg 1 g`# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 h`# k $end
$scope module SRAMcell_inst $end
$var wire 1 i`# BL1in $end
$var wire 1 j`# BL2in $end
$var wire 1 V`# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k`# BL1out $end
$var reg 1 l`# I_bar $end
$var reg 1 m`# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 n`# k $end
$scope module SRAMcell_inst $end
$var wire 1 o`# BL1in $end
$var wire 1 p`# BL2in $end
$var wire 1 V`# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q`# BL1out $end
$var reg 1 r`# I_bar $end
$var reg 1 s`# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 t`# k $end
$scope module SRAMcell_inst $end
$var wire 1 u`# BL1in $end
$var wire 1 v`# BL2in $end
$var wire 1 V`# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w`# BL1out $end
$var reg 1 x`# I_bar $end
$var reg 1 y`# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 z`# k $end
$scope module SRAMcell_inst $end
$var wire 1 {`# BL1in $end
$var wire 1 |`# BL2in $end
$var wire 1 V`# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }`# BL1out $end
$var reg 1 ~`# I_bar $end
$var reg 1 !a# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 "a# k $end
$scope module SRAMcell_inst $end
$var wire 1 #a# BL1in $end
$var wire 1 $a# BL2in $end
$var wire 1 V`# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %a# BL1out $end
$var reg 1 &a# I_bar $end
$var reg 1 'a# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 (a# k $end
$scope module SRAMcell_inst $end
$var wire 1 )a# BL1in $end
$var wire 1 *a# BL2in $end
$var wire 1 V`# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +a# BL1out $end
$var reg 1 ,a# I_bar $end
$var reg 1 -a# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 .a# i $end
$scope module SRAMbyte_inst $end
$var wire 1 /a# WL $end
$var wire 1 & clk $end
$var wire 8 0a# datain [7:0] $end
$var wire 8 1a# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 2a# BL1out [7:0] $end
$var reg 8 3a# BL1in [7:0] $end
$var reg 8 4a# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 5a# k $end
$scope module SRAMcell_inst $end
$var wire 1 6a# BL1in $end
$var wire 1 7a# BL2in $end
$var wire 1 /a# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8a# BL1out $end
$var reg 1 9a# I_bar $end
$var reg 1 :a# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ;a# k $end
$scope module SRAMcell_inst $end
$var wire 1 <a# BL1in $end
$var wire 1 =a# BL2in $end
$var wire 1 /a# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >a# BL1out $end
$var reg 1 ?a# I_bar $end
$var reg 1 @a# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Aa# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ba# BL1in $end
$var wire 1 Ca# BL2in $end
$var wire 1 /a# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Da# BL1out $end
$var reg 1 Ea# I_bar $end
$var reg 1 Fa# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Ga# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ha# BL1in $end
$var wire 1 Ia# BL2in $end
$var wire 1 /a# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ja# BL1out $end
$var reg 1 Ka# I_bar $end
$var reg 1 La# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Ma# k $end
$scope module SRAMcell_inst $end
$var wire 1 Na# BL1in $end
$var wire 1 Oa# BL2in $end
$var wire 1 /a# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Pa# BL1out $end
$var reg 1 Qa# I_bar $end
$var reg 1 Ra# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Sa# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ta# BL1in $end
$var wire 1 Ua# BL2in $end
$var wire 1 /a# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Va# BL1out $end
$var reg 1 Wa# I_bar $end
$var reg 1 Xa# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Ya# k $end
$scope module SRAMcell_inst $end
$var wire 1 Za# BL1in $end
$var wire 1 [a# BL2in $end
$var wire 1 /a# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \a# BL1out $end
$var reg 1 ]a# I_bar $end
$var reg 1 ^a# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 _a# k $end
$scope module SRAMcell_inst $end
$var wire 1 `a# BL1in $end
$var wire 1 aa# BL2in $end
$var wire 1 /a# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ba# BL1out $end
$var reg 1 ca# I_bar $end
$var reg 1 da# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 ea# i $end
$scope module SRAMbyte_inst $end
$var wire 1 fa# WL $end
$var wire 1 & clk $end
$var wire 8 ga# datain [7:0] $end
$var wire 8 ha# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ia# BL1out [7:0] $end
$var reg 8 ja# BL1in [7:0] $end
$var reg 8 ka# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 la# k $end
$scope module SRAMcell_inst $end
$var wire 1 ma# BL1in $end
$var wire 1 na# BL2in $end
$var wire 1 fa# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oa# BL1out $end
$var reg 1 pa# I_bar $end
$var reg 1 qa# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ra# k $end
$scope module SRAMcell_inst $end
$var wire 1 sa# BL1in $end
$var wire 1 ta# BL2in $end
$var wire 1 fa# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ua# BL1out $end
$var reg 1 va# I_bar $end
$var reg 1 wa# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 xa# k $end
$scope module SRAMcell_inst $end
$var wire 1 ya# BL1in $end
$var wire 1 za# BL2in $end
$var wire 1 fa# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {a# BL1out $end
$var reg 1 |a# I_bar $end
$var reg 1 }a# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ~a# k $end
$scope module SRAMcell_inst $end
$var wire 1 !b# BL1in $end
$var wire 1 "b# BL2in $end
$var wire 1 fa# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #b# BL1out $end
$var reg 1 $b# I_bar $end
$var reg 1 %b# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 &b# k $end
$scope module SRAMcell_inst $end
$var wire 1 'b# BL1in $end
$var wire 1 (b# BL2in $end
$var wire 1 fa# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )b# BL1out $end
$var reg 1 *b# I_bar $end
$var reg 1 +b# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ,b# k $end
$scope module SRAMcell_inst $end
$var wire 1 -b# BL1in $end
$var wire 1 .b# BL2in $end
$var wire 1 fa# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /b# BL1out $end
$var reg 1 0b# I_bar $end
$var reg 1 1b# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 2b# k $end
$scope module SRAMcell_inst $end
$var wire 1 3b# BL1in $end
$var wire 1 4b# BL2in $end
$var wire 1 fa# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5b# BL1out $end
$var reg 1 6b# I_bar $end
$var reg 1 7b# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 8b# k $end
$scope module SRAMcell_inst $end
$var wire 1 9b# BL1in $end
$var wire 1 :b# BL2in $end
$var wire 1 fa# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;b# BL1out $end
$var reg 1 <b# I_bar $end
$var reg 1 =b# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 >b# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ?b# WL $end
$var wire 1 & clk $end
$var wire 8 @b# datain [7:0] $end
$var wire 8 Ab# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Bb# BL1out [7:0] $end
$var reg 8 Cb# BL1in [7:0] $end
$var reg 8 Db# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Eb# k $end
$scope module SRAMcell_inst $end
$var wire 1 Fb# BL1in $end
$var wire 1 Gb# BL2in $end
$var wire 1 ?b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Hb# BL1out $end
$var reg 1 Ib# I_bar $end
$var reg 1 Jb# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Kb# k $end
$scope module SRAMcell_inst $end
$var wire 1 Lb# BL1in $end
$var wire 1 Mb# BL2in $end
$var wire 1 ?b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Nb# BL1out $end
$var reg 1 Ob# I_bar $end
$var reg 1 Pb# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Qb# k $end
$scope module SRAMcell_inst $end
$var wire 1 Rb# BL1in $end
$var wire 1 Sb# BL2in $end
$var wire 1 ?b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Tb# BL1out $end
$var reg 1 Ub# I_bar $end
$var reg 1 Vb# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Wb# k $end
$scope module SRAMcell_inst $end
$var wire 1 Xb# BL1in $end
$var wire 1 Yb# BL2in $end
$var wire 1 ?b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zb# BL1out $end
$var reg 1 [b# I_bar $end
$var reg 1 \b# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ]b# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^b# BL1in $end
$var wire 1 _b# BL2in $end
$var wire 1 ?b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `b# BL1out $end
$var reg 1 ab# I_bar $end
$var reg 1 bb# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 cb# k $end
$scope module SRAMcell_inst $end
$var wire 1 db# BL1in $end
$var wire 1 eb# BL2in $end
$var wire 1 ?b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fb# BL1out $end
$var reg 1 gb# I_bar $end
$var reg 1 hb# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ib# k $end
$scope module SRAMcell_inst $end
$var wire 1 jb# BL1in $end
$var wire 1 kb# BL2in $end
$var wire 1 ?b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lb# BL1out $end
$var reg 1 mb# I_bar $end
$var reg 1 nb# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ob# k $end
$scope module SRAMcell_inst $end
$var wire 1 pb# BL1in $end
$var wire 1 qb# BL2in $end
$var wire 1 ?b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rb# BL1out $end
$var reg 1 sb# I_bar $end
$var reg 1 tb# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[106] $end
$var parameter 8 ub# i $end
$scope module SRAMaddress_inst $end
$var wire 1 vb# WL $end
$var wire 4 wb# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 xb# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 yb# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 zb# i $end
$scope module SRAMbyte_inst $end
$var wire 1 {b# WL $end
$var wire 1 & clk $end
$var wire 8 |b# datain [7:0] $end
$var wire 8 }b# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ~b# BL1out [7:0] $end
$var reg 8 !c# BL1in [7:0] $end
$var reg 8 "c# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 #c# k $end
$scope module SRAMcell_inst $end
$var wire 1 $c# BL1in $end
$var wire 1 %c# BL2in $end
$var wire 1 {b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &c# BL1out $end
$var reg 1 'c# I_bar $end
$var reg 1 (c# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 )c# k $end
$scope module SRAMcell_inst $end
$var wire 1 *c# BL1in $end
$var wire 1 +c# BL2in $end
$var wire 1 {b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,c# BL1out $end
$var reg 1 -c# I_bar $end
$var reg 1 .c# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 /c# k $end
$scope module SRAMcell_inst $end
$var wire 1 0c# BL1in $end
$var wire 1 1c# BL2in $end
$var wire 1 {b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2c# BL1out $end
$var reg 1 3c# I_bar $end
$var reg 1 4c# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 5c# k $end
$scope module SRAMcell_inst $end
$var wire 1 6c# BL1in $end
$var wire 1 7c# BL2in $end
$var wire 1 {b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8c# BL1out $end
$var reg 1 9c# I_bar $end
$var reg 1 :c# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ;c# k $end
$scope module SRAMcell_inst $end
$var wire 1 <c# BL1in $end
$var wire 1 =c# BL2in $end
$var wire 1 {b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >c# BL1out $end
$var reg 1 ?c# I_bar $end
$var reg 1 @c# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Ac# k $end
$scope module SRAMcell_inst $end
$var wire 1 Bc# BL1in $end
$var wire 1 Cc# BL2in $end
$var wire 1 {b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Dc# BL1out $end
$var reg 1 Ec# I_bar $end
$var reg 1 Fc# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Gc# k $end
$scope module SRAMcell_inst $end
$var wire 1 Hc# BL1in $end
$var wire 1 Ic# BL2in $end
$var wire 1 {b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Jc# BL1out $end
$var reg 1 Kc# I_bar $end
$var reg 1 Lc# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Mc# k $end
$scope module SRAMcell_inst $end
$var wire 1 Nc# BL1in $end
$var wire 1 Oc# BL2in $end
$var wire 1 {b# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Pc# BL1out $end
$var reg 1 Qc# I_bar $end
$var reg 1 Rc# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 Sc# i $end
$scope module SRAMbyte_inst $end
$var wire 1 Tc# WL $end
$var wire 1 & clk $end
$var wire 8 Uc# datain [7:0] $end
$var wire 8 Vc# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Wc# BL1out [7:0] $end
$var reg 8 Xc# BL1in [7:0] $end
$var reg 8 Yc# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Zc# k $end
$scope module SRAMcell_inst $end
$var wire 1 [c# BL1in $end
$var wire 1 \c# BL2in $end
$var wire 1 Tc# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]c# BL1out $end
$var reg 1 ^c# I_bar $end
$var reg 1 _c# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 `c# k $end
$scope module SRAMcell_inst $end
$var wire 1 ac# BL1in $end
$var wire 1 bc# BL2in $end
$var wire 1 Tc# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cc# BL1out $end
$var reg 1 dc# I_bar $end
$var reg 1 ec# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 fc# k $end
$scope module SRAMcell_inst $end
$var wire 1 gc# BL1in $end
$var wire 1 hc# BL2in $end
$var wire 1 Tc# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ic# BL1out $end
$var reg 1 jc# I_bar $end
$var reg 1 kc# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 lc# k $end
$scope module SRAMcell_inst $end
$var wire 1 mc# BL1in $end
$var wire 1 nc# BL2in $end
$var wire 1 Tc# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oc# BL1out $end
$var reg 1 pc# I_bar $end
$var reg 1 qc# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 rc# k $end
$scope module SRAMcell_inst $end
$var wire 1 sc# BL1in $end
$var wire 1 tc# BL2in $end
$var wire 1 Tc# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uc# BL1out $end
$var reg 1 vc# I_bar $end
$var reg 1 wc# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 xc# k $end
$scope module SRAMcell_inst $end
$var wire 1 yc# BL1in $end
$var wire 1 zc# BL2in $end
$var wire 1 Tc# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {c# BL1out $end
$var reg 1 |c# I_bar $end
$var reg 1 }c# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ~c# k $end
$scope module SRAMcell_inst $end
$var wire 1 !d# BL1in $end
$var wire 1 "d# BL2in $end
$var wire 1 Tc# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #d# BL1out $end
$var reg 1 $d# I_bar $end
$var reg 1 %d# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 &d# k $end
$scope module SRAMcell_inst $end
$var wire 1 'd# BL1in $end
$var wire 1 (d# BL2in $end
$var wire 1 Tc# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )d# BL1out $end
$var reg 1 *d# I_bar $end
$var reg 1 +d# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 ,d# i $end
$scope module SRAMbyte_inst $end
$var wire 1 -d# WL $end
$var wire 1 & clk $end
$var wire 8 .d# datain [7:0] $end
$var wire 8 /d# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 0d# BL1out [7:0] $end
$var reg 8 1d# BL1in [7:0] $end
$var reg 8 2d# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 3d# k $end
$scope module SRAMcell_inst $end
$var wire 1 4d# BL1in $end
$var wire 1 5d# BL2in $end
$var wire 1 -d# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6d# BL1out $end
$var reg 1 7d# I_bar $end
$var reg 1 8d# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 9d# k $end
$scope module SRAMcell_inst $end
$var wire 1 :d# BL1in $end
$var wire 1 ;d# BL2in $end
$var wire 1 -d# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <d# BL1out $end
$var reg 1 =d# I_bar $end
$var reg 1 >d# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ?d# k $end
$scope module SRAMcell_inst $end
$var wire 1 @d# BL1in $end
$var wire 1 Ad# BL2in $end
$var wire 1 -d# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Bd# BL1out $end
$var reg 1 Cd# I_bar $end
$var reg 1 Dd# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Ed# k $end
$scope module SRAMcell_inst $end
$var wire 1 Fd# BL1in $end
$var wire 1 Gd# BL2in $end
$var wire 1 -d# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Hd# BL1out $end
$var reg 1 Id# I_bar $end
$var reg 1 Jd# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Kd# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ld# BL1in $end
$var wire 1 Md# BL2in $end
$var wire 1 -d# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Nd# BL1out $end
$var reg 1 Od# I_bar $end
$var reg 1 Pd# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Qd# k $end
$scope module SRAMcell_inst $end
$var wire 1 Rd# BL1in $end
$var wire 1 Sd# BL2in $end
$var wire 1 -d# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Td# BL1out $end
$var reg 1 Ud# I_bar $end
$var reg 1 Vd# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Wd# k $end
$scope module SRAMcell_inst $end
$var wire 1 Xd# BL1in $end
$var wire 1 Yd# BL2in $end
$var wire 1 -d# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zd# BL1out $end
$var reg 1 [d# I_bar $end
$var reg 1 \d# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ]d# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^d# BL1in $end
$var wire 1 _d# BL2in $end
$var wire 1 -d# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `d# BL1out $end
$var reg 1 ad# I_bar $end
$var reg 1 bd# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 cd# i $end
$scope module SRAMbyte_inst $end
$var wire 1 dd# WL $end
$var wire 1 & clk $end
$var wire 8 ed# datain [7:0] $end
$var wire 8 fd# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 gd# BL1out [7:0] $end
$var reg 8 hd# BL1in [7:0] $end
$var reg 8 id# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 jd# k $end
$scope module SRAMcell_inst $end
$var wire 1 kd# BL1in $end
$var wire 1 ld# BL2in $end
$var wire 1 dd# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 md# BL1out $end
$var reg 1 nd# I_bar $end
$var reg 1 od# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 pd# k $end
$scope module SRAMcell_inst $end
$var wire 1 qd# BL1in $end
$var wire 1 rd# BL2in $end
$var wire 1 dd# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sd# BL1out $end
$var reg 1 td# I_bar $end
$var reg 1 ud# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 vd# k $end
$scope module SRAMcell_inst $end
$var wire 1 wd# BL1in $end
$var wire 1 xd# BL2in $end
$var wire 1 dd# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yd# BL1out $end
$var reg 1 zd# I_bar $end
$var reg 1 {d# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 |d# k $end
$scope module SRAMcell_inst $end
$var wire 1 }d# BL1in $end
$var wire 1 ~d# BL2in $end
$var wire 1 dd# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !e# BL1out $end
$var reg 1 "e# I_bar $end
$var reg 1 #e# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 $e# k $end
$scope module SRAMcell_inst $end
$var wire 1 %e# BL1in $end
$var wire 1 &e# BL2in $end
$var wire 1 dd# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'e# BL1out $end
$var reg 1 (e# I_bar $end
$var reg 1 )e# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 *e# k $end
$scope module SRAMcell_inst $end
$var wire 1 +e# BL1in $end
$var wire 1 ,e# BL2in $end
$var wire 1 dd# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -e# BL1out $end
$var reg 1 .e# I_bar $end
$var reg 1 /e# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 0e# k $end
$scope module SRAMcell_inst $end
$var wire 1 1e# BL1in $end
$var wire 1 2e# BL2in $end
$var wire 1 dd# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3e# BL1out $end
$var reg 1 4e# I_bar $end
$var reg 1 5e# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 6e# k $end
$scope module SRAMcell_inst $end
$var wire 1 7e# BL1in $end
$var wire 1 8e# BL2in $end
$var wire 1 dd# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9e# BL1out $end
$var reg 1 :e# I_bar $end
$var reg 1 ;e# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[107] $end
$var parameter 8 <e# i $end
$scope module SRAMaddress_inst $end
$var wire 1 =e# WL $end
$var wire 4 >e# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 ?e# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 @e# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 Ae# i $end
$scope module SRAMbyte_inst $end
$var wire 1 Be# WL $end
$var wire 1 & clk $end
$var wire 8 Ce# datain [7:0] $end
$var wire 8 De# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Ee# BL1out [7:0] $end
$var reg 8 Fe# BL1in [7:0] $end
$var reg 8 Ge# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 He# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ie# BL1in $end
$var wire 1 Je# BL2in $end
$var wire 1 Be# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ke# BL1out $end
$var reg 1 Le# I_bar $end
$var reg 1 Me# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Ne# k $end
$scope module SRAMcell_inst $end
$var wire 1 Oe# BL1in $end
$var wire 1 Pe# BL2in $end
$var wire 1 Be# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Qe# BL1out $end
$var reg 1 Re# I_bar $end
$var reg 1 Se# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Te# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ue# BL1in $end
$var wire 1 Ve# BL2in $end
$var wire 1 Be# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 We# BL1out $end
$var reg 1 Xe# I_bar $end
$var reg 1 Ye# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Ze# k $end
$scope module SRAMcell_inst $end
$var wire 1 [e# BL1in $end
$var wire 1 \e# BL2in $end
$var wire 1 Be# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]e# BL1out $end
$var reg 1 ^e# I_bar $end
$var reg 1 _e# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 `e# k $end
$scope module SRAMcell_inst $end
$var wire 1 ae# BL1in $end
$var wire 1 be# BL2in $end
$var wire 1 Be# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ce# BL1out $end
$var reg 1 de# I_bar $end
$var reg 1 ee# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 fe# k $end
$scope module SRAMcell_inst $end
$var wire 1 ge# BL1in $end
$var wire 1 he# BL2in $end
$var wire 1 Be# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ie# BL1out $end
$var reg 1 je# I_bar $end
$var reg 1 ke# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 le# k $end
$scope module SRAMcell_inst $end
$var wire 1 me# BL1in $end
$var wire 1 ne# BL2in $end
$var wire 1 Be# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oe# BL1out $end
$var reg 1 pe# I_bar $end
$var reg 1 qe# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 re# k $end
$scope module SRAMcell_inst $end
$var wire 1 se# BL1in $end
$var wire 1 te# BL2in $end
$var wire 1 Be# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ue# BL1out $end
$var reg 1 ve# I_bar $end
$var reg 1 we# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 xe# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ye# WL $end
$var wire 1 & clk $end
$var wire 8 ze# datain [7:0] $end
$var wire 8 {e# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 |e# BL1out [7:0] $end
$var reg 8 }e# BL1in [7:0] $end
$var reg 8 ~e# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 !f# k $end
$scope module SRAMcell_inst $end
$var wire 1 "f# BL1in $end
$var wire 1 #f# BL2in $end
$var wire 1 ye# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $f# BL1out $end
$var reg 1 %f# I_bar $end
$var reg 1 &f# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 'f# k $end
$scope module SRAMcell_inst $end
$var wire 1 (f# BL1in $end
$var wire 1 )f# BL2in $end
$var wire 1 ye# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *f# BL1out $end
$var reg 1 +f# I_bar $end
$var reg 1 ,f# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 -f# k $end
$scope module SRAMcell_inst $end
$var wire 1 .f# BL1in $end
$var wire 1 /f# BL2in $end
$var wire 1 ye# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0f# BL1out $end
$var reg 1 1f# I_bar $end
$var reg 1 2f# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 3f# k $end
$scope module SRAMcell_inst $end
$var wire 1 4f# BL1in $end
$var wire 1 5f# BL2in $end
$var wire 1 ye# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6f# BL1out $end
$var reg 1 7f# I_bar $end
$var reg 1 8f# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 9f# k $end
$scope module SRAMcell_inst $end
$var wire 1 :f# BL1in $end
$var wire 1 ;f# BL2in $end
$var wire 1 ye# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <f# BL1out $end
$var reg 1 =f# I_bar $end
$var reg 1 >f# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ?f# k $end
$scope module SRAMcell_inst $end
$var wire 1 @f# BL1in $end
$var wire 1 Af# BL2in $end
$var wire 1 ye# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Bf# BL1out $end
$var reg 1 Cf# I_bar $end
$var reg 1 Df# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Ef# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ff# BL1in $end
$var wire 1 Gf# BL2in $end
$var wire 1 ye# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Hf# BL1out $end
$var reg 1 If# I_bar $end
$var reg 1 Jf# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Kf# k $end
$scope module SRAMcell_inst $end
$var wire 1 Lf# BL1in $end
$var wire 1 Mf# BL2in $end
$var wire 1 ye# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Nf# BL1out $end
$var reg 1 Of# I_bar $end
$var reg 1 Pf# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 Qf# i $end
$scope module SRAMbyte_inst $end
$var wire 1 Rf# WL $end
$var wire 1 & clk $end
$var wire 8 Sf# datain [7:0] $end
$var wire 8 Tf# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Uf# BL1out [7:0] $end
$var reg 8 Vf# BL1in [7:0] $end
$var reg 8 Wf# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Xf# k $end
$scope module SRAMcell_inst $end
$var wire 1 Yf# BL1in $end
$var wire 1 Zf# BL2in $end
$var wire 1 Rf# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [f# BL1out $end
$var reg 1 \f# I_bar $end
$var reg 1 ]f# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ^f# k $end
$scope module SRAMcell_inst $end
$var wire 1 _f# BL1in $end
$var wire 1 `f# BL2in $end
$var wire 1 Rf# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 af# BL1out $end
$var reg 1 bf# I_bar $end
$var reg 1 cf# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 df# k $end
$scope module SRAMcell_inst $end
$var wire 1 ef# BL1in $end
$var wire 1 ff# BL2in $end
$var wire 1 Rf# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gf# BL1out $end
$var reg 1 hf# I_bar $end
$var reg 1 if# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 jf# k $end
$scope module SRAMcell_inst $end
$var wire 1 kf# BL1in $end
$var wire 1 lf# BL2in $end
$var wire 1 Rf# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mf# BL1out $end
$var reg 1 nf# I_bar $end
$var reg 1 of# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 pf# k $end
$scope module SRAMcell_inst $end
$var wire 1 qf# BL1in $end
$var wire 1 rf# BL2in $end
$var wire 1 Rf# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sf# BL1out $end
$var reg 1 tf# I_bar $end
$var reg 1 uf# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 vf# k $end
$scope module SRAMcell_inst $end
$var wire 1 wf# BL1in $end
$var wire 1 xf# BL2in $end
$var wire 1 Rf# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 yf# BL1out $end
$var reg 1 zf# I_bar $end
$var reg 1 {f# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 |f# k $end
$scope module SRAMcell_inst $end
$var wire 1 }f# BL1in $end
$var wire 1 ~f# BL2in $end
$var wire 1 Rf# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !g# BL1out $end
$var reg 1 "g# I_bar $end
$var reg 1 #g# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 $g# k $end
$scope module SRAMcell_inst $end
$var wire 1 %g# BL1in $end
$var wire 1 &g# BL2in $end
$var wire 1 Rf# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'g# BL1out $end
$var reg 1 (g# I_bar $end
$var reg 1 )g# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 *g# i $end
$scope module SRAMbyte_inst $end
$var wire 1 +g# WL $end
$var wire 1 & clk $end
$var wire 8 ,g# datain [7:0] $end
$var wire 8 -g# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 .g# BL1out [7:0] $end
$var reg 8 /g# BL1in [7:0] $end
$var reg 8 0g# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 1g# k $end
$scope module SRAMcell_inst $end
$var wire 1 2g# BL1in $end
$var wire 1 3g# BL2in $end
$var wire 1 +g# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4g# BL1out $end
$var reg 1 5g# I_bar $end
$var reg 1 6g# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 7g# k $end
$scope module SRAMcell_inst $end
$var wire 1 8g# BL1in $end
$var wire 1 9g# BL2in $end
$var wire 1 +g# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :g# BL1out $end
$var reg 1 ;g# I_bar $end
$var reg 1 <g# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 =g# k $end
$scope module SRAMcell_inst $end
$var wire 1 >g# BL1in $end
$var wire 1 ?g# BL2in $end
$var wire 1 +g# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @g# BL1out $end
$var reg 1 Ag# I_bar $end
$var reg 1 Bg# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Cg# k $end
$scope module SRAMcell_inst $end
$var wire 1 Dg# BL1in $end
$var wire 1 Eg# BL2in $end
$var wire 1 +g# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Fg# BL1out $end
$var reg 1 Gg# I_bar $end
$var reg 1 Hg# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Ig# k $end
$scope module SRAMcell_inst $end
$var wire 1 Jg# BL1in $end
$var wire 1 Kg# BL2in $end
$var wire 1 +g# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Lg# BL1out $end
$var reg 1 Mg# I_bar $end
$var reg 1 Ng# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Og# k $end
$scope module SRAMcell_inst $end
$var wire 1 Pg# BL1in $end
$var wire 1 Qg# BL2in $end
$var wire 1 +g# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Rg# BL1out $end
$var reg 1 Sg# I_bar $end
$var reg 1 Tg# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Ug# k $end
$scope module SRAMcell_inst $end
$var wire 1 Vg# BL1in $end
$var wire 1 Wg# BL2in $end
$var wire 1 +g# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Xg# BL1out $end
$var reg 1 Yg# I_bar $end
$var reg 1 Zg# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 [g# k $end
$scope module SRAMcell_inst $end
$var wire 1 \g# BL1in $end
$var wire 1 ]g# BL2in $end
$var wire 1 +g# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^g# BL1out $end
$var reg 1 _g# I_bar $end
$var reg 1 `g# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[108] $end
$var parameter 8 ag# i $end
$scope module SRAMaddress_inst $end
$var wire 1 bg# WL $end
$var wire 4 cg# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 dg# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 eg# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 fg# i $end
$scope module SRAMbyte_inst $end
$var wire 1 gg# WL $end
$var wire 1 & clk $end
$var wire 8 hg# datain [7:0] $end
$var wire 8 ig# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 jg# BL1out [7:0] $end
$var reg 8 kg# BL1in [7:0] $end
$var reg 8 lg# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 mg# k $end
$scope module SRAMcell_inst $end
$var wire 1 ng# BL1in $end
$var wire 1 og# BL2in $end
$var wire 1 gg# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pg# BL1out $end
$var reg 1 qg# I_bar $end
$var reg 1 rg# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 sg# k $end
$scope module SRAMcell_inst $end
$var wire 1 tg# BL1in $end
$var wire 1 ug# BL2in $end
$var wire 1 gg# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vg# BL1out $end
$var reg 1 wg# I_bar $end
$var reg 1 xg# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 yg# k $end
$scope module SRAMcell_inst $end
$var wire 1 zg# BL1in $end
$var wire 1 {g# BL2in $end
$var wire 1 gg# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |g# BL1out $end
$var reg 1 }g# I_bar $end
$var reg 1 ~g# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 !h# k $end
$scope module SRAMcell_inst $end
$var wire 1 "h# BL1in $end
$var wire 1 #h# BL2in $end
$var wire 1 gg# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $h# BL1out $end
$var reg 1 %h# I_bar $end
$var reg 1 &h# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 'h# k $end
$scope module SRAMcell_inst $end
$var wire 1 (h# BL1in $end
$var wire 1 )h# BL2in $end
$var wire 1 gg# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *h# BL1out $end
$var reg 1 +h# I_bar $end
$var reg 1 ,h# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 -h# k $end
$scope module SRAMcell_inst $end
$var wire 1 .h# BL1in $end
$var wire 1 /h# BL2in $end
$var wire 1 gg# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0h# BL1out $end
$var reg 1 1h# I_bar $end
$var reg 1 2h# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 3h# k $end
$scope module SRAMcell_inst $end
$var wire 1 4h# BL1in $end
$var wire 1 5h# BL2in $end
$var wire 1 gg# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6h# BL1out $end
$var reg 1 7h# I_bar $end
$var reg 1 8h# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 9h# k $end
$scope module SRAMcell_inst $end
$var wire 1 :h# BL1in $end
$var wire 1 ;h# BL2in $end
$var wire 1 gg# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <h# BL1out $end
$var reg 1 =h# I_bar $end
$var reg 1 >h# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 ?h# i $end
$scope module SRAMbyte_inst $end
$var wire 1 @h# WL $end
$var wire 1 & clk $end
$var wire 8 Ah# datain [7:0] $end
$var wire 8 Bh# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Ch# BL1out [7:0] $end
$var reg 8 Dh# BL1in [7:0] $end
$var reg 8 Eh# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Fh# k $end
$scope module SRAMcell_inst $end
$var wire 1 Gh# BL1in $end
$var wire 1 Hh# BL2in $end
$var wire 1 @h# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ih# BL1out $end
$var reg 1 Jh# I_bar $end
$var reg 1 Kh# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Lh# k $end
$scope module SRAMcell_inst $end
$var wire 1 Mh# BL1in $end
$var wire 1 Nh# BL2in $end
$var wire 1 @h# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Oh# BL1out $end
$var reg 1 Ph# I_bar $end
$var reg 1 Qh# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Rh# k $end
$scope module SRAMcell_inst $end
$var wire 1 Sh# BL1in $end
$var wire 1 Th# BL2in $end
$var wire 1 @h# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Uh# BL1out $end
$var reg 1 Vh# I_bar $end
$var reg 1 Wh# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Xh# k $end
$scope module SRAMcell_inst $end
$var wire 1 Yh# BL1in $end
$var wire 1 Zh# BL2in $end
$var wire 1 @h# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [h# BL1out $end
$var reg 1 \h# I_bar $end
$var reg 1 ]h# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ^h# k $end
$scope module SRAMcell_inst $end
$var wire 1 _h# BL1in $end
$var wire 1 `h# BL2in $end
$var wire 1 @h# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ah# BL1out $end
$var reg 1 bh# I_bar $end
$var reg 1 ch# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 dh# k $end
$scope module SRAMcell_inst $end
$var wire 1 eh# BL1in $end
$var wire 1 fh# BL2in $end
$var wire 1 @h# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 gh# BL1out $end
$var reg 1 hh# I_bar $end
$var reg 1 ih# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 jh# k $end
$scope module SRAMcell_inst $end
$var wire 1 kh# BL1in $end
$var wire 1 lh# BL2in $end
$var wire 1 @h# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 mh# BL1out $end
$var reg 1 nh# I_bar $end
$var reg 1 oh# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ph# k $end
$scope module SRAMcell_inst $end
$var wire 1 qh# BL1in $end
$var wire 1 rh# BL2in $end
$var wire 1 @h# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 sh# BL1out $end
$var reg 1 th# I_bar $end
$var reg 1 uh# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 vh# i $end
$scope module SRAMbyte_inst $end
$var wire 1 wh# WL $end
$var wire 1 & clk $end
$var wire 8 xh# datain [7:0] $end
$var wire 8 yh# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 zh# BL1out [7:0] $end
$var reg 8 {h# BL1in [7:0] $end
$var reg 8 |h# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 }h# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~h# BL1in $end
$var wire 1 !i# BL2in $end
$var wire 1 wh# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "i# BL1out $end
$var reg 1 #i# I_bar $end
$var reg 1 $i# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 %i# k $end
$scope module SRAMcell_inst $end
$var wire 1 &i# BL1in $end
$var wire 1 'i# BL2in $end
$var wire 1 wh# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (i# BL1out $end
$var reg 1 )i# I_bar $end
$var reg 1 *i# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 +i# k $end
$scope module SRAMcell_inst $end
$var wire 1 ,i# BL1in $end
$var wire 1 -i# BL2in $end
$var wire 1 wh# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .i# BL1out $end
$var reg 1 /i# I_bar $end
$var reg 1 0i# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 1i# k $end
$scope module SRAMcell_inst $end
$var wire 1 2i# BL1in $end
$var wire 1 3i# BL2in $end
$var wire 1 wh# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4i# BL1out $end
$var reg 1 5i# I_bar $end
$var reg 1 6i# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 7i# k $end
$scope module SRAMcell_inst $end
$var wire 1 8i# BL1in $end
$var wire 1 9i# BL2in $end
$var wire 1 wh# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :i# BL1out $end
$var reg 1 ;i# I_bar $end
$var reg 1 <i# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 =i# k $end
$scope module SRAMcell_inst $end
$var wire 1 >i# BL1in $end
$var wire 1 ?i# BL2in $end
$var wire 1 wh# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @i# BL1out $end
$var reg 1 Ai# I_bar $end
$var reg 1 Bi# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Ci# k $end
$scope module SRAMcell_inst $end
$var wire 1 Di# BL1in $end
$var wire 1 Ei# BL2in $end
$var wire 1 wh# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Fi# BL1out $end
$var reg 1 Gi# I_bar $end
$var reg 1 Hi# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Ii# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ji# BL1in $end
$var wire 1 Ki# BL2in $end
$var wire 1 wh# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Li# BL1out $end
$var reg 1 Mi# I_bar $end
$var reg 1 Ni# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 Oi# i $end
$scope module SRAMbyte_inst $end
$var wire 1 Pi# WL $end
$var wire 1 & clk $end
$var wire 8 Qi# datain [7:0] $end
$var wire 8 Ri# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Si# BL1out [7:0] $end
$var reg 8 Ti# BL1in [7:0] $end
$var reg 8 Ui# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Vi# k $end
$scope module SRAMcell_inst $end
$var wire 1 Wi# BL1in $end
$var wire 1 Xi# BL2in $end
$var wire 1 Pi# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Yi# BL1out $end
$var reg 1 Zi# I_bar $end
$var reg 1 [i# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 \i# k $end
$scope module SRAMcell_inst $end
$var wire 1 ]i# BL1in $end
$var wire 1 ^i# BL2in $end
$var wire 1 Pi# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _i# BL1out $end
$var reg 1 `i# I_bar $end
$var reg 1 ai# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 bi# k $end
$scope module SRAMcell_inst $end
$var wire 1 ci# BL1in $end
$var wire 1 di# BL2in $end
$var wire 1 Pi# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ei# BL1out $end
$var reg 1 fi# I_bar $end
$var reg 1 gi# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 hi# k $end
$scope module SRAMcell_inst $end
$var wire 1 ii# BL1in $end
$var wire 1 ji# BL2in $end
$var wire 1 Pi# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ki# BL1out $end
$var reg 1 li# I_bar $end
$var reg 1 mi# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ni# k $end
$scope module SRAMcell_inst $end
$var wire 1 oi# BL1in $end
$var wire 1 pi# BL2in $end
$var wire 1 Pi# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qi# BL1out $end
$var reg 1 ri# I_bar $end
$var reg 1 si# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ti# k $end
$scope module SRAMcell_inst $end
$var wire 1 ui# BL1in $end
$var wire 1 vi# BL2in $end
$var wire 1 Pi# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wi# BL1out $end
$var reg 1 xi# I_bar $end
$var reg 1 yi# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 zi# k $end
$scope module SRAMcell_inst $end
$var wire 1 {i# BL1in $end
$var wire 1 |i# BL2in $end
$var wire 1 Pi# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }i# BL1out $end
$var reg 1 ~i# I_bar $end
$var reg 1 !j# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 "j# k $end
$scope module SRAMcell_inst $end
$var wire 1 #j# BL1in $end
$var wire 1 $j# BL2in $end
$var wire 1 Pi# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %j# BL1out $end
$var reg 1 &j# I_bar $end
$var reg 1 'j# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[109] $end
$var parameter 8 (j# i $end
$scope module SRAMaddress_inst $end
$var wire 1 )j# WL $end
$var wire 4 *j# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 +j# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 ,j# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 -j# i $end
$scope module SRAMbyte_inst $end
$var wire 1 .j# WL $end
$var wire 1 & clk $end
$var wire 8 /j# datain [7:0] $end
$var wire 8 0j# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 1j# BL1out [7:0] $end
$var reg 8 2j# BL1in [7:0] $end
$var reg 8 3j# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 4j# k $end
$scope module SRAMcell_inst $end
$var wire 1 5j# BL1in $end
$var wire 1 6j# BL2in $end
$var wire 1 .j# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7j# BL1out $end
$var reg 1 8j# I_bar $end
$var reg 1 9j# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 :j# k $end
$scope module SRAMcell_inst $end
$var wire 1 ;j# BL1in $end
$var wire 1 <j# BL2in $end
$var wire 1 .j# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =j# BL1out $end
$var reg 1 >j# I_bar $end
$var reg 1 ?j# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 @j# k $end
$scope module SRAMcell_inst $end
$var wire 1 Aj# BL1in $end
$var wire 1 Bj# BL2in $end
$var wire 1 .j# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Cj# BL1out $end
$var reg 1 Dj# I_bar $end
$var reg 1 Ej# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Fj# k $end
$scope module SRAMcell_inst $end
$var wire 1 Gj# BL1in $end
$var wire 1 Hj# BL2in $end
$var wire 1 .j# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ij# BL1out $end
$var reg 1 Jj# I_bar $end
$var reg 1 Kj# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Lj# k $end
$scope module SRAMcell_inst $end
$var wire 1 Mj# BL1in $end
$var wire 1 Nj# BL2in $end
$var wire 1 .j# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Oj# BL1out $end
$var reg 1 Pj# I_bar $end
$var reg 1 Qj# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Rj# k $end
$scope module SRAMcell_inst $end
$var wire 1 Sj# BL1in $end
$var wire 1 Tj# BL2in $end
$var wire 1 .j# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Uj# BL1out $end
$var reg 1 Vj# I_bar $end
$var reg 1 Wj# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Xj# k $end
$scope module SRAMcell_inst $end
$var wire 1 Yj# BL1in $end
$var wire 1 Zj# BL2in $end
$var wire 1 .j# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [j# BL1out $end
$var reg 1 \j# I_bar $end
$var reg 1 ]j# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ^j# k $end
$scope module SRAMcell_inst $end
$var wire 1 _j# BL1in $end
$var wire 1 `j# BL2in $end
$var wire 1 .j# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 aj# BL1out $end
$var reg 1 bj# I_bar $end
$var reg 1 cj# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 dj# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ej# WL $end
$var wire 1 & clk $end
$var wire 8 fj# datain [7:0] $end
$var wire 8 gj# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 hj# BL1out [7:0] $end
$var reg 8 ij# BL1in [7:0] $end
$var reg 8 jj# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 kj# k $end
$scope module SRAMcell_inst $end
$var wire 1 lj# BL1in $end
$var wire 1 mj# BL2in $end
$var wire 1 ej# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nj# BL1out $end
$var reg 1 oj# I_bar $end
$var reg 1 pj# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 qj# k $end
$scope module SRAMcell_inst $end
$var wire 1 rj# BL1in $end
$var wire 1 sj# BL2in $end
$var wire 1 ej# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tj# BL1out $end
$var reg 1 uj# I_bar $end
$var reg 1 vj# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 wj# k $end
$scope module SRAMcell_inst $end
$var wire 1 xj# BL1in $end
$var wire 1 yj# BL2in $end
$var wire 1 ej# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zj# BL1out $end
$var reg 1 {j# I_bar $end
$var reg 1 |j# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 }j# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~j# BL1in $end
$var wire 1 !k# BL2in $end
$var wire 1 ej# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "k# BL1out $end
$var reg 1 #k# I_bar $end
$var reg 1 $k# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 %k# k $end
$scope module SRAMcell_inst $end
$var wire 1 &k# BL1in $end
$var wire 1 'k# BL2in $end
$var wire 1 ej# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (k# BL1out $end
$var reg 1 )k# I_bar $end
$var reg 1 *k# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 +k# k $end
$scope module SRAMcell_inst $end
$var wire 1 ,k# BL1in $end
$var wire 1 -k# BL2in $end
$var wire 1 ej# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .k# BL1out $end
$var reg 1 /k# I_bar $end
$var reg 1 0k# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 1k# k $end
$scope module SRAMcell_inst $end
$var wire 1 2k# BL1in $end
$var wire 1 3k# BL2in $end
$var wire 1 ej# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4k# BL1out $end
$var reg 1 5k# I_bar $end
$var reg 1 6k# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 7k# k $end
$scope module SRAMcell_inst $end
$var wire 1 8k# BL1in $end
$var wire 1 9k# BL2in $end
$var wire 1 ej# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :k# BL1out $end
$var reg 1 ;k# I_bar $end
$var reg 1 <k# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 =k# i $end
$scope module SRAMbyte_inst $end
$var wire 1 >k# WL $end
$var wire 1 & clk $end
$var wire 8 ?k# datain [7:0] $end
$var wire 8 @k# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Ak# BL1out [7:0] $end
$var reg 8 Bk# BL1in [7:0] $end
$var reg 8 Ck# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Dk# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ek# BL1in $end
$var wire 1 Fk# BL2in $end
$var wire 1 >k# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Gk# BL1out $end
$var reg 1 Hk# I_bar $end
$var reg 1 Ik# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Jk# k $end
$scope module SRAMcell_inst $end
$var wire 1 Kk# BL1in $end
$var wire 1 Lk# BL2in $end
$var wire 1 >k# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Mk# BL1out $end
$var reg 1 Nk# I_bar $end
$var reg 1 Ok# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Pk# k $end
$scope module SRAMcell_inst $end
$var wire 1 Qk# BL1in $end
$var wire 1 Rk# BL2in $end
$var wire 1 >k# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Sk# BL1out $end
$var reg 1 Tk# I_bar $end
$var reg 1 Uk# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Vk# k $end
$scope module SRAMcell_inst $end
$var wire 1 Wk# BL1in $end
$var wire 1 Xk# BL2in $end
$var wire 1 >k# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Yk# BL1out $end
$var reg 1 Zk# I_bar $end
$var reg 1 [k# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 \k# k $end
$scope module SRAMcell_inst $end
$var wire 1 ]k# BL1in $end
$var wire 1 ^k# BL2in $end
$var wire 1 >k# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _k# BL1out $end
$var reg 1 `k# I_bar $end
$var reg 1 ak# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 bk# k $end
$scope module SRAMcell_inst $end
$var wire 1 ck# BL1in $end
$var wire 1 dk# BL2in $end
$var wire 1 >k# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ek# BL1out $end
$var reg 1 fk# I_bar $end
$var reg 1 gk# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 hk# k $end
$scope module SRAMcell_inst $end
$var wire 1 ik# BL1in $end
$var wire 1 jk# BL2in $end
$var wire 1 >k# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kk# BL1out $end
$var reg 1 lk# I_bar $end
$var reg 1 mk# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 nk# k $end
$scope module SRAMcell_inst $end
$var wire 1 ok# BL1in $end
$var wire 1 pk# BL2in $end
$var wire 1 >k# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qk# BL1out $end
$var reg 1 rk# I_bar $end
$var reg 1 sk# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 tk# i $end
$scope module SRAMbyte_inst $end
$var wire 1 uk# WL $end
$var wire 1 & clk $end
$var wire 8 vk# datain [7:0] $end
$var wire 8 wk# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 xk# BL1out [7:0] $end
$var reg 8 yk# BL1in [7:0] $end
$var reg 8 zk# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 {k# k $end
$scope module SRAMcell_inst $end
$var wire 1 |k# BL1in $end
$var wire 1 }k# BL2in $end
$var wire 1 uk# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~k# BL1out $end
$var reg 1 !l# I_bar $end
$var reg 1 "l# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 #l# k $end
$scope module SRAMcell_inst $end
$var wire 1 $l# BL1in $end
$var wire 1 %l# BL2in $end
$var wire 1 uk# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &l# BL1out $end
$var reg 1 'l# I_bar $end
$var reg 1 (l# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 )l# k $end
$scope module SRAMcell_inst $end
$var wire 1 *l# BL1in $end
$var wire 1 +l# BL2in $end
$var wire 1 uk# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,l# BL1out $end
$var reg 1 -l# I_bar $end
$var reg 1 .l# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 /l# k $end
$scope module SRAMcell_inst $end
$var wire 1 0l# BL1in $end
$var wire 1 1l# BL2in $end
$var wire 1 uk# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2l# BL1out $end
$var reg 1 3l# I_bar $end
$var reg 1 4l# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 5l# k $end
$scope module SRAMcell_inst $end
$var wire 1 6l# BL1in $end
$var wire 1 7l# BL2in $end
$var wire 1 uk# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8l# BL1out $end
$var reg 1 9l# I_bar $end
$var reg 1 :l# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ;l# k $end
$scope module SRAMcell_inst $end
$var wire 1 <l# BL1in $end
$var wire 1 =l# BL2in $end
$var wire 1 uk# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >l# BL1out $end
$var reg 1 ?l# I_bar $end
$var reg 1 @l# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Al# k $end
$scope module SRAMcell_inst $end
$var wire 1 Bl# BL1in $end
$var wire 1 Cl# BL2in $end
$var wire 1 uk# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Dl# BL1out $end
$var reg 1 El# I_bar $end
$var reg 1 Fl# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Gl# k $end
$scope module SRAMcell_inst $end
$var wire 1 Hl# BL1in $end
$var wire 1 Il# BL2in $end
$var wire 1 uk# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Jl# BL1out $end
$var reg 1 Kl# I_bar $end
$var reg 1 Ll# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[110] $end
$var parameter 8 Ml# i $end
$scope module SRAMaddress_inst $end
$var wire 1 Nl# WL $end
$var wire 4 Ol# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 Pl# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 Ql# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 Rl# i $end
$scope module SRAMbyte_inst $end
$var wire 1 Sl# WL $end
$var wire 1 & clk $end
$var wire 8 Tl# datain [7:0] $end
$var wire 8 Ul# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Vl# BL1out [7:0] $end
$var reg 8 Wl# BL1in [7:0] $end
$var reg 8 Xl# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Yl# k $end
$scope module SRAMcell_inst $end
$var wire 1 Zl# BL1in $end
$var wire 1 [l# BL2in $end
$var wire 1 Sl# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \l# BL1out $end
$var reg 1 ]l# I_bar $end
$var reg 1 ^l# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 _l# k $end
$scope module SRAMcell_inst $end
$var wire 1 `l# BL1in $end
$var wire 1 al# BL2in $end
$var wire 1 Sl# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bl# BL1out $end
$var reg 1 cl# I_bar $end
$var reg 1 dl# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 el# k $end
$scope module SRAMcell_inst $end
$var wire 1 fl# BL1in $end
$var wire 1 gl# BL2in $end
$var wire 1 Sl# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hl# BL1out $end
$var reg 1 il# I_bar $end
$var reg 1 jl# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 kl# k $end
$scope module SRAMcell_inst $end
$var wire 1 ll# BL1in $end
$var wire 1 ml# BL2in $end
$var wire 1 Sl# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nl# BL1out $end
$var reg 1 ol# I_bar $end
$var reg 1 pl# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ql# k $end
$scope module SRAMcell_inst $end
$var wire 1 rl# BL1in $end
$var wire 1 sl# BL2in $end
$var wire 1 Sl# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tl# BL1out $end
$var reg 1 ul# I_bar $end
$var reg 1 vl# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 wl# k $end
$scope module SRAMcell_inst $end
$var wire 1 xl# BL1in $end
$var wire 1 yl# BL2in $end
$var wire 1 Sl# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zl# BL1out $end
$var reg 1 {l# I_bar $end
$var reg 1 |l# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 }l# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~l# BL1in $end
$var wire 1 !m# BL2in $end
$var wire 1 Sl# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "m# BL1out $end
$var reg 1 #m# I_bar $end
$var reg 1 $m# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 %m# k $end
$scope module SRAMcell_inst $end
$var wire 1 &m# BL1in $end
$var wire 1 'm# BL2in $end
$var wire 1 Sl# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (m# BL1out $end
$var reg 1 )m# I_bar $end
$var reg 1 *m# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 +m# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ,m# WL $end
$var wire 1 & clk $end
$var wire 8 -m# datain [7:0] $end
$var wire 8 .m# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 /m# BL1out [7:0] $end
$var reg 8 0m# BL1in [7:0] $end
$var reg 8 1m# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 2m# k $end
$scope module SRAMcell_inst $end
$var wire 1 3m# BL1in $end
$var wire 1 4m# BL2in $end
$var wire 1 ,m# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5m# BL1out $end
$var reg 1 6m# I_bar $end
$var reg 1 7m# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 8m# k $end
$scope module SRAMcell_inst $end
$var wire 1 9m# BL1in $end
$var wire 1 :m# BL2in $end
$var wire 1 ,m# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;m# BL1out $end
$var reg 1 <m# I_bar $end
$var reg 1 =m# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 >m# k $end
$scope module SRAMcell_inst $end
$var wire 1 ?m# BL1in $end
$var wire 1 @m# BL2in $end
$var wire 1 ,m# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Am# BL1out $end
$var reg 1 Bm# I_bar $end
$var reg 1 Cm# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Dm# k $end
$scope module SRAMcell_inst $end
$var wire 1 Em# BL1in $end
$var wire 1 Fm# BL2in $end
$var wire 1 ,m# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Gm# BL1out $end
$var reg 1 Hm# I_bar $end
$var reg 1 Im# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Jm# k $end
$scope module SRAMcell_inst $end
$var wire 1 Km# BL1in $end
$var wire 1 Lm# BL2in $end
$var wire 1 ,m# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Mm# BL1out $end
$var reg 1 Nm# I_bar $end
$var reg 1 Om# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Pm# k $end
$scope module SRAMcell_inst $end
$var wire 1 Qm# BL1in $end
$var wire 1 Rm# BL2in $end
$var wire 1 ,m# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Sm# BL1out $end
$var reg 1 Tm# I_bar $end
$var reg 1 Um# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Vm# k $end
$scope module SRAMcell_inst $end
$var wire 1 Wm# BL1in $end
$var wire 1 Xm# BL2in $end
$var wire 1 ,m# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ym# BL1out $end
$var reg 1 Zm# I_bar $end
$var reg 1 [m# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 \m# k $end
$scope module SRAMcell_inst $end
$var wire 1 ]m# BL1in $end
$var wire 1 ^m# BL2in $end
$var wire 1 ,m# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _m# BL1out $end
$var reg 1 `m# I_bar $end
$var reg 1 am# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 bm# i $end
$scope module SRAMbyte_inst $end
$var wire 1 cm# WL $end
$var wire 1 & clk $end
$var wire 8 dm# datain [7:0] $end
$var wire 8 em# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 fm# BL1out [7:0] $end
$var reg 8 gm# BL1in [7:0] $end
$var reg 8 hm# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 im# k $end
$scope module SRAMcell_inst $end
$var wire 1 jm# BL1in $end
$var wire 1 km# BL2in $end
$var wire 1 cm# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lm# BL1out $end
$var reg 1 mm# I_bar $end
$var reg 1 nm# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 om# k $end
$scope module SRAMcell_inst $end
$var wire 1 pm# BL1in $end
$var wire 1 qm# BL2in $end
$var wire 1 cm# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rm# BL1out $end
$var reg 1 sm# I_bar $end
$var reg 1 tm# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 um# k $end
$scope module SRAMcell_inst $end
$var wire 1 vm# BL1in $end
$var wire 1 wm# BL2in $end
$var wire 1 cm# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xm# BL1out $end
$var reg 1 ym# I_bar $end
$var reg 1 zm# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 {m# k $end
$scope module SRAMcell_inst $end
$var wire 1 |m# BL1in $end
$var wire 1 }m# BL2in $end
$var wire 1 cm# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~m# BL1out $end
$var reg 1 !n# I_bar $end
$var reg 1 "n# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 #n# k $end
$scope module SRAMcell_inst $end
$var wire 1 $n# BL1in $end
$var wire 1 %n# BL2in $end
$var wire 1 cm# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &n# BL1out $end
$var reg 1 'n# I_bar $end
$var reg 1 (n# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 )n# k $end
$scope module SRAMcell_inst $end
$var wire 1 *n# BL1in $end
$var wire 1 +n# BL2in $end
$var wire 1 cm# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,n# BL1out $end
$var reg 1 -n# I_bar $end
$var reg 1 .n# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 /n# k $end
$scope module SRAMcell_inst $end
$var wire 1 0n# BL1in $end
$var wire 1 1n# BL2in $end
$var wire 1 cm# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2n# BL1out $end
$var reg 1 3n# I_bar $end
$var reg 1 4n# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 5n# k $end
$scope module SRAMcell_inst $end
$var wire 1 6n# BL1in $end
$var wire 1 7n# BL2in $end
$var wire 1 cm# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8n# BL1out $end
$var reg 1 9n# I_bar $end
$var reg 1 :n# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 ;n# i $end
$scope module SRAMbyte_inst $end
$var wire 1 <n# WL $end
$var wire 1 & clk $end
$var wire 8 =n# datain [7:0] $end
$var wire 8 >n# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ?n# BL1out [7:0] $end
$var reg 8 @n# BL1in [7:0] $end
$var reg 8 An# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Bn# k $end
$scope module SRAMcell_inst $end
$var wire 1 Cn# BL1in $end
$var wire 1 Dn# BL2in $end
$var wire 1 <n# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 En# BL1out $end
$var reg 1 Fn# I_bar $end
$var reg 1 Gn# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Hn# k $end
$scope module SRAMcell_inst $end
$var wire 1 In# BL1in $end
$var wire 1 Jn# BL2in $end
$var wire 1 <n# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Kn# BL1out $end
$var reg 1 Ln# I_bar $end
$var reg 1 Mn# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Nn# k $end
$scope module SRAMcell_inst $end
$var wire 1 On# BL1in $end
$var wire 1 Pn# BL2in $end
$var wire 1 <n# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Qn# BL1out $end
$var reg 1 Rn# I_bar $end
$var reg 1 Sn# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Tn# k $end
$scope module SRAMcell_inst $end
$var wire 1 Un# BL1in $end
$var wire 1 Vn# BL2in $end
$var wire 1 <n# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Wn# BL1out $end
$var reg 1 Xn# I_bar $end
$var reg 1 Yn# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Zn# k $end
$scope module SRAMcell_inst $end
$var wire 1 [n# BL1in $end
$var wire 1 \n# BL2in $end
$var wire 1 <n# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]n# BL1out $end
$var reg 1 ^n# I_bar $end
$var reg 1 _n# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 `n# k $end
$scope module SRAMcell_inst $end
$var wire 1 an# BL1in $end
$var wire 1 bn# BL2in $end
$var wire 1 <n# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 cn# BL1out $end
$var reg 1 dn# I_bar $end
$var reg 1 en# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 fn# k $end
$scope module SRAMcell_inst $end
$var wire 1 gn# BL1in $end
$var wire 1 hn# BL2in $end
$var wire 1 <n# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 in# BL1out $end
$var reg 1 jn# I_bar $end
$var reg 1 kn# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ln# k $end
$scope module SRAMcell_inst $end
$var wire 1 mn# BL1in $end
$var wire 1 nn# BL2in $end
$var wire 1 <n# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 on# BL1out $end
$var reg 1 pn# I_bar $end
$var reg 1 qn# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[111] $end
$var parameter 8 rn# i $end
$scope module SRAMaddress_inst $end
$var wire 1 sn# WL $end
$var wire 4 tn# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 un# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 vn# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 wn# i $end
$scope module SRAMbyte_inst $end
$var wire 1 xn# WL $end
$var wire 1 & clk $end
$var wire 8 yn# datain [7:0] $end
$var wire 8 zn# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 {n# BL1out [7:0] $end
$var reg 8 |n# BL1in [7:0] $end
$var reg 8 }n# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ~n# k $end
$scope module SRAMcell_inst $end
$var wire 1 !o# BL1in $end
$var wire 1 "o# BL2in $end
$var wire 1 xn# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #o# BL1out $end
$var reg 1 $o# I_bar $end
$var reg 1 %o# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 &o# k $end
$scope module SRAMcell_inst $end
$var wire 1 'o# BL1in $end
$var wire 1 (o# BL2in $end
$var wire 1 xn# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )o# BL1out $end
$var reg 1 *o# I_bar $end
$var reg 1 +o# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ,o# k $end
$scope module SRAMcell_inst $end
$var wire 1 -o# BL1in $end
$var wire 1 .o# BL2in $end
$var wire 1 xn# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /o# BL1out $end
$var reg 1 0o# I_bar $end
$var reg 1 1o# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 2o# k $end
$scope module SRAMcell_inst $end
$var wire 1 3o# BL1in $end
$var wire 1 4o# BL2in $end
$var wire 1 xn# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5o# BL1out $end
$var reg 1 6o# I_bar $end
$var reg 1 7o# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 8o# k $end
$scope module SRAMcell_inst $end
$var wire 1 9o# BL1in $end
$var wire 1 :o# BL2in $end
$var wire 1 xn# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;o# BL1out $end
$var reg 1 <o# I_bar $end
$var reg 1 =o# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 >o# k $end
$scope module SRAMcell_inst $end
$var wire 1 ?o# BL1in $end
$var wire 1 @o# BL2in $end
$var wire 1 xn# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ao# BL1out $end
$var reg 1 Bo# I_bar $end
$var reg 1 Co# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Do# k $end
$scope module SRAMcell_inst $end
$var wire 1 Eo# BL1in $end
$var wire 1 Fo# BL2in $end
$var wire 1 xn# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Go# BL1out $end
$var reg 1 Ho# I_bar $end
$var reg 1 Io# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Jo# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ko# BL1in $end
$var wire 1 Lo# BL2in $end
$var wire 1 xn# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Mo# BL1out $end
$var reg 1 No# I_bar $end
$var reg 1 Oo# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 Po# i $end
$scope module SRAMbyte_inst $end
$var wire 1 Qo# WL $end
$var wire 1 & clk $end
$var wire 8 Ro# datain [7:0] $end
$var wire 8 So# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 To# BL1out [7:0] $end
$var reg 8 Uo# BL1in [7:0] $end
$var reg 8 Vo# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Wo# k $end
$scope module SRAMcell_inst $end
$var wire 1 Xo# BL1in $end
$var wire 1 Yo# BL2in $end
$var wire 1 Qo# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zo# BL1out $end
$var reg 1 [o# I_bar $end
$var reg 1 \o# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ]o# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^o# BL1in $end
$var wire 1 _o# BL2in $end
$var wire 1 Qo# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `o# BL1out $end
$var reg 1 ao# I_bar $end
$var reg 1 bo# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 co# k $end
$scope module SRAMcell_inst $end
$var wire 1 do# BL1in $end
$var wire 1 eo# BL2in $end
$var wire 1 Qo# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fo# BL1out $end
$var reg 1 go# I_bar $end
$var reg 1 ho# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 io# k $end
$scope module SRAMcell_inst $end
$var wire 1 jo# BL1in $end
$var wire 1 ko# BL2in $end
$var wire 1 Qo# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lo# BL1out $end
$var reg 1 mo# I_bar $end
$var reg 1 no# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 oo# k $end
$scope module SRAMcell_inst $end
$var wire 1 po# BL1in $end
$var wire 1 qo# BL2in $end
$var wire 1 Qo# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ro# BL1out $end
$var reg 1 so# I_bar $end
$var reg 1 to# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 uo# k $end
$scope module SRAMcell_inst $end
$var wire 1 vo# BL1in $end
$var wire 1 wo# BL2in $end
$var wire 1 Qo# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 xo# BL1out $end
$var reg 1 yo# I_bar $end
$var reg 1 zo# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 {o# k $end
$scope module SRAMcell_inst $end
$var wire 1 |o# BL1in $end
$var wire 1 }o# BL2in $end
$var wire 1 Qo# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~o# BL1out $end
$var reg 1 !p# I_bar $end
$var reg 1 "p# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 #p# k $end
$scope module SRAMcell_inst $end
$var wire 1 $p# BL1in $end
$var wire 1 %p# BL2in $end
$var wire 1 Qo# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &p# BL1out $end
$var reg 1 'p# I_bar $end
$var reg 1 (p# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 )p# i $end
$scope module SRAMbyte_inst $end
$var wire 1 *p# WL $end
$var wire 1 & clk $end
$var wire 8 +p# datain [7:0] $end
$var wire 8 ,p# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 -p# BL1out [7:0] $end
$var reg 8 .p# BL1in [7:0] $end
$var reg 8 /p# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 0p# k $end
$scope module SRAMcell_inst $end
$var wire 1 1p# BL1in $end
$var wire 1 2p# BL2in $end
$var wire 1 *p# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3p# BL1out $end
$var reg 1 4p# I_bar $end
$var reg 1 5p# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 6p# k $end
$scope module SRAMcell_inst $end
$var wire 1 7p# BL1in $end
$var wire 1 8p# BL2in $end
$var wire 1 *p# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9p# BL1out $end
$var reg 1 :p# I_bar $end
$var reg 1 ;p# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 <p# k $end
$scope module SRAMcell_inst $end
$var wire 1 =p# BL1in $end
$var wire 1 >p# BL2in $end
$var wire 1 *p# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?p# BL1out $end
$var reg 1 @p# I_bar $end
$var reg 1 Ap# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Bp# k $end
$scope module SRAMcell_inst $end
$var wire 1 Cp# BL1in $end
$var wire 1 Dp# BL2in $end
$var wire 1 *p# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ep# BL1out $end
$var reg 1 Fp# I_bar $end
$var reg 1 Gp# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Hp# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ip# BL1in $end
$var wire 1 Jp# BL2in $end
$var wire 1 *p# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Kp# BL1out $end
$var reg 1 Lp# I_bar $end
$var reg 1 Mp# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Np# k $end
$scope module SRAMcell_inst $end
$var wire 1 Op# BL1in $end
$var wire 1 Pp# BL2in $end
$var wire 1 *p# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Qp# BL1out $end
$var reg 1 Rp# I_bar $end
$var reg 1 Sp# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Tp# k $end
$scope module SRAMcell_inst $end
$var wire 1 Up# BL1in $end
$var wire 1 Vp# BL2in $end
$var wire 1 *p# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Wp# BL1out $end
$var reg 1 Xp# I_bar $end
$var reg 1 Yp# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Zp# k $end
$scope module SRAMcell_inst $end
$var wire 1 [p# BL1in $end
$var wire 1 \p# BL2in $end
$var wire 1 *p# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]p# BL1out $end
$var reg 1 ^p# I_bar $end
$var reg 1 _p# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 `p# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ap# WL $end
$var wire 1 & clk $end
$var wire 8 bp# datain [7:0] $end
$var wire 8 cp# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 dp# BL1out [7:0] $end
$var reg 8 ep# BL1in [7:0] $end
$var reg 8 fp# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 gp# k $end
$scope module SRAMcell_inst $end
$var wire 1 hp# BL1in $end
$var wire 1 ip# BL2in $end
$var wire 1 ap# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jp# BL1out $end
$var reg 1 kp# I_bar $end
$var reg 1 lp# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 mp# k $end
$scope module SRAMcell_inst $end
$var wire 1 np# BL1in $end
$var wire 1 op# BL2in $end
$var wire 1 ap# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pp# BL1out $end
$var reg 1 qp# I_bar $end
$var reg 1 rp# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 sp# k $end
$scope module SRAMcell_inst $end
$var wire 1 tp# BL1in $end
$var wire 1 up# BL2in $end
$var wire 1 ap# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vp# BL1out $end
$var reg 1 wp# I_bar $end
$var reg 1 xp# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 yp# k $end
$scope module SRAMcell_inst $end
$var wire 1 zp# BL1in $end
$var wire 1 {p# BL2in $end
$var wire 1 ap# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |p# BL1out $end
$var reg 1 }p# I_bar $end
$var reg 1 ~p# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 !q# k $end
$scope module SRAMcell_inst $end
$var wire 1 "q# BL1in $end
$var wire 1 #q# BL2in $end
$var wire 1 ap# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $q# BL1out $end
$var reg 1 %q# I_bar $end
$var reg 1 &q# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 'q# k $end
$scope module SRAMcell_inst $end
$var wire 1 (q# BL1in $end
$var wire 1 )q# BL2in $end
$var wire 1 ap# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *q# BL1out $end
$var reg 1 +q# I_bar $end
$var reg 1 ,q# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 -q# k $end
$scope module SRAMcell_inst $end
$var wire 1 .q# BL1in $end
$var wire 1 /q# BL2in $end
$var wire 1 ap# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0q# BL1out $end
$var reg 1 1q# I_bar $end
$var reg 1 2q# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 3q# k $end
$scope module SRAMcell_inst $end
$var wire 1 4q# BL1in $end
$var wire 1 5q# BL2in $end
$var wire 1 ap# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6q# BL1out $end
$var reg 1 7q# I_bar $end
$var reg 1 8q# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[112] $end
$var parameter 8 9q# i $end
$scope module SRAMaddress_inst $end
$var wire 1 :q# WL $end
$var wire 4 ;q# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 <q# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 =q# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 >q# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ?q# WL $end
$var wire 1 & clk $end
$var wire 8 @q# datain [7:0] $end
$var wire 8 Aq# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Bq# BL1out [7:0] $end
$var reg 8 Cq# BL1in [7:0] $end
$var reg 8 Dq# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Eq# k $end
$scope module SRAMcell_inst $end
$var wire 1 Fq# BL1in $end
$var wire 1 Gq# BL2in $end
$var wire 1 ?q# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Hq# BL1out $end
$var reg 1 Iq# I_bar $end
$var reg 1 Jq# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Kq# k $end
$scope module SRAMcell_inst $end
$var wire 1 Lq# BL1in $end
$var wire 1 Mq# BL2in $end
$var wire 1 ?q# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Nq# BL1out $end
$var reg 1 Oq# I_bar $end
$var reg 1 Pq# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Qq# k $end
$scope module SRAMcell_inst $end
$var wire 1 Rq# BL1in $end
$var wire 1 Sq# BL2in $end
$var wire 1 ?q# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Tq# BL1out $end
$var reg 1 Uq# I_bar $end
$var reg 1 Vq# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Wq# k $end
$scope module SRAMcell_inst $end
$var wire 1 Xq# BL1in $end
$var wire 1 Yq# BL2in $end
$var wire 1 ?q# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zq# BL1out $end
$var reg 1 [q# I_bar $end
$var reg 1 \q# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ]q# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^q# BL1in $end
$var wire 1 _q# BL2in $end
$var wire 1 ?q# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `q# BL1out $end
$var reg 1 aq# I_bar $end
$var reg 1 bq# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 cq# k $end
$scope module SRAMcell_inst $end
$var wire 1 dq# BL1in $end
$var wire 1 eq# BL2in $end
$var wire 1 ?q# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fq# BL1out $end
$var reg 1 gq# I_bar $end
$var reg 1 hq# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 iq# k $end
$scope module SRAMcell_inst $end
$var wire 1 jq# BL1in $end
$var wire 1 kq# BL2in $end
$var wire 1 ?q# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lq# BL1out $end
$var reg 1 mq# I_bar $end
$var reg 1 nq# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 oq# k $end
$scope module SRAMcell_inst $end
$var wire 1 pq# BL1in $end
$var wire 1 qq# BL2in $end
$var wire 1 ?q# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 rq# BL1out $end
$var reg 1 sq# I_bar $end
$var reg 1 tq# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 uq# i $end
$scope module SRAMbyte_inst $end
$var wire 1 vq# WL $end
$var wire 1 & clk $end
$var wire 8 wq# datain [7:0] $end
$var wire 8 xq# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 yq# BL1out [7:0] $end
$var reg 8 zq# BL1in [7:0] $end
$var reg 8 {q# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 |q# k $end
$scope module SRAMcell_inst $end
$var wire 1 }q# BL1in $end
$var wire 1 ~q# BL2in $end
$var wire 1 vq# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !r# BL1out $end
$var reg 1 "r# I_bar $end
$var reg 1 #r# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 $r# k $end
$scope module SRAMcell_inst $end
$var wire 1 %r# BL1in $end
$var wire 1 &r# BL2in $end
$var wire 1 vq# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 'r# BL1out $end
$var reg 1 (r# I_bar $end
$var reg 1 )r# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 *r# k $end
$scope module SRAMcell_inst $end
$var wire 1 +r# BL1in $end
$var wire 1 ,r# BL2in $end
$var wire 1 vq# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -r# BL1out $end
$var reg 1 .r# I_bar $end
$var reg 1 /r# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 0r# k $end
$scope module SRAMcell_inst $end
$var wire 1 1r# BL1in $end
$var wire 1 2r# BL2in $end
$var wire 1 vq# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3r# BL1out $end
$var reg 1 4r# I_bar $end
$var reg 1 5r# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 6r# k $end
$scope module SRAMcell_inst $end
$var wire 1 7r# BL1in $end
$var wire 1 8r# BL2in $end
$var wire 1 vq# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9r# BL1out $end
$var reg 1 :r# I_bar $end
$var reg 1 ;r# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 <r# k $end
$scope module SRAMcell_inst $end
$var wire 1 =r# BL1in $end
$var wire 1 >r# BL2in $end
$var wire 1 vq# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?r# BL1out $end
$var reg 1 @r# I_bar $end
$var reg 1 Ar# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Br# k $end
$scope module SRAMcell_inst $end
$var wire 1 Cr# BL1in $end
$var wire 1 Dr# BL2in $end
$var wire 1 vq# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Er# BL1out $end
$var reg 1 Fr# I_bar $end
$var reg 1 Gr# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Hr# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ir# BL1in $end
$var wire 1 Jr# BL2in $end
$var wire 1 vq# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Kr# BL1out $end
$var reg 1 Lr# I_bar $end
$var reg 1 Mr# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 Nr# i $end
$scope module SRAMbyte_inst $end
$var wire 1 Or# WL $end
$var wire 1 & clk $end
$var wire 8 Pr# datain [7:0] $end
$var wire 8 Qr# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Rr# BL1out [7:0] $end
$var reg 8 Sr# BL1in [7:0] $end
$var reg 8 Tr# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Ur# k $end
$scope module SRAMcell_inst $end
$var wire 1 Vr# BL1in $end
$var wire 1 Wr# BL2in $end
$var wire 1 Or# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Xr# BL1out $end
$var reg 1 Yr# I_bar $end
$var reg 1 Zr# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 [r# k $end
$scope module SRAMcell_inst $end
$var wire 1 \r# BL1in $end
$var wire 1 ]r# BL2in $end
$var wire 1 Or# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^r# BL1out $end
$var reg 1 _r# I_bar $end
$var reg 1 `r# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ar# k $end
$scope module SRAMcell_inst $end
$var wire 1 br# BL1in $end
$var wire 1 cr# BL2in $end
$var wire 1 Or# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dr# BL1out $end
$var reg 1 er# I_bar $end
$var reg 1 fr# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 gr# k $end
$scope module SRAMcell_inst $end
$var wire 1 hr# BL1in $end
$var wire 1 ir# BL2in $end
$var wire 1 Or# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jr# BL1out $end
$var reg 1 kr# I_bar $end
$var reg 1 lr# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 mr# k $end
$scope module SRAMcell_inst $end
$var wire 1 nr# BL1in $end
$var wire 1 or# BL2in $end
$var wire 1 Or# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pr# BL1out $end
$var reg 1 qr# I_bar $end
$var reg 1 rr# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 sr# k $end
$scope module SRAMcell_inst $end
$var wire 1 tr# BL1in $end
$var wire 1 ur# BL2in $end
$var wire 1 Or# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 vr# BL1out $end
$var reg 1 wr# I_bar $end
$var reg 1 xr# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 yr# k $end
$scope module SRAMcell_inst $end
$var wire 1 zr# BL1in $end
$var wire 1 {r# BL2in $end
$var wire 1 Or# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |r# BL1out $end
$var reg 1 }r# I_bar $end
$var reg 1 ~r# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 !s# k $end
$scope module SRAMcell_inst $end
$var wire 1 "s# BL1in $end
$var wire 1 #s# BL2in $end
$var wire 1 Or# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $s# BL1out $end
$var reg 1 %s# I_bar $end
$var reg 1 &s# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 's# i $end
$scope module SRAMbyte_inst $end
$var wire 1 (s# WL $end
$var wire 1 & clk $end
$var wire 8 )s# datain [7:0] $end
$var wire 8 *s# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 +s# BL1out [7:0] $end
$var reg 8 ,s# BL1in [7:0] $end
$var reg 8 -s# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 .s# k $end
$scope module SRAMcell_inst $end
$var wire 1 /s# BL1in $end
$var wire 1 0s# BL2in $end
$var wire 1 (s# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1s# BL1out $end
$var reg 1 2s# I_bar $end
$var reg 1 3s# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 4s# k $end
$scope module SRAMcell_inst $end
$var wire 1 5s# BL1in $end
$var wire 1 6s# BL2in $end
$var wire 1 (s# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7s# BL1out $end
$var reg 1 8s# I_bar $end
$var reg 1 9s# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 :s# k $end
$scope module SRAMcell_inst $end
$var wire 1 ;s# BL1in $end
$var wire 1 <s# BL2in $end
$var wire 1 (s# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =s# BL1out $end
$var reg 1 >s# I_bar $end
$var reg 1 ?s# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 @s# k $end
$scope module SRAMcell_inst $end
$var wire 1 As# BL1in $end
$var wire 1 Bs# BL2in $end
$var wire 1 (s# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Cs# BL1out $end
$var reg 1 Ds# I_bar $end
$var reg 1 Es# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Fs# k $end
$scope module SRAMcell_inst $end
$var wire 1 Gs# BL1in $end
$var wire 1 Hs# BL2in $end
$var wire 1 (s# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Is# BL1out $end
$var reg 1 Js# I_bar $end
$var reg 1 Ks# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Ls# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ms# BL1in $end
$var wire 1 Ns# BL2in $end
$var wire 1 (s# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Os# BL1out $end
$var reg 1 Ps# I_bar $end
$var reg 1 Qs# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Rs# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ss# BL1in $end
$var wire 1 Ts# BL2in $end
$var wire 1 (s# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Us# BL1out $end
$var reg 1 Vs# I_bar $end
$var reg 1 Ws# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Xs# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ys# BL1in $end
$var wire 1 Zs# BL2in $end
$var wire 1 (s# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [s# BL1out $end
$var reg 1 \s# I_bar $end
$var reg 1 ]s# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[113] $end
$var parameter 8 ^s# i $end
$scope module SRAMaddress_inst $end
$var wire 1 _s# WL $end
$var wire 4 `s# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 as# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 bs# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 cs# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ds# WL $end
$var wire 1 & clk $end
$var wire 8 es# datain [7:0] $end
$var wire 8 fs# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 gs# BL1out [7:0] $end
$var reg 8 hs# BL1in [7:0] $end
$var reg 8 is# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 js# k $end
$scope module SRAMcell_inst $end
$var wire 1 ks# BL1in $end
$var wire 1 ls# BL2in $end
$var wire 1 ds# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ms# BL1out $end
$var reg 1 ns# I_bar $end
$var reg 1 os# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ps# k $end
$scope module SRAMcell_inst $end
$var wire 1 qs# BL1in $end
$var wire 1 rs# BL2in $end
$var wire 1 ds# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ss# BL1out $end
$var reg 1 ts# I_bar $end
$var reg 1 us# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 vs# k $end
$scope module SRAMcell_inst $end
$var wire 1 ws# BL1in $end
$var wire 1 xs# BL2in $end
$var wire 1 ds# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ys# BL1out $end
$var reg 1 zs# I_bar $end
$var reg 1 {s# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 |s# k $end
$scope module SRAMcell_inst $end
$var wire 1 }s# BL1in $end
$var wire 1 ~s# BL2in $end
$var wire 1 ds# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !t# BL1out $end
$var reg 1 "t# I_bar $end
$var reg 1 #t# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 $t# k $end
$scope module SRAMcell_inst $end
$var wire 1 %t# BL1in $end
$var wire 1 &t# BL2in $end
$var wire 1 ds# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 't# BL1out $end
$var reg 1 (t# I_bar $end
$var reg 1 )t# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 *t# k $end
$scope module SRAMcell_inst $end
$var wire 1 +t# BL1in $end
$var wire 1 ,t# BL2in $end
$var wire 1 ds# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -t# BL1out $end
$var reg 1 .t# I_bar $end
$var reg 1 /t# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 0t# k $end
$scope module SRAMcell_inst $end
$var wire 1 1t# BL1in $end
$var wire 1 2t# BL2in $end
$var wire 1 ds# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3t# BL1out $end
$var reg 1 4t# I_bar $end
$var reg 1 5t# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 6t# k $end
$scope module SRAMcell_inst $end
$var wire 1 7t# BL1in $end
$var wire 1 8t# BL2in $end
$var wire 1 ds# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9t# BL1out $end
$var reg 1 :t# I_bar $end
$var reg 1 ;t# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 <t# i $end
$scope module SRAMbyte_inst $end
$var wire 1 =t# WL $end
$var wire 1 & clk $end
$var wire 8 >t# datain [7:0] $end
$var wire 8 ?t# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 @t# BL1out [7:0] $end
$var reg 8 At# BL1in [7:0] $end
$var reg 8 Bt# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Ct# k $end
$scope module SRAMcell_inst $end
$var wire 1 Dt# BL1in $end
$var wire 1 Et# BL2in $end
$var wire 1 =t# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ft# BL1out $end
$var reg 1 Gt# I_bar $end
$var reg 1 Ht# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 It# k $end
$scope module SRAMcell_inst $end
$var wire 1 Jt# BL1in $end
$var wire 1 Kt# BL2in $end
$var wire 1 =t# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Lt# BL1out $end
$var reg 1 Mt# I_bar $end
$var reg 1 Nt# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Ot# k $end
$scope module SRAMcell_inst $end
$var wire 1 Pt# BL1in $end
$var wire 1 Qt# BL2in $end
$var wire 1 =t# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Rt# BL1out $end
$var reg 1 St# I_bar $end
$var reg 1 Tt# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Ut# k $end
$scope module SRAMcell_inst $end
$var wire 1 Vt# BL1in $end
$var wire 1 Wt# BL2in $end
$var wire 1 =t# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Xt# BL1out $end
$var reg 1 Yt# I_bar $end
$var reg 1 Zt# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 [t# k $end
$scope module SRAMcell_inst $end
$var wire 1 \t# BL1in $end
$var wire 1 ]t# BL2in $end
$var wire 1 =t# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^t# BL1out $end
$var reg 1 _t# I_bar $end
$var reg 1 `t# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 at# k $end
$scope module SRAMcell_inst $end
$var wire 1 bt# BL1in $end
$var wire 1 ct# BL2in $end
$var wire 1 =t# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 dt# BL1out $end
$var reg 1 et# I_bar $end
$var reg 1 ft# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 gt# k $end
$scope module SRAMcell_inst $end
$var wire 1 ht# BL1in $end
$var wire 1 it# BL2in $end
$var wire 1 =t# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 jt# BL1out $end
$var reg 1 kt# I_bar $end
$var reg 1 lt# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 mt# k $end
$scope module SRAMcell_inst $end
$var wire 1 nt# BL1in $end
$var wire 1 ot# BL2in $end
$var wire 1 =t# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 pt# BL1out $end
$var reg 1 qt# I_bar $end
$var reg 1 rt# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 st# i $end
$scope module SRAMbyte_inst $end
$var wire 1 tt# WL $end
$var wire 1 & clk $end
$var wire 8 ut# datain [7:0] $end
$var wire 8 vt# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 wt# BL1out [7:0] $end
$var reg 8 xt# BL1in [7:0] $end
$var reg 8 yt# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 zt# k $end
$scope module SRAMcell_inst $end
$var wire 1 {t# BL1in $end
$var wire 1 |t# BL2in $end
$var wire 1 tt# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }t# BL1out $end
$var reg 1 ~t# I_bar $end
$var reg 1 !u# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 "u# k $end
$scope module SRAMcell_inst $end
$var wire 1 #u# BL1in $end
$var wire 1 $u# BL2in $end
$var wire 1 tt# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %u# BL1out $end
$var reg 1 &u# I_bar $end
$var reg 1 'u# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 (u# k $end
$scope module SRAMcell_inst $end
$var wire 1 )u# BL1in $end
$var wire 1 *u# BL2in $end
$var wire 1 tt# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +u# BL1out $end
$var reg 1 ,u# I_bar $end
$var reg 1 -u# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 .u# k $end
$scope module SRAMcell_inst $end
$var wire 1 /u# BL1in $end
$var wire 1 0u# BL2in $end
$var wire 1 tt# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1u# BL1out $end
$var reg 1 2u# I_bar $end
$var reg 1 3u# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 4u# k $end
$scope module SRAMcell_inst $end
$var wire 1 5u# BL1in $end
$var wire 1 6u# BL2in $end
$var wire 1 tt# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7u# BL1out $end
$var reg 1 8u# I_bar $end
$var reg 1 9u# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 :u# k $end
$scope module SRAMcell_inst $end
$var wire 1 ;u# BL1in $end
$var wire 1 <u# BL2in $end
$var wire 1 tt# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =u# BL1out $end
$var reg 1 >u# I_bar $end
$var reg 1 ?u# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 @u# k $end
$scope module SRAMcell_inst $end
$var wire 1 Au# BL1in $end
$var wire 1 Bu# BL2in $end
$var wire 1 tt# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Cu# BL1out $end
$var reg 1 Du# I_bar $end
$var reg 1 Eu# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Fu# k $end
$scope module SRAMcell_inst $end
$var wire 1 Gu# BL1in $end
$var wire 1 Hu# BL2in $end
$var wire 1 tt# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Iu# BL1out $end
$var reg 1 Ju# I_bar $end
$var reg 1 Ku# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 Lu# i $end
$scope module SRAMbyte_inst $end
$var wire 1 Mu# WL $end
$var wire 1 & clk $end
$var wire 8 Nu# datain [7:0] $end
$var wire 8 Ou# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Pu# BL1out [7:0] $end
$var reg 8 Qu# BL1in [7:0] $end
$var reg 8 Ru# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Su# k $end
$scope module SRAMcell_inst $end
$var wire 1 Tu# BL1in $end
$var wire 1 Uu# BL2in $end
$var wire 1 Mu# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Vu# BL1out $end
$var reg 1 Wu# I_bar $end
$var reg 1 Xu# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Yu# k $end
$scope module SRAMcell_inst $end
$var wire 1 Zu# BL1in $end
$var wire 1 [u# BL2in $end
$var wire 1 Mu# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \u# BL1out $end
$var reg 1 ]u# I_bar $end
$var reg 1 ^u# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 _u# k $end
$scope module SRAMcell_inst $end
$var wire 1 `u# BL1in $end
$var wire 1 au# BL2in $end
$var wire 1 Mu# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bu# BL1out $end
$var reg 1 cu# I_bar $end
$var reg 1 du# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 eu# k $end
$scope module SRAMcell_inst $end
$var wire 1 fu# BL1in $end
$var wire 1 gu# BL2in $end
$var wire 1 Mu# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hu# BL1out $end
$var reg 1 iu# I_bar $end
$var reg 1 ju# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ku# k $end
$scope module SRAMcell_inst $end
$var wire 1 lu# BL1in $end
$var wire 1 mu# BL2in $end
$var wire 1 Mu# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nu# BL1out $end
$var reg 1 ou# I_bar $end
$var reg 1 pu# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 qu# k $end
$scope module SRAMcell_inst $end
$var wire 1 ru# BL1in $end
$var wire 1 su# BL2in $end
$var wire 1 Mu# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 tu# BL1out $end
$var reg 1 uu# I_bar $end
$var reg 1 vu# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 wu# k $end
$scope module SRAMcell_inst $end
$var wire 1 xu# BL1in $end
$var wire 1 yu# BL2in $end
$var wire 1 Mu# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 zu# BL1out $end
$var reg 1 {u# I_bar $end
$var reg 1 |u# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 }u# k $end
$scope module SRAMcell_inst $end
$var wire 1 ~u# BL1in $end
$var wire 1 !v# BL2in $end
$var wire 1 Mu# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "v# BL1out $end
$var reg 1 #v# I_bar $end
$var reg 1 $v# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[114] $end
$var parameter 8 %v# i $end
$scope module SRAMaddress_inst $end
$var wire 1 &v# WL $end
$var wire 4 'v# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 (v# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 )v# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 *v# i $end
$scope module SRAMbyte_inst $end
$var wire 1 +v# WL $end
$var wire 1 & clk $end
$var wire 8 ,v# datain [7:0] $end
$var wire 8 -v# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 .v# BL1out [7:0] $end
$var reg 8 /v# BL1in [7:0] $end
$var reg 8 0v# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 1v# k $end
$scope module SRAMcell_inst $end
$var wire 1 2v# BL1in $end
$var wire 1 3v# BL2in $end
$var wire 1 +v# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4v# BL1out $end
$var reg 1 5v# I_bar $end
$var reg 1 6v# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 7v# k $end
$scope module SRAMcell_inst $end
$var wire 1 8v# BL1in $end
$var wire 1 9v# BL2in $end
$var wire 1 +v# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :v# BL1out $end
$var reg 1 ;v# I_bar $end
$var reg 1 <v# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 =v# k $end
$scope module SRAMcell_inst $end
$var wire 1 >v# BL1in $end
$var wire 1 ?v# BL2in $end
$var wire 1 +v# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @v# BL1out $end
$var reg 1 Av# I_bar $end
$var reg 1 Bv# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Cv# k $end
$scope module SRAMcell_inst $end
$var wire 1 Dv# BL1in $end
$var wire 1 Ev# BL2in $end
$var wire 1 +v# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Fv# BL1out $end
$var reg 1 Gv# I_bar $end
$var reg 1 Hv# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Iv# k $end
$scope module SRAMcell_inst $end
$var wire 1 Jv# BL1in $end
$var wire 1 Kv# BL2in $end
$var wire 1 +v# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Lv# BL1out $end
$var reg 1 Mv# I_bar $end
$var reg 1 Nv# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Ov# k $end
$scope module SRAMcell_inst $end
$var wire 1 Pv# BL1in $end
$var wire 1 Qv# BL2in $end
$var wire 1 +v# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Rv# BL1out $end
$var reg 1 Sv# I_bar $end
$var reg 1 Tv# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Uv# k $end
$scope module SRAMcell_inst $end
$var wire 1 Vv# BL1in $end
$var wire 1 Wv# BL2in $end
$var wire 1 +v# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Xv# BL1out $end
$var reg 1 Yv# I_bar $end
$var reg 1 Zv# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 [v# k $end
$scope module SRAMcell_inst $end
$var wire 1 \v# BL1in $end
$var wire 1 ]v# BL2in $end
$var wire 1 +v# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^v# BL1out $end
$var reg 1 _v# I_bar $end
$var reg 1 `v# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 av# i $end
$scope module SRAMbyte_inst $end
$var wire 1 bv# WL $end
$var wire 1 & clk $end
$var wire 8 cv# datain [7:0] $end
$var wire 8 dv# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ev# BL1out [7:0] $end
$var reg 8 fv# BL1in [7:0] $end
$var reg 8 gv# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 hv# k $end
$scope module SRAMcell_inst $end
$var wire 1 iv# BL1in $end
$var wire 1 jv# BL2in $end
$var wire 1 bv# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kv# BL1out $end
$var reg 1 lv# I_bar $end
$var reg 1 mv# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 nv# k $end
$scope module SRAMcell_inst $end
$var wire 1 ov# BL1in $end
$var wire 1 pv# BL2in $end
$var wire 1 bv# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qv# BL1out $end
$var reg 1 rv# I_bar $end
$var reg 1 sv# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 tv# k $end
$scope module SRAMcell_inst $end
$var wire 1 uv# BL1in $end
$var wire 1 vv# BL2in $end
$var wire 1 bv# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wv# BL1out $end
$var reg 1 xv# I_bar $end
$var reg 1 yv# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 zv# k $end
$scope module SRAMcell_inst $end
$var wire 1 {v# BL1in $end
$var wire 1 |v# BL2in $end
$var wire 1 bv# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }v# BL1out $end
$var reg 1 ~v# I_bar $end
$var reg 1 !w# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 "w# k $end
$scope module SRAMcell_inst $end
$var wire 1 #w# BL1in $end
$var wire 1 $w# BL2in $end
$var wire 1 bv# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %w# BL1out $end
$var reg 1 &w# I_bar $end
$var reg 1 'w# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 (w# k $end
$scope module SRAMcell_inst $end
$var wire 1 )w# BL1in $end
$var wire 1 *w# BL2in $end
$var wire 1 bv# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +w# BL1out $end
$var reg 1 ,w# I_bar $end
$var reg 1 -w# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 .w# k $end
$scope module SRAMcell_inst $end
$var wire 1 /w# BL1in $end
$var wire 1 0w# BL2in $end
$var wire 1 bv# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1w# BL1out $end
$var reg 1 2w# I_bar $end
$var reg 1 3w# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 4w# k $end
$scope module SRAMcell_inst $end
$var wire 1 5w# BL1in $end
$var wire 1 6w# BL2in $end
$var wire 1 bv# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7w# BL1out $end
$var reg 1 8w# I_bar $end
$var reg 1 9w# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 :w# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ;w# WL $end
$var wire 1 & clk $end
$var wire 8 <w# datain [7:0] $end
$var wire 8 =w# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 >w# BL1out [7:0] $end
$var reg 8 ?w# BL1in [7:0] $end
$var reg 8 @w# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Aw# k $end
$scope module SRAMcell_inst $end
$var wire 1 Bw# BL1in $end
$var wire 1 Cw# BL2in $end
$var wire 1 ;w# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Dw# BL1out $end
$var reg 1 Ew# I_bar $end
$var reg 1 Fw# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Gw# k $end
$scope module SRAMcell_inst $end
$var wire 1 Hw# BL1in $end
$var wire 1 Iw# BL2in $end
$var wire 1 ;w# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Jw# BL1out $end
$var reg 1 Kw# I_bar $end
$var reg 1 Lw# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Mw# k $end
$scope module SRAMcell_inst $end
$var wire 1 Nw# BL1in $end
$var wire 1 Ow# BL2in $end
$var wire 1 ;w# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Pw# BL1out $end
$var reg 1 Qw# I_bar $end
$var reg 1 Rw# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Sw# k $end
$scope module SRAMcell_inst $end
$var wire 1 Tw# BL1in $end
$var wire 1 Uw# BL2in $end
$var wire 1 ;w# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Vw# BL1out $end
$var reg 1 Ww# I_bar $end
$var reg 1 Xw# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Yw# k $end
$scope module SRAMcell_inst $end
$var wire 1 Zw# BL1in $end
$var wire 1 [w# BL2in $end
$var wire 1 ;w# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \w# BL1out $end
$var reg 1 ]w# I_bar $end
$var reg 1 ^w# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 _w# k $end
$scope module SRAMcell_inst $end
$var wire 1 `w# BL1in $end
$var wire 1 aw# BL2in $end
$var wire 1 ;w# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 bw# BL1out $end
$var reg 1 cw# I_bar $end
$var reg 1 dw# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ew# k $end
$scope module SRAMcell_inst $end
$var wire 1 fw# BL1in $end
$var wire 1 gw# BL2in $end
$var wire 1 ;w# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 hw# BL1out $end
$var reg 1 iw# I_bar $end
$var reg 1 jw# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 kw# k $end
$scope module SRAMcell_inst $end
$var wire 1 lw# BL1in $end
$var wire 1 mw# BL2in $end
$var wire 1 ;w# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 nw# BL1out $end
$var reg 1 ow# I_bar $end
$var reg 1 pw# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 qw# i $end
$scope module SRAMbyte_inst $end
$var wire 1 rw# WL $end
$var wire 1 & clk $end
$var wire 8 sw# datain [7:0] $end
$var wire 8 tw# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 uw# BL1out [7:0] $end
$var reg 8 vw# BL1in [7:0] $end
$var reg 8 ww# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 xw# k $end
$scope module SRAMcell_inst $end
$var wire 1 yw# BL1in $end
$var wire 1 zw# BL2in $end
$var wire 1 rw# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {w# BL1out $end
$var reg 1 |w# I_bar $end
$var reg 1 }w# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ~w# k $end
$scope module SRAMcell_inst $end
$var wire 1 !x# BL1in $end
$var wire 1 "x# BL2in $end
$var wire 1 rw# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #x# BL1out $end
$var reg 1 $x# I_bar $end
$var reg 1 %x# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 &x# k $end
$scope module SRAMcell_inst $end
$var wire 1 'x# BL1in $end
$var wire 1 (x# BL2in $end
$var wire 1 rw# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )x# BL1out $end
$var reg 1 *x# I_bar $end
$var reg 1 +x# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ,x# k $end
$scope module SRAMcell_inst $end
$var wire 1 -x# BL1in $end
$var wire 1 .x# BL2in $end
$var wire 1 rw# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /x# BL1out $end
$var reg 1 0x# I_bar $end
$var reg 1 1x# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 2x# k $end
$scope module SRAMcell_inst $end
$var wire 1 3x# BL1in $end
$var wire 1 4x# BL2in $end
$var wire 1 rw# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5x# BL1out $end
$var reg 1 6x# I_bar $end
$var reg 1 7x# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 8x# k $end
$scope module SRAMcell_inst $end
$var wire 1 9x# BL1in $end
$var wire 1 :x# BL2in $end
$var wire 1 rw# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;x# BL1out $end
$var reg 1 <x# I_bar $end
$var reg 1 =x# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 >x# k $end
$scope module SRAMcell_inst $end
$var wire 1 ?x# BL1in $end
$var wire 1 @x# BL2in $end
$var wire 1 rw# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Ax# BL1out $end
$var reg 1 Bx# I_bar $end
$var reg 1 Cx# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Dx# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ex# BL1in $end
$var wire 1 Fx# BL2in $end
$var wire 1 rw# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Gx# BL1out $end
$var reg 1 Hx# I_bar $end
$var reg 1 Ix# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[115] $end
$var parameter 8 Jx# i $end
$scope module SRAMaddress_inst $end
$var wire 1 Kx# WL $end
$var wire 4 Lx# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 Mx# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 Nx# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 Ox# i $end
$scope module SRAMbyte_inst $end
$var wire 1 Px# WL $end
$var wire 1 & clk $end
$var wire 8 Qx# datain [7:0] $end
$var wire 8 Rx# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Sx# BL1out [7:0] $end
$var reg 8 Tx# BL1in [7:0] $end
$var reg 8 Ux# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Vx# k $end
$scope module SRAMcell_inst $end
$var wire 1 Wx# BL1in $end
$var wire 1 Xx# BL2in $end
$var wire 1 Px# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Yx# BL1out $end
$var reg 1 Zx# I_bar $end
$var reg 1 [x# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 \x# k $end
$scope module SRAMcell_inst $end
$var wire 1 ]x# BL1in $end
$var wire 1 ^x# BL2in $end
$var wire 1 Px# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _x# BL1out $end
$var reg 1 `x# I_bar $end
$var reg 1 ax# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 bx# k $end
$scope module SRAMcell_inst $end
$var wire 1 cx# BL1in $end
$var wire 1 dx# BL2in $end
$var wire 1 Px# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ex# BL1out $end
$var reg 1 fx# I_bar $end
$var reg 1 gx# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 hx# k $end
$scope module SRAMcell_inst $end
$var wire 1 ix# BL1in $end
$var wire 1 jx# BL2in $end
$var wire 1 Px# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 kx# BL1out $end
$var reg 1 lx# I_bar $end
$var reg 1 mx# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 nx# k $end
$scope module SRAMcell_inst $end
$var wire 1 ox# BL1in $end
$var wire 1 px# BL2in $end
$var wire 1 Px# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 qx# BL1out $end
$var reg 1 rx# I_bar $end
$var reg 1 sx# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 tx# k $end
$scope module SRAMcell_inst $end
$var wire 1 ux# BL1in $end
$var wire 1 vx# BL2in $end
$var wire 1 Px# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 wx# BL1out $end
$var reg 1 xx# I_bar $end
$var reg 1 yx# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 zx# k $end
$scope module SRAMcell_inst $end
$var wire 1 {x# BL1in $end
$var wire 1 |x# BL2in $end
$var wire 1 Px# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }x# BL1out $end
$var reg 1 ~x# I_bar $end
$var reg 1 !y# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 "y# k $end
$scope module SRAMcell_inst $end
$var wire 1 #y# BL1in $end
$var wire 1 $y# BL2in $end
$var wire 1 Px# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %y# BL1out $end
$var reg 1 &y# I_bar $end
$var reg 1 'y# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 (y# i $end
$scope module SRAMbyte_inst $end
$var wire 1 )y# WL $end
$var wire 1 & clk $end
$var wire 8 *y# datain [7:0] $end
$var wire 8 +y# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ,y# BL1out [7:0] $end
$var reg 8 -y# BL1in [7:0] $end
$var reg 8 .y# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 /y# k $end
$scope module SRAMcell_inst $end
$var wire 1 0y# BL1in $end
$var wire 1 1y# BL2in $end
$var wire 1 )y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2y# BL1out $end
$var reg 1 3y# I_bar $end
$var reg 1 4y# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 5y# k $end
$scope module SRAMcell_inst $end
$var wire 1 6y# BL1in $end
$var wire 1 7y# BL2in $end
$var wire 1 )y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8y# BL1out $end
$var reg 1 9y# I_bar $end
$var reg 1 :y# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ;y# k $end
$scope module SRAMcell_inst $end
$var wire 1 <y# BL1in $end
$var wire 1 =y# BL2in $end
$var wire 1 )y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >y# BL1out $end
$var reg 1 ?y# I_bar $end
$var reg 1 @y# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Ay# k $end
$scope module SRAMcell_inst $end
$var wire 1 By# BL1in $end
$var wire 1 Cy# BL2in $end
$var wire 1 )y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Dy# BL1out $end
$var reg 1 Ey# I_bar $end
$var reg 1 Fy# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Gy# k $end
$scope module SRAMcell_inst $end
$var wire 1 Hy# BL1in $end
$var wire 1 Iy# BL2in $end
$var wire 1 )y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Jy# BL1out $end
$var reg 1 Ky# I_bar $end
$var reg 1 Ly# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 My# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ny# BL1in $end
$var wire 1 Oy# BL2in $end
$var wire 1 )y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Py# BL1out $end
$var reg 1 Qy# I_bar $end
$var reg 1 Ry# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Sy# k $end
$scope module SRAMcell_inst $end
$var wire 1 Ty# BL1in $end
$var wire 1 Uy# BL2in $end
$var wire 1 )y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Vy# BL1out $end
$var reg 1 Wy# I_bar $end
$var reg 1 Xy# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Yy# k $end
$scope module SRAMcell_inst $end
$var wire 1 Zy# BL1in $end
$var wire 1 [y# BL2in $end
$var wire 1 )y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \y# BL1out $end
$var reg 1 ]y# I_bar $end
$var reg 1 ^y# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 _y# i $end
$scope module SRAMbyte_inst $end
$var wire 1 `y# WL $end
$var wire 1 & clk $end
$var wire 8 ay# datain [7:0] $end
$var wire 8 by# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 cy# BL1out [7:0] $end
$var reg 8 dy# BL1in [7:0] $end
$var reg 8 ey# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 fy# k $end
$scope module SRAMcell_inst $end
$var wire 1 gy# BL1in $end
$var wire 1 hy# BL2in $end
$var wire 1 `y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 iy# BL1out $end
$var reg 1 jy# I_bar $end
$var reg 1 ky# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ly# k $end
$scope module SRAMcell_inst $end
$var wire 1 my# BL1in $end
$var wire 1 ny# BL2in $end
$var wire 1 `y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 oy# BL1out $end
$var reg 1 py# I_bar $end
$var reg 1 qy# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ry# k $end
$scope module SRAMcell_inst $end
$var wire 1 sy# BL1in $end
$var wire 1 ty# BL2in $end
$var wire 1 `y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 uy# BL1out $end
$var reg 1 vy# I_bar $end
$var reg 1 wy# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 xy# k $end
$scope module SRAMcell_inst $end
$var wire 1 yy# BL1in $end
$var wire 1 zy# BL2in $end
$var wire 1 `y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {y# BL1out $end
$var reg 1 |y# I_bar $end
$var reg 1 }y# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ~y# k $end
$scope module SRAMcell_inst $end
$var wire 1 !z# BL1in $end
$var wire 1 "z# BL2in $end
$var wire 1 `y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #z# BL1out $end
$var reg 1 $z# I_bar $end
$var reg 1 %z# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 &z# k $end
$scope module SRAMcell_inst $end
$var wire 1 'z# BL1in $end
$var wire 1 (z# BL2in $end
$var wire 1 `y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )z# BL1out $end
$var reg 1 *z# I_bar $end
$var reg 1 +z# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ,z# k $end
$scope module SRAMcell_inst $end
$var wire 1 -z# BL1in $end
$var wire 1 .z# BL2in $end
$var wire 1 `y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /z# BL1out $end
$var reg 1 0z# I_bar $end
$var reg 1 1z# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 2z# k $end
$scope module SRAMcell_inst $end
$var wire 1 3z# BL1in $end
$var wire 1 4z# BL2in $end
$var wire 1 `y# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5z# BL1out $end
$var reg 1 6z# I_bar $end
$var reg 1 7z# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 8z# i $end
$scope module SRAMbyte_inst $end
$var wire 1 9z# WL $end
$var wire 1 & clk $end
$var wire 8 :z# datain [7:0] $end
$var wire 8 ;z# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 <z# BL1out [7:0] $end
$var reg 8 =z# BL1in [7:0] $end
$var reg 8 >z# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ?z# k $end
$scope module SRAMcell_inst $end
$var wire 1 @z# BL1in $end
$var wire 1 Az# BL2in $end
$var wire 1 9z# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Bz# BL1out $end
$var reg 1 Cz# I_bar $end
$var reg 1 Dz# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Ez# k $end
$scope module SRAMcell_inst $end
$var wire 1 Fz# BL1in $end
$var wire 1 Gz# BL2in $end
$var wire 1 9z# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Hz# BL1out $end
$var reg 1 Iz# I_bar $end
$var reg 1 Jz# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Kz# k $end
$scope module SRAMcell_inst $end
$var wire 1 Lz# BL1in $end
$var wire 1 Mz# BL2in $end
$var wire 1 9z# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Nz# BL1out $end
$var reg 1 Oz# I_bar $end
$var reg 1 Pz# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Qz# k $end
$scope module SRAMcell_inst $end
$var wire 1 Rz# BL1in $end
$var wire 1 Sz# BL2in $end
$var wire 1 9z# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Tz# BL1out $end
$var reg 1 Uz# I_bar $end
$var reg 1 Vz# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Wz# k $end
$scope module SRAMcell_inst $end
$var wire 1 Xz# BL1in $end
$var wire 1 Yz# BL2in $end
$var wire 1 9z# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Zz# BL1out $end
$var reg 1 [z# I_bar $end
$var reg 1 \z# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ]z# k $end
$scope module SRAMcell_inst $end
$var wire 1 ^z# BL1in $end
$var wire 1 _z# BL2in $end
$var wire 1 9z# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `z# BL1out $end
$var reg 1 az# I_bar $end
$var reg 1 bz# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 cz# k $end
$scope module SRAMcell_inst $end
$var wire 1 dz# BL1in $end
$var wire 1 ez# BL2in $end
$var wire 1 9z# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 fz# BL1out $end
$var reg 1 gz# I_bar $end
$var reg 1 hz# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 iz# k $end
$scope module SRAMcell_inst $end
$var wire 1 jz# BL1in $end
$var wire 1 kz# BL2in $end
$var wire 1 9z# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 lz# BL1out $end
$var reg 1 mz# I_bar $end
$var reg 1 nz# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[116] $end
$var parameter 8 oz# i $end
$scope module SRAMaddress_inst $end
$var wire 1 pz# WL $end
$var wire 4 qz# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 rz# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 sz# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 tz# i $end
$scope module SRAMbyte_inst $end
$var wire 1 uz# WL $end
$var wire 1 & clk $end
$var wire 8 vz# datain [7:0] $end
$var wire 8 wz# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 xz# BL1out [7:0] $end
$var reg 8 yz# BL1in [7:0] $end
$var reg 8 zz# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 {z# k $end
$scope module SRAMcell_inst $end
$var wire 1 |z# BL1in $end
$var wire 1 }z# BL2in $end
$var wire 1 uz# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~z# BL1out $end
$var reg 1 !{# I_bar $end
$var reg 1 "{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 #{# k $end
$scope module SRAMcell_inst $end
$var wire 1 ${# BL1in $end
$var wire 1 %{# BL2in $end
$var wire 1 uz# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &{# BL1out $end
$var reg 1 '{# I_bar $end
$var reg 1 ({# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ){# k $end
$scope module SRAMcell_inst $end
$var wire 1 *{# BL1in $end
$var wire 1 +{# BL2in $end
$var wire 1 uz# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,{# BL1out $end
$var reg 1 -{# I_bar $end
$var reg 1 .{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 /{# k $end
$scope module SRAMcell_inst $end
$var wire 1 0{# BL1in $end
$var wire 1 1{# BL2in $end
$var wire 1 uz# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2{# BL1out $end
$var reg 1 3{# I_bar $end
$var reg 1 4{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 5{# k $end
$scope module SRAMcell_inst $end
$var wire 1 6{# BL1in $end
$var wire 1 7{# BL2in $end
$var wire 1 uz# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8{# BL1out $end
$var reg 1 9{# I_bar $end
$var reg 1 :{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ;{# k $end
$scope module SRAMcell_inst $end
$var wire 1 <{# BL1in $end
$var wire 1 ={# BL2in $end
$var wire 1 uz# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >{# BL1out $end
$var reg 1 ?{# I_bar $end
$var reg 1 @{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 A{# k $end
$scope module SRAMcell_inst $end
$var wire 1 B{# BL1in $end
$var wire 1 C{# BL2in $end
$var wire 1 uz# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D{# BL1out $end
$var reg 1 E{# I_bar $end
$var reg 1 F{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 G{# k $end
$scope module SRAMcell_inst $end
$var wire 1 H{# BL1in $end
$var wire 1 I{# BL2in $end
$var wire 1 uz# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J{# BL1out $end
$var reg 1 K{# I_bar $end
$var reg 1 L{# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 M{# i $end
$scope module SRAMbyte_inst $end
$var wire 1 N{# WL $end
$var wire 1 & clk $end
$var wire 8 O{# datain [7:0] $end
$var wire 8 P{# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 Q{# BL1out [7:0] $end
$var reg 8 R{# BL1in [7:0] $end
$var reg 8 S{# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 T{# k $end
$scope module SRAMcell_inst $end
$var wire 1 U{# BL1in $end
$var wire 1 V{# BL2in $end
$var wire 1 N{# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W{# BL1out $end
$var reg 1 X{# I_bar $end
$var reg 1 Y{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Z{# k $end
$scope module SRAMcell_inst $end
$var wire 1 [{# BL1in $end
$var wire 1 \{# BL2in $end
$var wire 1 N{# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]{# BL1out $end
$var reg 1 ^{# I_bar $end
$var reg 1 _{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 `{# k $end
$scope module SRAMcell_inst $end
$var wire 1 a{# BL1in $end
$var wire 1 b{# BL2in $end
$var wire 1 N{# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c{# BL1out $end
$var reg 1 d{# I_bar $end
$var reg 1 e{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 f{# k $end
$scope module SRAMcell_inst $end
$var wire 1 g{# BL1in $end
$var wire 1 h{# BL2in $end
$var wire 1 N{# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i{# BL1out $end
$var reg 1 j{# I_bar $end
$var reg 1 k{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 l{# k $end
$scope module SRAMcell_inst $end
$var wire 1 m{# BL1in $end
$var wire 1 n{# BL2in $end
$var wire 1 N{# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o{# BL1out $end
$var reg 1 p{# I_bar $end
$var reg 1 q{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 r{# k $end
$scope module SRAMcell_inst $end
$var wire 1 s{# BL1in $end
$var wire 1 t{# BL2in $end
$var wire 1 N{# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u{# BL1out $end
$var reg 1 v{# I_bar $end
$var reg 1 w{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 x{# k $end
$scope module SRAMcell_inst $end
$var wire 1 y{# BL1in $end
$var wire 1 z{# BL2in $end
$var wire 1 N{# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {{# BL1out $end
$var reg 1 |{# I_bar $end
$var reg 1 }{# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ~{# k $end
$scope module SRAMcell_inst $end
$var wire 1 !|# BL1in $end
$var wire 1 "|# BL2in $end
$var wire 1 N{# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #|# BL1out $end
$var reg 1 $|# I_bar $end
$var reg 1 %|# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 &|# i $end
$scope module SRAMbyte_inst $end
$var wire 1 '|# WL $end
$var wire 1 & clk $end
$var wire 8 (|# datain [7:0] $end
$var wire 8 )|# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 *|# BL1out [7:0] $end
$var reg 8 +|# BL1in [7:0] $end
$var reg 8 ,|# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 -|# k $end
$scope module SRAMcell_inst $end
$var wire 1 .|# BL1in $end
$var wire 1 /|# BL2in $end
$var wire 1 '|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0|# BL1out $end
$var reg 1 1|# I_bar $end
$var reg 1 2|# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 3|# k $end
$scope module SRAMcell_inst $end
$var wire 1 4|# BL1in $end
$var wire 1 5|# BL2in $end
$var wire 1 '|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6|# BL1out $end
$var reg 1 7|# I_bar $end
$var reg 1 8|# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 9|# k $end
$scope module SRAMcell_inst $end
$var wire 1 :|# BL1in $end
$var wire 1 ;|# BL2in $end
$var wire 1 '|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <|# BL1out $end
$var reg 1 =|# I_bar $end
$var reg 1 >|# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ?|# k $end
$scope module SRAMcell_inst $end
$var wire 1 @|# BL1in $end
$var wire 1 A|# BL2in $end
$var wire 1 '|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B|# BL1out $end
$var reg 1 C|# I_bar $end
$var reg 1 D|# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 E|# k $end
$scope module SRAMcell_inst $end
$var wire 1 F|# BL1in $end
$var wire 1 G|# BL2in $end
$var wire 1 '|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H|# BL1out $end
$var reg 1 I|# I_bar $end
$var reg 1 J|# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 K|# k $end
$scope module SRAMcell_inst $end
$var wire 1 L|# BL1in $end
$var wire 1 M|# BL2in $end
$var wire 1 '|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N|# BL1out $end
$var reg 1 O|# I_bar $end
$var reg 1 P|# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 Q|# k $end
$scope module SRAMcell_inst $end
$var wire 1 R|# BL1in $end
$var wire 1 S|# BL2in $end
$var wire 1 '|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T|# BL1out $end
$var reg 1 U|# I_bar $end
$var reg 1 V|# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 W|# k $end
$scope module SRAMcell_inst $end
$var wire 1 X|# BL1in $end
$var wire 1 Y|# BL2in $end
$var wire 1 '|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z|# BL1out $end
$var reg 1 [|# I_bar $end
$var reg 1 \|# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 ]|# i $end
$scope module SRAMbyte_inst $end
$var wire 1 ^|# WL $end
$var wire 1 & clk $end
$var wire 8 _|# datain [7:0] $end
$var wire 8 `|# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 a|# BL1out [7:0] $end
$var reg 8 b|# BL1in [7:0] $end
$var reg 8 c|# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 d|# k $end
$scope module SRAMcell_inst $end
$var wire 1 e|# BL1in $end
$var wire 1 f|# BL2in $end
$var wire 1 ^|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g|# BL1out $end
$var reg 1 h|# I_bar $end
$var reg 1 i|# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 j|# k $end
$scope module SRAMcell_inst $end
$var wire 1 k|# BL1in $end
$var wire 1 l|# BL2in $end
$var wire 1 ^|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m|# BL1out $end
$var reg 1 n|# I_bar $end
$var reg 1 o|# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 p|# k $end
$scope module SRAMcell_inst $end
$var wire 1 q|# BL1in $end
$var wire 1 r|# BL2in $end
$var wire 1 ^|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s|# BL1out $end
$var reg 1 t|# I_bar $end
$var reg 1 u|# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 v|# k $end
$scope module SRAMcell_inst $end
$var wire 1 w|# BL1in $end
$var wire 1 x|# BL2in $end
$var wire 1 ^|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y|# BL1out $end
$var reg 1 z|# I_bar $end
$var reg 1 {|# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ||# k $end
$scope module SRAMcell_inst $end
$var wire 1 }|# BL1in $end
$var wire 1 ~|# BL2in $end
$var wire 1 ^|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !}# BL1out $end
$var reg 1 "}# I_bar $end
$var reg 1 #}# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 $}# k $end
$scope module SRAMcell_inst $end
$var wire 1 %}# BL1in $end
$var wire 1 &}# BL2in $end
$var wire 1 ^|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '}# BL1out $end
$var reg 1 (}# I_bar $end
$var reg 1 )}# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 *}# k $end
$scope module SRAMcell_inst $end
$var wire 1 +}# BL1in $end
$var wire 1 ,}# BL2in $end
$var wire 1 ^|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -}# BL1out $end
$var reg 1 .}# I_bar $end
$var reg 1 /}# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 0}# k $end
$scope module SRAMcell_inst $end
$var wire 1 1}# BL1in $end
$var wire 1 2}# BL2in $end
$var wire 1 ^|# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3}# BL1out $end
$var reg 1 4}# I_bar $end
$var reg 1 5}# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[117] $end
$var parameter 8 6}# i $end
$scope module SRAMaddress_inst $end
$var wire 1 7}# WL $end
$var wire 4 8}# byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 9}# datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 :}# dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 ;}# i $end
$scope module SRAMbyte_inst $end
$var wire 1 <}# WL $end
$var wire 1 & clk $end
$var wire 8 =}# datain [7:0] $end
$var wire 8 >}# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ?}# BL1out [7:0] $end
$var reg 8 @}# BL1in [7:0] $end
$var reg 8 A}# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 B}# k $end
$scope module SRAMcell_inst $end
$var wire 1 C}# BL1in $end
$var wire 1 D}# BL2in $end
$var wire 1 <}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E}# BL1out $end
$var reg 1 F}# I_bar $end
$var reg 1 G}# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 H}# k $end
$scope module SRAMcell_inst $end
$var wire 1 I}# BL1in $end
$var wire 1 J}# BL2in $end
$var wire 1 <}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K}# BL1out $end
$var reg 1 L}# I_bar $end
$var reg 1 M}# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 N}# k $end
$scope module SRAMcell_inst $end
$var wire 1 O}# BL1in $end
$var wire 1 P}# BL2in $end
$var wire 1 <}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q}# BL1out $end
$var reg 1 R}# I_bar $end
$var reg 1 S}# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 T}# k $end
$scope module SRAMcell_inst $end
$var wire 1 U}# BL1in $end
$var wire 1 V}# BL2in $end
$var wire 1 <}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W}# BL1out $end
$var reg 1 X}# I_bar $end
$var reg 1 Y}# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Z}# k $end
$scope module SRAMcell_inst $end
$var wire 1 [}# BL1in $end
$var wire 1 \}# BL2in $end
$var wire 1 <}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]}# BL1out $end
$var reg 1 ^}# I_bar $end
$var reg 1 _}# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 `}# k $end
$scope module SRAMcell_inst $end
$var wire 1 a}# BL1in $end
$var wire 1 b}# BL2in $end
$var wire 1 <}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c}# BL1out $end
$var reg 1 d}# I_bar $end
$var reg 1 e}# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 f}# k $end
$scope module SRAMcell_inst $end
$var wire 1 g}# BL1in $end
$var wire 1 h}# BL2in $end
$var wire 1 <}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i}# BL1out $end
$var reg 1 j}# I_bar $end
$var reg 1 k}# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 l}# k $end
$scope module SRAMcell_inst $end
$var wire 1 m}# BL1in $end
$var wire 1 n}# BL2in $end
$var wire 1 <}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o}# BL1out $end
$var reg 1 p}# I_bar $end
$var reg 1 q}# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 r}# i $end
$scope module SRAMbyte_inst $end
$var wire 1 s}# WL $end
$var wire 1 & clk $end
$var wire 8 t}# datain [7:0] $end
$var wire 8 u}# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 v}# BL1out [7:0] $end
$var reg 8 w}# BL1in [7:0] $end
$var reg 8 x}# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 y}# k $end
$scope module SRAMcell_inst $end
$var wire 1 z}# BL1in $end
$var wire 1 {}# BL2in $end
$var wire 1 s}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |}# BL1out $end
$var reg 1 }}# I_bar $end
$var reg 1 ~}# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 !~# k $end
$scope module SRAMcell_inst $end
$var wire 1 "~# BL1in $end
$var wire 1 #~# BL2in $end
$var wire 1 s}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $~# BL1out $end
$var reg 1 %~# I_bar $end
$var reg 1 &~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 '~# k $end
$scope module SRAMcell_inst $end
$var wire 1 (~# BL1in $end
$var wire 1 )~# BL2in $end
$var wire 1 s}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *~# BL1out $end
$var reg 1 +~# I_bar $end
$var reg 1 ,~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 -~# k $end
$scope module SRAMcell_inst $end
$var wire 1 .~# BL1in $end
$var wire 1 /~# BL2in $end
$var wire 1 s}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0~# BL1out $end
$var reg 1 1~# I_bar $end
$var reg 1 2~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 3~# k $end
$scope module SRAMcell_inst $end
$var wire 1 4~# BL1in $end
$var wire 1 5~# BL2in $end
$var wire 1 s}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6~# BL1out $end
$var reg 1 7~# I_bar $end
$var reg 1 8~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 9~# k $end
$scope module SRAMcell_inst $end
$var wire 1 :~# BL1in $end
$var wire 1 ;~# BL2in $end
$var wire 1 s}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <~# BL1out $end
$var reg 1 =~# I_bar $end
$var reg 1 >~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ?~# k $end
$scope module SRAMcell_inst $end
$var wire 1 @~# BL1in $end
$var wire 1 A~# BL2in $end
$var wire 1 s}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B~# BL1out $end
$var reg 1 C~# I_bar $end
$var reg 1 D~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 E~# k $end
$scope module SRAMcell_inst $end
$var wire 1 F~# BL1in $end
$var wire 1 G~# BL2in $end
$var wire 1 s}# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H~# BL1out $end
$var reg 1 I~# I_bar $end
$var reg 1 J~# I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 K~# i $end
$scope module SRAMbyte_inst $end
$var wire 1 L~# WL $end
$var wire 1 & clk $end
$var wire 8 M~# datain [7:0] $end
$var wire 8 N~# dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 O~# BL1out [7:0] $end
$var reg 8 P~# BL1in [7:0] $end
$var reg 8 Q~# BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 R~# k $end
$scope module SRAMcell_inst $end
$var wire 1 S~# BL1in $end
$var wire 1 T~# BL2in $end
$var wire 1 L~# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U~# BL1out $end
$var reg 1 V~# I_bar $end
$var reg 1 W~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 X~# k $end
$scope module SRAMcell_inst $end
$var wire 1 Y~# BL1in $end
$var wire 1 Z~# BL2in $end
$var wire 1 L~# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [~# BL1out $end
$var reg 1 \~# I_bar $end
$var reg 1 ]~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ^~# k $end
$scope module SRAMcell_inst $end
$var wire 1 _~# BL1in $end
$var wire 1 `~# BL2in $end
$var wire 1 L~# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a~# BL1out $end
$var reg 1 b~# I_bar $end
$var reg 1 c~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 d~# k $end
$scope module SRAMcell_inst $end
$var wire 1 e~# BL1in $end
$var wire 1 f~# BL2in $end
$var wire 1 L~# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g~# BL1out $end
$var reg 1 h~# I_bar $end
$var reg 1 i~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 j~# k $end
$scope module SRAMcell_inst $end
$var wire 1 k~# BL1in $end
$var wire 1 l~# BL2in $end
$var wire 1 L~# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m~# BL1out $end
$var reg 1 n~# I_bar $end
$var reg 1 o~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 p~# k $end
$scope module SRAMcell_inst $end
$var wire 1 q~# BL1in $end
$var wire 1 r~# BL2in $end
$var wire 1 L~# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s~# BL1out $end
$var reg 1 t~# I_bar $end
$var reg 1 u~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 v~# k $end
$scope module SRAMcell_inst $end
$var wire 1 w~# BL1in $end
$var wire 1 x~# BL2in $end
$var wire 1 L~# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y~# BL1out $end
$var reg 1 z~# I_bar $end
$var reg 1 {~# I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 |~# k $end
$scope module SRAMcell_inst $end
$var wire 1 }~# BL1in $end
$var wire 1 ~~# BL2in $end
$var wire 1 L~# WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !!$ BL1out $end
$var reg 1 "!$ I_bar $end
$var reg 1 #!$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 $!$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 %!$ WL $end
$var wire 1 & clk $end
$var wire 8 &!$ datain [7:0] $end
$var wire 8 '!$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 (!$ BL1out [7:0] $end
$var reg 8 )!$ BL1in [7:0] $end
$var reg 8 *!$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 +!$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ,!$ BL1in $end
$var wire 1 -!$ BL2in $end
$var wire 1 %!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .!$ BL1out $end
$var reg 1 /!$ I_bar $end
$var reg 1 0!$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 1!$ k $end
$scope module SRAMcell_inst $end
$var wire 1 2!$ BL1in $end
$var wire 1 3!$ BL2in $end
$var wire 1 %!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4!$ BL1out $end
$var reg 1 5!$ I_bar $end
$var reg 1 6!$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 7!$ k $end
$scope module SRAMcell_inst $end
$var wire 1 8!$ BL1in $end
$var wire 1 9!$ BL2in $end
$var wire 1 %!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :!$ BL1out $end
$var reg 1 ;!$ I_bar $end
$var reg 1 <!$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 =!$ k $end
$scope module SRAMcell_inst $end
$var wire 1 >!$ BL1in $end
$var wire 1 ?!$ BL2in $end
$var wire 1 %!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @!$ BL1out $end
$var reg 1 A!$ I_bar $end
$var reg 1 B!$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 C!$ k $end
$scope module SRAMcell_inst $end
$var wire 1 D!$ BL1in $end
$var wire 1 E!$ BL2in $end
$var wire 1 %!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F!$ BL1out $end
$var reg 1 G!$ I_bar $end
$var reg 1 H!$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 I!$ k $end
$scope module SRAMcell_inst $end
$var wire 1 J!$ BL1in $end
$var wire 1 K!$ BL2in $end
$var wire 1 %!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L!$ BL1out $end
$var reg 1 M!$ I_bar $end
$var reg 1 N!$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 O!$ k $end
$scope module SRAMcell_inst $end
$var wire 1 P!$ BL1in $end
$var wire 1 Q!$ BL2in $end
$var wire 1 %!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R!$ BL1out $end
$var reg 1 S!$ I_bar $end
$var reg 1 T!$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 U!$ k $end
$scope module SRAMcell_inst $end
$var wire 1 V!$ BL1in $end
$var wire 1 W!$ BL2in $end
$var wire 1 %!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X!$ BL1out $end
$var reg 1 Y!$ I_bar $end
$var reg 1 Z!$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[118] $end
$var parameter 8 [!$ i $end
$scope module SRAMaddress_inst $end
$var wire 1 \!$ WL $end
$var wire 4 ]!$ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 ^!$ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 _!$ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 `!$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 a!$ WL $end
$var wire 1 & clk $end
$var wire 8 b!$ datain [7:0] $end
$var wire 8 c!$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 d!$ BL1out [7:0] $end
$var reg 8 e!$ BL1in [7:0] $end
$var reg 8 f!$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 g!$ k $end
$scope module SRAMcell_inst $end
$var wire 1 h!$ BL1in $end
$var wire 1 i!$ BL2in $end
$var wire 1 a!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j!$ BL1out $end
$var reg 1 k!$ I_bar $end
$var reg 1 l!$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 m!$ k $end
$scope module SRAMcell_inst $end
$var wire 1 n!$ BL1in $end
$var wire 1 o!$ BL2in $end
$var wire 1 a!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p!$ BL1out $end
$var reg 1 q!$ I_bar $end
$var reg 1 r!$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 s!$ k $end
$scope module SRAMcell_inst $end
$var wire 1 t!$ BL1in $end
$var wire 1 u!$ BL2in $end
$var wire 1 a!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v!$ BL1out $end
$var reg 1 w!$ I_bar $end
$var reg 1 x!$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 y!$ k $end
$scope module SRAMcell_inst $end
$var wire 1 z!$ BL1in $end
$var wire 1 {!$ BL2in $end
$var wire 1 a!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |!$ BL1out $end
$var reg 1 }!$ I_bar $end
$var reg 1 ~!$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 !"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ""$ BL1in $end
$var wire 1 #"$ BL2in $end
$var wire 1 a!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $"$ BL1out $end
$var reg 1 %"$ I_bar $end
$var reg 1 &"$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 '"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ("$ BL1in $end
$var wire 1 )"$ BL2in $end
$var wire 1 a!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *"$ BL1out $end
$var reg 1 +"$ I_bar $end
$var reg 1 ,"$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 -"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ."$ BL1in $end
$var wire 1 /"$ BL2in $end
$var wire 1 a!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0"$ BL1out $end
$var reg 1 1"$ I_bar $end
$var reg 1 2"$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 3"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 4"$ BL1in $end
$var wire 1 5"$ BL2in $end
$var wire 1 a!$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 6"$ BL1out $end
$var reg 1 7"$ I_bar $end
$var reg 1 8"$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 9"$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 :"$ WL $end
$var wire 1 & clk $end
$var wire 8 ;"$ datain [7:0] $end
$var wire 8 <"$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ="$ BL1out [7:0] $end
$var reg 8 >"$ BL1in [7:0] $end
$var reg 8 ?"$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 @"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 A"$ BL1in $end
$var wire 1 B"$ BL2in $end
$var wire 1 :"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C"$ BL1out $end
$var reg 1 D"$ I_bar $end
$var reg 1 E"$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 F"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 G"$ BL1in $end
$var wire 1 H"$ BL2in $end
$var wire 1 :"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I"$ BL1out $end
$var reg 1 J"$ I_bar $end
$var reg 1 K"$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 L"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 M"$ BL1in $end
$var wire 1 N"$ BL2in $end
$var wire 1 :"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O"$ BL1out $end
$var reg 1 P"$ I_bar $end
$var reg 1 Q"$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 R"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 S"$ BL1in $end
$var wire 1 T"$ BL2in $end
$var wire 1 :"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U"$ BL1out $end
$var reg 1 V"$ I_bar $end
$var reg 1 W"$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 X"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 Y"$ BL1in $end
$var wire 1 Z"$ BL2in $end
$var wire 1 :"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ["$ BL1out $end
$var reg 1 \"$ I_bar $end
$var reg 1 ]"$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ^"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 _"$ BL1in $end
$var wire 1 `"$ BL2in $end
$var wire 1 :"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a"$ BL1out $end
$var reg 1 b"$ I_bar $end
$var reg 1 c"$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 d"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 e"$ BL1in $end
$var wire 1 f"$ BL2in $end
$var wire 1 :"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g"$ BL1out $end
$var reg 1 h"$ I_bar $end
$var reg 1 i"$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 j"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 k"$ BL1in $end
$var wire 1 l"$ BL2in $end
$var wire 1 :"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m"$ BL1out $end
$var reg 1 n"$ I_bar $end
$var reg 1 o"$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 p"$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 q"$ WL $end
$var wire 1 & clk $end
$var wire 8 r"$ datain [7:0] $end
$var wire 8 s"$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 t"$ BL1out [7:0] $end
$var reg 8 u"$ BL1in [7:0] $end
$var reg 8 v"$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 w"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 x"$ BL1in $end
$var wire 1 y"$ BL2in $end
$var wire 1 q"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z"$ BL1out $end
$var reg 1 {"$ I_bar $end
$var reg 1 |"$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 }"$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ~"$ BL1in $end
$var wire 1 !#$ BL2in $end
$var wire 1 q"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "#$ BL1out $end
$var reg 1 ##$ I_bar $end
$var reg 1 $#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 %#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 &#$ BL1in $end
$var wire 1 '#$ BL2in $end
$var wire 1 q"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (#$ BL1out $end
$var reg 1 )#$ I_bar $end
$var reg 1 *#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 +#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ,#$ BL1in $end
$var wire 1 -#$ BL2in $end
$var wire 1 q"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .#$ BL1out $end
$var reg 1 /#$ I_bar $end
$var reg 1 0#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 1#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 2#$ BL1in $end
$var wire 1 3#$ BL2in $end
$var wire 1 q"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4#$ BL1out $end
$var reg 1 5#$ I_bar $end
$var reg 1 6#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 7#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 8#$ BL1in $end
$var wire 1 9#$ BL2in $end
$var wire 1 q"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :#$ BL1out $end
$var reg 1 ;#$ I_bar $end
$var reg 1 <#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 =#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 >#$ BL1in $end
$var wire 1 ?#$ BL2in $end
$var wire 1 q"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @#$ BL1out $end
$var reg 1 A#$ I_bar $end
$var reg 1 B#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 C#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 D#$ BL1in $end
$var wire 1 E#$ BL2in $end
$var wire 1 q"$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F#$ BL1out $end
$var reg 1 G#$ I_bar $end
$var reg 1 H#$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 I#$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 J#$ WL $end
$var wire 1 & clk $end
$var wire 8 K#$ datain [7:0] $end
$var wire 8 L#$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 M#$ BL1out [7:0] $end
$var reg 8 N#$ BL1in [7:0] $end
$var reg 8 O#$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 P#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 Q#$ BL1in $end
$var wire 1 R#$ BL2in $end
$var wire 1 J#$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S#$ BL1out $end
$var reg 1 T#$ I_bar $end
$var reg 1 U#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 V#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 W#$ BL1in $end
$var wire 1 X#$ BL2in $end
$var wire 1 J#$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y#$ BL1out $end
$var reg 1 Z#$ I_bar $end
$var reg 1 [#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 \#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ]#$ BL1in $end
$var wire 1 ^#$ BL2in $end
$var wire 1 J#$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _#$ BL1out $end
$var reg 1 `#$ I_bar $end
$var reg 1 a#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 b#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 c#$ BL1in $end
$var wire 1 d#$ BL2in $end
$var wire 1 J#$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e#$ BL1out $end
$var reg 1 f#$ I_bar $end
$var reg 1 g#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 h#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 i#$ BL1in $end
$var wire 1 j#$ BL2in $end
$var wire 1 J#$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k#$ BL1out $end
$var reg 1 l#$ I_bar $end
$var reg 1 m#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 n#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 o#$ BL1in $end
$var wire 1 p#$ BL2in $end
$var wire 1 J#$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q#$ BL1out $end
$var reg 1 r#$ I_bar $end
$var reg 1 s#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 t#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 u#$ BL1in $end
$var wire 1 v#$ BL2in $end
$var wire 1 J#$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w#$ BL1out $end
$var reg 1 x#$ I_bar $end
$var reg 1 y#$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 z#$ k $end
$scope module SRAMcell_inst $end
$var wire 1 {#$ BL1in $end
$var wire 1 |#$ BL2in $end
$var wire 1 J#$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }#$ BL1out $end
$var reg 1 ~#$ I_bar $end
$var reg 1 !$$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[119] $end
$var parameter 8 "$$ i $end
$scope module SRAMaddress_inst $end
$var wire 1 #$$ WL $end
$var wire 4 $$$ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 %$$ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 &$$ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 '$$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 ($$ WL $end
$var wire 1 & clk $end
$var wire 8 )$$ datain [7:0] $end
$var wire 8 *$$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 +$$ BL1out [7:0] $end
$var reg 8 ,$$ BL1in [7:0] $end
$var reg 8 -$$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 .$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 /$$ BL1in $end
$var wire 1 0$$ BL2in $end
$var wire 1 ($$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1$$ BL1out $end
$var reg 1 2$$ I_bar $end
$var reg 1 3$$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 4$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 5$$ BL1in $end
$var wire 1 6$$ BL2in $end
$var wire 1 ($$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7$$ BL1out $end
$var reg 1 8$$ I_bar $end
$var reg 1 9$$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 :$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ;$$ BL1in $end
$var wire 1 <$$ BL2in $end
$var wire 1 ($$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =$$ BL1out $end
$var reg 1 >$$ I_bar $end
$var reg 1 ?$$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 @$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 A$$ BL1in $end
$var wire 1 B$$ BL2in $end
$var wire 1 ($$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C$$ BL1out $end
$var reg 1 D$$ I_bar $end
$var reg 1 E$$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 F$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 G$$ BL1in $end
$var wire 1 H$$ BL2in $end
$var wire 1 ($$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I$$ BL1out $end
$var reg 1 J$$ I_bar $end
$var reg 1 K$$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 L$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 M$$ BL1in $end
$var wire 1 N$$ BL2in $end
$var wire 1 ($$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O$$ BL1out $end
$var reg 1 P$$ I_bar $end
$var reg 1 Q$$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 R$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 S$$ BL1in $end
$var wire 1 T$$ BL2in $end
$var wire 1 ($$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U$$ BL1out $end
$var reg 1 V$$ I_bar $end
$var reg 1 W$$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 X$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 Y$$ BL1in $end
$var wire 1 Z$$ BL2in $end
$var wire 1 ($$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [$$ BL1out $end
$var reg 1 \$$ I_bar $end
$var reg 1 ]$$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 ^$$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 _$$ WL $end
$var wire 1 & clk $end
$var wire 8 `$$ datain [7:0] $end
$var wire 8 a$$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 b$$ BL1out [7:0] $end
$var reg 8 c$$ BL1in [7:0] $end
$var reg 8 d$$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 e$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 f$$ BL1in $end
$var wire 1 g$$ BL2in $end
$var wire 1 _$$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h$$ BL1out $end
$var reg 1 i$$ I_bar $end
$var reg 1 j$$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 k$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 l$$ BL1in $end
$var wire 1 m$$ BL2in $end
$var wire 1 _$$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n$$ BL1out $end
$var reg 1 o$$ I_bar $end
$var reg 1 p$$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 q$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 r$$ BL1in $end
$var wire 1 s$$ BL2in $end
$var wire 1 _$$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t$$ BL1out $end
$var reg 1 u$$ I_bar $end
$var reg 1 v$$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 w$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 x$$ BL1in $end
$var wire 1 y$$ BL2in $end
$var wire 1 _$$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z$$ BL1out $end
$var reg 1 {$$ I_bar $end
$var reg 1 |$$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 }$$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ~$$ BL1in $end
$var wire 1 !%$ BL2in $end
$var wire 1 _$$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "%$ BL1out $end
$var reg 1 #%$ I_bar $end
$var reg 1 $%$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 %%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 &%$ BL1in $end
$var wire 1 '%$ BL2in $end
$var wire 1 _$$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (%$ BL1out $end
$var reg 1 )%$ I_bar $end
$var reg 1 *%$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 +%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ,%$ BL1in $end
$var wire 1 -%$ BL2in $end
$var wire 1 _$$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .%$ BL1out $end
$var reg 1 /%$ I_bar $end
$var reg 1 0%$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 1%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 2%$ BL1in $end
$var wire 1 3%$ BL2in $end
$var wire 1 _$$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 4%$ BL1out $end
$var reg 1 5%$ I_bar $end
$var reg 1 6%$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 7%$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 8%$ WL $end
$var wire 1 & clk $end
$var wire 8 9%$ datain [7:0] $end
$var wire 8 :%$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ;%$ BL1out [7:0] $end
$var reg 8 <%$ BL1in [7:0] $end
$var reg 8 =%$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 >%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ?%$ BL1in $end
$var wire 1 @%$ BL2in $end
$var wire 1 8%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A%$ BL1out $end
$var reg 1 B%$ I_bar $end
$var reg 1 C%$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 D%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 E%$ BL1in $end
$var wire 1 F%$ BL2in $end
$var wire 1 8%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G%$ BL1out $end
$var reg 1 H%$ I_bar $end
$var reg 1 I%$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 J%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 K%$ BL1in $end
$var wire 1 L%$ BL2in $end
$var wire 1 8%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M%$ BL1out $end
$var reg 1 N%$ I_bar $end
$var reg 1 O%$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 P%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 Q%$ BL1in $end
$var wire 1 R%$ BL2in $end
$var wire 1 8%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S%$ BL1out $end
$var reg 1 T%$ I_bar $end
$var reg 1 U%$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 V%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 W%$ BL1in $end
$var wire 1 X%$ BL2in $end
$var wire 1 8%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y%$ BL1out $end
$var reg 1 Z%$ I_bar $end
$var reg 1 [%$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 \%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ]%$ BL1in $end
$var wire 1 ^%$ BL2in $end
$var wire 1 8%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _%$ BL1out $end
$var reg 1 `%$ I_bar $end
$var reg 1 a%$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 b%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 c%$ BL1in $end
$var wire 1 d%$ BL2in $end
$var wire 1 8%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e%$ BL1out $end
$var reg 1 f%$ I_bar $end
$var reg 1 g%$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 h%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 i%$ BL1in $end
$var wire 1 j%$ BL2in $end
$var wire 1 8%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k%$ BL1out $end
$var reg 1 l%$ I_bar $end
$var reg 1 m%$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 n%$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 o%$ WL $end
$var wire 1 & clk $end
$var wire 8 p%$ datain [7:0] $end
$var wire 8 q%$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 r%$ BL1out [7:0] $end
$var reg 8 s%$ BL1in [7:0] $end
$var reg 8 t%$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 u%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 v%$ BL1in $end
$var wire 1 w%$ BL2in $end
$var wire 1 o%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x%$ BL1out $end
$var reg 1 y%$ I_bar $end
$var reg 1 z%$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 {%$ k $end
$scope module SRAMcell_inst $end
$var wire 1 |%$ BL1in $end
$var wire 1 }%$ BL2in $end
$var wire 1 o%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~%$ BL1out $end
$var reg 1 !&$ I_bar $end
$var reg 1 "&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 #&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 $&$ BL1in $end
$var wire 1 %&$ BL2in $end
$var wire 1 o%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &&$ BL1out $end
$var reg 1 '&$ I_bar $end
$var reg 1 (&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 )&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 *&$ BL1in $end
$var wire 1 +&$ BL2in $end
$var wire 1 o%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,&$ BL1out $end
$var reg 1 -&$ I_bar $end
$var reg 1 .&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 /&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 0&$ BL1in $end
$var wire 1 1&$ BL2in $end
$var wire 1 o%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2&$ BL1out $end
$var reg 1 3&$ I_bar $end
$var reg 1 4&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 5&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 6&$ BL1in $end
$var wire 1 7&$ BL2in $end
$var wire 1 o%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 8&$ BL1out $end
$var reg 1 9&$ I_bar $end
$var reg 1 :&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ;&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 <&$ BL1in $end
$var wire 1 =&$ BL2in $end
$var wire 1 o%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >&$ BL1out $end
$var reg 1 ?&$ I_bar $end
$var reg 1 @&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 A&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 B&$ BL1in $end
$var wire 1 C&$ BL2in $end
$var wire 1 o%$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D&$ BL1out $end
$var reg 1 E&$ I_bar $end
$var reg 1 F&$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[120] $end
$var parameter 8 G&$ i $end
$scope module SRAMaddress_inst $end
$var wire 1 H&$ WL $end
$var wire 4 I&$ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 J&$ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 K&$ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 L&$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 M&$ WL $end
$var wire 1 & clk $end
$var wire 8 N&$ datain [7:0] $end
$var wire 8 O&$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 P&$ BL1out [7:0] $end
$var reg 8 Q&$ BL1in [7:0] $end
$var reg 8 R&$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 S&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 T&$ BL1in $end
$var wire 1 U&$ BL2in $end
$var wire 1 M&$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V&$ BL1out $end
$var reg 1 W&$ I_bar $end
$var reg 1 X&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 Y&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 Z&$ BL1in $end
$var wire 1 [&$ BL2in $end
$var wire 1 M&$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \&$ BL1out $end
$var reg 1 ]&$ I_bar $end
$var reg 1 ^&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 _&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 `&$ BL1in $end
$var wire 1 a&$ BL2in $end
$var wire 1 M&$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b&$ BL1out $end
$var reg 1 c&$ I_bar $end
$var reg 1 d&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 e&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 f&$ BL1in $end
$var wire 1 g&$ BL2in $end
$var wire 1 M&$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h&$ BL1out $end
$var reg 1 i&$ I_bar $end
$var reg 1 j&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 k&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 l&$ BL1in $end
$var wire 1 m&$ BL2in $end
$var wire 1 M&$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n&$ BL1out $end
$var reg 1 o&$ I_bar $end
$var reg 1 p&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 q&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 r&$ BL1in $end
$var wire 1 s&$ BL2in $end
$var wire 1 M&$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t&$ BL1out $end
$var reg 1 u&$ I_bar $end
$var reg 1 v&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 w&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 x&$ BL1in $end
$var wire 1 y&$ BL2in $end
$var wire 1 M&$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z&$ BL1out $end
$var reg 1 {&$ I_bar $end
$var reg 1 |&$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 }&$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ~&$ BL1in $end
$var wire 1 !'$ BL2in $end
$var wire 1 M&$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 "'$ BL1out $end
$var reg 1 #'$ I_bar $end
$var reg 1 $'$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 %'$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 &'$ WL $end
$var wire 1 & clk $end
$var wire 8 ''$ datain [7:0] $end
$var wire 8 ('$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 )'$ BL1out [7:0] $end
$var reg 8 *'$ BL1in [7:0] $end
$var reg 8 +'$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ,'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 -'$ BL1in $end
$var wire 1 .'$ BL2in $end
$var wire 1 &'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /'$ BL1out $end
$var reg 1 0'$ I_bar $end
$var reg 1 1'$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 2'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 3'$ BL1in $end
$var wire 1 4'$ BL2in $end
$var wire 1 &'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5'$ BL1out $end
$var reg 1 6'$ I_bar $end
$var reg 1 7'$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 8'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 9'$ BL1in $end
$var wire 1 :'$ BL2in $end
$var wire 1 &'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;'$ BL1out $end
$var reg 1 <'$ I_bar $end
$var reg 1 ='$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 >'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ?'$ BL1in $end
$var wire 1 @'$ BL2in $end
$var wire 1 &'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A'$ BL1out $end
$var reg 1 B'$ I_bar $end
$var reg 1 C'$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 D'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 E'$ BL1in $end
$var wire 1 F'$ BL2in $end
$var wire 1 &'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G'$ BL1out $end
$var reg 1 H'$ I_bar $end
$var reg 1 I'$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 J'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 K'$ BL1in $end
$var wire 1 L'$ BL2in $end
$var wire 1 &'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 M'$ BL1out $end
$var reg 1 N'$ I_bar $end
$var reg 1 O'$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 P'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 Q'$ BL1in $end
$var wire 1 R'$ BL2in $end
$var wire 1 &'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S'$ BL1out $end
$var reg 1 T'$ I_bar $end
$var reg 1 U'$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 V'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 W'$ BL1in $end
$var wire 1 X'$ BL2in $end
$var wire 1 &'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y'$ BL1out $end
$var reg 1 Z'$ I_bar $end
$var reg 1 ['$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 \'$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 ]'$ WL $end
$var wire 1 & clk $end
$var wire 8 ^'$ datain [7:0] $end
$var wire 8 _'$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 `'$ BL1out [7:0] $end
$var reg 8 a'$ BL1in [7:0] $end
$var reg 8 b'$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 c'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 d'$ BL1in $end
$var wire 1 e'$ BL2in $end
$var wire 1 ]'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f'$ BL1out $end
$var reg 1 g'$ I_bar $end
$var reg 1 h'$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 i'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 j'$ BL1in $end
$var wire 1 k'$ BL2in $end
$var wire 1 ]'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l'$ BL1out $end
$var reg 1 m'$ I_bar $end
$var reg 1 n'$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 o'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 p'$ BL1in $end
$var wire 1 q'$ BL2in $end
$var wire 1 ]'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r'$ BL1out $end
$var reg 1 s'$ I_bar $end
$var reg 1 t'$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 u'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 v'$ BL1in $end
$var wire 1 w'$ BL2in $end
$var wire 1 ]'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x'$ BL1out $end
$var reg 1 y'$ I_bar $end
$var reg 1 z'$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 {'$ k $end
$scope module SRAMcell_inst $end
$var wire 1 |'$ BL1in $end
$var wire 1 }'$ BL2in $end
$var wire 1 ]'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~'$ BL1out $end
$var reg 1 !($ I_bar $end
$var reg 1 "($ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 #($ k $end
$scope module SRAMcell_inst $end
$var wire 1 $($ BL1in $end
$var wire 1 %($ BL2in $end
$var wire 1 ]'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &($ BL1out $end
$var reg 1 '($ I_bar $end
$var reg 1 (($ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 )($ k $end
$scope module SRAMcell_inst $end
$var wire 1 *($ BL1in $end
$var wire 1 +($ BL2in $end
$var wire 1 ]'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,($ BL1out $end
$var reg 1 -($ I_bar $end
$var reg 1 .($ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 /($ k $end
$scope module SRAMcell_inst $end
$var wire 1 0($ BL1in $end
$var wire 1 1($ BL2in $end
$var wire 1 ]'$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 2($ BL1out $end
$var reg 1 3($ I_bar $end
$var reg 1 4($ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 5($ i $end
$scope module SRAMbyte_inst $end
$var wire 1 6($ WL $end
$var wire 1 & clk $end
$var wire 8 7($ datain [7:0] $end
$var wire 8 8($ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 9($ BL1out [7:0] $end
$var reg 8 :($ BL1in [7:0] $end
$var reg 8 ;($ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 <($ k $end
$scope module SRAMcell_inst $end
$var wire 1 =($ BL1in $end
$var wire 1 >($ BL2in $end
$var wire 1 6($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?($ BL1out $end
$var reg 1 @($ I_bar $end
$var reg 1 A($ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 B($ k $end
$scope module SRAMcell_inst $end
$var wire 1 C($ BL1in $end
$var wire 1 D($ BL2in $end
$var wire 1 6($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E($ BL1out $end
$var reg 1 F($ I_bar $end
$var reg 1 G($ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 H($ k $end
$scope module SRAMcell_inst $end
$var wire 1 I($ BL1in $end
$var wire 1 J($ BL2in $end
$var wire 1 6($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K($ BL1out $end
$var reg 1 L($ I_bar $end
$var reg 1 M($ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 N($ k $end
$scope module SRAMcell_inst $end
$var wire 1 O($ BL1in $end
$var wire 1 P($ BL2in $end
$var wire 1 6($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q($ BL1out $end
$var reg 1 R($ I_bar $end
$var reg 1 S($ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 T($ k $end
$scope module SRAMcell_inst $end
$var wire 1 U($ BL1in $end
$var wire 1 V($ BL2in $end
$var wire 1 6($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W($ BL1out $end
$var reg 1 X($ I_bar $end
$var reg 1 Y($ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Z($ k $end
$scope module SRAMcell_inst $end
$var wire 1 [($ BL1in $end
$var wire 1 \($ BL2in $end
$var wire 1 6($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]($ BL1out $end
$var reg 1 ^($ I_bar $end
$var reg 1 _($ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 `($ k $end
$scope module SRAMcell_inst $end
$var wire 1 a($ BL1in $end
$var wire 1 b($ BL2in $end
$var wire 1 6($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c($ BL1out $end
$var reg 1 d($ I_bar $end
$var reg 1 e($ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 f($ k $end
$scope module SRAMcell_inst $end
$var wire 1 g($ BL1in $end
$var wire 1 h($ BL2in $end
$var wire 1 6($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i($ BL1out $end
$var reg 1 j($ I_bar $end
$var reg 1 k($ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[121] $end
$var parameter 8 l($ i $end
$scope module SRAMaddress_inst $end
$var wire 1 m($ WL $end
$var wire 4 n($ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 o($ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 p($ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 q($ i $end
$scope module SRAMbyte_inst $end
$var wire 1 r($ WL $end
$var wire 1 & clk $end
$var wire 8 s($ datain [7:0] $end
$var wire 8 t($ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 u($ BL1out [7:0] $end
$var reg 8 v($ BL1in [7:0] $end
$var reg 8 w($ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 x($ k $end
$scope module SRAMcell_inst $end
$var wire 1 y($ BL1in $end
$var wire 1 z($ BL2in $end
$var wire 1 r($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {($ BL1out $end
$var reg 1 |($ I_bar $end
$var reg 1 }($ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ~($ k $end
$scope module SRAMcell_inst $end
$var wire 1 !)$ BL1in $end
$var wire 1 ")$ BL2in $end
$var wire 1 r($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #)$ BL1out $end
$var reg 1 $)$ I_bar $end
$var reg 1 %)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 &)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ')$ BL1in $end
$var wire 1 ()$ BL2in $end
$var wire 1 r($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ))$ BL1out $end
$var reg 1 *)$ I_bar $end
$var reg 1 +)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ,)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 -)$ BL1in $end
$var wire 1 .)$ BL2in $end
$var wire 1 r($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /)$ BL1out $end
$var reg 1 0)$ I_bar $end
$var reg 1 1)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 2)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 3)$ BL1in $end
$var wire 1 4)$ BL2in $end
$var wire 1 r($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 5)$ BL1out $end
$var reg 1 6)$ I_bar $end
$var reg 1 7)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 8)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 9)$ BL1in $end
$var wire 1 :)$ BL2in $end
$var wire 1 r($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;)$ BL1out $end
$var reg 1 <)$ I_bar $end
$var reg 1 =)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 >)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ?)$ BL1in $end
$var wire 1 @)$ BL2in $end
$var wire 1 r($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A)$ BL1out $end
$var reg 1 B)$ I_bar $end
$var reg 1 C)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 D)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 E)$ BL1in $end
$var wire 1 F)$ BL2in $end
$var wire 1 r($ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 G)$ BL1out $end
$var reg 1 H)$ I_bar $end
$var reg 1 I)$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 J)$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 K)$ WL $end
$var wire 1 & clk $end
$var wire 8 L)$ datain [7:0] $end
$var wire 8 M)$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 N)$ BL1out [7:0] $end
$var reg 8 O)$ BL1in [7:0] $end
$var reg 8 P)$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 Q)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 R)$ BL1in $end
$var wire 1 S)$ BL2in $end
$var wire 1 K)$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T)$ BL1out $end
$var reg 1 U)$ I_bar $end
$var reg 1 V)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 W)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 X)$ BL1in $end
$var wire 1 Y)$ BL2in $end
$var wire 1 K)$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z)$ BL1out $end
$var reg 1 [)$ I_bar $end
$var reg 1 \)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ])$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ^)$ BL1in $end
$var wire 1 _)$ BL2in $end
$var wire 1 K)$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `)$ BL1out $end
$var reg 1 a)$ I_bar $end
$var reg 1 b)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 c)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 d)$ BL1in $end
$var wire 1 e)$ BL2in $end
$var wire 1 K)$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f)$ BL1out $end
$var reg 1 g)$ I_bar $end
$var reg 1 h)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 i)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 j)$ BL1in $end
$var wire 1 k)$ BL2in $end
$var wire 1 K)$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l)$ BL1out $end
$var reg 1 m)$ I_bar $end
$var reg 1 n)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 o)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 p)$ BL1in $end
$var wire 1 q)$ BL2in $end
$var wire 1 K)$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 r)$ BL1out $end
$var reg 1 s)$ I_bar $end
$var reg 1 t)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 u)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 v)$ BL1in $end
$var wire 1 w)$ BL2in $end
$var wire 1 K)$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x)$ BL1out $end
$var reg 1 y)$ I_bar $end
$var reg 1 z)$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 {)$ k $end
$scope module SRAMcell_inst $end
$var wire 1 |)$ BL1in $end
$var wire 1 })$ BL2in $end
$var wire 1 K)$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~)$ BL1out $end
$var reg 1 !*$ I_bar $end
$var reg 1 "*$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 #*$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 $*$ WL $end
$var wire 1 & clk $end
$var wire 8 %*$ datain [7:0] $end
$var wire 8 &*$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 '*$ BL1out [7:0] $end
$var reg 8 (*$ BL1in [7:0] $end
$var reg 8 )*$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 **$ k $end
$scope module SRAMcell_inst $end
$var wire 1 +*$ BL1in $end
$var wire 1 ,*$ BL2in $end
$var wire 1 $*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -*$ BL1out $end
$var reg 1 .*$ I_bar $end
$var reg 1 /*$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 0*$ k $end
$scope module SRAMcell_inst $end
$var wire 1 1*$ BL1in $end
$var wire 1 2*$ BL2in $end
$var wire 1 $*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3*$ BL1out $end
$var reg 1 4*$ I_bar $end
$var reg 1 5*$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 6*$ k $end
$scope module SRAMcell_inst $end
$var wire 1 7*$ BL1in $end
$var wire 1 8*$ BL2in $end
$var wire 1 $*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9*$ BL1out $end
$var reg 1 :*$ I_bar $end
$var reg 1 ;*$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 <*$ k $end
$scope module SRAMcell_inst $end
$var wire 1 =*$ BL1in $end
$var wire 1 >*$ BL2in $end
$var wire 1 $*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?*$ BL1out $end
$var reg 1 @*$ I_bar $end
$var reg 1 A*$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 B*$ k $end
$scope module SRAMcell_inst $end
$var wire 1 C*$ BL1in $end
$var wire 1 D*$ BL2in $end
$var wire 1 $*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E*$ BL1out $end
$var reg 1 F*$ I_bar $end
$var reg 1 G*$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 H*$ k $end
$scope module SRAMcell_inst $end
$var wire 1 I*$ BL1in $end
$var wire 1 J*$ BL2in $end
$var wire 1 $*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K*$ BL1out $end
$var reg 1 L*$ I_bar $end
$var reg 1 M*$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 N*$ k $end
$scope module SRAMcell_inst $end
$var wire 1 O*$ BL1in $end
$var wire 1 P*$ BL2in $end
$var wire 1 $*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q*$ BL1out $end
$var reg 1 R*$ I_bar $end
$var reg 1 S*$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 T*$ k $end
$scope module SRAMcell_inst $end
$var wire 1 U*$ BL1in $end
$var wire 1 V*$ BL2in $end
$var wire 1 $*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W*$ BL1out $end
$var reg 1 X*$ I_bar $end
$var reg 1 Y*$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 Z*$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 [*$ WL $end
$var wire 1 & clk $end
$var wire 8 \*$ datain [7:0] $end
$var wire 8 ]*$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ^*$ BL1out [7:0] $end
$var reg 8 _*$ BL1in [7:0] $end
$var reg 8 `*$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 a*$ k $end
$scope module SRAMcell_inst $end
$var wire 1 b*$ BL1in $end
$var wire 1 c*$ BL2in $end
$var wire 1 [*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d*$ BL1out $end
$var reg 1 e*$ I_bar $end
$var reg 1 f*$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 g*$ k $end
$scope module SRAMcell_inst $end
$var wire 1 h*$ BL1in $end
$var wire 1 i*$ BL2in $end
$var wire 1 [*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j*$ BL1out $end
$var reg 1 k*$ I_bar $end
$var reg 1 l*$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 m*$ k $end
$scope module SRAMcell_inst $end
$var wire 1 n*$ BL1in $end
$var wire 1 o*$ BL2in $end
$var wire 1 [*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p*$ BL1out $end
$var reg 1 q*$ I_bar $end
$var reg 1 r*$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 s*$ k $end
$scope module SRAMcell_inst $end
$var wire 1 t*$ BL1in $end
$var wire 1 u*$ BL2in $end
$var wire 1 [*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v*$ BL1out $end
$var reg 1 w*$ I_bar $end
$var reg 1 x*$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 y*$ k $end
$scope module SRAMcell_inst $end
$var wire 1 z*$ BL1in $end
$var wire 1 {*$ BL2in $end
$var wire 1 [*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |*$ BL1out $end
$var reg 1 }*$ I_bar $end
$var reg 1 ~*$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 !+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 "+$ BL1in $end
$var wire 1 #+$ BL2in $end
$var wire 1 [*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $+$ BL1out $end
$var reg 1 %+$ I_bar $end
$var reg 1 &+$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 '+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 (+$ BL1in $end
$var wire 1 )+$ BL2in $end
$var wire 1 [*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *+$ BL1out $end
$var reg 1 ++$ I_bar $end
$var reg 1 ,+$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 -+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 .+$ BL1in $end
$var wire 1 /+$ BL2in $end
$var wire 1 [*$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 0+$ BL1out $end
$var reg 1 1+$ I_bar $end
$var reg 1 2+$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[122] $end
$var parameter 8 3+$ i $end
$scope module SRAMaddress_inst $end
$var wire 1 4+$ WL $end
$var wire 4 5+$ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 6+$ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 7+$ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 8+$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 9+$ WL $end
$var wire 1 & clk $end
$var wire 8 :+$ datain [7:0] $end
$var wire 8 ;+$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 <+$ BL1out [7:0] $end
$var reg 8 =+$ BL1in [7:0] $end
$var reg 8 >+$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ?+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 @+$ BL1in $end
$var wire 1 A+$ BL2in $end
$var wire 1 9+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B+$ BL1out $end
$var reg 1 C+$ I_bar $end
$var reg 1 D+$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 E+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 F+$ BL1in $end
$var wire 1 G+$ BL2in $end
$var wire 1 9+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H+$ BL1out $end
$var reg 1 I+$ I_bar $end
$var reg 1 J+$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 K+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 L+$ BL1in $end
$var wire 1 M+$ BL2in $end
$var wire 1 9+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N+$ BL1out $end
$var reg 1 O+$ I_bar $end
$var reg 1 P+$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 Q+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 R+$ BL1in $end
$var wire 1 S+$ BL2in $end
$var wire 1 9+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T+$ BL1out $end
$var reg 1 U+$ I_bar $end
$var reg 1 V+$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 W+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 X+$ BL1in $end
$var wire 1 Y+$ BL2in $end
$var wire 1 9+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z+$ BL1out $end
$var reg 1 [+$ I_bar $end
$var reg 1 \+$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ]+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ^+$ BL1in $end
$var wire 1 _+$ BL2in $end
$var wire 1 9+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `+$ BL1out $end
$var reg 1 a+$ I_bar $end
$var reg 1 b+$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 c+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 d+$ BL1in $end
$var wire 1 e+$ BL2in $end
$var wire 1 9+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f+$ BL1out $end
$var reg 1 g+$ I_bar $end
$var reg 1 h+$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 i+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 j+$ BL1in $end
$var wire 1 k+$ BL2in $end
$var wire 1 9+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 l+$ BL1out $end
$var reg 1 m+$ I_bar $end
$var reg 1 n+$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 o+$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 p+$ WL $end
$var wire 1 & clk $end
$var wire 8 q+$ datain [7:0] $end
$var wire 8 r+$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 s+$ BL1out [7:0] $end
$var reg 8 t+$ BL1in [7:0] $end
$var reg 8 u+$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 v+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 w+$ BL1in $end
$var wire 1 x+$ BL2in $end
$var wire 1 p+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y+$ BL1out $end
$var reg 1 z+$ I_bar $end
$var reg 1 {+$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 |+$ k $end
$scope module SRAMcell_inst $end
$var wire 1 }+$ BL1in $end
$var wire 1 ~+$ BL2in $end
$var wire 1 p+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !,$ BL1out $end
$var reg 1 ",$ I_bar $end
$var reg 1 #,$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 $,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 %,$ BL1in $end
$var wire 1 &,$ BL2in $end
$var wire 1 p+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ',$ BL1out $end
$var reg 1 (,$ I_bar $end
$var reg 1 ),$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 *,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 +,$ BL1in $end
$var wire 1 ,,$ BL2in $end
$var wire 1 p+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -,$ BL1out $end
$var reg 1 .,$ I_bar $end
$var reg 1 /,$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 0,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 1,$ BL1in $end
$var wire 1 2,$ BL2in $end
$var wire 1 p+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3,$ BL1out $end
$var reg 1 4,$ I_bar $end
$var reg 1 5,$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 6,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 7,$ BL1in $end
$var wire 1 8,$ BL2in $end
$var wire 1 p+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 9,$ BL1out $end
$var reg 1 :,$ I_bar $end
$var reg 1 ;,$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 <,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 =,$ BL1in $end
$var wire 1 >,$ BL2in $end
$var wire 1 p+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?,$ BL1out $end
$var reg 1 @,$ I_bar $end
$var reg 1 A,$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 B,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 C,$ BL1in $end
$var wire 1 D,$ BL2in $end
$var wire 1 p+$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E,$ BL1out $end
$var reg 1 F,$ I_bar $end
$var reg 1 G,$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 H,$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 I,$ WL $end
$var wire 1 & clk $end
$var wire 8 J,$ datain [7:0] $end
$var wire 8 K,$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 L,$ BL1out [7:0] $end
$var reg 8 M,$ BL1in [7:0] $end
$var reg 8 N,$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 O,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 P,$ BL1in $end
$var wire 1 Q,$ BL2in $end
$var wire 1 I,$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R,$ BL1out $end
$var reg 1 S,$ I_bar $end
$var reg 1 T,$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 U,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 V,$ BL1in $end
$var wire 1 W,$ BL2in $end
$var wire 1 I,$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X,$ BL1out $end
$var reg 1 Y,$ I_bar $end
$var reg 1 Z,$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 [,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 \,$ BL1in $end
$var wire 1 ],$ BL2in $end
$var wire 1 I,$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^,$ BL1out $end
$var reg 1 _,$ I_bar $end
$var reg 1 `,$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 a,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 b,$ BL1in $end
$var wire 1 c,$ BL2in $end
$var wire 1 I,$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d,$ BL1out $end
$var reg 1 e,$ I_bar $end
$var reg 1 f,$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 g,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 h,$ BL1in $end
$var wire 1 i,$ BL2in $end
$var wire 1 I,$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j,$ BL1out $end
$var reg 1 k,$ I_bar $end
$var reg 1 l,$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 m,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 n,$ BL1in $end
$var wire 1 o,$ BL2in $end
$var wire 1 I,$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 p,$ BL1out $end
$var reg 1 q,$ I_bar $end
$var reg 1 r,$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 s,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 t,$ BL1in $end
$var wire 1 u,$ BL2in $end
$var wire 1 I,$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v,$ BL1out $end
$var reg 1 w,$ I_bar $end
$var reg 1 x,$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 y,$ k $end
$scope module SRAMcell_inst $end
$var wire 1 z,$ BL1in $end
$var wire 1 {,$ BL2in $end
$var wire 1 I,$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |,$ BL1out $end
$var reg 1 },$ I_bar $end
$var reg 1 ~,$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 !-$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 "-$ WL $end
$var wire 1 & clk $end
$var wire 8 #-$ datain [7:0] $end
$var wire 8 $-$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 %-$ BL1out [7:0] $end
$var reg 8 &-$ BL1in [7:0] $end
$var reg 8 '-$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 (-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 )-$ BL1in $end
$var wire 1 *-$ BL2in $end
$var wire 1 "-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +-$ BL1out $end
$var reg 1 ,-$ I_bar $end
$var reg 1 --$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 .-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 /-$ BL1in $end
$var wire 1 0-$ BL2in $end
$var wire 1 "-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1-$ BL1out $end
$var reg 1 2-$ I_bar $end
$var reg 1 3-$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 4-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 5-$ BL1in $end
$var wire 1 6-$ BL2in $end
$var wire 1 "-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7-$ BL1out $end
$var reg 1 8-$ I_bar $end
$var reg 1 9-$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 :-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ;-$ BL1in $end
$var wire 1 <-$ BL2in $end
$var wire 1 "-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =-$ BL1out $end
$var reg 1 >-$ I_bar $end
$var reg 1 ?-$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 @-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 A-$ BL1in $end
$var wire 1 B-$ BL2in $end
$var wire 1 "-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C-$ BL1out $end
$var reg 1 D-$ I_bar $end
$var reg 1 E-$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 F-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 G-$ BL1in $end
$var wire 1 H-$ BL2in $end
$var wire 1 "-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 I-$ BL1out $end
$var reg 1 J-$ I_bar $end
$var reg 1 K-$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 L-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 M-$ BL1in $end
$var wire 1 N-$ BL2in $end
$var wire 1 "-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O-$ BL1out $end
$var reg 1 P-$ I_bar $end
$var reg 1 Q-$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 R-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 S-$ BL1in $end
$var wire 1 T-$ BL2in $end
$var wire 1 "-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U-$ BL1out $end
$var reg 1 V-$ I_bar $end
$var reg 1 W-$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[123] $end
$var parameter 8 X-$ i $end
$scope module SRAMaddress_inst $end
$var wire 1 Y-$ WL $end
$var wire 4 Z-$ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 [-$ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 \-$ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 ]-$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 ^-$ WL $end
$var wire 1 & clk $end
$var wire 8 _-$ datain [7:0] $end
$var wire 8 `-$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 a-$ BL1out [7:0] $end
$var reg 8 b-$ BL1in [7:0] $end
$var reg 8 c-$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 d-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 e-$ BL1in $end
$var wire 1 f-$ BL2in $end
$var wire 1 ^-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g-$ BL1out $end
$var reg 1 h-$ I_bar $end
$var reg 1 i-$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 j-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 k-$ BL1in $end
$var wire 1 l-$ BL2in $end
$var wire 1 ^-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m-$ BL1out $end
$var reg 1 n-$ I_bar $end
$var reg 1 o-$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 p-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 q-$ BL1in $end
$var wire 1 r-$ BL2in $end
$var wire 1 ^-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s-$ BL1out $end
$var reg 1 t-$ I_bar $end
$var reg 1 u-$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 v-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 w-$ BL1in $end
$var wire 1 x-$ BL2in $end
$var wire 1 ^-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y-$ BL1out $end
$var reg 1 z-$ I_bar $end
$var reg 1 {-$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 |-$ k $end
$scope module SRAMcell_inst $end
$var wire 1 }-$ BL1in $end
$var wire 1 ~-$ BL2in $end
$var wire 1 ^-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !.$ BL1out $end
$var reg 1 ".$ I_bar $end
$var reg 1 #.$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 $.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 %.$ BL1in $end
$var wire 1 &.$ BL2in $end
$var wire 1 ^-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '.$ BL1out $end
$var reg 1 (.$ I_bar $end
$var reg 1 ).$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 *.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 +.$ BL1in $end
$var wire 1 ,.$ BL2in $end
$var wire 1 ^-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -.$ BL1out $end
$var reg 1 ..$ I_bar $end
$var reg 1 /.$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 0.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 1.$ BL1in $end
$var wire 1 2.$ BL2in $end
$var wire 1 ^-$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 3.$ BL1out $end
$var reg 1 4.$ I_bar $end
$var reg 1 5.$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 6.$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 7.$ WL $end
$var wire 1 & clk $end
$var wire 8 8.$ datain [7:0] $end
$var wire 8 9.$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 :.$ BL1out [7:0] $end
$var reg 8 ;.$ BL1in [7:0] $end
$var reg 8 <.$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 =.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 >.$ BL1in $end
$var wire 1 ?.$ BL2in $end
$var wire 1 7.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @.$ BL1out $end
$var reg 1 A.$ I_bar $end
$var reg 1 B.$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 C.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 D.$ BL1in $end
$var wire 1 E.$ BL2in $end
$var wire 1 7.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F.$ BL1out $end
$var reg 1 G.$ I_bar $end
$var reg 1 H.$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 I.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 J.$ BL1in $end
$var wire 1 K.$ BL2in $end
$var wire 1 7.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L.$ BL1out $end
$var reg 1 M.$ I_bar $end
$var reg 1 N.$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 O.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 P.$ BL1in $end
$var wire 1 Q.$ BL2in $end
$var wire 1 7.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R.$ BL1out $end
$var reg 1 S.$ I_bar $end
$var reg 1 T.$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 U.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 V.$ BL1in $end
$var wire 1 W.$ BL2in $end
$var wire 1 7.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X.$ BL1out $end
$var reg 1 Y.$ I_bar $end
$var reg 1 Z.$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 [.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 \.$ BL1in $end
$var wire 1 ].$ BL2in $end
$var wire 1 7.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ^.$ BL1out $end
$var reg 1 _.$ I_bar $end
$var reg 1 `.$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 a.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 b.$ BL1in $end
$var wire 1 c.$ BL2in $end
$var wire 1 7.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 d.$ BL1out $end
$var reg 1 e.$ I_bar $end
$var reg 1 f.$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 g.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 h.$ BL1in $end
$var wire 1 i.$ BL2in $end
$var wire 1 7.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 j.$ BL1out $end
$var reg 1 k.$ I_bar $end
$var reg 1 l.$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 m.$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 n.$ WL $end
$var wire 1 & clk $end
$var wire 8 o.$ datain [7:0] $end
$var wire 8 p.$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 q.$ BL1out [7:0] $end
$var reg 8 r.$ BL1in [7:0] $end
$var reg 8 s.$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 t.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 u.$ BL1in $end
$var wire 1 v.$ BL2in $end
$var wire 1 n.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w.$ BL1out $end
$var reg 1 x.$ I_bar $end
$var reg 1 y.$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 z.$ k $end
$scope module SRAMcell_inst $end
$var wire 1 {.$ BL1in $end
$var wire 1 |.$ BL2in $end
$var wire 1 n.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }.$ BL1out $end
$var reg 1 ~.$ I_bar $end
$var reg 1 !/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 "/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 #/$ BL1in $end
$var wire 1 $/$ BL2in $end
$var wire 1 n.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %/$ BL1out $end
$var reg 1 &/$ I_bar $end
$var reg 1 '/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 (/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 )/$ BL1in $end
$var wire 1 */$ BL2in $end
$var wire 1 n.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +/$ BL1out $end
$var reg 1 ,/$ I_bar $end
$var reg 1 -/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ./$ k $end
$scope module SRAMcell_inst $end
$var wire 1 //$ BL1in $end
$var wire 1 0/$ BL2in $end
$var wire 1 n.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 1/$ BL1out $end
$var reg 1 2/$ I_bar $end
$var reg 1 3/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 4/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 5/$ BL1in $end
$var wire 1 6/$ BL2in $end
$var wire 1 n.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 7/$ BL1out $end
$var reg 1 8/$ I_bar $end
$var reg 1 9/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 :/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ;/$ BL1in $end
$var wire 1 </$ BL2in $end
$var wire 1 n.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 =/$ BL1out $end
$var reg 1 >/$ I_bar $end
$var reg 1 ?/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 @/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 A/$ BL1in $end
$var wire 1 B/$ BL2in $end
$var wire 1 n.$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 C/$ BL1out $end
$var reg 1 D/$ I_bar $end
$var reg 1 E/$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 F/$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 G/$ WL $end
$var wire 1 & clk $end
$var wire 8 H/$ datain [7:0] $end
$var wire 8 I/$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 J/$ BL1out [7:0] $end
$var reg 8 K/$ BL1in [7:0] $end
$var reg 8 L/$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 M/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 N/$ BL1in $end
$var wire 1 O/$ BL2in $end
$var wire 1 G/$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P/$ BL1out $end
$var reg 1 Q/$ I_bar $end
$var reg 1 R/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 S/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 T/$ BL1in $end
$var wire 1 U/$ BL2in $end
$var wire 1 G/$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V/$ BL1out $end
$var reg 1 W/$ I_bar $end
$var reg 1 X/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Y/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 Z/$ BL1in $end
$var wire 1 [/$ BL2in $end
$var wire 1 G/$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \/$ BL1out $end
$var reg 1 ]/$ I_bar $end
$var reg 1 ^/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 _/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 `/$ BL1in $end
$var wire 1 a/$ BL2in $end
$var wire 1 G/$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b/$ BL1out $end
$var reg 1 c/$ I_bar $end
$var reg 1 d/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 e/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 f/$ BL1in $end
$var wire 1 g/$ BL2in $end
$var wire 1 G/$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h/$ BL1out $end
$var reg 1 i/$ I_bar $end
$var reg 1 j/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 k/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 l/$ BL1in $end
$var wire 1 m/$ BL2in $end
$var wire 1 G/$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 n/$ BL1out $end
$var reg 1 o/$ I_bar $end
$var reg 1 p/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 q/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 r/$ BL1in $end
$var wire 1 s/$ BL2in $end
$var wire 1 G/$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 t/$ BL1out $end
$var reg 1 u/$ I_bar $end
$var reg 1 v/$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 w/$ k $end
$scope module SRAMcell_inst $end
$var wire 1 x/$ BL1in $end
$var wire 1 y/$ BL2in $end
$var wire 1 G/$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 z/$ BL1out $end
$var reg 1 {/$ I_bar $end
$var reg 1 |/$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[124] $end
$var parameter 8 }/$ i $end
$scope module SRAMaddress_inst $end
$var wire 1 ~/$ WL $end
$var wire 4 !0$ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 "0$ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 #0$ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 $0$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 %0$ WL $end
$var wire 1 & clk $end
$var wire 8 &0$ datain [7:0] $end
$var wire 8 '0$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 (0$ BL1out [7:0] $end
$var reg 8 )0$ BL1in [7:0] $end
$var reg 8 *0$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 +0$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ,0$ BL1in $end
$var wire 1 -0$ BL2in $end
$var wire 1 %0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .0$ BL1out $end
$var reg 1 /0$ I_bar $end
$var reg 1 00$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 10$ k $end
$scope module SRAMcell_inst $end
$var wire 1 20$ BL1in $end
$var wire 1 30$ BL2in $end
$var wire 1 %0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 40$ BL1out $end
$var reg 1 50$ I_bar $end
$var reg 1 60$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 70$ k $end
$scope module SRAMcell_inst $end
$var wire 1 80$ BL1in $end
$var wire 1 90$ BL2in $end
$var wire 1 %0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :0$ BL1out $end
$var reg 1 ;0$ I_bar $end
$var reg 1 <0$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 =0$ k $end
$scope module SRAMcell_inst $end
$var wire 1 >0$ BL1in $end
$var wire 1 ?0$ BL2in $end
$var wire 1 %0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @0$ BL1out $end
$var reg 1 A0$ I_bar $end
$var reg 1 B0$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 C0$ k $end
$scope module SRAMcell_inst $end
$var wire 1 D0$ BL1in $end
$var wire 1 E0$ BL2in $end
$var wire 1 %0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F0$ BL1out $end
$var reg 1 G0$ I_bar $end
$var reg 1 H0$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 I0$ k $end
$scope module SRAMcell_inst $end
$var wire 1 J0$ BL1in $end
$var wire 1 K0$ BL2in $end
$var wire 1 %0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L0$ BL1out $end
$var reg 1 M0$ I_bar $end
$var reg 1 N0$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 O0$ k $end
$scope module SRAMcell_inst $end
$var wire 1 P0$ BL1in $end
$var wire 1 Q0$ BL2in $end
$var wire 1 %0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R0$ BL1out $end
$var reg 1 S0$ I_bar $end
$var reg 1 T0$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 U0$ k $end
$scope module SRAMcell_inst $end
$var wire 1 V0$ BL1in $end
$var wire 1 W0$ BL2in $end
$var wire 1 %0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 X0$ BL1out $end
$var reg 1 Y0$ I_bar $end
$var reg 1 Z0$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 [0$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 \0$ WL $end
$var wire 1 & clk $end
$var wire 8 ]0$ datain [7:0] $end
$var wire 8 ^0$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 _0$ BL1out [7:0] $end
$var reg 8 `0$ BL1in [7:0] $end
$var reg 8 a0$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 b0$ k $end
$scope module SRAMcell_inst $end
$var wire 1 c0$ BL1in $end
$var wire 1 d0$ BL2in $end
$var wire 1 \0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e0$ BL1out $end
$var reg 1 f0$ I_bar $end
$var reg 1 g0$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 h0$ k $end
$scope module SRAMcell_inst $end
$var wire 1 i0$ BL1in $end
$var wire 1 j0$ BL2in $end
$var wire 1 \0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k0$ BL1out $end
$var reg 1 l0$ I_bar $end
$var reg 1 m0$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 n0$ k $end
$scope module SRAMcell_inst $end
$var wire 1 o0$ BL1in $end
$var wire 1 p0$ BL2in $end
$var wire 1 \0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q0$ BL1out $end
$var reg 1 r0$ I_bar $end
$var reg 1 s0$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 t0$ k $end
$scope module SRAMcell_inst $end
$var wire 1 u0$ BL1in $end
$var wire 1 v0$ BL2in $end
$var wire 1 \0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w0$ BL1out $end
$var reg 1 x0$ I_bar $end
$var reg 1 y0$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 z0$ k $end
$scope module SRAMcell_inst $end
$var wire 1 {0$ BL1in $end
$var wire 1 |0$ BL2in $end
$var wire 1 \0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }0$ BL1out $end
$var reg 1 ~0$ I_bar $end
$var reg 1 !1$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 "1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 #1$ BL1in $end
$var wire 1 $1$ BL2in $end
$var wire 1 \0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 %1$ BL1out $end
$var reg 1 &1$ I_bar $end
$var reg 1 '1$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 (1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 )1$ BL1in $end
$var wire 1 *1$ BL2in $end
$var wire 1 \0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 +1$ BL1out $end
$var reg 1 ,1$ I_bar $end
$var reg 1 -1$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 .1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 /1$ BL1in $end
$var wire 1 01$ BL2in $end
$var wire 1 \0$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 11$ BL1out $end
$var reg 1 21$ I_bar $end
$var reg 1 31$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 41$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 51$ WL $end
$var wire 1 & clk $end
$var wire 8 61$ datain [7:0] $end
$var wire 8 71$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 81$ BL1out [7:0] $end
$var reg 8 91$ BL1in [7:0] $end
$var reg 8 :1$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ;1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 <1$ BL1in $end
$var wire 1 =1$ BL2in $end
$var wire 1 51$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >1$ BL1out $end
$var reg 1 ?1$ I_bar $end
$var reg 1 @1$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 A1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 B1$ BL1in $end
$var wire 1 C1$ BL2in $end
$var wire 1 51$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D1$ BL1out $end
$var reg 1 E1$ I_bar $end
$var reg 1 F1$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 G1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 H1$ BL1in $end
$var wire 1 I1$ BL2in $end
$var wire 1 51$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J1$ BL1out $end
$var reg 1 K1$ I_bar $end
$var reg 1 L1$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 M1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 N1$ BL1in $end
$var wire 1 O1$ BL2in $end
$var wire 1 51$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P1$ BL1out $end
$var reg 1 Q1$ I_bar $end
$var reg 1 R1$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 S1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 T1$ BL1in $end
$var wire 1 U1$ BL2in $end
$var wire 1 51$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V1$ BL1out $end
$var reg 1 W1$ I_bar $end
$var reg 1 X1$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Y1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 Z1$ BL1in $end
$var wire 1 [1$ BL2in $end
$var wire 1 51$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 \1$ BL1out $end
$var reg 1 ]1$ I_bar $end
$var reg 1 ^1$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 _1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 `1$ BL1in $end
$var wire 1 a1$ BL2in $end
$var wire 1 51$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 b1$ BL1out $end
$var reg 1 c1$ I_bar $end
$var reg 1 d1$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 e1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 f1$ BL1in $end
$var wire 1 g1$ BL2in $end
$var wire 1 51$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 h1$ BL1out $end
$var reg 1 i1$ I_bar $end
$var reg 1 j1$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 k1$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 l1$ WL $end
$var wire 1 & clk $end
$var wire 8 m1$ datain [7:0] $end
$var wire 8 n1$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 o1$ BL1out [7:0] $end
$var reg 8 p1$ BL1in [7:0] $end
$var reg 8 q1$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 r1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 s1$ BL1in $end
$var wire 1 t1$ BL2in $end
$var wire 1 l1$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u1$ BL1out $end
$var reg 1 v1$ I_bar $end
$var reg 1 w1$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 x1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 y1$ BL1in $end
$var wire 1 z1$ BL2in $end
$var wire 1 l1$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {1$ BL1out $end
$var reg 1 |1$ I_bar $end
$var reg 1 }1$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 ~1$ k $end
$scope module SRAMcell_inst $end
$var wire 1 !2$ BL1in $end
$var wire 1 "2$ BL2in $end
$var wire 1 l1$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #2$ BL1out $end
$var reg 1 $2$ I_bar $end
$var reg 1 %2$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 &2$ k $end
$scope module SRAMcell_inst $end
$var wire 1 '2$ BL1in $end
$var wire 1 (2$ BL2in $end
$var wire 1 l1$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )2$ BL1out $end
$var reg 1 *2$ I_bar $end
$var reg 1 +2$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ,2$ k $end
$scope module SRAMcell_inst $end
$var wire 1 -2$ BL1in $end
$var wire 1 .2$ BL2in $end
$var wire 1 l1$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /2$ BL1out $end
$var reg 1 02$ I_bar $end
$var reg 1 12$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 22$ k $end
$scope module SRAMcell_inst $end
$var wire 1 32$ BL1in $end
$var wire 1 42$ BL2in $end
$var wire 1 l1$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 52$ BL1out $end
$var reg 1 62$ I_bar $end
$var reg 1 72$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 82$ k $end
$scope module SRAMcell_inst $end
$var wire 1 92$ BL1in $end
$var wire 1 :2$ BL2in $end
$var wire 1 l1$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ;2$ BL1out $end
$var reg 1 <2$ I_bar $end
$var reg 1 =2$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 >2$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ?2$ BL1in $end
$var wire 1 @2$ BL2in $end
$var wire 1 l1$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 A2$ BL1out $end
$var reg 1 B2$ I_bar $end
$var reg 1 C2$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[125] $end
$var parameter 8 D2$ i $end
$scope module SRAMaddress_inst $end
$var wire 1 E2$ WL $end
$var wire 4 F2$ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 G2$ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 H2$ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 I2$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 J2$ WL $end
$var wire 1 & clk $end
$var wire 8 K2$ datain [7:0] $end
$var wire 8 L2$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 M2$ BL1out [7:0] $end
$var reg 8 N2$ BL1in [7:0] $end
$var reg 8 O2$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 P2$ k $end
$scope module SRAMcell_inst $end
$var wire 1 Q2$ BL1in $end
$var wire 1 R2$ BL2in $end
$var wire 1 J2$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 S2$ BL1out $end
$var reg 1 T2$ I_bar $end
$var reg 1 U2$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 V2$ k $end
$scope module SRAMcell_inst $end
$var wire 1 W2$ BL1in $end
$var wire 1 X2$ BL2in $end
$var wire 1 J2$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Y2$ BL1out $end
$var reg 1 Z2$ I_bar $end
$var reg 1 [2$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 \2$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ]2$ BL1in $end
$var wire 1 ^2$ BL2in $end
$var wire 1 J2$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 _2$ BL1out $end
$var reg 1 `2$ I_bar $end
$var reg 1 a2$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 b2$ k $end
$scope module SRAMcell_inst $end
$var wire 1 c2$ BL1in $end
$var wire 1 d2$ BL2in $end
$var wire 1 J2$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 e2$ BL1out $end
$var reg 1 f2$ I_bar $end
$var reg 1 g2$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 h2$ k $end
$scope module SRAMcell_inst $end
$var wire 1 i2$ BL1in $end
$var wire 1 j2$ BL2in $end
$var wire 1 J2$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 k2$ BL1out $end
$var reg 1 l2$ I_bar $end
$var reg 1 m2$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 n2$ k $end
$scope module SRAMcell_inst $end
$var wire 1 o2$ BL1in $end
$var wire 1 p2$ BL2in $end
$var wire 1 J2$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 q2$ BL1out $end
$var reg 1 r2$ I_bar $end
$var reg 1 s2$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 t2$ k $end
$scope module SRAMcell_inst $end
$var wire 1 u2$ BL1in $end
$var wire 1 v2$ BL2in $end
$var wire 1 J2$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 w2$ BL1out $end
$var reg 1 x2$ I_bar $end
$var reg 1 y2$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 z2$ k $end
$scope module SRAMcell_inst $end
$var wire 1 {2$ BL1in $end
$var wire 1 |2$ BL2in $end
$var wire 1 J2$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 }2$ BL1out $end
$var reg 1 ~2$ I_bar $end
$var reg 1 !3$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 "3$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 #3$ WL $end
$var wire 1 & clk $end
$var wire 8 $3$ datain [7:0] $end
$var wire 8 %3$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 &3$ BL1out [7:0] $end
$var reg 8 '3$ BL1in [7:0] $end
$var reg 8 (3$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 )3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 *3$ BL1in $end
$var wire 1 +3$ BL2in $end
$var wire 1 #3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,3$ BL1out $end
$var reg 1 -3$ I_bar $end
$var reg 1 .3$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 /3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 03$ BL1in $end
$var wire 1 13$ BL2in $end
$var wire 1 #3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 23$ BL1out $end
$var reg 1 33$ I_bar $end
$var reg 1 43$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 53$ k $end
$scope module SRAMcell_inst $end
$var wire 1 63$ BL1in $end
$var wire 1 73$ BL2in $end
$var wire 1 #3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 83$ BL1out $end
$var reg 1 93$ I_bar $end
$var reg 1 :3$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ;3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 <3$ BL1in $end
$var wire 1 =3$ BL2in $end
$var wire 1 #3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >3$ BL1out $end
$var reg 1 ?3$ I_bar $end
$var reg 1 @3$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 A3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 B3$ BL1in $end
$var wire 1 C3$ BL2in $end
$var wire 1 #3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D3$ BL1out $end
$var reg 1 E3$ I_bar $end
$var reg 1 F3$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 G3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 H3$ BL1in $end
$var wire 1 I3$ BL2in $end
$var wire 1 #3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 J3$ BL1out $end
$var reg 1 K3$ I_bar $end
$var reg 1 L3$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 M3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 N3$ BL1in $end
$var wire 1 O3$ BL2in $end
$var wire 1 #3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 P3$ BL1out $end
$var reg 1 Q3$ I_bar $end
$var reg 1 R3$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 S3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 T3$ BL1in $end
$var wire 1 U3$ BL2in $end
$var wire 1 #3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 V3$ BL1out $end
$var reg 1 W3$ I_bar $end
$var reg 1 X3$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 Y3$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 Z3$ WL $end
$var wire 1 & clk $end
$var wire 8 [3$ datain [7:0] $end
$var wire 8 \3$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 ]3$ BL1out [7:0] $end
$var reg 8 ^3$ BL1in [7:0] $end
$var reg 8 _3$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 `3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 a3$ BL1in $end
$var wire 1 b3$ BL2in $end
$var wire 1 Z3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c3$ BL1out $end
$var reg 1 d3$ I_bar $end
$var reg 1 e3$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 f3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 g3$ BL1in $end
$var wire 1 h3$ BL2in $end
$var wire 1 Z3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i3$ BL1out $end
$var reg 1 j3$ I_bar $end
$var reg 1 k3$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 l3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 m3$ BL1in $end
$var wire 1 n3$ BL2in $end
$var wire 1 Z3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o3$ BL1out $end
$var reg 1 p3$ I_bar $end
$var reg 1 q3$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 r3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 s3$ BL1in $end
$var wire 1 t3$ BL2in $end
$var wire 1 Z3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u3$ BL1out $end
$var reg 1 v3$ I_bar $end
$var reg 1 w3$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 x3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 y3$ BL1in $end
$var wire 1 z3$ BL2in $end
$var wire 1 Z3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {3$ BL1out $end
$var reg 1 |3$ I_bar $end
$var reg 1 }3$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 ~3$ k $end
$scope module SRAMcell_inst $end
$var wire 1 !4$ BL1in $end
$var wire 1 "4$ BL2in $end
$var wire 1 Z3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 #4$ BL1out $end
$var reg 1 $4$ I_bar $end
$var reg 1 %4$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 &4$ k $end
$scope module SRAMcell_inst $end
$var wire 1 '4$ BL1in $end
$var wire 1 (4$ BL2in $end
$var wire 1 Z3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 )4$ BL1out $end
$var reg 1 *4$ I_bar $end
$var reg 1 +4$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ,4$ k $end
$scope module SRAMcell_inst $end
$var wire 1 -4$ BL1in $end
$var wire 1 .4$ BL2in $end
$var wire 1 Z3$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 /4$ BL1out $end
$var reg 1 04$ I_bar $end
$var reg 1 14$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 24$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 34$ WL $end
$var wire 1 & clk $end
$var wire 8 44$ datain [7:0] $end
$var wire 8 54$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 64$ BL1out [7:0] $end
$var reg 8 74$ BL1in [7:0] $end
$var reg 8 84$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 94$ k $end
$scope module SRAMcell_inst $end
$var wire 1 :4$ BL1in $end
$var wire 1 ;4$ BL2in $end
$var wire 1 34$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <4$ BL1out $end
$var reg 1 =4$ I_bar $end
$var reg 1 >4$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 ?4$ k $end
$scope module SRAMcell_inst $end
$var wire 1 @4$ BL1in $end
$var wire 1 A4$ BL2in $end
$var wire 1 34$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B4$ BL1out $end
$var reg 1 C4$ I_bar $end
$var reg 1 D4$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 E4$ k $end
$scope module SRAMcell_inst $end
$var wire 1 F4$ BL1in $end
$var wire 1 G4$ BL2in $end
$var wire 1 34$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H4$ BL1out $end
$var reg 1 I4$ I_bar $end
$var reg 1 J4$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 K4$ k $end
$scope module SRAMcell_inst $end
$var wire 1 L4$ BL1in $end
$var wire 1 M4$ BL2in $end
$var wire 1 34$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N4$ BL1out $end
$var reg 1 O4$ I_bar $end
$var reg 1 P4$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 Q4$ k $end
$scope module SRAMcell_inst $end
$var wire 1 R4$ BL1in $end
$var wire 1 S4$ BL2in $end
$var wire 1 34$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T4$ BL1out $end
$var reg 1 U4$ I_bar $end
$var reg 1 V4$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 W4$ k $end
$scope module SRAMcell_inst $end
$var wire 1 X4$ BL1in $end
$var wire 1 Y4$ BL2in $end
$var wire 1 34$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Z4$ BL1out $end
$var reg 1 [4$ I_bar $end
$var reg 1 \4$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ]4$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ^4$ BL1in $end
$var wire 1 _4$ BL2in $end
$var wire 1 34$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 `4$ BL1out $end
$var reg 1 a4$ I_bar $end
$var reg 1 b4$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 c4$ k $end
$scope module SRAMcell_inst $end
$var wire 1 d4$ BL1in $end
$var wire 1 e4$ BL2in $end
$var wire 1 34$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 f4$ BL1out $end
$var reg 1 g4$ I_bar $end
$var reg 1 h4$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[126] $end
$var parameter 8 i4$ i $end
$scope module SRAMaddress_inst $end
$var wire 1 j4$ WL $end
$var wire 4 k4$ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 l4$ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 m4$ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 n4$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 o4$ WL $end
$var wire 1 & clk $end
$var wire 8 p4$ datain [7:0] $end
$var wire 8 q4$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 r4$ BL1out [7:0] $end
$var reg 8 s4$ BL1in [7:0] $end
$var reg 8 t4$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 u4$ k $end
$scope module SRAMcell_inst $end
$var wire 1 v4$ BL1in $end
$var wire 1 w4$ BL2in $end
$var wire 1 o4$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 x4$ BL1out $end
$var reg 1 y4$ I_bar $end
$var reg 1 z4$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 {4$ k $end
$scope module SRAMcell_inst $end
$var wire 1 |4$ BL1in $end
$var wire 1 }4$ BL2in $end
$var wire 1 o4$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ~4$ BL1out $end
$var reg 1 !5$ I_bar $end
$var reg 1 "5$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 #5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 $5$ BL1in $end
$var wire 1 %5$ BL2in $end
$var wire 1 o4$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 &5$ BL1out $end
$var reg 1 '5$ I_bar $end
$var reg 1 (5$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 )5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 *5$ BL1in $end
$var wire 1 +5$ BL2in $end
$var wire 1 o4$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ,5$ BL1out $end
$var reg 1 -5$ I_bar $end
$var reg 1 .5$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 /5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 05$ BL1in $end
$var wire 1 15$ BL2in $end
$var wire 1 o4$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 25$ BL1out $end
$var reg 1 35$ I_bar $end
$var reg 1 45$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 55$ k $end
$scope module SRAMcell_inst $end
$var wire 1 65$ BL1in $end
$var wire 1 75$ BL2in $end
$var wire 1 o4$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 85$ BL1out $end
$var reg 1 95$ I_bar $end
$var reg 1 :5$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 ;5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 <5$ BL1in $end
$var wire 1 =5$ BL2in $end
$var wire 1 o4$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 >5$ BL1out $end
$var reg 1 ?5$ I_bar $end
$var reg 1 @5$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 A5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 B5$ BL1in $end
$var wire 1 C5$ BL2in $end
$var wire 1 o4$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 D5$ BL1out $end
$var reg 1 E5$ I_bar $end
$var reg 1 F5$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 G5$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 H5$ WL $end
$var wire 1 & clk $end
$var wire 8 I5$ datain [7:0] $end
$var wire 8 J5$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 K5$ BL1out [7:0] $end
$var reg 8 L5$ BL1in [7:0] $end
$var reg 8 M5$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 N5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 O5$ BL1in $end
$var wire 1 P5$ BL2in $end
$var wire 1 H5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q5$ BL1out $end
$var reg 1 R5$ I_bar $end
$var reg 1 S5$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 T5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 U5$ BL1in $end
$var wire 1 V5$ BL2in $end
$var wire 1 H5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W5$ BL1out $end
$var reg 1 X5$ I_bar $end
$var reg 1 Y5$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 Z5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 [5$ BL1in $end
$var wire 1 \5$ BL2in $end
$var wire 1 H5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]5$ BL1out $end
$var reg 1 ^5$ I_bar $end
$var reg 1 _5$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 `5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 a5$ BL1in $end
$var wire 1 b5$ BL2in $end
$var wire 1 H5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c5$ BL1out $end
$var reg 1 d5$ I_bar $end
$var reg 1 e5$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 f5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 g5$ BL1in $end
$var wire 1 h5$ BL2in $end
$var wire 1 H5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i5$ BL1out $end
$var reg 1 j5$ I_bar $end
$var reg 1 k5$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 l5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 m5$ BL1in $end
$var wire 1 n5$ BL2in $end
$var wire 1 H5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 o5$ BL1out $end
$var reg 1 p5$ I_bar $end
$var reg 1 q5$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 r5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 s5$ BL1in $end
$var wire 1 t5$ BL2in $end
$var wire 1 H5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 u5$ BL1out $end
$var reg 1 v5$ I_bar $end
$var reg 1 w5$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 x5$ k $end
$scope module SRAMcell_inst $end
$var wire 1 y5$ BL1in $end
$var wire 1 z5$ BL2in $end
$var wire 1 H5$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 {5$ BL1out $end
$var reg 1 |5$ I_bar $end
$var reg 1 }5$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 ~5$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 !6$ WL $end
$var wire 1 & clk $end
$var wire 8 "6$ datain [7:0] $end
$var wire 8 #6$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 $6$ BL1out [7:0] $end
$var reg 8 %6$ BL1in [7:0] $end
$var reg 8 &6$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 '6$ k $end
$scope module SRAMcell_inst $end
$var wire 1 (6$ BL1in $end
$var wire 1 )6$ BL2in $end
$var wire 1 !6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *6$ BL1out $end
$var reg 1 +6$ I_bar $end
$var reg 1 ,6$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 -6$ k $end
$scope module SRAMcell_inst $end
$var wire 1 .6$ BL1in $end
$var wire 1 /6$ BL2in $end
$var wire 1 !6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 06$ BL1out $end
$var reg 1 16$ I_bar $end
$var reg 1 26$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 36$ k $end
$scope module SRAMcell_inst $end
$var wire 1 46$ BL1in $end
$var wire 1 56$ BL2in $end
$var wire 1 !6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 66$ BL1out $end
$var reg 1 76$ I_bar $end
$var reg 1 86$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 96$ k $end
$scope module SRAMcell_inst $end
$var wire 1 :6$ BL1in $end
$var wire 1 ;6$ BL2in $end
$var wire 1 !6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <6$ BL1out $end
$var reg 1 =6$ I_bar $end
$var reg 1 >6$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 ?6$ k $end
$scope module SRAMcell_inst $end
$var wire 1 @6$ BL1in $end
$var wire 1 A6$ BL2in $end
$var wire 1 !6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B6$ BL1out $end
$var reg 1 C6$ I_bar $end
$var reg 1 D6$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 E6$ k $end
$scope module SRAMcell_inst $end
$var wire 1 F6$ BL1in $end
$var wire 1 G6$ BL2in $end
$var wire 1 !6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 H6$ BL1out $end
$var reg 1 I6$ I_bar $end
$var reg 1 J6$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 K6$ k $end
$scope module SRAMcell_inst $end
$var wire 1 L6$ BL1in $end
$var wire 1 M6$ BL2in $end
$var wire 1 !6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 N6$ BL1out $end
$var reg 1 O6$ I_bar $end
$var reg 1 P6$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 Q6$ k $end
$scope module SRAMcell_inst $end
$var wire 1 R6$ BL1in $end
$var wire 1 S6$ BL2in $end
$var wire 1 !6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 T6$ BL1out $end
$var reg 1 U6$ I_bar $end
$var reg 1 V6$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 W6$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 X6$ WL $end
$var wire 1 & clk $end
$var wire 8 Y6$ datain [7:0] $end
$var wire 8 Z6$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 [6$ BL1out [7:0] $end
$var reg 8 \6$ BL1in [7:0] $end
$var reg 8 ]6$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 ^6$ k $end
$scope module SRAMcell_inst $end
$var wire 1 _6$ BL1in $end
$var wire 1 `6$ BL2in $end
$var wire 1 X6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a6$ BL1out $end
$var reg 1 b6$ I_bar $end
$var reg 1 c6$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 d6$ k $end
$scope module SRAMcell_inst $end
$var wire 1 e6$ BL1in $end
$var wire 1 f6$ BL2in $end
$var wire 1 X6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g6$ BL1out $end
$var reg 1 h6$ I_bar $end
$var reg 1 i6$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 j6$ k $end
$scope module SRAMcell_inst $end
$var wire 1 k6$ BL1in $end
$var wire 1 l6$ BL2in $end
$var wire 1 X6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m6$ BL1out $end
$var reg 1 n6$ I_bar $end
$var reg 1 o6$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 p6$ k $end
$scope module SRAMcell_inst $end
$var wire 1 q6$ BL1in $end
$var wire 1 r6$ BL2in $end
$var wire 1 X6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s6$ BL1out $end
$var reg 1 t6$ I_bar $end
$var reg 1 u6$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 v6$ k $end
$scope module SRAMcell_inst $end
$var wire 1 w6$ BL1in $end
$var wire 1 x6$ BL2in $end
$var wire 1 X6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y6$ BL1out $end
$var reg 1 z6$ I_bar $end
$var reg 1 {6$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 |6$ k $end
$scope module SRAMcell_inst $end
$var wire 1 }6$ BL1in $end
$var wire 1 ~6$ BL2in $end
$var wire 1 X6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 !7$ BL1out $end
$var reg 1 "7$ I_bar $end
$var reg 1 #7$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 $7$ k $end
$scope module SRAMcell_inst $end
$var wire 1 %7$ BL1in $end
$var wire 1 &7$ BL2in $end
$var wire 1 X6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 '7$ BL1out $end
$var reg 1 (7$ I_bar $end
$var reg 1 )7$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 *7$ k $end
$scope module SRAMcell_inst $end
$var wire 1 +7$ BL1in $end
$var wire 1 ,7$ BL2in $end
$var wire 1 X6$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 -7$ BL1out $end
$var reg 1 .7$ I_bar $end
$var reg 1 /7$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_addrs[127] $end
$var parameter 8 07$ i $end
$scope module SRAMaddress_inst $end
$var wire 1 17$ WL $end
$var wire 4 27$ byte_sel [3:0] $end
$var wire 1 & clk $end
$var wire 32 37$ datain [31:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 32 47$ dataout [31:0] $end
$scope begin SRAM_bytes[0] $end
$var parameter 2 57$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 67$ WL $end
$var wire 1 & clk $end
$var wire 8 77$ datain [7:0] $end
$var wire 8 87$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 97$ BL1out [7:0] $end
$var reg 8 :7$ BL1in [7:0] $end
$var reg 8 ;7$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 <7$ k $end
$scope module SRAMcell_inst $end
$var wire 1 =7$ BL1in $end
$var wire 1 >7$ BL2in $end
$var wire 1 67$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ?7$ BL1out $end
$var reg 1 @7$ I_bar $end
$var reg 1 A7$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 B7$ k $end
$scope module SRAMcell_inst $end
$var wire 1 C7$ BL1in $end
$var wire 1 D7$ BL2in $end
$var wire 1 67$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 E7$ BL1out $end
$var reg 1 F7$ I_bar $end
$var reg 1 G7$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 H7$ k $end
$scope module SRAMcell_inst $end
$var wire 1 I7$ BL1in $end
$var wire 1 J7$ BL2in $end
$var wire 1 67$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 K7$ BL1out $end
$var reg 1 L7$ I_bar $end
$var reg 1 M7$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 N7$ k $end
$scope module SRAMcell_inst $end
$var wire 1 O7$ BL1in $end
$var wire 1 P7$ BL2in $end
$var wire 1 67$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 Q7$ BL1out $end
$var reg 1 R7$ I_bar $end
$var reg 1 S7$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 T7$ k $end
$scope module SRAMcell_inst $end
$var wire 1 U7$ BL1in $end
$var wire 1 V7$ BL2in $end
$var wire 1 67$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 W7$ BL1out $end
$var reg 1 X7$ I_bar $end
$var reg 1 Y7$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 Z7$ k $end
$scope module SRAMcell_inst $end
$var wire 1 [7$ BL1in $end
$var wire 1 \7$ BL2in $end
$var wire 1 67$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 ]7$ BL1out $end
$var reg 1 ^7$ I_bar $end
$var reg 1 _7$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 `7$ k $end
$scope module SRAMcell_inst $end
$var wire 1 a7$ BL1in $end
$var wire 1 b7$ BL2in $end
$var wire 1 67$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 c7$ BL1out $end
$var reg 1 d7$ I_bar $end
$var reg 1 e7$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 f7$ k $end
$scope module SRAMcell_inst $end
$var wire 1 g7$ BL1in $end
$var wire 1 h7$ BL2in $end
$var wire 1 67$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 i7$ BL1out $end
$var reg 1 j7$ I_bar $end
$var reg 1 k7$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[1] $end
$var parameter 2 l7$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 m7$ WL $end
$var wire 1 & clk $end
$var wire 8 n7$ datain [7:0] $end
$var wire 8 o7$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 p7$ BL1out [7:0] $end
$var reg 8 q7$ BL1in [7:0] $end
$var reg 8 r7$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 s7$ k $end
$scope module SRAMcell_inst $end
$var wire 1 t7$ BL1in $end
$var wire 1 u7$ BL2in $end
$var wire 1 m7$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 v7$ BL1out $end
$var reg 1 w7$ I_bar $end
$var reg 1 x7$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 y7$ k $end
$scope module SRAMcell_inst $end
$var wire 1 z7$ BL1in $end
$var wire 1 {7$ BL2in $end
$var wire 1 m7$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 |7$ BL1out $end
$var reg 1 }7$ I_bar $end
$var reg 1 ~7$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 !8$ k $end
$scope module SRAMcell_inst $end
$var wire 1 "8$ BL1in $end
$var wire 1 #8$ BL2in $end
$var wire 1 m7$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 $8$ BL1out $end
$var reg 1 %8$ I_bar $end
$var reg 1 &8$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 '8$ k $end
$scope module SRAMcell_inst $end
$var wire 1 (8$ BL1in $end
$var wire 1 )8$ BL2in $end
$var wire 1 m7$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 *8$ BL1out $end
$var reg 1 +8$ I_bar $end
$var reg 1 ,8$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 -8$ k $end
$scope module SRAMcell_inst $end
$var wire 1 .8$ BL1in $end
$var wire 1 /8$ BL2in $end
$var wire 1 m7$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 08$ BL1out $end
$var reg 1 18$ I_bar $end
$var reg 1 28$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 38$ k $end
$scope module SRAMcell_inst $end
$var wire 1 48$ BL1in $end
$var wire 1 58$ BL2in $end
$var wire 1 m7$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 68$ BL1out $end
$var reg 1 78$ I_bar $end
$var reg 1 88$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 98$ k $end
$scope module SRAMcell_inst $end
$var wire 1 :8$ BL1in $end
$var wire 1 ;8$ BL2in $end
$var wire 1 m7$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 <8$ BL1out $end
$var reg 1 =8$ I_bar $end
$var reg 1 >8$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 ?8$ k $end
$scope module SRAMcell_inst $end
$var wire 1 @8$ BL1in $end
$var wire 1 A8$ BL2in $end
$var wire 1 m7$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 B8$ BL1out $end
$var reg 1 C8$ I_bar $end
$var reg 1 D8$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[2] $end
$var parameter 3 E8$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 F8$ WL $end
$var wire 1 & clk $end
$var wire 8 G8$ datain [7:0] $end
$var wire 8 H8$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 I8$ BL1out [7:0] $end
$var reg 8 J8$ BL1in [7:0] $end
$var reg 8 K8$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 L8$ k $end
$scope module SRAMcell_inst $end
$var wire 1 M8$ BL1in $end
$var wire 1 N8$ BL2in $end
$var wire 1 F8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 O8$ BL1out $end
$var reg 1 P8$ I_bar $end
$var reg 1 Q8$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 R8$ k $end
$scope module SRAMcell_inst $end
$var wire 1 S8$ BL1in $end
$var wire 1 T8$ BL2in $end
$var wire 1 F8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 U8$ BL1out $end
$var reg 1 V8$ I_bar $end
$var reg 1 W8$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 X8$ k $end
$scope module SRAMcell_inst $end
$var wire 1 Y8$ BL1in $end
$var wire 1 Z8$ BL2in $end
$var wire 1 F8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 [8$ BL1out $end
$var reg 1 \8$ I_bar $end
$var reg 1 ]8$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 ^8$ k $end
$scope module SRAMcell_inst $end
$var wire 1 _8$ BL1in $end
$var wire 1 `8$ BL2in $end
$var wire 1 F8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 a8$ BL1out $end
$var reg 1 b8$ I_bar $end
$var reg 1 c8$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 d8$ k $end
$scope module SRAMcell_inst $end
$var wire 1 e8$ BL1in $end
$var wire 1 f8$ BL2in $end
$var wire 1 F8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 g8$ BL1out $end
$var reg 1 h8$ I_bar $end
$var reg 1 i8$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 j8$ k $end
$scope module SRAMcell_inst $end
$var wire 1 k8$ BL1in $end
$var wire 1 l8$ BL2in $end
$var wire 1 F8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 m8$ BL1out $end
$var reg 1 n8$ I_bar $end
$var reg 1 o8$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 p8$ k $end
$scope module SRAMcell_inst $end
$var wire 1 q8$ BL1in $end
$var wire 1 r8$ BL2in $end
$var wire 1 F8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 s8$ BL1out $end
$var reg 1 t8$ I_bar $end
$var reg 1 u8$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 v8$ k $end
$scope module SRAMcell_inst $end
$var wire 1 w8$ BL1in $end
$var wire 1 x8$ BL2in $end
$var wire 1 F8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 y8$ BL1out $end
$var reg 1 z8$ I_bar $end
$var reg 1 {8$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin SRAM_bytes[3] $end
$var parameter 3 |8$ i $end
$scope module SRAMbyte_inst $end
$var wire 1 }8$ WL $end
$var wire 1 & clk $end
$var wire 8 ~8$ datain [7:0] $end
$var wire 8 !9$ dataout [7:0] $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 8 "9$ BL1out [7:0] $end
$var reg 8 #9$ BL1in [7:0] $end
$var reg 8 $9$ BL2in [7:0] $end
$scope begin SRAM_cells[0] $end
$var parameter 2 %9$ k $end
$scope module SRAMcell_inst $end
$var wire 1 &9$ BL1in $end
$var wire 1 '9$ BL2in $end
$var wire 1 }8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 (9$ BL1out $end
$var reg 1 )9$ I_bar $end
$var reg 1 *9$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[1] $end
$var parameter 2 +9$ k $end
$scope module SRAMcell_inst $end
$var wire 1 ,9$ BL1in $end
$var wire 1 -9$ BL2in $end
$var wire 1 }8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 .9$ BL1out $end
$var reg 1 /9$ I_bar $end
$var reg 1 09$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[2] $end
$var parameter 3 19$ k $end
$scope module SRAMcell_inst $end
$var wire 1 29$ BL1in $end
$var wire 1 39$ BL2in $end
$var wire 1 }8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 49$ BL1out $end
$var reg 1 59$ I_bar $end
$var reg 1 69$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[3] $end
$var parameter 3 79$ k $end
$scope module SRAMcell_inst $end
$var wire 1 89$ BL1in $end
$var wire 1 99$ BL2in $end
$var wire 1 }8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 :9$ BL1out $end
$var reg 1 ;9$ I_bar $end
$var reg 1 <9$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[4] $end
$var parameter 4 =9$ k $end
$scope module SRAMcell_inst $end
$var wire 1 >9$ BL1in $end
$var wire 1 ?9$ BL2in $end
$var wire 1 }8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 @9$ BL1out $end
$var reg 1 A9$ I_bar $end
$var reg 1 B9$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[5] $end
$var parameter 4 C9$ k $end
$scope module SRAMcell_inst $end
$var wire 1 D9$ BL1in $end
$var wire 1 E9$ BL2in $end
$var wire 1 }8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 F9$ BL1out $end
$var reg 1 G9$ I_bar $end
$var reg 1 H9$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[6] $end
$var parameter 4 I9$ k $end
$scope module SRAMcell_inst $end
$var wire 1 J9$ BL1in $end
$var wire 1 K9$ BL2in $end
$var wire 1 }8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 L9$ BL1out $end
$var reg 1 M9$ I_bar $end
$var reg 1 N9$ I_main $end
$upscope $end
$upscope $end
$scope begin SRAM_cells[7] $end
$var parameter 4 O9$ k $end
$scope module SRAMcell_inst $end
$var wire 1 P9$ BL1in $end
$var wire 1 Q9$ BL2in $end
$var wire 1 }8$ WL $end
$var wire 1 & clk $end
$var wire 1 ( read_enable $end
$var wire 1 * write_enable $end
$var wire 1 R9$ BL1out $end
$var reg 1 S9$ I_bar $end
$var reg 1 T9$ I_main $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 O9$
b110 I9$
b101 C9$
b100 =9$
b11 79$
b10 19$
b1 +9$
b0 %9$
b11 |8$
b111 v8$
b110 p8$
b101 j8$
b100 d8$
b11 ^8$
b10 X8$
b1 R8$
b0 L8$
b10 E8$
b111 ?8$
b110 98$
b101 38$
b100 -8$
b11 '8$
b10 !8$
b1 y7$
b0 s7$
b1 l7$
b111 f7$
b110 `7$
b101 Z7$
b100 T7$
b11 N7$
b10 H7$
b1 B7$
b0 <7$
b0 57$
b1111111 07$
b111 *7$
b110 $7$
b101 |6$
b100 v6$
b11 p6$
b10 j6$
b1 d6$
b0 ^6$
b11 W6$
b111 Q6$
b110 K6$
b101 E6$
b100 ?6$
b11 96$
b10 36$
b1 -6$
b0 '6$
b10 ~5$
b111 x5$
b110 r5$
b101 l5$
b100 f5$
b11 `5$
b10 Z5$
b1 T5$
b0 N5$
b1 G5$
b111 A5$
b110 ;5$
b101 55$
b100 /5$
b11 )5$
b10 #5$
b1 {4$
b0 u4$
b0 n4$
b1111110 i4$
b111 c4$
b110 ]4$
b101 W4$
b100 Q4$
b11 K4$
b10 E4$
b1 ?4$
b0 94$
b11 24$
b111 ,4$
b110 &4$
b101 ~3$
b100 x3$
b11 r3$
b10 l3$
b1 f3$
b0 `3$
b10 Y3$
b111 S3$
b110 M3$
b101 G3$
b100 A3$
b11 ;3$
b10 53$
b1 /3$
b0 )3$
b1 "3$
b111 z2$
b110 t2$
b101 n2$
b100 h2$
b11 b2$
b10 \2$
b1 V2$
b0 P2$
b0 I2$
b1111101 D2$
b111 >2$
b110 82$
b101 22$
b100 ,2$
b11 &2$
b10 ~1$
b1 x1$
b0 r1$
b11 k1$
b111 e1$
b110 _1$
b101 Y1$
b100 S1$
b11 M1$
b10 G1$
b1 A1$
b0 ;1$
b10 41$
b111 .1$
b110 (1$
b101 "1$
b100 z0$
b11 t0$
b10 n0$
b1 h0$
b0 b0$
b1 [0$
b111 U0$
b110 O0$
b101 I0$
b100 C0$
b11 =0$
b10 70$
b1 10$
b0 +0$
b0 $0$
b1111100 }/$
b111 w/$
b110 q/$
b101 k/$
b100 e/$
b11 _/$
b10 Y/$
b1 S/$
b0 M/$
b11 F/$
b111 @/$
b110 :/$
b101 4/$
b100 ./$
b11 (/$
b10 "/$
b1 z.$
b0 t.$
b10 m.$
b111 g.$
b110 a.$
b101 [.$
b100 U.$
b11 O.$
b10 I.$
b1 C.$
b0 =.$
b1 6.$
b111 0.$
b110 *.$
b101 $.$
b100 |-$
b11 v-$
b10 p-$
b1 j-$
b0 d-$
b0 ]-$
b1111011 X-$
b111 R-$
b110 L-$
b101 F-$
b100 @-$
b11 :-$
b10 4-$
b1 .-$
b0 (-$
b11 !-$
b111 y,$
b110 s,$
b101 m,$
b100 g,$
b11 a,$
b10 [,$
b1 U,$
b0 O,$
b10 H,$
b111 B,$
b110 <,$
b101 6,$
b100 0,$
b11 *,$
b10 $,$
b1 |+$
b0 v+$
b1 o+$
b111 i+$
b110 c+$
b101 ]+$
b100 W+$
b11 Q+$
b10 K+$
b1 E+$
b0 ?+$
b0 8+$
b1111010 3+$
b111 -+$
b110 '+$
b101 !+$
b100 y*$
b11 s*$
b10 m*$
b1 g*$
b0 a*$
b11 Z*$
b111 T*$
b110 N*$
b101 H*$
b100 B*$
b11 <*$
b10 6*$
b1 0*$
b0 **$
b10 #*$
b111 {)$
b110 u)$
b101 o)$
b100 i)$
b11 c)$
b10 ])$
b1 W)$
b0 Q)$
b1 J)$
b111 D)$
b110 >)$
b101 8)$
b100 2)$
b11 ,)$
b10 &)$
b1 ~($
b0 x($
b0 q($
b1111001 l($
b111 f($
b110 `($
b101 Z($
b100 T($
b11 N($
b10 H($
b1 B($
b0 <($
b11 5($
b111 /($
b110 )($
b101 #($
b100 {'$
b11 u'$
b10 o'$
b1 i'$
b0 c'$
b10 \'$
b111 V'$
b110 P'$
b101 J'$
b100 D'$
b11 >'$
b10 8'$
b1 2'$
b0 ,'$
b1 %'$
b111 }&$
b110 w&$
b101 q&$
b100 k&$
b11 e&$
b10 _&$
b1 Y&$
b0 S&$
b0 L&$
b1111000 G&$
b111 A&$
b110 ;&$
b101 5&$
b100 /&$
b11 )&$
b10 #&$
b1 {%$
b0 u%$
b11 n%$
b111 h%$
b110 b%$
b101 \%$
b100 V%$
b11 P%$
b10 J%$
b1 D%$
b0 >%$
b10 7%$
b111 1%$
b110 +%$
b101 %%$
b100 }$$
b11 w$$
b10 q$$
b1 k$$
b0 e$$
b1 ^$$
b111 X$$
b110 R$$
b101 L$$
b100 F$$
b11 @$$
b10 :$$
b1 4$$
b0 .$$
b0 '$$
b1110111 "$$
b111 z#$
b110 t#$
b101 n#$
b100 h#$
b11 b#$
b10 \#$
b1 V#$
b0 P#$
b11 I#$
b111 C#$
b110 =#$
b101 7#$
b100 1#$
b11 +#$
b10 %#$
b1 }"$
b0 w"$
b10 p"$
b111 j"$
b110 d"$
b101 ^"$
b100 X"$
b11 R"$
b10 L"$
b1 F"$
b0 @"$
b1 9"$
b111 3"$
b110 -"$
b101 '"$
b100 !"$
b11 y!$
b10 s!$
b1 m!$
b0 g!$
b0 `!$
b1110110 [!$
b111 U!$
b110 O!$
b101 I!$
b100 C!$
b11 =!$
b10 7!$
b1 1!$
b0 +!$
b11 $!$
b111 |~#
b110 v~#
b101 p~#
b100 j~#
b11 d~#
b10 ^~#
b1 X~#
b0 R~#
b10 K~#
b111 E~#
b110 ?~#
b101 9~#
b100 3~#
b11 -~#
b10 '~#
b1 !~#
b0 y}#
b1 r}#
b111 l}#
b110 f}#
b101 `}#
b100 Z}#
b11 T}#
b10 N}#
b1 H}#
b0 B}#
b0 ;}#
b1110101 6}#
b111 0}#
b110 *}#
b101 $}#
b100 ||#
b11 v|#
b10 p|#
b1 j|#
b0 d|#
b11 ]|#
b111 W|#
b110 Q|#
b101 K|#
b100 E|#
b11 ?|#
b10 9|#
b1 3|#
b0 -|#
b10 &|#
b111 ~{#
b110 x{#
b101 r{#
b100 l{#
b11 f{#
b10 `{#
b1 Z{#
b0 T{#
b1 M{#
b111 G{#
b110 A{#
b101 ;{#
b100 5{#
b11 /{#
b10 ){#
b1 #{#
b0 {z#
b0 tz#
b1110100 oz#
b111 iz#
b110 cz#
b101 ]z#
b100 Wz#
b11 Qz#
b10 Kz#
b1 Ez#
b0 ?z#
b11 8z#
b111 2z#
b110 ,z#
b101 &z#
b100 ~y#
b11 xy#
b10 ry#
b1 ly#
b0 fy#
b10 _y#
b111 Yy#
b110 Sy#
b101 My#
b100 Gy#
b11 Ay#
b10 ;y#
b1 5y#
b0 /y#
b1 (y#
b111 "y#
b110 zx#
b101 tx#
b100 nx#
b11 hx#
b10 bx#
b1 \x#
b0 Vx#
b0 Ox#
b1110011 Jx#
b111 Dx#
b110 >x#
b101 8x#
b100 2x#
b11 ,x#
b10 &x#
b1 ~w#
b0 xw#
b11 qw#
b111 kw#
b110 ew#
b101 _w#
b100 Yw#
b11 Sw#
b10 Mw#
b1 Gw#
b0 Aw#
b10 :w#
b111 4w#
b110 .w#
b101 (w#
b100 "w#
b11 zv#
b10 tv#
b1 nv#
b0 hv#
b1 av#
b111 [v#
b110 Uv#
b101 Ov#
b100 Iv#
b11 Cv#
b10 =v#
b1 7v#
b0 1v#
b0 *v#
b1110010 %v#
b111 }u#
b110 wu#
b101 qu#
b100 ku#
b11 eu#
b10 _u#
b1 Yu#
b0 Su#
b11 Lu#
b111 Fu#
b110 @u#
b101 :u#
b100 4u#
b11 .u#
b10 (u#
b1 "u#
b0 zt#
b10 st#
b111 mt#
b110 gt#
b101 at#
b100 [t#
b11 Ut#
b10 Ot#
b1 It#
b0 Ct#
b1 <t#
b111 6t#
b110 0t#
b101 *t#
b100 $t#
b11 |s#
b10 vs#
b1 ps#
b0 js#
b0 cs#
b1110001 ^s#
b111 Xs#
b110 Rs#
b101 Ls#
b100 Fs#
b11 @s#
b10 :s#
b1 4s#
b0 .s#
b11 's#
b111 !s#
b110 yr#
b101 sr#
b100 mr#
b11 gr#
b10 ar#
b1 [r#
b0 Ur#
b10 Nr#
b111 Hr#
b110 Br#
b101 <r#
b100 6r#
b11 0r#
b10 *r#
b1 $r#
b0 |q#
b1 uq#
b111 oq#
b110 iq#
b101 cq#
b100 ]q#
b11 Wq#
b10 Qq#
b1 Kq#
b0 Eq#
b0 >q#
b1110000 9q#
b111 3q#
b110 -q#
b101 'q#
b100 !q#
b11 yp#
b10 sp#
b1 mp#
b0 gp#
b11 `p#
b111 Zp#
b110 Tp#
b101 Np#
b100 Hp#
b11 Bp#
b10 <p#
b1 6p#
b0 0p#
b10 )p#
b111 #p#
b110 {o#
b101 uo#
b100 oo#
b11 io#
b10 co#
b1 ]o#
b0 Wo#
b1 Po#
b111 Jo#
b110 Do#
b101 >o#
b100 8o#
b11 2o#
b10 ,o#
b1 &o#
b0 ~n#
b0 wn#
b1101111 rn#
b111 ln#
b110 fn#
b101 `n#
b100 Zn#
b11 Tn#
b10 Nn#
b1 Hn#
b0 Bn#
b11 ;n#
b111 5n#
b110 /n#
b101 )n#
b100 #n#
b11 {m#
b10 um#
b1 om#
b0 im#
b10 bm#
b111 \m#
b110 Vm#
b101 Pm#
b100 Jm#
b11 Dm#
b10 >m#
b1 8m#
b0 2m#
b1 +m#
b111 %m#
b110 }l#
b101 wl#
b100 ql#
b11 kl#
b10 el#
b1 _l#
b0 Yl#
b0 Rl#
b1101110 Ml#
b111 Gl#
b110 Al#
b101 ;l#
b100 5l#
b11 /l#
b10 )l#
b1 #l#
b0 {k#
b11 tk#
b111 nk#
b110 hk#
b101 bk#
b100 \k#
b11 Vk#
b10 Pk#
b1 Jk#
b0 Dk#
b10 =k#
b111 7k#
b110 1k#
b101 +k#
b100 %k#
b11 }j#
b10 wj#
b1 qj#
b0 kj#
b1 dj#
b111 ^j#
b110 Xj#
b101 Rj#
b100 Lj#
b11 Fj#
b10 @j#
b1 :j#
b0 4j#
b0 -j#
b1101101 (j#
b111 "j#
b110 zi#
b101 ti#
b100 ni#
b11 hi#
b10 bi#
b1 \i#
b0 Vi#
b11 Oi#
b111 Ii#
b110 Ci#
b101 =i#
b100 7i#
b11 1i#
b10 +i#
b1 %i#
b0 }h#
b10 vh#
b111 ph#
b110 jh#
b101 dh#
b100 ^h#
b11 Xh#
b10 Rh#
b1 Lh#
b0 Fh#
b1 ?h#
b111 9h#
b110 3h#
b101 -h#
b100 'h#
b11 !h#
b10 yg#
b1 sg#
b0 mg#
b0 fg#
b1101100 ag#
b111 [g#
b110 Ug#
b101 Og#
b100 Ig#
b11 Cg#
b10 =g#
b1 7g#
b0 1g#
b11 *g#
b111 $g#
b110 |f#
b101 vf#
b100 pf#
b11 jf#
b10 df#
b1 ^f#
b0 Xf#
b10 Qf#
b111 Kf#
b110 Ef#
b101 ?f#
b100 9f#
b11 3f#
b10 -f#
b1 'f#
b0 !f#
b1 xe#
b111 re#
b110 le#
b101 fe#
b100 `e#
b11 Ze#
b10 Te#
b1 Ne#
b0 He#
b0 Ae#
b1101011 <e#
b111 6e#
b110 0e#
b101 *e#
b100 $e#
b11 |d#
b10 vd#
b1 pd#
b0 jd#
b11 cd#
b111 ]d#
b110 Wd#
b101 Qd#
b100 Kd#
b11 Ed#
b10 ?d#
b1 9d#
b0 3d#
b10 ,d#
b111 &d#
b110 ~c#
b101 xc#
b100 rc#
b11 lc#
b10 fc#
b1 `c#
b0 Zc#
b1 Sc#
b111 Mc#
b110 Gc#
b101 Ac#
b100 ;c#
b11 5c#
b10 /c#
b1 )c#
b0 #c#
b0 zb#
b1101010 ub#
b111 ob#
b110 ib#
b101 cb#
b100 ]b#
b11 Wb#
b10 Qb#
b1 Kb#
b0 Eb#
b11 >b#
b111 8b#
b110 2b#
b101 ,b#
b100 &b#
b11 ~a#
b10 xa#
b1 ra#
b0 la#
b10 ea#
b111 _a#
b110 Ya#
b101 Sa#
b100 Ma#
b11 Ga#
b10 Aa#
b1 ;a#
b0 5a#
b1 .a#
b111 (a#
b110 "a#
b101 z`#
b100 t`#
b11 n`#
b10 h`#
b1 b`#
b0 \`#
b0 U`#
b1101001 P`#
b111 J`#
b110 D`#
b101 >`#
b100 8`#
b11 2`#
b10 ,`#
b1 &`#
b0 ~_#
b11 w_#
b111 q_#
b110 k_#
b101 e_#
b100 __#
b11 Y_#
b10 S_#
b1 M_#
b0 G_#
b10 @_#
b111 :_#
b110 4_#
b101 ._#
b100 (_#
b11 "_#
b10 z^#
b1 t^#
b0 n^#
b1 g^#
b111 a^#
b110 [^#
b101 U^#
b100 O^#
b11 I^#
b10 C^#
b1 =^#
b0 7^#
b0 0^#
b1101000 +^#
b111 %^#
b110 }]#
b101 w]#
b100 q]#
b11 k]#
b10 e]#
b1 _]#
b0 Y]#
b11 R]#
b111 L]#
b110 F]#
b101 @]#
b100 :]#
b11 4]#
b10 .]#
b1 (]#
b0 "]#
b10 y\#
b111 s\#
b110 m\#
b101 g\#
b100 a\#
b11 [\#
b10 U\#
b1 O\#
b0 I\#
b1 B\#
b111 <\#
b110 6\#
b101 0\#
b100 *\#
b11 $\#
b10 |[#
b1 v[#
b0 p[#
b0 i[#
b1100111 d[#
b111 ^[#
b110 X[#
b101 R[#
b100 L[#
b11 F[#
b10 @[#
b1 :[#
b0 4[#
b11 -[#
b111 '[#
b110 ![#
b101 yZ#
b100 sZ#
b11 mZ#
b10 gZ#
b1 aZ#
b0 [Z#
b10 TZ#
b111 NZ#
b110 HZ#
b101 BZ#
b100 <Z#
b11 6Z#
b10 0Z#
b1 *Z#
b0 $Z#
b1 {Y#
b111 uY#
b110 oY#
b101 iY#
b100 cY#
b11 ]Y#
b10 WY#
b1 QY#
b0 KY#
b0 DY#
b1100110 ?Y#
b111 9Y#
b110 3Y#
b101 -Y#
b100 'Y#
b11 !Y#
b10 yX#
b1 sX#
b0 mX#
b11 fX#
b111 `X#
b110 ZX#
b101 TX#
b100 NX#
b11 HX#
b10 BX#
b1 <X#
b0 6X#
b10 /X#
b111 )X#
b110 #X#
b101 {W#
b100 uW#
b11 oW#
b10 iW#
b1 cW#
b0 ]W#
b1 VW#
b111 PW#
b110 JW#
b101 DW#
b100 >W#
b11 8W#
b10 2W#
b1 ,W#
b0 &W#
b0 }V#
b1100101 xV#
b111 rV#
b110 lV#
b101 fV#
b100 `V#
b11 ZV#
b10 TV#
b1 NV#
b0 HV#
b11 AV#
b111 ;V#
b110 5V#
b101 /V#
b100 )V#
b11 #V#
b10 {U#
b1 uU#
b0 oU#
b10 hU#
b111 bU#
b110 \U#
b101 VU#
b100 PU#
b11 JU#
b10 DU#
b1 >U#
b0 8U#
b1 1U#
b111 +U#
b110 %U#
b101 }T#
b100 wT#
b11 qT#
b10 kT#
b1 eT#
b0 _T#
b0 XT#
b1100100 ST#
b111 MT#
b110 GT#
b101 AT#
b100 ;T#
b11 5T#
b10 /T#
b1 )T#
b0 #T#
b11 zS#
b111 tS#
b110 nS#
b101 hS#
b100 bS#
b11 \S#
b10 VS#
b1 PS#
b0 JS#
b10 CS#
b111 =S#
b110 7S#
b101 1S#
b100 +S#
b11 %S#
b10 }R#
b1 wR#
b0 qR#
b1 jR#
b111 dR#
b110 ^R#
b101 XR#
b100 RR#
b11 LR#
b10 FR#
b1 @R#
b0 :R#
b0 3R#
b1100011 .R#
b111 (R#
b110 "R#
b101 zQ#
b100 tQ#
b11 nQ#
b10 hQ#
b1 bQ#
b0 \Q#
b11 UQ#
b111 OQ#
b110 IQ#
b101 CQ#
b100 =Q#
b11 7Q#
b10 1Q#
b1 +Q#
b0 %Q#
b10 |P#
b111 vP#
b110 pP#
b101 jP#
b100 dP#
b11 ^P#
b10 XP#
b1 RP#
b0 LP#
b1 EP#
b111 ?P#
b110 9P#
b101 3P#
b100 -P#
b11 'P#
b10 !P#
b1 yO#
b0 sO#
b0 lO#
b1100010 gO#
b111 aO#
b110 [O#
b101 UO#
b100 OO#
b11 IO#
b10 CO#
b1 =O#
b0 7O#
b11 0O#
b111 *O#
b110 $O#
b101 |N#
b100 vN#
b11 pN#
b10 jN#
b1 dN#
b0 ^N#
b10 WN#
b111 QN#
b110 KN#
b101 EN#
b100 ?N#
b11 9N#
b10 3N#
b1 -N#
b0 'N#
b1 ~M#
b111 xM#
b110 rM#
b101 lM#
b100 fM#
b11 `M#
b10 ZM#
b1 TM#
b0 NM#
b0 GM#
b1100001 BM#
b111 <M#
b110 6M#
b101 0M#
b100 *M#
b11 $M#
b10 |L#
b1 vL#
b0 pL#
b11 iL#
b111 cL#
b110 ]L#
b101 WL#
b100 QL#
b11 KL#
b10 EL#
b1 ?L#
b0 9L#
b10 2L#
b111 ,L#
b110 &L#
b101 ~K#
b100 xK#
b11 rK#
b10 lK#
b1 fK#
b0 `K#
b1 YK#
b111 SK#
b110 MK#
b101 GK#
b100 AK#
b11 ;K#
b10 5K#
b1 /K#
b0 )K#
b0 "K#
b1100000 {J#
b111 uJ#
b110 oJ#
b101 iJ#
b100 cJ#
b11 ]J#
b10 WJ#
b1 QJ#
b0 KJ#
b11 DJ#
b111 >J#
b110 8J#
b101 2J#
b100 ,J#
b11 &J#
b10 ~I#
b1 xI#
b0 rI#
b10 kI#
b111 eI#
b110 _I#
b101 YI#
b100 SI#
b11 MI#
b10 GI#
b1 AI#
b0 ;I#
b1 4I#
b111 .I#
b110 (I#
b101 "I#
b100 zH#
b11 tH#
b10 nH#
b1 hH#
b0 bH#
b0 [H#
b1011111 VH#
b111 PH#
b110 JH#
b101 DH#
b100 >H#
b11 8H#
b10 2H#
b1 ,H#
b0 &H#
b11 }G#
b111 wG#
b110 qG#
b101 kG#
b100 eG#
b11 _G#
b10 YG#
b1 SG#
b0 MG#
b10 FG#
b111 @G#
b110 :G#
b101 4G#
b100 .G#
b11 (G#
b10 "G#
b1 zF#
b0 tF#
b1 mF#
b111 gF#
b110 aF#
b101 [F#
b100 UF#
b11 OF#
b10 IF#
b1 CF#
b0 =F#
b0 6F#
b1011110 1F#
b111 +F#
b110 %F#
b101 }E#
b100 wE#
b11 qE#
b10 kE#
b1 eE#
b0 _E#
b11 XE#
b111 RE#
b110 LE#
b101 FE#
b100 @E#
b11 :E#
b10 4E#
b1 .E#
b0 (E#
b10 !E#
b111 yD#
b110 sD#
b101 mD#
b100 gD#
b11 aD#
b10 [D#
b1 UD#
b0 OD#
b1 HD#
b111 BD#
b110 <D#
b101 6D#
b100 0D#
b11 *D#
b10 $D#
b1 |C#
b0 vC#
b0 oC#
b1011101 jC#
b111 dC#
b110 ^C#
b101 XC#
b100 RC#
b11 LC#
b10 FC#
b1 @C#
b0 :C#
b11 3C#
b111 -C#
b110 'C#
b101 !C#
b100 yB#
b11 sB#
b10 mB#
b1 gB#
b0 aB#
b10 ZB#
b111 TB#
b110 NB#
b101 HB#
b100 BB#
b11 <B#
b10 6B#
b1 0B#
b0 *B#
b1 #B#
b111 {A#
b110 uA#
b101 oA#
b100 iA#
b11 cA#
b10 ]A#
b1 WA#
b0 QA#
b0 JA#
b1011100 EA#
b111 ?A#
b110 9A#
b101 3A#
b100 -A#
b11 'A#
b10 !A#
b1 y@#
b0 s@#
b11 l@#
b111 f@#
b110 `@#
b101 Z@#
b100 T@#
b11 N@#
b10 H@#
b1 B@#
b0 <@#
b10 5@#
b111 /@#
b110 )@#
b101 #@#
b100 {?#
b11 u?#
b10 o?#
b1 i?#
b0 c?#
b1 \?#
b111 V?#
b110 P?#
b101 J?#
b100 D?#
b11 >?#
b10 8?#
b1 2?#
b0 ,?#
b0 %?#
b1011011 ~>#
b111 x>#
b110 r>#
b101 l>#
b100 f>#
b11 `>#
b10 Z>#
b1 T>#
b0 N>#
b11 G>#
b111 A>#
b110 ;>#
b101 5>#
b100 />#
b11 )>#
b10 #>#
b1 {=#
b0 u=#
b10 n=#
b111 h=#
b110 b=#
b101 \=#
b100 V=#
b11 P=#
b10 J=#
b1 D=#
b0 >=#
b1 7=#
b111 1=#
b110 +=#
b101 %=#
b100 }<#
b11 w<#
b10 q<#
b1 k<#
b0 e<#
b0 ^<#
b1011010 Y<#
b111 S<#
b110 M<#
b101 G<#
b100 A<#
b11 ;<#
b10 5<#
b1 /<#
b0 )<#
b11 "<#
b111 z;#
b110 t;#
b101 n;#
b100 h;#
b11 b;#
b10 \;#
b1 V;#
b0 P;#
b10 I;#
b111 C;#
b110 =;#
b101 7;#
b100 1;#
b11 +;#
b10 %;#
b1 }:#
b0 w:#
b1 p:#
b111 j:#
b110 d:#
b101 ^:#
b100 X:#
b11 R:#
b10 L:#
b1 F:#
b0 @:#
b0 9:#
b1011001 4:#
b111 .:#
b110 (:#
b101 ":#
b100 z9#
b11 t9#
b10 n9#
b1 h9#
b0 b9#
b11 [9#
b111 U9#
b110 O9#
b101 I9#
b100 C9#
b11 =9#
b10 79#
b1 19#
b0 +9#
b10 $9#
b111 |8#
b110 v8#
b101 p8#
b100 j8#
b11 d8#
b10 ^8#
b1 X8#
b0 R8#
b1 K8#
b111 E8#
b110 ?8#
b101 98#
b100 38#
b11 -8#
b10 '8#
b1 !8#
b0 y7#
b0 r7#
b1011000 m7#
b111 g7#
b110 a7#
b101 [7#
b100 U7#
b11 O7#
b10 I7#
b1 C7#
b0 =7#
b11 67#
b111 07#
b110 *7#
b101 $7#
b100 |6#
b11 v6#
b10 p6#
b1 j6#
b0 d6#
b10 ]6#
b111 W6#
b110 Q6#
b101 K6#
b100 E6#
b11 ?6#
b10 96#
b1 36#
b0 -6#
b1 &6#
b111 ~5#
b110 x5#
b101 r5#
b100 l5#
b11 f5#
b10 `5#
b1 Z5#
b0 T5#
b0 M5#
b1010111 H5#
b111 B5#
b110 <5#
b101 65#
b100 05#
b11 *5#
b10 $5#
b1 |4#
b0 v4#
b11 o4#
b111 i4#
b110 c4#
b101 ]4#
b100 W4#
b11 Q4#
b10 K4#
b1 E4#
b0 ?4#
b10 84#
b111 24#
b110 ,4#
b101 &4#
b100 ~3#
b11 x3#
b10 r3#
b1 l3#
b0 f3#
b1 _3#
b111 Y3#
b110 S3#
b101 M3#
b100 G3#
b11 A3#
b10 ;3#
b1 53#
b0 /3#
b0 (3#
b1010110 #3#
b111 {2#
b110 u2#
b101 o2#
b100 i2#
b11 c2#
b10 ]2#
b1 W2#
b0 Q2#
b11 J2#
b111 D2#
b110 >2#
b101 82#
b100 22#
b11 ,2#
b10 &2#
b1 ~1#
b0 x1#
b10 q1#
b111 k1#
b110 e1#
b101 _1#
b100 Y1#
b11 S1#
b10 M1#
b1 G1#
b0 A1#
b1 :1#
b111 41#
b110 .1#
b101 (1#
b100 "1#
b11 z0#
b10 t0#
b1 n0#
b0 h0#
b0 a0#
b1010101 \0#
b111 V0#
b110 P0#
b101 J0#
b100 D0#
b11 >0#
b10 80#
b1 20#
b0 ,0#
b11 %0#
b111 }/#
b110 w/#
b101 q/#
b100 k/#
b11 e/#
b10 _/#
b1 Y/#
b0 S/#
b10 L/#
b111 F/#
b110 @/#
b101 :/#
b100 4/#
b11 ./#
b10 (/#
b1 "/#
b0 z.#
b1 s.#
b111 m.#
b110 g.#
b101 a.#
b100 [.#
b11 U.#
b10 O.#
b1 I.#
b0 C.#
b0 <.#
b1010100 7.#
b111 1.#
b110 +.#
b101 %.#
b100 }-#
b11 w-#
b10 q-#
b1 k-#
b0 e-#
b11 ^-#
b111 X-#
b110 R-#
b101 L-#
b100 F-#
b11 @-#
b10 :-#
b1 4-#
b0 .-#
b10 '-#
b111 !-#
b110 y,#
b101 s,#
b100 m,#
b11 g,#
b10 a,#
b1 [,#
b0 U,#
b1 N,#
b111 H,#
b110 B,#
b101 <,#
b100 6,#
b11 0,#
b10 *,#
b1 $,#
b0 |+#
b0 u+#
b1010011 p+#
b111 j+#
b110 d+#
b101 ^+#
b100 X+#
b11 R+#
b10 L+#
b1 F+#
b0 @+#
b11 9+#
b111 3+#
b110 -+#
b101 '+#
b100 !+#
b11 y*#
b10 s*#
b1 m*#
b0 g*#
b10 `*#
b111 Z*#
b110 T*#
b101 N*#
b100 H*#
b11 B*#
b10 <*#
b1 6*#
b0 0*#
b1 )*#
b111 #*#
b110 {)#
b101 u)#
b100 o)#
b11 i)#
b10 c)#
b1 ])#
b0 W)#
b0 P)#
b1010010 K)#
b111 E)#
b110 ?)#
b101 9)#
b100 3)#
b11 -)#
b10 ')#
b1 !)#
b0 y(#
b11 r(#
b111 l(#
b110 f(#
b101 `(#
b100 Z(#
b11 T(#
b10 N(#
b1 H(#
b0 B(#
b10 ;(#
b111 5(#
b110 /(#
b101 )(#
b100 #(#
b11 {'#
b10 u'#
b1 o'#
b0 i'#
b1 b'#
b111 \'#
b110 V'#
b101 P'#
b100 J'#
b11 D'#
b10 >'#
b1 8'#
b0 2'#
b0 +'#
b1010001 &'#
b111 ~&#
b110 x&#
b101 r&#
b100 l&#
b11 f&#
b10 `&#
b1 Z&#
b0 T&#
b11 M&#
b111 G&#
b110 A&#
b101 ;&#
b100 5&#
b11 /&#
b10 )&#
b1 #&#
b0 {%#
b10 t%#
b111 n%#
b110 h%#
b101 b%#
b100 \%#
b11 V%#
b10 P%#
b1 J%#
b0 D%#
b1 =%#
b111 7%#
b110 1%#
b101 +%#
b100 %%#
b11 }$#
b10 w$#
b1 q$#
b0 k$#
b0 d$#
b1010000 _$#
b111 Y$#
b110 S$#
b101 M$#
b100 G$#
b11 A$#
b10 ;$#
b1 5$#
b0 /$#
b11 ($#
b111 "$#
b110 z##
b101 t##
b100 n##
b11 h##
b10 b##
b1 \##
b0 V##
b10 O##
b111 I##
b110 C##
b101 =##
b100 7##
b11 1##
b10 +##
b1 %##
b0 }"#
b1 v"#
b111 p"#
b110 j"#
b101 d"#
b100 ^"#
b11 X"#
b10 R"#
b1 L"#
b0 F"#
b0 ?"#
b1001111 :"#
b111 4"#
b110 ."#
b101 ("#
b100 ""#
b11 z!#
b10 t!#
b1 n!#
b0 h!#
b11 a!#
b111 [!#
b110 U!#
b101 O!#
b100 I!#
b11 C!#
b10 =!#
b1 7!#
b0 1!#
b10 *!#
b111 $!#
b110 |~"
b101 v~"
b100 p~"
b11 j~"
b10 d~"
b1 ^~"
b0 X~"
b1 Q~"
b111 K~"
b110 E~"
b101 ?~"
b100 9~"
b11 3~"
b10 -~"
b1 '~"
b0 !~"
b0 x}"
b1001110 s}"
b111 m}"
b110 g}"
b101 a}"
b100 [}"
b11 U}"
b10 O}"
b1 I}"
b0 C}"
b11 <}"
b111 6}"
b110 0}"
b101 *}"
b100 $}"
b11 ||"
b10 v|"
b1 p|"
b0 j|"
b10 c|"
b111 ]|"
b110 W|"
b101 Q|"
b100 K|"
b11 E|"
b10 ?|"
b1 9|"
b0 3|"
b1 ,|"
b111 &|"
b110 ~{"
b101 x{"
b100 r{"
b11 l{"
b10 f{"
b1 `{"
b0 Z{"
b0 S{"
b1001101 N{"
b111 H{"
b110 B{"
b101 <{"
b100 6{"
b11 0{"
b10 *{"
b1 ${"
b0 |z"
b11 uz"
b111 oz"
b110 iz"
b101 cz"
b100 ]z"
b11 Wz"
b10 Qz"
b1 Kz"
b0 Ez"
b10 >z"
b111 8z"
b110 2z"
b101 ,z"
b100 &z"
b11 ~y"
b10 xy"
b1 ry"
b0 ly"
b1 ey"
b111 _y"
b110 Yy"
b101 Sy"
b100 My"
b11 Gy"
b10 Ay"
b1 ;y"
b0 5y"
b0 .y"
b1001100 )y"
b111 #y"
b110 {x"
b101 ux"
b100 ox"
b11 ix"
b10 cx"
b1 ]x"
b0 Wx"
b11 Px"
b111 Jx"
b110 Dx"
b101 >x"
b100 8x"
b11 2x"
b10 ,x"
b1 &x"
b0 ~w"
b10 ww"
b111 qw"
b110 kw"
b101 ew"
b100 _w"
b11 Yw"
b10 Sw"
b1 Mw"
b0 Gw"
b1 @w"
b111 :w"
b110 4w"
b101 .w"
b100 (w"
b11 "w"
b10 zv"
b1 tv"
b0 nv"
b0 gv"
b1001011 bv"
b111 \v"
b110 Vv"
b101 Pv"
b100 Jv"
b11 Dv"
b10 >v"
b1 8v"
b0 2v"
b11 +v"
b111 %v"
b110 }u"
b101 wu"
b100 qu"
b11 ku"
b10 eu"
b1 _u"
b0 Yu"
b10 Ru"
b111 Lu"
b110 Fu"
b101 @u"
b100 :u"
b11 4u"
b10 .u"
b1 (u"
b0 "u"
b1 yt"
b111 st"
b110 mt"
b101 gt"
b100 at"
b11 [t"
b10 Ut"
b1 Ot"
b0 It"
b0 Bt"
b1001010 =t"
b111 7t"
b110 1t"
b101 +t"
b100 %t"
b11 }s"
b10 ws"
b1 qs"
b0 ks"
b11 ds"
b111 ^s"
b110 Xs"
b101 Rs"
b100 Ls"
b11 Fs"
b10 @s"
b1 :s"
b0 4s"
b10 -s"
b111 's"
b110 !s"
b101 yr"
b100 sr"
b11 mr"
b10 gr"
b1 ar"
b0 [r"
b1 Tr"
b111 Nr"
b110 Hr"
b101 Br"
b100 <r"
b11 6r"
b10 0r"
b1 *r"
b0 $r"
b0 {q"
b1001001 vq"
b111 pq"
b110 jq"
b101 dq"
b100 ^q"
b11 Xq"
b10 Rq"
b1 Lq"
b0 Fq"
b11 ?q"
b111 9q"
b110 3q"
b101 -q"
b100 'q"
b11 !q"
b10 yp"
b1 sp"
b0 mp"
b10 fp"
b111 `p"
b110 Zp"
b101 Tp"
b100 Np"
b11 Hp"
b10 Bp"
b1 <p"
b0 6p"
b1 /p"
b111 )p"
b110 #p"
b101 {o"
b100 uo"
b11 oo"
b10 io"
b1 co"
b0 ]o"
b0 Vo"
b1001000 Qo"
b111 Ko"
b110 Eo"
b101 ?o"
b100 9o"
b11 3o"
b10 -o"
b1 'o"
b0 !o"
b11 xn"
b111 rn"
b110 ln"
b101 fn"
b100 `n"
b11 Zn"
b10 Tn"
b1 Nn"
b0 Hn"
b10 An"
b111 ;n"
b110 5n"
b101 /n"
b100 )n"
b11 #n"
b10 {m"
b1 um"
b0 om"
b1 hm"
b111 bm"
b110 \m"
b101 Vm"
b100 Pm"
b11 Jm"
b10 Dm"
b1 >m"
b0 8m"
b0 1m"
b1000111 ,m"
b111 &m"
b110 ~l"
b101 xl"
b100 rl"
b11 ll"
b10 fl"
b1 `l"
b0 Zl"
b11 Sl"
b111 Ml"
b110 Gl"
b101 Al"
b100 ;l"
b11 5l"
b10 /l"
b1 )l"
b0 #l"
b10 zk"
b111 tk"
b110 nk"
b101 hk"
b100 bk"
b11 \k"
b10 Vk"
b1 Pk"
b0 Jk"
b1 Ck"
b111 =k"
b110 7k"
b101 1k"
b100 +k"
b11 %k"
b10 }j"
b1 wj"
b0 qj"
b0 jj"
b1000110 ej"
b111 _j"
b110 Yj"
b101 Sj"
b100 Mj"
b11 Gj"
b10 Aj"
b1 ;j"
b0 5j"
b11 .j"
b111 (j"
b110 "j"
b101 zi"
b100 ti"
b11 ni"
b10 hi"
b1 bi"
b0 \i"
b10 Ui"
b111 Oi"
b110 Ii"
b101 Ci"
b100 =i"
b11 7i"
b10 1i"
b1 +i"
b0 %i"
b1 |h"
b111 vh"
b110 ph"
b101 jh"
b100 dh"
b11 ^h"
b10 Xh"
b1 Rh"
b0 Lh"
b0 Eh"
b1000101 @h"
b111 :h"
b110 4h"
b101 .h"
b100 (h"
b11 "h"
b10 zg"
b1 tg"
b0 ng"
b11 gg"
b111 ag"
b110 [g"
b101 Ug"
b100 Og"
b11 Ig"
b10 Cg"
b1 =g"
b0 7g"
b10 0g"
b111 *g"
b110 $g"
b101 |f"
b100 vf"
b11 pf"
b10 jf"
b1 df"
b0 ^f"
b1 Wf"
b111 Qf"
b110 Kf"
b101 Ef"
b100 ?f"
b11 9f"
b10 3f"
b1 -f"
b0 'f"
b0 ~e"
b1000100 ye"
b111 se"
b110 me"
b101 ge"
b100 ae"
b11 [e"
b10 Ue"
b1 Oe"
b0 Ie"
b11 Be"
b111 <e"
b110 6e"
b101 0e"
b100 *e"
b11 $e"
b10 |d"
b1 vd"
b0 pd"
b10 id"
b111 cd"
b110 ]d"
b101 Wd"
b100 Qd"
b11 Kd"
b10 Ed"
b1 ?d"
b0 9d"
b1 2d"
b111 ,d"
b110 &d"
b101 ~c"
b100 xc"
b11 rc"
b10 lc"
b1 fc"
b0 `c"
b0 Yc"
b1000011 Tc"
b111 Nc"
b110 Hc"
b101 Bc"
b100 <c"
b11 6c"
b10 0c"
b1 *c"
b0 $c"
b11 {b"
b111 ub"
b110 ob"
b101 ib"
b100 cb"
b11 ]b"
b10 Wb"
b1 Qb"
b0 Kb"
b10 Db"
b111 >b"
b110 8b"
b101 2b"
b100 ,b"
b11 &b"
b10 ~a"
b1 xa"
b0 ra"
b1 ka"
b111 ea"
b110 _a"
b101 Ya"
b100 Sa"
b11 Ma"
b10 Ga"
b1 Aa"
b0 ;a"
b0 4a"
b1000010 /a"
b111 )a"
b110 #a"
b101 {`"
b100 u`"
b11 o`"
b10 i`"
b1 c`"
b0 ]`"
b11 V`"
b111 P`"
b110 J`"
b101 D`"
b100 >`"
b11 8`"
b10 2`"
b1 ,`"
b0 &`"
b10 }_"
b111 w_"
b110 q_"
b101 k_"
b100 e_"
b11 __"
b10 Y_"
b1 S_"
b0 M_"
b1 F_"
b111 @_"
b110 :_"
b101 4_"
b100 ._"
b11 (_"
b10 "_"
b1 z^"
b0 t^"
b0 m^"
b1000001 h^"
b111 b^"
b110 \^"
b101 V^"
b100 P^"
b11 J^"
b10 D^"
b1 >^"
b0 8^"
b11 1^"
b111 +^"
b110 %^"
b101 }]"
b100 w]"
b11 q]"
b10 k]"
b1 e]"
b0 _]"
b10 X]"
b111 R]"
b110 L]"
b101 F]"
b100 @]"
b11 :]"
b10 4]"
b1 .]"
b0 (]"
b1 !]"
b111 y\"
b110 s\"
b101 m\"
b100 g\"
b11 a\"
b10 [\"
b1 U\"
b0 O\"
b0 H\"
b1000000 C\"
b111 =\"
b110 7\"
b101 1\"
b100 +\"
b11 %\"
b10 }["
b1 w["
b0 q["
b11 j["
b111 d["
b110 ^["
b101 X["
b100 R["
b11 L["
b10 F["
b1 @["
b0 :["
b10 3["
b111 -["
b110 '["
b101 !["
b100 yZ"
b11 sZ"
b10 mZ"
b1 gZ"
b0 aZ"
b1 ZZ"
b111 TZ"
b110 NZ"
b101 HZ"
b100 BZ"
b11 <Z"
b10 6Z"
b1 0Z"
b0 *Z"
b0 #Z"
b111111 |Y"
b111 vY"
b110 pY"
b101 jY"
b100 dY"
b11 ^Y"
b10 XY"
b1 RY"
b0 LY"
b11 EY"
b111 ?Y"
b110 9Y"
b101 3Y"
b100 -Y"
b11 'Y"
b10 !Y"
b1 yX"
b0 sX"
b10 lX"
b111 fX"
b110 `X"
b101 ZX"
b100 TX"
b11 NX"
b10 HX"
b1 BX"
b0 <X"
b1 5X"
b111 /X"
b110 )X"
b101 #X"
b100 {W"
b11 uW"
b10 oW"
b1 iW"
b0 cW"
b0 \W"
b111110 WW"
b111 QW"
b110 KW"
b101 EW"
b100 ?W"
b11 9W"
b10 3W"
b1 -W"
b0 'W"
b11 ~V"
b111 xV"
b110 rV"
b101 lV"
b100 fV"
b11 `V"
b10 ZV"
b1 TV"
b0 NV"
b10 GV"
b111 AV"
b110 ;V"
b101 5V"
b100 /V"
b11 )V"
b10 #V"
b1 {U"
b0 uU"
b1 nU"
b111 hU"
b110 bU"
b101 \U"
b100 VU"
b11 PU"
b10 JU"
b1 DU"
b0 >U"
b0 7U"
b111101 2U"
b111 ,U"
b110 &U"
b101 ~T"
b100 xT"
b11 rT"
b10 lT"
b1 fT"
b0 `T"
b11 YT"
b111 ST"
b110 MT"
b101 GT"
b100 AT"
b11 ;T"
b10 5T"
b1 /T"
b0 )T"
b10 "T"
b111 zS"
b110 tS"
b101 nS"
b100 hS"
b11 bS"
b10 \S"
b1 VS"
b0 PS"
b1 IS"
b111 CS"
b110 =S"
b101 7S"
b100 1S"
b11 +S"
b10 %S"
b1 }R"
b0 wR"
b0 pR"
b111100 kR"
b111 eR"
b110 _R"
b101 YR"
b100 SR"
b11 MR"
b10 GR"
b1 AR"
b0 ;R"
b11 4R"
b111 .R"
b110 (R"
b101 "R"
b100 zQ"
b11 tQ"
b10 nQ"
b1 hQ"
b0 bQ"
b10 [Q"
b111 UQ"
b110 OQ"
b101 IQ"
b100 CQ"
b11 =Q"
b10 7Q"
b1 1Q"
b0 +Q"
b1 $Q"
b111 |P"
b110 vP"
b101 pP"
b100 jP"
b11 dP"
b10 ^P"
b1 XP"
b0 RP"
b0 KP"
b111011 FP"
b111 @P"
b110 :P"
b101 4P"
b100 .P"
b11 (P"
b10 "P"
b1 zO"
b0 tO"
b11 mO"
b111 gO"
b110 aO"
b101 [O"
b100 UO"
b11 OO"
b10 IO"
b1 CO"
b0 =O"
b10 6O"
b111 0O"
b110 *O"
b101 $O"
b100 |N"
b11 vN"
b10 pN"
b1 jN"
b0 dN"
b1 ]N"
b111 WN"
b110 QN"
b101 KN"
b100 EN"
b11 ?N"
b10 9N"
b1 3N"
b0 -N"
b0 &N"
b111010 !N"
b111 yM"
b110 sM"
b101 mM"
b100 gM"
b11 aM"
b10 [M"
b1 UM"
b0 OM"
b11 HM"
b111 BM"
b110 <M"
b101 6M"
b100 0M"
b11 *M"
b10 $M"
b1 |L"
b0 vL"
b10 oL"
b111 iL"
b110 cL"
b101 ]L"
b100 WL"
b11 QL"
b10 KL"
b1 EL"
b0 ?L"
b1 8L"
b111 2L"
b110 ,L"
b101 &L"
b100 ~K"
b11 xK"
b10 rK"
b1 lK"
b0 fK"
b0 _K"
b111001 ZK"
b111 TK"
b110 NK"
b101 HK"
b100 BK"
b11 <K"
b10 6K"
b1 0K"
b0 *K"
b11 #K"
b111 {J"
b110 uJ"
b101 oJ"
b100 iJ"
b11 cJ"
b10 ]J"
b1 WJ"
b0 QJ"
b10 JJ"
b111 DJ"
b110 >J"
b101 8J"
b100 2J"
b11 ,J"
b10 &J"
b1 ~I"
b0 xI"
b1 qI"
b111 kI"
b110 eI"
b101 _I"
b100 YI"
b11 SI"
b10 MI"
b1 GI"
b0 AI"
b0 :I"
b111000 5I"
b111 /I"
b110 )I"
b101 #I"
b100 {H"
b11 uH"
b10 oH"
b1 iH"
b0 cH"
b11 \H"
b111 VH"
b110 PH"
b101 JH"
b100 DH"
b11 >H"
b10 8H"
b1 2H"
b0 ,H"
b10 %H"
b111 }G"
b110 wG"
b101 qG"
b100 kG"
b11 eG"
b10 _G"
b1 YG"
b0 SG"
b1 LG"
b111 FG"
b110 @G"
b101 :G"
b100 4G"
b11 .G"
b10 (G"
b1 "G"
b0 zF"
b0 sF"
b110111 nF"
b111 hF"
b110 bF"
b101 \F"
b100 VF"
b11 PF"
b10 JF"
b1 DF"
b0 >F"
b11 7F"
b111 1F"
b110 +F"
b101 %F"
b100 }E"
b11 wE"
b10 qE"
b1 kE"
b0 eE"
b10 ^E"
b111 XE"
b110 RE"
b101 LE"
b100 FE"
b11 @E"
b10 :E"
b1 4E"
b0 .E"
b1 'E"
b111 !E"
b110 yD"
b101 sD"
b100 mD"
b11 gD"
b10 aD"
b1 [D"
b0 UD"
b0 ND"
b110110 ID"
b111 CD"
b110 =D"
b101 7D"
b100 1D"
b11 +D"
b10 %D"
b1 }C"
b0 wC"
b11 pC"
b111 jC"
b110 dC"
b101 ^C"
b100 XC"
b11 RC"
b10 LC"
b1 FC"
b0 @C"
b10 9C"
b111 3C"
b110 -C"
b101 'C"
b100 !C"
b11 yB"
b10 sB"
b1 mB"
b0 gB"
b1 `B"
b111 ZB"
b110 TB"
b101 NB"
b100 HB"
b11 BB"
b10 <B"
b1 6B"
b0 0B"
b0 )B"
b110101 $B"
b111 |A"
b110 vA"
b101 pA"
b100 jA"
b11 dA"
b10 ^A"
b1 XA"
b0 RA"
b11 KA"
b111 EA"
b110 ?A"
b101 9A"
b100 3A"
b11 -A"
b10 'A"
b1 !A"
b0 y@"
b10 r@"
b111 l@"
b110 f@"
b101 `@"
b100 Z@"
b11 T@"
b10 N@"
b1 H@"
b0 B@"
b1 ;@"
b111 5@"
b110 /@"
b101 )@"
b100 #@"
b11 {?"
b10 u?"
b1 o?"
b0 i?"
b0 b?"
b110100 ]?"
b111 W?"
b110 Q?"
b101 K?"
b100 E?"
b11 ??"
b10 9?"
b1 3?"
b0 -?"
b11 &?"
b111 ~>"
b110 x>"
b101 r>"
b100 l>"
b11 f>"
b10 `>"
b1 Z>"
b0 T>"
b10 M>"
b111 G>"
b110 A>"
b101 ;>"
b100 5>"
b11 />"
b10 )>"
b1 #>"
b0 {="
b1 t="
b111 n="
b110 h="
b101 b="
b100 \="
b11 V="
b10 P="
b1 J="
b0 D="
b0 =="
b110011 8="
b111 2="
b110 ,="
b101 &="
b100 ~<"
b11 x<"
b10 r<"
b1 l<"
b0 f<"
b11 _<"
b111 Y<"
b110 S<"
b101 M<"
b100 G<"
b11 A<"
b10 ;<"
b1 5<"
b0 /<"
b10 (<"
b111 "<"
b110 z;"
b101 t;"
b100 n;"
b11 h;"
b10 b;"
b1 \;"
b0 V;"
b1 O;"
b111 I;"
b110 C;"
b101 =;"
b100 7;"
b11 1;"
b10 +;"
b1 %;"
b0 }:"
b0 v:"
b110010 q:"
b111 k:"
b110 e:"
b101 _:"
b100 Y:"
b11 S:"
b10 M:"
b1 G:"
b0 A:"
b11 ::"
b111 4:"
b110 .:"
b101 (:"
b100 ":"
b11 z9"
b10 t9"
b1 n9"
b0 h9"
b10 a9"
b111 [9"
b110 U9"
b101 O9"
b100 I9"
b11 C9"
b10 =9"
b1 79"
b0 19"
b1 *9"
b111 $9"
b110 |8"
b101 v8"
b100 p8"
b11 j8"
b10 d8"
b1 ^8"
b0 X8"
b0 Q8"
b110001 L8"
b111 F8"
b110 @8"
b101 :8"
b100 48"
b11 .8"
b10 (8"
b1 "8"
b0 z7"
b11 s7"
b111 m7"
b110 g7"
b101 a7"
b100 [7"
b11 U7"
b10 O7"
b1 I7"
b0 C7"
b10 <7"
b111 67"
b110 07"
b101 *7"
b100 $7"
b11 |6"
b10 v6"
b1 p6"
b0 j6"
b1 c6"
b111 ]6"
b110 W6"
b101 Q6"
b100 K6"
b11 E6"
b10 ?6"
b1 96"
b0 36"
b0 ,6"
b110000 '6"
b111 !6"
b110 y5"
b101 s5"
b100 m5"
b11 g5"
b10 a5"
b1 [5"
b0 U5"
b11 N5"
b111 H5"
b110 B5"
b101 <5"
b100 65"
b11 05"
b10 *5"
b1 $5"
b0 |4"
b10 u4"
b111 o4"
b110 i4"
b101 c4"
b100 ]4"
b11 W4"
b10 Q4"
b1 K4"
b0 E4"
b1 >4"
b111 84"
b110 24"
b101 ,4"
b100 &4"
b11 ~3"
b10 x3"
b1 r3"
b0 l3"
b0 e3"
b101111 `3"
b111 Z3"
b110 T3"
b101 N3"
b100 H3"
b11 B3"
b10 <3"
b1 63"
b0 03"
b11 )3"
b111 #3"
b110 {2"
b101 u2"
b100 o2"
b11 i2"
b10 c2"
b1 ]2"
b0 W2"
b10 P2"
b111 J2"
b110 D2"
b101 >2"
b100 82"
b11 22"
b10 ,2"
b1 &2"
b0 ~1"
b1 w1"
b111 q1"
b110 k1"
b101 e1"
b100 _1"
b11 Y1"
b10 S1"
b1 M1"
b0 G1"
b0 @1"
b101110 ;1"
b111 51"
b110 /1"
b101 )1"
b100 #1"
b11 {0"
b10 u0"
b1 o0"
b0 i0"
b11 b0"
b111 \0"
b110 V0"
b101 P0"
b100 J0"
b11 D0"
b10 >0"
b1 80"
b0 20"
b10 +0"
b111 %0"
b110 }/"
b101 w/"
b100 q/"
b11 k/"
b10 e/"
b1 _/"
b0 Y/"
b1 R/"
b111 L/"
b110 F/"
b101 @/"
b100 :/"
b11 4/"
b10 ./"
b1 (/"
b0 "/"
b0 y."
b101101 t."
b111 n."
b110 h."
b101 b."
b100 \."
b11 V."
b10 P."
b1 J."
b0 D."
b11 =."
b111 7."
b110 1."
b101 +."
b100 %."
b11 }-"
b10 w-"
b1 q-"
b0 k-"
b10 d-"
b111 ^-"
b110 X-"
b101 R-"
b100 L-"
b11 F-"
b10 @-"
b1 :-"
b0 4-"
b1 --"
b111 '-"
b110 !-"
b101 y,"
b100 s,"
b11 m,"
b10 g,"
b1 a,"
b0 [,"
b0 T,"
b101100 O,"
b111 I,"
b110 C,"
b101 =,"
b100 7,"
b11 1,"
b10 +,"
b1 %,"
b0 }+"
b11 v+"
b111 p+"
b110 j+"
b101 d+"
b100 ^+"
b11 X+"
b10 R+"
b1 L+"
b0 F+"
b10 ?+"
b111 9+"
b110 3+"
b101 -+"
b100 '+"
b11 !+"
b10 y*"
b1 s*"
b0 m*"
b1 f*"
b111 `*"
b110 Z*"
b101 T*"
b100 N*"
b11 H*"
b10 B*"
b1 <*"
b0 6*"
b0 /*"
b101011 **"
b111 $*"
b110 |)"
b101 v)"
b100 p)"
b11 j)"
b10 d)"
b1 ^)"
b0 X)"
b11 Q)"
b111 K)"
b110 E)"
b101 ?)"
b100 9)"
b11 3)"
b10 -)"
b1 ')"
b0 !)"
b10 x("
b111 r("
b110 l("
b101 f("
b100 `("
b11 Z("
b10 T("
b1 N("
b0 H("
b1 A("
b111 ;("
b110 5("
b101 /("
b100 )("
b11 #("
b10 {'"
b1 u'"
b0 o'"
b0 h'"
b101010 c'"
b111 ]'"
b110 W'"
b101 Q'"
b100 K'"
b11 E'"
b10 ?'"
b1 9'"
b0 3'"
b11 ,'"
b111 &'"
b110 ~&"
b101 x&"
b100 r&"
b11 l&"
b10 f&"
b1 `&"
b0 Z&"
b10 S&"
b111 M&"
b110 G&"
b101 A&"
b100 ;&"
b11 5&"
b10 /&"
b1 )&"
b0 #&"
b1 z%"
b111 t%"
b110 n%"
b101 h%"
b100 b%"
b11 \%"
b10 V%"
b1 P%"
b0 J%"
b0 C%"
b101001 >%"
b111 8%"
b110 2%"
b101 ,%"
b100 &%"
b11 ~$"
b10 x$"
b1 r$"
b0 l$"
b11 e$"
b111 _$"
b110 Y$"
b101 S$"
b100 M$"
b11 G$"
b10 A$"
b1 ;$"
b0 5$"
b10 .$"
b111 ($"
b110 "$"
b101 z#"
b100 t#"
b11 n#"
b10 h#"
b1 b#"
b0 \#"
b1 U#"
b111 O#"
b110 I#"
b101 C#"
b100 =#"
b11 7#"
b10 1#"
b1 +#"
b0 %#"
b0 |""
b101000 w""
b111 q""
b110 k""
b101 e""
b100 _""
b11 Y""
b10 S""
b1 M""
b0 G""
b11 @""
b111 :""
b110 4""
b101 .""
b100 (""
b11 """
b10 z!"
b1 t!"
b0 n!"
b10 g!"
b111 a!"
b110 [!"
b101 U!"
b100 O!"
b11 I!"
b10 C!"
b1 =!"
b0 7!"
b1 0!"
b111 *!"
b110 $!"
b101 |~
b100 v~
b11 p~
b10 j~
b1 d~
b0 ^~
b0 W~
b100111 R~
b111 L~
b110 F~
b101 @~
b100 :~
b11 4~
b10 .~
b1 (~
b0 "~
b11 y}
b111 s}
b110 m}
b101 g}
b100 a}
b11 [}
b10 U}
b1 O}
b0 I}
b10 B}
b111 <}
b110 6}
b101 0}
b100 *}
b11 $}
b10 ||
b1 v|
b0 p|
b1 i|
b111 c|
b110 ]|
b101 W|
b100 Q|
b11 K|
b10 E|
b1 ?|
b0 9|
b0 2|
b100110 -|
b111 '|
b110 !|
b101 y{
b100 s{
b11 m{
b10 g{
b1 a{
b0 [{
b11 T{
b111 N{
b110 H{
b101 B{
b100 <{
b11 6{
b10 0{
b1 *{
b0 ${
b10 {z
b111 uz
b110 oz
b101 iz
b100 cz
b11 ]z
b10 Wz
b1 Qz
b0 Kz
b1 Dz
b111 >z
b110 8z
b101 2z
b100 ,z
b11 &z
b10 ~y
b1 xy
b0 ry
b0 ky
b100101 fy
b111 `y
b110 Zy
b101 Ty
b100 Ny
b11 Hy
b10 By
b1 <y
b0 6y
b11 /y
b111 )y
b110 #y
b101 {x
b100 ux
b11 ox
b10 ix
b1 cx
b0 ]x
b10 Vx
b111 Px
b110 Jx
b101 Dx
b100 >x
b11 8x
b10 2x
b1 ,x
b0 &x
b1 }w
b111 ww
b110 qw
b101 kw
b100 ew
b11 _w
b10 Yw
b1 Sw
b0 Mw
b0 Fw
b100100 Aw
b111 ;w
b110 5w
b101 /w
b100 )w
b11 #w
b10 {v
b1 uv
b0 ov
b11 hv
b111 bv
b110 \v
b101 Vv
b100 Pv
b11 Jv
b10 Dv
b1 >v
b0 8v
b10 1v
b111 +v
b110 %v
b101 }u
b100 wu
b11 qu
b10 ku
b1 eu
b0 _u
b1 Xu
b111 Ru
b110 Lu
b101 Fu
b100 @u
b11 :u
b10 4u
b1 .u
b0 (u
b0 !u
b100011 zt
b111 tt
b110 nt
b101 ht
b100 bt
b11 \t
b10 Vt
b1 Pt
b0 Jt
b11 Ct
b111 =t
b110 7t
b101 1t
b100 +t
b11 %t
b10 }s
b1 ws
b0 qs
b10 js
b111 ds
b110 ^s
b101 Xs
b100 Rs
b11 Ls
b10 Fs
b1 @s
b0 :s
b1 3s
b111 -s
b110 's
b101 !s
b100 yr
b11 sr
b10 mr
b1 gr
b0 ar
b0 Zr
b100010 Ur
b111 Or
b110 Ir
b101 Cr
b100 =r
b11 7r
b10 1r
b1 +r
b0 %r
b11 |q
b111 vq
b110 pq
b101 jq
b100 dq
b11 ^q
b10 Xq
b1 Rq
b0 Lq
b10 Eq
b111 ?q
b110 9q
b101 3q
b100 -q
b11 'q
b10 !q
b1 yp
b0 sp
b1 lp
b111 fp
b110 `p
b101 Zp
b100 Tp
b11 Np
b10 Hp
b1 Bp
b0 <p
b0 5p
b100001 0p
b111 *p
b110 $p
b101 |o
b100 vo
b11 po
b10 jo
b1 do
b0 ^o
b11 Wo
b111 Qo
b110 Ko
b101 Eo
b100 ?o
b11 9o
b10 3o
b1 -o
b0 'o
b10 ~n
b111 xn
b110 rn
b101 ln
b100 fn
b11 `n
b10 Zn
b1 Tn
b0 Nn
b1 Gn
b111 An
b110 ;n
b101 5n
b100 /n
b11 )n
b10 #n
b1 {m
b0 um
b0 nm
b100000 im
b111 cm
b110 ]m
b101 Wm
b100 Qm
b11 Km
b10 Em
b1 ?m
b0 9m
b11 2m
b111 ,m
b110 &m
b101 ~l
b100 xl
b11 rl
b10 ll
b1 fl
b0 `l
b10 Yl
b111 Sl
b110 Ml
b101 Gl
b100 Al
b11 ;l
b10 5l
b1 /l
b0 )l
b1 "l
b111 zk
b110 tk
b101 nk
b100 hk
b11 bk
b10 \k
b1 Vk
b0 Pk
b0 Ik
b11111 Dk
b111 >k
b110 8k
b101 2k
b100 ,k
b11 &k
b10 ~j
b1 xj
b0 rj
b11 kj
b111 ej
b110 _j
b101 Yj
b100 Sj
b11 Mj
b10 Gj
b1 Aj
b0 ;j
b10 4j
b111 .j
b110 (j
b101 "j
b100 zi
b11 ti
b10 ni
b1 hi
b0 bi
b1 [i
b111 Ui
b110 Oi
b101 Ii
b100 Ci
b11 =i
b10 7i
b1 1i
b0 +i
b0 $i
b11110 }h
b111 wh
b110 qh
b101 kh
b100 eh
b11 _h
b10 Yh
b1 Sh
b0 Mh
b11 Fh
b111 @h
b110 :h
b101 4h
b100 .h
b11 (h
b10 "h
b1 zg
b0 tg
b10 mg
b111 gg
b110 ag
b101 [g
b100 Ug
b11 Og
b10 Ig
b1 Cg
b0 =g
b1 6g
b111 0g
b110 *g
b101 $g
b100 |f
b11 vf
b10 pf
b1 jf
b0 df
b0 ]f
b11101 Xf
b111 Rf
b110 Lf
b101 Ff
b100 @f
b11 :f
b10 4f
b1 .f
b0 (f
b11 !f
b111 ye
b110 se
b101 me
b100 ge
b11 ae
b10 [e
b1 Ue
b0 Oe
b10 He
b111 Be
b110 <e
b101 6e
b100 0e
b11 *e
b10 $e
b1 |d
b0 vd
b1 od
b111 id
b110 cd
b101 ]d
b100 Wd
b11 Qd
b10 Kd
b1 Ed
b0 ?d
b0 8d
b11100 3d
b111 -d
b110 'd
b101 !d
b100 yc
b11 sc
b10 mc
b1 gc
b0 ac
b11 Zc
b111 Tc
b110 Nc
b101 Hc
b100 Bc
b11 <c
b10 6c
b1 0c
b0 *c
b10 #c
b111 {b
b110 ub
b101 ob
b100 ib
b11 cb
b10 ]b
b1 Wb
b0 Qb
b1 Jb
b111 Db
b110 >b
b101 8b
b100 2b
b11 ,b
b10 &b
b1 ~a
b0 xa
b0 qa
b11011 la
b111 fa
b110 `a
b101 Za
b100 Ta
b11 Na
b10 Ha
b1 Ba
b0 <a
b11 5a
b111 /a
b110 )a
b101 #a
b100 {`
b11 u`
b10 o`
b1 i`
b0 c`
b10 \`
b111 V`
b110 P`
b101 J`
b100 D`
b11 >`
b10 8`
b1 2`
b0 ,`
b1 %`
b111 }_
b110 w_
b101 q_
b100 k_
b11 e_
b10 __
b1 Y_
b0 S_
b0 L_
b11010 G_
b111 A_
b110 ;_
b101 5_
b100 /_
b11 )_
b10 #_
b1 {^
b0 u^
b11 n^
b111 h^
b110 b^
b101 \^
b100 V^
b11 P^
b10 J^
b1 D^
b0 >^
b10 7^
b111 1^
b110 +^
b101 %^
b100 }]
b11 w]
b10 q]
b1 k]
b0 e]
b1 ^]
b111 X]
b110 R]
b101 L]
b100 F]
b11 @]
b10 :]
b1 4]
b0 .]
b0 ']
b11001 "]
b111 z\
b110 t\
b101 n\
b100 h\
b11 b\
b10 \\
b1 V\
b0 P\
b11 I\
b111 C\
b110 =\
b101 7\
b100 1\
b11 +\
b10 %\
b1 }[
b0 w[
b10 p[
b111 j[
b110 d[
b101 ^[
b100 X[
b11 R[
b10 L[
b1 F[
b0 @[
b1 9[
b111 3[
b110 -[
b101 '[
b100 ![
b11 yZ
b10 sZ
b1 mZ
b0 gZ
b0 `Z
b11000 [Z
b111 UZ
b110 OZ
b101 IZ
b100 CZ
b11 =Z
b10 7Z
b1 1Z
b0 +Z
b11 $Z
b111 |Y
b110 vY
b101 pY
b100 jY
b11 dY
b10 ^Y
b1 XY
b0 RY
b10 KY
b111 EY
b110 ?Y
b101 9Y
b100 3Y
b11 -Y
b10 'Y
b1 !Y
b0 yX
b1 rX
b111 lX
b110 fX
b101 `X
b100 ZX
b11 TX
b10 NX
b1 HX
b0 BX
b0 ;X
b10111 6X
b111 0X
b110 *X
b101 $X
b100 |W
b11 vW
b10 pW
b1 jW
b0 dW
b11 ]W
b111 WW
b110 QW
b101 KW
b100 EW
b11 ?W
b10 9W
b1 3W
b0 -W
b10 &W
b111 ~V
b110 xV
b101 rV
b100 lV
b11 fV
b10 `V
b1 ZV
b0 TV
b1 MV
b111 GV
b110 AV
b101 ;V
b100 5V
b11 /V
b10 )V
b1 #V
b0 {U
b0 tU
b10110 oU
b111 iU
b110 cU
b101 ]U
b100 WU
b11 QU
b10 KU
b1 EU
b0 ?U
b11 8U
b111 2U
b110 ,U
b101 &U
b100 ~T
b11 xT
b10 rT
b1 lT
b0 fT
b10 _T
b111 YT
b110 ST
b101 MT
b100 GT
b11 AT
b10 ;T
b1 5T
b0 /T
b1 (T
b111 "T
b110 zS
b101 tS
b100 nS
b11 hS
b10 bS
b1 \S
b0 VS
b0 OS
b10101 JS
b111 DS
b110 >S
b101 8S
b100 2S
b11 ,S
b10 &S
b1 ~R
b0 xR
b11 qR
b111 kR
b110 eR
b101 _R
b100 YR
b11 SR
b10 MR
b1 GR
b0 AR
b10 :R
b111 4R
b110 .R
b101 (R
b100 "R
b11 zQ
b10 tQ
b1 nQ
b0 hQ
b1 aQ
b111 [Q
b110 UQ
b101 OQ
b100 IQ
b11 CQ
b10 =Q
b1 7Q
b0 1Q
b0 *Q
b10100 %Q
b111 }P
b110 wP
b101 qP
b100 kP
b11 eP
b10 _P
b1 YP
b0 SP
b11 LP
b111 FP
b110 @P
b101 :P
b100 4P
b11 .P
b10 (P
b1 "P
b0 zO
b10 sO
b111 mO
b110 gO
b101 aO
b100 [O
b11 UO
b10 OO
b1 IO
b0 CO
b1 <O
b111 6O
b110 0O
b101 *O
b100 $O
b11 |N
b10 vN
b1 pN
b0 jN
b0 cN
b10011 ^N
b111 XN
b110 RN
b101 LN
b100 FN
b11 @N
b10 :N
b1 4N
b0 .N
b11 'N
b111 !N
b110 yM
b101 sM
b100 mM
b11 gM
b10 aM
b1 [M
b0 UM
b10 NM
b111 HM
b110 BM
b101 <M
b100 6M
b11 0M
b10 *M
b1 $M
b0 |L
b1 uL
b111 oL
b110 iL
b101 cL
b100 ]L
b11 WL
b10 QL
b1 KL
b0 EL
b0 >L
b10010 9L
b111 3L
b110 -L
b101 'L
b100 !L
b11 yK
b10 sK
b1 mK
b0 gK
b11 `K
b111 ZK
b110 TK
b101 NK
b100 HK
b11 BK
b10 <K
b1 6K
b0 0K
b10 )K
b111 #K
b110 {J
b101 uJ
b100 oJ
b11 iJ
b10 cJ
b1 ]J
b0 WJ
b1 PJ
b111 JJ
b110 DJ
b101 >J
b100 8J
b11 2J
b10 ,J
b1 &J
b0 ~I
b0 wI
b10001 rI
b111 lI
b110 fI
b101 `I
b100 ZI
b11 TI
b10 NI
b1 HI
b0 BI
b11 ;I
b111 5I
b110 /I
b101 )I
b100 #I
b11 {H
b10 uH
b1 oH
b0 iH
b10 bH
b111 \H
b110 VH
b101 PH
b100 JH
b11 DH
b10 >H
b1 8H
b0 2H
b1 +H
b111 %H
b110 }G
b101 wG
b100 qG
b11 kG
b10 eG
b1 _G
b0 YG
b0 RG
b10000 MG
b111 GG
b110 AG
b101 ;G
b100 5G
b11 /G
b10 )G
b1 #G
b0 {F
b11 tF
b111 nF
b110 hF
b101 bF
b100 \F
b11 VF
b10 PF
b1 JF
b0 DF
b10 =F
b111 7F
b110 1F
b101 +F
b100 %F
b11 }E
b10 wE
b1 qE
b0 kE
b1 dE
b111 ^E
b110 XE
b101 RE
b100 LE
b11 FE
b10 @E
b1 :E
b0 4E
b0 -E
b1111 (E
b111 "E
b110 zD
b101 tD
b100 nD
b11 hD
b10 bD
b1 \D
b0 VD
b11 OD
b111 ID
b110 CD
b101 =D
b100 7D
b11 1D
b10 +D
b1 %D
b0 }C
b10 vC
b111 pC
b110 jC
b101 dC
b100 ^C
b11 XC
b10 RC
b1 LC
b0 FC
b1 ?C
b111 9C
b110 3C
b101 -C
b100 'C
b11 !C
b10 yB
b1 sB
b0 mB
b0 fB
b1110 aB
b111 [B
b110 UB
b101 OB
b100 IB
b11 CB
b10 =B
b1 7B
b0 1B
b11 *B
b111 $B
b110 |A
b101 vA
b100 pA
b11 jA
b10 dA
b1 ^A
b0 XA
b10 QA
b111 KA
b110 EA
b101 ?A
b100 9A
b11 3A
b10 -A
b1 'A
b0 !A
b1 x@
b111 r@
b110 l@
b101 f@
b100 `@
b11 Z@
b10 T@
b1 N@
b0 H@
b0 A@
b1101 <@
b111 6@
b110 0@
b101 *@
b100 $@
b11 |?
b10 v?
b1 p?
b0 j?
b11 c?
b111 ]?
b110 W?
b101 Q?
b100 K?
b11 E?
b10 ??
b1 9?
b0 3?
b10 ,?
b111 &?
b110 ~>
b101 x>
b100 r>
b11 l>
b10 f>
b1 `>
b0 Z>
b1 S>
b111 M>
b110 G>
b101 A>
b100 ;>
b11 5>
b10 />
b1 )>
b0 #>
b0 z=
b1100 u=
b111 o=
b110 i=
b101 c=
b100 ]=
b11 W=
b10 Q=
b1 K=
b0 E=
b11 >=
b111 8=
b110 2=
b101 ,=
b100 &=
b11 ~<
b10 x<
b1 r<
b0 l<
b10 e<
b111 _<
b110 Y<
b101 S<
b100 M<
b11 G<
b10 A<
b1 ;<
b0 5<
b1 .<
b111 (<
b110 "<
b101 z;
b100 t;
b11 n;
b10 h;
b1 b;
b0 \;
b0 U;
b1011 P;
b111 J;
b110 D;
b101 >;
b100 8;
b11 2;
b10 ,;
b1 &;
b0 ~:
b11 w:
b111 q:
b110 k:
b101 e:
b100 _:
b11 Y:
b10 S:
b1 M:
b0 G:
b10 @:
b111 ::
b110 4:
b101 .:
b100 (:
b11 ":
b10 z9
b1 t9
b0 n9
b1 g9
b111 a9
b110 [9
b101 U9
b100 O9
b11 I9
b10 C9
b1 =9
b0 79
b0 09
b1010 +9
b111 %9
b110 }8
b101 w8
b100 q8
b11 k8
b10 e8
b1 _8
b0 Y8
b11 R8
b111 L8
b110 F8
b101 @8
b100 :8
b11 48
b10 .8
b1 (8
b0 "8
b10 y7
b111 s7
b110 m7
b101 g7
b100 a7
b11 [7
b10 U7
b1 O7
b0 I7
b1 B7
b111 <7
b110 67
b101 07
b100 *7
b11 $7
b10 |6
b1 v6
b0 p6
b0 i6
b1001 d6
b111 ^6
b110 X6
b101 R6
b100 L6
b11 F6
b10 @6
b1 :6
b0 46
b11 -6
b111 '6
b110 !6
b101 y5
b100 s5
b11 m5
b10 g5
b1 a5
b0 [5
b10 T5
b111 N5
b110 H5
b101 B5
b100 <5
b11 65
b10 05
b1 *5
b0 $5
b1 {4
b111 u4
b110 o4
b101 i4
b100 c4
b11 ]4
b10 W4
b1 Q4
b0 K4
b0 D4
b1000 ?4
b111 94
b110 34
b101 -4
b100 '4
b11 !4
b10 y3
b1 s3
b0 m3
b11 f3
b111 `3
b110 Z3
b101 T3
b100 N3
b11 H3
b10 B3
b1 <3
b0 63
b10 /3
b111 )3
b110 #3
b101 {2
b100 u2
b11 o2
b10 i2
b1 c2
b0 ]2
b1 V2
b111 P2
b110 J2
b101 D2
b100 >2
b11 82
b10 22
b1 ,2
b0 &2
b0 }1
b111 x1
b111 r1
b110 l1
b101 f1
b100 `1
b11 Z1
b10 T1
b1 N1
b0 H1
b11 A1
b111 ;1
b110 51
b101 /1
b100 )1
b11 #1
b10 {0
b1 u0
b0 o0
b10 h0
b111 b0
b110 \0
b101 V0
b100 P0
b11 J0
b10 D0
b1 >0
b0 80
b1 10
b111 +0
b110 %0
b101 }/
b100 w/
b11 q/
b10 k/
b1 e/
b0 _/
b0 X/
b110 S/
b111 M/
b110 G/
b101 A/
b100 ;/
b11 5/
b10 //
b1 )/
b0 #/
b11 z.
b111 t.
b110 n.
b101 h.
b100 b.
b11 \.
b10 V.
b1 P.
b0 J.
b10 C.
b111 =.
b110 7.
b101 1.
b100 +.
b11 %.
b10 }-
b1 w-
b0 q-
b1 j-
b111 d-
b110 ^-
b101 X-
b100 R-
b11 L-
b10 F-
b1 @-
b0 :-
b0 3-
b101 .-
b111 (-
b110 "-
b101 z,
b100 t,
b11 n,
b10 h,
b1 b,
b0 \,
b11 U,
b111 O,
b110 I,
b101 C,
b100 =,
b11 7,
b10 1,
b1 +,
b0 %,
b10 |+
b111 v+
b110 p+
b101 j+
b100 d+
b11 ^+
b10 X+
b1 R+
b0 L+
b1 E+
b111 ?+
b110 9+
b101 3+
b100 -+
b11 '+
b10 !+
b1 y*
b0 s*
b0 l*
b100 g*
b111 a*
b110 [*
b101 U*
b100 O*
b11 I*
b10 C*
b1 =*
b0 7*
b11 0*
b111 **
b110 $*
b101 |)
b100 v)
b11 p)
b10 j)
b1 d)
b0 ^)
b10 W)
b111 Q)
b110 K)
b101 E)
b100 ?)
b11 9)
b10 3)
b1 -)
b0 ')
b1 ~(
b111 x(
b110 r(
b101 l(
b100 f(
b11 `(
b10 Z(
b1 T(
b0 N(
b0 G(
b11 B(
b111 <(
b110 6(
b101 0(
b100 *(
b11 $(
b10 |'
b1 v'
b0 p'
b11 i'
b111 c'
b110 ]'
b101 W'
b100 Q'
b11 K'
b10 E'
b1 ?'
b0 9'
b10 2'
b111 ,'
b110 &'
b101 ~&
b100 x&
b11 r&
b10 l&
b1 f&
b0 `&
b1 Y&
b111 S&
b110 M&
b101 G&
b100 A&
b11 ;&
b10 5&
b1 /&
b0 )&
b0 "&
b10 {%
b111 u%
b110 o%
b101 i%
b100 c%
b11 ]%
b10 W%
b1 Q%
b0 K%
b11 D%
b111 >%
b110 8%
b101 2%
b100 ,%
b11 &%
b10 ~$
b1 x$
b0 r$
b10 k$
b111 e$
b110 _$
b101 Y$
b100 S$
b11 M$
b10 G$
b1 A$
b0 ;$
b1 4$
b111 .$
b110 ($
b101 "$
b100 z#
b11 t#
b10 n#
b1 h#
b0 b#
b0 [#
b1 V#
b111 P#
b110 J#
b101 D#
b100 >#
b11 8#
b10 2#
b1 ,#
b0 &#
b11 }"
b111 w"
b110 q"
b101 k"
b100 e"
b11 _"
b10 Y"
b1 S"
b0 M"
b10 F"
b111 @"
b110 :"
b101 4"
b100 ."
b11 ("
b10 ""
b1 z
b0 t
b1 m
b111 g
b110 a
b101 [
b100 U
b11 O
b10 I
b1 C
b0 =
b0 6
b0 1
b100000 #
b111 "
$end
#0
$dumpvars
0T9$
1S9$
zR9$
1Q9$
0P9$
0N9$
1M9$
zL9$
1K9$
0J9$
0H9$
1G9$
zF9$
1E9$
0D9$
0B9$
1A9$
z@9$
1?9$
0>9$
0<9$
1;9$
z:9$
199$
089$
069$
159$
z49$
139$
029$
009$
1/9$
z.9$
1-9$
0,9$
0*9$
1)9$
z(9$
1'9$
0&9$
b11111111 $9$
b0 #9$
bz "9$
bz !9$
b11111111 ~8$
x}8$
0{8$
1z8$
zy8$
1x8$
0w8$
0u8$
1t8$
zs8$
1r8$
0q8$
0o8$
1n8$
zm8$
1l8$
0k8$
0i8$
1h8$
zg8$
1f8$
0e8$
0c8$
1b8$
za8$
1`8$
0_8$
0]8$
1\8$
z[8$
1Z8$
0Y8$
0W8$
1V8$
zU8$
1T8$
0S8$
0Q8$
1P8$
zO8$
1N8$
0M8$
b11111111 K8$
b0 J8$
bz I8$
bz H8$
b11111111 G8$
xF8$
0D8$
1C8$
zB8$
1A8$
0@8$
0>8$
1=8$
z<8$
1;8$
0:8$
088$
178$
z68$
158$
048$
028$
118$
z08$
1/8$
0.8$
0,8$
1+8$
z*8$
1)8$
0(8$
0&8$
1%8$
z$8$
1#8$
0"8$
0~7$
1}7$
z|7$
1{7$
0z7$
0x7$
1w7$
zv7$
1u7$
0t7$
b11111111 r7$
b0 q7$
bz p7$
bz o7$
b11111111 n7$
xm7$
0k7$
1j7$
zi7$
1h7$
0g7$
0e7$
1d7$
zc7$
1b7$
0a7$
0_7$
1^7$
z]7$
1\7$
0[7$
0Y7$
1X7$
zW7$
1V7$
0U7$
0S7$
1R7$
zQ7$
1P7$
0O7$
0M7$
1L7$
zK7$
1J7$
0I7$
0G7$
1F7$
zE7$
1D7$
0C7$
0A7$
1@7$
z?7$
1>7$
0=7$
b11111111 ;7$
b0 :7$
bz 97$
bz 87$
b11111111 77$
x67$
bz 47$
b11111111111111111111111111111111 37$
bx 27$
x17$
0/7$
1.7$
z-7$
1,7$
0+7$
0)7$
1(7$
z'7$
1&7$
0%7$
0#7$
1"7$
z!7$
1~6$
0}6$
0{6$
1z6$
zy6$
1x6$
0w6$
0u6$
1t6$
zs6$
1r6$
0q6$
0o6$
1n6$
zm6$
1l6$
0k6$
0i6$
1h6$
zg6$
1f6$
0e6$
0c6$
1b6$
za6$
1`6$
0_6$
b11111111 ]6$
b0 \6$
bz [6$
bz Z6$
b11111111 Y6$
xX6$
0V6$
1U6$
zT6$
1S6$
0R6$
0P6$
1O6$
zN6$
1M6$
0L6$
0J6$
1I6$
zH6$
1G6$
0F6$
0D6$
1C6$
zB6$
1A6$
0@6$
0>6$
1=6$
z<6$
1;6$
0:6$
086$
176$
z66$
156$
046$
026$
116$
z06$
1/6$
0.6$
0,6$
1+6$
z*6$
1)6$
0(6$
b11111111 &6$
b0 %6$
bz $6$
bz #6$
b11111111 "6$
x!6$
0}5$
1|5$
z{5$
1z5$
0y5$
0w5$
1v5$
zu5$
1t5$
0s5$
0q5$
1p5$
zo5$
1n5$
0m5$
0k5$
1j5$
zi5$
1h5$
0g5$
0e5$
1d5$
zc5$
1b5$
0a5$
0_5$
1^5$
z]5$
1\5$
0[5$
0Y5$
1X5$
zW5$
1V5$
0U5$
0S5$
1R5$
zQ5$
1P5$
0O5$
b11111111 M5$
b0 L5$
bz K5$
bz J5$
b11111111 I5$
xH5$
0F5$
1E5$
zD5$
1C5$
0B5$
0@5$
1?5$
z>5$
1=5$
0<5$
0:5$
195$
z85$
175$
065$
045$
135$
z25$
115$
005$
0.5$
1-5$
z,5$
1+5$
0*5$
0(5$
1'5$
z&5$
1%5$
0$5$
0"5$
1!5$
z~4$
1}4$
0|4$
0z4$
1y4$
zx4$
1w4$
0v4$
b11111111 t4$
b0 s4$
bz r4$
bz q4$
b11111111 p4$
xo4$
bz m4$
b11111111111111111111111111111111 l4$
bx k4$
xj4$
0h4$
1g4$
zf4$
1e4$
0d4$
0b4$
1a4$
z`4$
1_4$
0^4$
0\4$
1[4$
zZ4$
1Y4$
0X4$
0V4$
1U4$
zT4$
1S4$
0R4$
0P4$
1O4$
zN4$
1M4$
0L4$
0J4$
1I4$
zH4$
1G4$
0F4$
0D4$
1C4$
zB4$
1A4$
0@4$
0>4$
1=4$
z<4$
1;4$
0:4$
b11111111 84$
b0 74$
bz 64$
bz 54$
b11111111 44$
x34$
014$
104$
z/4$
1.4$
0-4$
0+4$
1*4$
z)4$
1(4$
0'4$
0%4$
1$4$
z#4$
1"4$
0!4$
0}3$
1|3$
z{3$
1z3$
0y3$
0w3$
1v3$
zu3$
1t3$
0s3$
0q3$
1p3$
zo3$
1n3$
0m3$
0k3$
1j3$
zi3$
1h3$
0g3$
0e3$
1d3$
zc3$
1b3$
0a3$
b11111111 _3$
b0 ^3$
bz ]3$
bz \3$
b11111111 [3$
xZ3$
0X3$
1W3$
zV3$
1U3$
0T3$
0R3$
1Q3$
zP3$
1O3$
0N3$
0L3$
1K3$
zJ3$
1I3$
0H3$
0F3$
1E3$
zD3$
1C3$
0B3$
0@3$
1?3$
z>3$
1=3$
0<3$
0:3$
193$
z83$
173$
063$
043$
133$
z23$
113$
003$
0.3$
1-3$
z,3$
1+3$
0*3$
b11111111 (3$
b0 '3$
bz &3$
bz %3$
b11111111 $3$
x#3$
0!3$
1~2$
z}2$
1|2$
0{2$
0y2$
1x2$
zw2$
1v2$
0u2$
0s2$
1r2$
zq2$
1p2$
0o2$
0m2$
1l2$
zk2$
1j2$
0i2$
0g2$
1f2$
ze2$
1d2$
0c2$
0a2$
1`2$
z_2$
1^2$
0]2$
0[2$
1Z2$
zY2$
1X2$
0W2$
0U2$
1T2$
zS2$
1R2$
0Q2$
b11111111 O2$
b0 N2$
bz M2$
bz L2$
b11111111 K2$
xJ2$
bz H2$
b11111111111111111111111111111111 G2$
bx F2$
xE2$
0C2$
1B2$
zA2$
1@2$
0?2$
0=2$
1<2$
z;2$
1:2$
092$
072$
162$
z52$
142$
032$
012$
102$
z/2$
1.2$
0-2$
0+2$
1*2$
z)2$
1(2$
0'2$
0%2$
1$2$
z#2$
1"2$
0!2$
0}1$
1|1$
z{1$
1z1$
0y1$
0w1$
1v1$
zu1$
1t1$
0s1$
b11111111 q1$
b0 p1$
bz o1$
bz n1$
b11111111 m1$
xl1$
0j1$
1i1$
zh1$
1g1$
0f1$
0d1$
1c1$
zb1$
1a1$
0`1$
0^1$
1]1$
z\1$
1[1$
0Z1$
0X1$
1W1$
zV1$
1U1$
0T1$
0R1$
1Q1$
zP1$
1O1$
0N1$
0L1$
1K1$
zJ1$
1I1$
0H1$
0F1$
1E1$
zD1$
1C1$
0B1$
0@1$
1?1$
z>1$
1=1$
0<1$
b11111111 :1$
b0 91$
bz 81$
bz 71$
b11111111 61$
x51$
031$
121$
z11$
101$
0/1$
0-1$
1,1$
z+1$
1*1$
0)1$
0'1$
1&1$
z%1$
1$1$
0#1$
0!1$
1~0$
z}0$
1|0$
0{0$
0y0$
1x0$
zw0$
1v0$
0u0$
0s0$
1r0$
zq0$
1p0$
0o0$
0m0$
1l0$
zk0$
1j0$
0i0$
0g0$
1f0$
ze0$
1d0$
0c0$
b11111111 a0$
b0 `0$
bz _0$
bz ^0$
b11111111 ]0$
x\0$
0Z0$
1Y0$
zX0$
1W0$
0V0$
0T0$
1S0$
zR0$
1Q0$
0P0$
0N0$
1M0$
zL0$
1K0$
0J0$
0H0$
1G0$
zF0$
1E0$
0D0$
0B0$
1A0$
z@0$
1?0$
0>0$
0<0$
1;0$
z:0$
190$
080$
060$
150$
z40$
130$
020$
000$
1/0$
z.0$
1-0$
0,0$
b11111111 *0$
b0 )0$
bz (0$
bz '0$
b11111111 &0$
x%0$
bz #0$
b11111111111111111111111111111111 "0$
bx !0$
x~/$
0|/$
1{/$
zz/$
1y/$
0x/$
0v/$
1u/$
zt/$
1s/$
0r/$
0p/$
1o/$
zn/$
1m/$
0l/$
0j/$
1i/$
zh/$
1g/$
0f/$
0d/$
1c/$
zb/$
1a/$
0`/$
0^/$
1]/$
z\/$
1[/$
0Z/$
0X/$
1W/$
zV/$
1U/$
0T/$
0R/$
1Q/$
zP/$
1O/$
0N/$
b11111111 L/$
b0 K/$
bz J/$
bz I/$
b11111111 H/$
xG/$
0E/$
1D/$
zC/$
1B/$
0A/$
0?/$
1>/$
z=/$
1</$
0;/$
09/$
18/$
z7/$
16/$
05/$
03/$
12/$
z1/$
10/$
0//$
0-/$
1,/$
z+/$
1*/$
0)/$
0'/$
1&/$
z%/$
1$/$
0#/$
0!/$
1~.$
z}.$
1|.$
0{.$
0y.$
1x.$
zw.$
1v.$
0u.$
b11111111 s.$
b0 r.$
bz q.$
bz p.$
b11111111 o.$
xn.$
0l.$
1k.$
zj.$
1i.$
0h.$
0f.$
1e.$
zd.$
1c.$
0b.$
0`.$
1_.$
z^.$
1].$
0\.$
0Z.$
1Y.$
zX.$
1W.$
0V.$
0T.$
1S.$
zR.$
1Q.$
0P.$
0N.$
1M.$
zL.$
1K.$
0J.$
0H.$
1G.$
zF.$
1E.$
0D.$
0B.$
1A.$
z@.$
1?.$
0>.$
b11111111 <.$
b0 ;.$
bz :.$
bz 9.$
b11111111 8.$
x7.$
05.$
14.$
z3.$
12.$
01.$
0/.$
1..$
z-.$
1,.$
0+.$
0).$
1(.$
z'.$
1&.$
0%.$
0#.$
1".$
z!.$
1~-$
0}-$
0{-$
1z-$
zy-$
1x-$
0w-$
0u-$
1t-$
zs-$
1r-$
0q-$
0o-$
1n-$
zm-$
1l-$
0k-$
0i-$
1h-$
zg-$
1f-$
0e-$
b11111111 c-$
b0 b-$
bz a-$
bz `-$
b11111111 _-$
x^-$
bz \-$
b11111111111111111111111111111111 [-$
bx Z-$
xY-$
0W-$
1V-$
zU-$
1T-$
0S-$
0Q-$
1P-$
zO-$
1N-$
0M-$
0K-$
1J-$
zI-$
1H-$
0G-$
0E-$
1D-$
zC-$
1B-$
0A-$
0?-$
1>-$
z=-$
1<-$
0;-$
09-$
18-$
z7-$
16-$
05-$
03-$
12-$
z1-$
10-$
0/-$
0--$
1,-$
z+-$
1*-$
0)-$
b11111111 '-$
b0 &-$
bz %-$
bz $-$
b11111111 #-$
x"-$
0~,$
1},$
z|,$
1{,$
0z,$
0x,$
1w,$
zv,$
1u,$
0t,$
0r,$
1q,$
zp,$
1o,$
0n,$
0l,$
1k,$
zj,$
1i,$
0h,$
0f,$
1e,$
zd,$
1c,$
0b,$
0`,$
1_,$
z^,$
1],$
0\,$
0Z,$
1Y,$
zX,$
1W,$
0V,$
0T,$
1S,$
zR,$
1Q,$
0P,$
b11111111 N,$
b0 M,$
bz L,$
bz K,$
b11111111 J,$
xI,$
0G,$
1F,$
zE,$
1D,$
0C,$
0A,$
1@,$
z?,$
1>,$
0=,$
0;,$
1:,$
z9,$
18,$
07,$
05,$
14,$
z3,$
12,$
01,$
0/,$
1.,$
z-,$
1,,$
0+,$
0),$
1(,$
z',$
1&,$
0%,$
0#,$
1",$
z!,$
1~+$
0}+$
0{+$
1z+$
zy+$
1x+$
0w+$
b11111111 u+$
b0 t+$
bz s+$
bz r+$
b11111111 q+$
xp+$
0n+$
1m+$
zl+$
1k+$
0j+$
0h+$
1g+$
zf+$
1e+$
0d+$
0b+$
1a+$
z`+$
1_+$
0^+$
0\+$
1[+$
zZ+$
1Y+$
0X+$
0V+$
1U+$
zT+$
1S+$
0R+$
0P+$
1O+$
zN+$
1M+$
0L+$
0J+$
1I+$
zH+$
1G+$
0F+$
0D+$
1C+$
zB+$
1A+$
0@+$
b11111111 >+$
b0 =+$
bz <+$
bz ;+$
b11111111 :+$
x9+$
bz 7+$
b11111111111111111111111111111111 6+$
bx 5+$
x4+$
02+$
11+$
z0+$
1/+$
0.+$
0,+$
1++$
z*+$
1)+$
0(+$
0&+$
1%+$
z$+$
1#+$
0"+$
0~*$
1}*$
z|*$
1{*$
0z*$
0x*$
1w*$
zv*$
1u*$
0t*$
0r*$
1q*$
zp*$
1o*$
0n*$
0l*$
1k*$
zj*$
1i*$
0h*$
0f*$
1e*$
zd*$
1c*$
0b*$
b11111111 `*$
b0 _*$
bz ^*$
bz ]*$
b11111111 \*$
x[*$
0Y*$
1X*$
zW*$
1V*$
0U*$
0S*$
1R*$
zQ*$
1P*$
0O*$
0M*$
1L*$
zK*$
1J*$
0I*$
0G*$
1F*$
zE*$
1D*$
0C*$
0A*$
1@*$
z?*$
1>*$
0=*$
0;*$
1:*$
z9*$
18*$
07*$
05*$
14*$
z3*$
12*$
01*$
0/*$
1.*$
z-*$
1,*$
0+*$
b11111111 )*$
b0 (*$
bz '*$
bz &*$
b11111111 %*$
x$*$
0"*$
1!*$
z~)$
1})$
0|)$
0z)$
1y)$
zx)$
1w)$
0v)$
0t)$
1s)$
zr)$
1q)$
0p)$
0n)$
1m)$
zl)$
1k)$
0j)$
0h)$
1g)$
zf)$
1e)$
0d)$
0b)$
1a)$
z`)$
1_)$
0^)$
0\)$
1[)$
zZ)$
1Y)$
0X)$
0V)$
1U)$
zT)$
1S)$
0R)$
b11111111 P)$
b0 O)$
bz N)$
bz M)$
b11111111 L)$
xK)$
0I)$
1H)$
zG)$
1F)$
0E)$
0C)$
1B)$
zA)$
1@)$
0?)$
0=)$
1<)$
z;)$
1:)$
09)$
07)$
16)$
z5)$
14)$
03)$
01)$
10)$
z/)$
1.)$
0-)$
0+)$
1*)$
z))$
1()$
0')$
0%)$
1$)$
z#)$
1")$
0!)$
0}($
1|($
z{($
1z($
0y($
b11111111 w($
b0 v($
bz u($
bz t($
b11111111 s($
xr($
bz p($
b11111111111111111111111111111111 o($
bx n($
xm($
0k($
1j($
zi($
1h($
0g($
0e($
1d($
zc($
1b($
0a($
0_($
1^($
z]($
1\($
0[($
0Y($
1X($
zW($
1V($
0U($
0S($
1R($
zQ($
1P($
0O($
0M($
1L($
zK($
1J($
0I($
0G($
1F($
zE($
1D($
0C($
0A($
1@($
z?($
1>($
0=($
b11111111 ;($
b0 :($
bz 9($
bz 8($
b11111111 7($
x6($
04($
13($
z2($
11($
00($
0.($
1-($
z,($
1+($
0*($
0(($
1'($
z&($
1%($
0$($
0"($
1!($
z~'$
1}'$
0|'$
0z'$
1y'$
zx'$
1w'$
0v'$
0t'$
1s'$
zr'$
1q'$
0p'$
0n'$
1m'$
zl'$
1k'$
0j'$
0h'$
1g'$
zf'$
1e'$
0d'$
b11111111 b'$
b0 a'$
bz `'$
bz _'$
b11111111 ^'$
x]'$
0['$
1Z'$
zY'$
1X'$
0W'$
0U'$
1T'$
zS'$
1R'$
0Q'$
0O'$
1N'$
zM'$
1L'$
0K'$
0I'$
1H'$
zG'$
1F'$
0E'$
0C'$
1B'$
zA'$
1@'$
0?'$
0='$
1<'$
z;'$
1:'$
09'$
07'$
16'$
z5'$
14'$
03'$
01'$
10'$
z/'$
1.'$
0-'$
b11111111 +'$
b0 *'$
bz )'$
bz ('$
b11111111 ''$
x&'$
0$'$
1#'$
z"'$
1!'$
0~&$
0|&$
1{&$
zz&$
1y&$
0x&$
0v&$
1u&$
zt&$
1s&$
0r&$
0p&$
1o&$
zn&$
1m&$
0l&$
0j&$
1i&$
zh&$
1g&$
0f&$
0d&$
1c&$
zb&$
1a&$
0`&$
0^&$
1]&$
z\&$
1[&$
0Z&$
0X&$
1W&$
zV&$
1U&$
0T&$
b11111111 R&$
b0 Q&$
bz P&$
bz O&$
b11111111 N&$
xM&$
bz K&$
b11111111111111111111111111111111 J&$
bx I&$
xH&$
0F&$
1E&$
zD&$
1C&$
0B&$
0@&$
1?&$
z>&$
1=&$
0<&$
0:&$
19&$
z8&$
17&$
06&$
04&$
13&$
z2&$
11&$
00&$
0.&$
1-&$
z,&$
1+&$
0*&$
0(&$
1'&$
z&&$
1%&$
0$&$
0"&$
1!&$
z~%$
1}%$
0|%$
0z%$
1y%$
zx%$
1w%$
0v%$
b11111111 t%$
b0 s%$
bz r%$
bz q%$
b11111111 p%$
xo%$
0m%$
1l%$
zk%$
1j%$
0i%$
0g%$
1f%$
ze%$
1d%$
0c%$
0a%$
1`%$
z_%$
1^%$
0]%$
0[%$
1Z%$
zY%$
1X%$
0W%$
0U%$
1T%$
zS%$
1R%$
0Q%$
0O%$
1N%$
zM%$
1L%$
0K%$
0I%$
1H%$
zG%$
1F%$
0E%$
0C%$
1B%$
zA%$
1@%$
0?%$
b11111111 =%$
b0 <%$
bz ;%$
bz :%$
b11111111 9%$
x8%$
06%$
15%$
z4%$
13%$
02%$
00%$
1/%$
z.%$
1-%$
0,%$
0*%$
1)%$
z(%$
1'%$
0&%$
0$%$
1#%$
z"%$
1!%$
0~$$
0|$$
1{$$
zz$$
1y$$
0x$$
0v$$
1u$$
zt$$
1s$$
0r$$
0p$$
1o$$
zn$$
1m$$
0l$$
0j$$
1i$$
zh$$
1g$$
0f$$
b11111111 d$$
b0 c$$
bz b$$
bz a$$
b11111111 `$$
x_$$
0]$$
1\$$
z[$$
1Z$$
0Y$$
0W$$
1V$$
zU$$
1T$$
0S$$
0Q$$
1P$$
zO$$
1N$$
0M$$
0K$$
1J$$
zI$$
1H$$
0G$$
0E$$
1D$$
zC$$
1B$$
0A$$
0?$$
1>$$
z=$$
1<$$
0;$$
09$$
18$$
z7$$
16$$
05$$
03$$
12$$
z1$$
10$$
0/$$
b11111111 -$$
b0 ,$$
bz +$$
bz *$$
b11111111 )$$
x($$
bz &$$
b11111111111111111111111111111111 %$$
bx $$$
x#$$
0!$$
1~#$
z}#$
1|#$
0{#$
0y#$
1x#$
zw#$
1v#$
0u#$
0s#$
1r#$
zq#$
1p#$
0o#$
0m#$
1l#$
zk#$
1j#$
0i#$
0g#$
1f#$
ze#$
1d#$
0c#$
0a#$
1`#$
z_#$
1^#$
0]#$
0[#$
1Z#$
zY#$
1X#$
0W#$
0U#$
1T#$
zS#$
1R#$
0Q#$
b11111111 O#$
b0 N#$
bz M#$
bz L#$
b11111111 K#$
xJ#$
0H#$
1G#$
zF#$
1E#$
0D#$
0B#$
1A#$
z@#$
1?#$
0>#$
0<#$
1;#$
z:#$
19#$
08#$
06#$
15#$
z4#$
13#$
02#$
00#$
1/#$
z.#$
1-#$
0,#$
0*#$
1)#$
z(#$
1'#$
0&#$
0$#$
1##$
z"#$
1!#$
0~"$
0|"$
1{"$
zz"$
1y"$
0x"$
b11111111 v"$
b0 u"$
bz t"$
bz s"$
b11111111 r"$
xq"$
0o"$
1n"$
zm"$
1l"$
0k"$
0i"$
1h"$
zg"$
1f"$
0e"$
0c"$
1b"$
za"$
1`"$
0_"$
0]"$
1\"$
z["$
1Z"$
0Y"$
0W"$
1V"$
zU"$
1T"$
0S"$
0Q"$
1P"$
zO"$
1N"$
0M"$
0K"$
1J"$
zI"$
1H"$
0G"$
0E"$
1D"$
zC"$
1B"$
0A"$
b11111111 ?"$
b0 >"$
bz ="$
bz <"$
b11111111 ;"$
x:"$
08"$
17"$
z6"$
15"$
04"$
02"$
11"$
z0"$
1/"$
0."$
0,"$
1+"$
z*"$
1)"$
0("$
0&"$
1%"$
z$"$
1#"$
0""$
0~!$
1}!$
z|!$
1{!$
0z!$
0x!$
1w!$
zv!$
1u!$
0t!$
0r!$
1q!$
zp!$
1o!$
0n!$
0l!$
1k!$
zj!$
1i!$
0h!$
b11111111 f!$
b0 e!$
bz d!$
bz c!$
b11111111 b!$
xa!$
bz _!$
b11111111111111111111111111111111 ^!$
bx ]!$
x\!$
0Z!$
1Y!$
zX!$
1W!$
0V!$
0T!$
1S!$
zR!$
1Q!$
0P!$
0N!$
1M!$
zL!$
1K!$
0J!$
0H!$
1G!$
zF!$
1E!$
0D!$
0B!$
1A!$
z@!$
1?!$
0>!$
0<!$
1;!$
z:!$
19!$
08!$
06!$
15!$
z4!$
13!$
02!$
00!$
1/!$
z.!$
1-!$
0,!$
b11111111 *!$
b0 )!$
bz (!$
bz '!$
b11111111 &!$
x%!$
0#!$
1"!$
z!!$
1~~#
0}~#
0{~#
1z~#
zy~#
1x~#
0w~#
0u~#
1t~#
zs~#
1r~#
0q~#
0o~#
1n~#
zm~#
1l~#
0k~#
0i~#
1h~#
zg~#
1f~#
0e~#
0c~#
1b~#
za~#
1`~#
0_~#
0]~#
1\~#
z[~#
1Z~#
0Y~#
0W~#
1V~#
zU~#
1T~#
0S~#
b11111111 Q~#
b0 P~#
bz O~#
bz N~#
b11111111 M~#
xL~#
0J~#
1I~#
zH~#
1G~#
0F~#
0D~#
1C~#
zB~#
1A~#
0@~#
0>~#
1=~#
z<~#
1;~#
0:~#
08~#
17~#
z6~#
15~#
04~#
02~#
11~#
z0~#
1/~#
0.~#
0,~#
1+~#
z*~#
1)~#
0(~#
0&~#
1%~#
z$~#
1#~#
0"~#
0~}#
1}}#
z|}#
1{}#
0z}#
b11111111 x}#
b0 w}#
bz v}#
bz u}#
b11111111 t}#
xs}#
0q}#
1p}#
zo}#
1n}#
0m}#
0k}#
1j}#
zi}#
1h}#
0g}#
0e}#
1d}#
zc}#
1b}#
0a}#
0_}#
1^}#
z]}#
1\}#
0[}#
0Y}#
1X}#
zW}#
1V}#
0U}#
0S}#
1R}#
zQ}#
1P}#
0O}#
0M}#
1L}#
zK}#
1J}#
0I}#
0G}#
1F}#
zE}#
1D}#
0C}#
b11111111 A}#
b0 @}#
bz ?}#
bz >}#
b11111111 =}#
x<}#
bz :}#
b11111111111111111111111111111111 9}#
bx 8}#
x7}#
05}#
14}#
z3}#
12}#
01}#
0/}#
1.}#
z-}#
1,}#
0+}#
0)}#
1(}#
z'}#
1&}#
0%}#
0#}#
1"}#
z!}#
1~|#
0}|#
0{|#
1z|#
zy|#
1x|#
0w|#
0u|#
1t|#
zs|#
1r|#
0q|#
0o|#
1n|#
zm|#
1l|#
0k|#
0i|#
1h|#
zg|#
1f|#
0e|#
b11111111 c|#
b0 b|#
bz a|#
bz `|#
b11111111 _|#
x^|#
0\|#
1[|#
zZ|#
1Y|#
0X|#
0V|#
1U|#
zT|#
1S|#
0R|#
0P|#
1O|#
zN|#
1M|#
0L|#
0J|#
1I|#
zH|#
1G|#
0F|#
0D|#
1C|#
zB|#
1A|#
0@|#
0>|#
1=|#
z<|#
1;|#
0:|#
08|#
17|#
z6|#
15|#
04|#
02|#
11|#
z0|#
1/|#
0.|#
b11111111 ,|#
b0 +|#
bz *|#
bz )|#
b11111111 (|#
x'|#
0%|#
1$|#
z#|#
1"|#
0!|#
0}{#
1|{#
z{{#
1z{#
0y{#
0w{#
1v{#
zu{#
1t{#
0s{#
0q{#
1p{#
zo{#
1n{#
0m{#
0k{#
1j{#
zi{#
1h{#
0g{#
0e{#
1d{#
zc{#
1b{#
0a{#
0_{#
1^{#
z]{#
1\{#
0[{#
0Y{#
1X{#
zW{#
1V{#
0U{#
b11111111 S{#
b0 R{#
bz Q{#
bz P{#
b11111111 O{#
xN{#
0L{#
1K{#
zJ{#
1I{#
0H{#
0F{#
1E{#
zD{#
1C{#
0B{#
0@{#
1?{#
z>{#
1={#
0<{#
0:{#
19{#
z8{#
17{#
06{#
04{#
13{#
z2{#
11{#
00{#
0.{#
1-{#
z,{#
1+{#
0*{#
0({#
1'{#
z&{#
1%{#
0${#
0"{#
1!{#
z~z#
1}z#
0|z#
b11111111 zz#
b0 yz#
bz xz#
bz wz#
b11111111 vz#
xuz#
bz sz#
b11111111111111111111111111111111 rz#
bx qz#
xpz#
0nz#
1mz#
zlz#
1kz#
0jz#
0hz#
1gz#
zfz#
1ez#
0dz#
0bz#
1az#
z`z#
1_z#
0^z#
0\z#
1[z#
zZz#
1Yz#
0Xz#
0Vz#
1Uz#
zTz#
1Sz#
0Rz#
0Pz#
1Oz#
zNz#
1Mz#
0Lz#
0Jz#
1Iz#
zHz#
1Gz#
0Fz#
0Dz#
1Cz#
zBz#
1Az#
0@z#
b11111111 >z#
b0 =z#
bz <z#
bz ;z#
b11111111 :z#
x9z#
07z#
16z#
z5z#
14z#
03z#
01z#
10z#
z/z#
1.z#
0-z#
0+z#
1*z#
z)z#
1(z#
0'z#
0%z#
1$z#
z#z#
1"z#
0!z#
0}y#
1|y#
z{y#
1zy#
0yy#
0wy#
1vy#
zuy#
1ty#
0sy#
0qy#
1py#
zoy#
1ny#
0my#
0ky#
1jy#
ziy#
1hy#
0gy#
b11111111 ey#
b0 dy#
bz cy#
bz by#
b11111111 ay#
x`y#
0^y#
1]y#
z\y#
1[y#
0Zy#
0Xy#
1Wy#
zVy#
1Uy#
0Ty#
0Ry#
1Qy#
zPy#
1Oy#
0Ny#
0Ly#
1Ky#
zJy#
1Iy#
0Hy#
0Fy#
1Ey#
zDy#
1Cy#
0By#
0@y#
1?y#
z>y#
1=y#
0<y#
0:y#
19y#
z8y#
17y#
06y#
04y#
13y#
z2y#
11y#
00y#
b11111111 .y#
b0 -y#
bz ,y#
bz +y#
b11111111 *y#
x)y#
0'y#
1&y#
z%y#
1$y#
0#y#
0!y#
1~x#
z}x#
1|x#
0{x#
0yx#
1xx#
zwx#
1vx#
0ux#
0sx#
1rx#
zqx#
1px#
0ox#
0mx#
1lx#
zkx#
1jx#
0ix#
0gx#
1fx#
zex#
1dx#
0cx#
0ax#
1`x#
z_x#
1^x#
0]x#
0[x#
1Zx#
zYx#
1Xx#
0Wx#
b11111111 Ux#
b0 Tx#
bz Sx#
bz Rx#
b11111111 Qx#
xPx#
bz Nx#
b11111111111111111111111111111111 Mx#
bx Lx#
xKx#
0Ix#
1Hx#
zGx#
1Fx#
0Ex#
0Cx#
1Bx#
zAx#
1@x#
0?x#
0=x#
1<x#
z;x#
1:x#
09x#
07x#
16x#
z5x#
14x#
03x#
01x#
10x#
z/x#
1.x#
0-x#
0+x#
1*x#
z)x#
1(x#
0'x#
0%x#
1$x#
z#x#
1"x#
0!x#
0}w#
1|w#
z{w#
1zw#
0yw#
b11111111 ww#
b0 vw#
bz uw#
bz tw#
b11111111 sw#
xrw#
0pw#
1ow#
znw#
1mw#
0lw#
0jw#
1iw#
zhw#
1gw#
0fw#
0dw#
1cw#
zbw#
1aw#
0`w#
0^w#
1]w#
z\w#
1[w#
0Zw#
0Xw#
1Ww#
zVw#
1Uw#
0Tw#
0Rw#
1Qw#
zPw#
1Ow#
0Nw#
0Lw#
1Kw#
zJw#
1Iw#
0Hw#
0Fw#
1Ew#
zDw#
1Cw#
0Bw#
b11111111 @w#
b0 ?w#
bz >w#
bz =w#
b11111111 <w#
x;w#
09w#
18w#
z7w#
16w#
05w#
03w#
12w#
z1w#
10w#
0/w#
0-w#
1,w#
z+w#
1*w#
0)w#
0'w#
1&w#
z%w#
1$w#
0#w#
0!w#
1~v#
z}v#
1|v#
0{v#
0yv#
1xv#
zwv#
1vv#
0uv#
0sv#
1rv#
zqv#
1pv#
0ov#
0mv#
1lv#
zkv#
1jv#
0iv#
b11111111 gv#
b0 fv#
bz ev#
bz dv#
b11111111 cv#
xbv#
0`v#
1_v#
z^v#
1]v#
0\v#
0Zv#
1Yv#
zXv#
1Wv#
0Vv#
0Tv#
1Sv#
zRv#
1Qv#
0Pv#
0Nv#
1Mv#
zLv#
1Kv#
0Jv#
0Hv#
1Gv#
zFv#
1Ev#
0Dv#
0Bv#
1Av#
z@v#
1?v#
0>v#
0<v#
1;v#
z:v#
19v#
08v#
06v#
15v#
z4v#
13v#
02v#
b11111111 0v#
b0 /v#
bz .v#
bz -v#
b11111111 ,v#
x+v#
bz )v#
b11111111111111111111111111111111 (v#
bx 'v#
x&v#
0$v#
1#v#
z"v#
1!v#
0~u#
0|u#
1{u#
zzu#
1yu#
0xu#
0vu#
1uu#
ztu#
1su#
0ru#
0pu#
1ou#
znu#
1mu#
0lu#
0ju#
1iu#
zhu#
1gu#
0fu#
0du#
1cu#
zbu#
1au#
0`u#
0^u#
1]u#
z\u#
1[u#
0Zu#
0Xu#
1Wu#
zVu#
1Uu#
0Tu#
b11111111 Ru#
b0 Qu#
bz Pu#
bz Ou#
b11111111 Nu#
xMu#
0Ku#
1Ju#
zIu#
1Hu#
0Gu#
0Eu#
1Du#
zCu#
1Bu#
0Au#
0?u#
1>u#
z=u#
1<u#
0;u#
09u#
18u#
z7u#
16u#
05u#
03u#
12u#
z1u#
10u#
0/u#
0-u#
1,u#
z+u#
1*u#
0)u#
0'u#
1&u#
z%u#
1$u#
0#u#
0!u#
1~t#
z}t#
1|t#
0{t#
b11111111 yt#
b0 xt#
bz wt#
bz vt#
b11111111 ut#
xtt#
0rt#
1qt#
zpt#
1ot#
0nt#
0lt#
1kt#
zjt#
1it#
0ht#
0ft#
1et#
zdt#
1ct#
0bt#
0`t#
1_t#
z^t#
1]t#
0\t#
0Zt#
1Yt#
zXt#
1Wt#
0Vt#
0Tt#
1St#
zRt#
1Qt#
0Pt#
0Nt#
1Mt#
zLt#
1Kt#
0Jt#
0Ht#
1Gt#
zFt#
1Et#
0Dt#
b11111111 Bt#
b0 At#
bz @t#
bz ?t#
b11111111 >t#
x=t#
0;t#
1:t#
z9t#
18t#
07t#
05t#
14t#
z3t#
12t#
01t#
0/t#
1.t#
z-t#
1,t#
0+t#
0)t#
1(t#
z't#
1&t#
0%t#
0#t#
1"t#
z!t#
1~s#
0}s#
0{s#
1zs#
zys#
1xs#
0ws#
0us#
1ts#
zss#
1rs#
0qs#
0os#
1ns#
zms#
1ls#
0ks#
b11111111 is#
b0 hs#
bz gs#
bz fs#
b11111111 es#
xds#
bz bs#
b11111111111111111111111111111111 as#
bx `s#
x_s#
0]s#
1\s#
z[s#
1Zs#
0Ys#
0Ws#
1Vs#
zUs#
1Ts#
0Ss#
0Qs#
1Ps#
zOs#
1Ns#
0Ms#
0Ks#
1Js#
zIs#
1Hs#
0Gs#
0Es#
1Ds#
zCs#
1Bs#
0As#
0?s#
1>s#
z=s#
1<s#
0;s#
09s#
18s#
z7s#
16s#
05s#
03s#
12s#
z1s#
10s#
0/s#
b11111111 -s#
b0 ,s#
bz +s#
bz *s#
b11111111 )s#
x(s#
0&s#
1%s#
z$s#
1#s#
0"s#
0~r#
1}r#
z|r#
1{r#
0zr#
0xr#
1wr#
zvr#
1ur#
0tr#
0rr#
1qr#
zpr#
1or#
0nr#
0lr#
1kr#
zjr#
1ir#
0hr#
0fr#
1er#
zdr#
1cr#
0br#
0`r#
1_r#
z^r#
1]r#
0\r#
0Zr#
1Yr#
zXr#
1Wr#
0Vr#
b11111111 Tr#
b0 Sr#
bz Rr#
bz Qr#
b11111111 Pr#
xOr#
0Mr#
1Lr#
zKr#
1Jr#
0Ir#
0Gr#
1Fr#
zEr#
1Dr#
0Cr#
0Ar#
1@r#
z?r#
1>r#
0=r#
0;r#
1:r#
z9r#
18r#
07r#
05r#
14r#
z3r#
12r#
01r#
0/r#
1.r#
z-r#
1,r#
0+r#
0)r#
1(r#
z'r#
1&r#
0%r#
0#r#
1"r#
z!r#
1~q#
0}q#
b11111111 {q#
b0 zq#
bz yq#
bz xq#
b11111111 wq#
xvq#
0tq#
1sq#
zrq#
1qq#
0pq#
0nq#
1mq#
zlq#
1kq#
0jq#
0hq#
1gq#
zfq#
1eq#
0dq#
0bq#
1aq#
z`q#
1_q#
0^q#
0\q#
1[q#
zZq#
1Yq#
0Xq#
0Vq#
1Uq#
zTq#
1Sq#
0Rq#
0Pq#
1Oq#
zNq#
1Mq#
0Lq#
0Jq#
1Iq#
zHq#
1Gq#
0Fq#
b11111111 Dq#
b0 Cq#
bz Bq#
bz Aq#
b11111111 @q#
x?q#
bz =q#
b11111111111111111111111111111111 <q#
bx ;q#
x:q#
08q#
17q#
z6q#
15q#
04q#
02q#
11q#
z0q#
1/q#
0.q#
0,q#
1+q#
z*q#
1)q#
0(q#
0&q#
1%q#
z$q#
1#q#
0"q#
0~p#
1}p#
z|p#
1{p#
0zp#
0xp#
1wp#
zvp#
1up#
0tp#
0rp#
1qp#
zpp#
1op#
0np#
0lp#
1kp#
zjp#
1ip#
0hp#
b11111111 fp#
b0 ep#
bz dp#
bz cp#
b11111111 bp#
xap#
0_p#
1^p#
z]p#
1\p#
0[p#
0Yp#
1Xp#
zWp#
1Vp#
0Up#
0Sp#
1Rp#
zQp#
1Pp#
0Op#
0Mp#
1Lp#
zKp#
1Jp#
0Ip#
0Gp#
1Fp#
zEp#
1Dp#
0Cp#
0Ap#
1@p#
z?p#
1>p#
0=p#
0;p#
1:p#
z9p#
18p#
07p#
05p#
14p#
z3p#
12p#
01p#
b11111111 /p#
b0 .p#
bz -p#
bz ,p#
b11111111 +p#
x*p#
0(p#
1'p#
z&p#
1%p#
0$p#
0"p#
1!p#
z~o#
1}o#
0|o#
0zo#
1yo#
zxo#
1wo#
0vo#
0to#
1so#
zro#
1qo#
0po#
0no#
1mo#
zlo#
1ko#
0jo#
0ho#
1go#
zfo#
1eo#
0do#
0bo#
1ao#
z`o#
1_o#
0^o#
0\o#
1[o#
zZo#
1Yo#
0Xo#
b11111111 Vo#
b0 Uo#
bz To#
bz So#
b11111111 Ro#
xQo#
0Oo#
1No#
zMo#
1Lo#
0Ko#
0Io#
1Ho#
zGo#
1Fo#
0Eo#
0Co#
1Bo#
zAo#
1@o#
0?o#
0=o#
1<o#
z;o#
1:o#
09o#
07o#
16o#
z5o#
14o#
03o#
01o#
10o#
z/o#
1.o#
0-o#
0+o#
1*o#
z)o#
1(o#
0'o#
0%o#
1$o#
z#o#
1"o#
0!o#
b11111111 }n#
b0 |n#
bz {n#
bz zn#
b11111111 yn#
xxn#
bz vn#
b11111111111111111111111111111111 un#
bx tn#
xsn#
0qn#
1pn#
zon#
1nn#
0mn#
0kn#
1jn#
zin#
1hn#
0gn#
0en#
1dn#
zcn#
1bn#
0an#
0_n#
1^n#
z]n#
1\n#
0[n#
0Yn#
1Xn#
zWn#
1Vn#
0Un#
0Sn#
1Rn#
zQn#
1Pn#
0On#
0Mn#
1Ln#
zKn#
1Jn#
0In#
0Gn#
1Fn#
zEn#
1Dn#
0Cn#
b11111111 An#
b0 @n#
bz ?n#
bz >n#
b11111111 =n#
x<n#
0:n#
19n#
z8n#
17n#
06n#
04n#
13n#
z2n#
11n#
00n#
0.n#
1-n#
z,n#
1+n#
0*n#
0(n#
1'n#
z&n#
1%n#
0$n#
0"n#
1!n#
z~m#
1}m#
0|m#
0zm#
1ym#
zxm#
1wm#
0vm#
0tm#
1sm#
zrm#
1qm#
0pm#
0nm#
1mm#
zlm#
1km#
0jm#
b11111111 hm#
b0 gm#
bz fm#
bz em#
b11111111 dm#
xcm#
0am#
1`m#
z_m#
1^m#
0]m#
0[m#
1Zm#
zYm#
1Xm#
0Wm#
0Um#
1Tm#
zSm#
1Rm#
0Qm#
0Om#
1Nm#
zMm#
1Lm#
0Km#
0Im#
1Hm#
zGm#
1Fm#
0Em#
0Cm#
1Bm#
zAm#
1@m#
0?m#
0=m#
1<m#
z;m#
1:m#
09m#
07m#
16m#
z5m#
14m#
03m#
b11111111 1m#
b0 0m#
bz /m#
bz .m#
b11111111 -m#
x,m#
0*m#
1)m#
z(m#
1'm#
0&m#
0$m#
1#m#
z"m#
1!m#
0~l#
0|l#
1{l#
zzl#
1yl#
0xl#
0vl#
1ul#
ztl#
1sl#
0rl#
0pl#
1ol#
znl#
1ml#
0ll#
0jl#
1il#
zhl#
1gl#
0fl#
0dl#
1cl#
zbl#
1al#
0`l#
0^l#
1]l#
z\l#
1[l#
0Zl#
b11111111 Xl#
b0 Wl#
bz Vl#
bz Ul#
b11111111 Tl#
xSl#
bz Ql#
b11111111111111111111111111111111 Pl#
bx Ol#
xNl#
0Ll#
1Kl#
zJl#
1Il#
0Hl#
0Fl#
1El#
zDl#
1Cl#
0Bl#
0@l#
1?l#
z>l#
1=l#
0<l#
0:l#
19l#
z8l#
17l#
06l#
04l#
13l#
z2l#
11l#
00l#
0.l#
1-l#
z,l#
1+l#
0*l#
0(l#
1'l#
z&l#
1%l#
0$l#
0"l#
1!l#
z~k#
1}k#
0|k#
b11111111 zk#
b0 yk#
bz xk#
bz wk#
b11111111 vk#
xuk#
0sk#
1rk#
zqk#
1pk#
0ok#
0mk#
1lk#
zkk#
1jk#
0ik#
0gk#
1fk#
zek#
1dk#
0ck#
0ak#
1`k#
z_k#
1^k#
0]k#
0[k#
1Zk#
zYk#
1Xk#
0Wk#
0Uk#
1Tk#
zSk#
1Rk#
0Qk#
0Ok#
1Nk#
zMk#
1Lk#
0Kk#
0Ik#
1Hk#
zGk#
1Fk#
0Ek#
b11111111 Ck#
b0 Bk#
bz Ak#
bz @k#
b11111111 ?k#
x>k#
0<k#
1;k#
z:k#
19k#
08k#
06k#
15k#
z4k#
13k#
02k#
00k#
1/k#
z.k#
1-k#
0,k#
0*k#
1)k#
z(k#
1'k#
0&k#
0$k#
1#k#
z"k#
1!k#
0~j#
0|j#
1{j#
zzj#
1yj#
0xj#
0vj#
1uj#
ztj#
1sj#
0rj#
0pj#
1oj#
znj#
1mj#
0lj#
b11111111 jj#
b0 ij#
bz hj#
bz gj#
b11111111 fj#
xej#
0cj#
1bj#
zaj#
1`j#
0_j#
0]j#
1\j#
z[j#
1Zj#
0Yj#
0Wj#
1Vj#
zUj#
1Tj#
0Sj#
0Qj#
1Pj#
zOj#
1Nj#
0Mj#
0Kj#
1Jj#
zIj#
1Hj#
0Gj#
0Ej#
1Dj#
zCj#
1Bj#
0Aj#
0?j#
1>j#
z=j#
1<j#
0;j#
09j#
18j#
z7j#
16j#
05j#
b11111111 3j#
b0 2j#
bz 1j#
bz 0j#
b11111111 /j#
x.j#
bz ,j#
b11111111111111111111111111111111 +j#
bx *j#
x)j#
0'j#
1&j#
z%j#
1$j#
0#j#
0!j#
1~i#
z}i#
1|i#
0{i#
0yi#
1xi#
zwi#
1vi#
0ui#
0si#
1ri#
zqi#
1pi#
0oi#
0mi#
1li#
zki#
1ji#
0ii#
0gi#
1fi#
zei#
1di#
0ci#
0ai#
1`i#
z_i#
1^i#
0]i#
0[i#
1Zi#
zYi#
1Xi#
0Wi#
b11111111 Ui#
b0 Ti#
bz Si#
bz Ri#
b11111111 Qi#
xPi#
0Ni#
1Mi#
zLi#
1Ki#
0Ji#
0Hi#
1Gi#
zFi#
1Ei#
0Di#
0Bi#
1Ai#
z@i#
1?i#
0>i#
0<i#
1;i#
z:i#
19i#
08i#
06i#
15i#
z4i#
13i#
02i#
00i#
1/i#
z.i#
1-i#
0,i#
0*i#
1)i#
z(i#
1'i#
0&i#
0$i#
1#i#
z"i#
1!i#
0~h#
b11111111 |h#
b0 {h#
bz zh#
bz yh#
b11111111 xh#
xwh#
0uh#
1th#
zsh#
1rh#
0qh#
0oh#
1nh#
zmh#
1lh#
0kh#
0ih#
1hh#
zgh#
1fh#
0eh#
0ch#
1bh#
zah#
1`h#
0_h#
0]h#
1\h#
z[h#
1Zh#
0Yh#
0Wh#
1Vh#
zUh#
1Th#
0Sh#
0Qh#
1Ph#
zOh#
1Nh#
0Mh#
0Kh#
1Jh#
zIh#
1Hh#
0Gh#
b11111111 Eh#
b0 Dh#
bz Ch#
bz Bh#
b11111111 Ah#
x@h#
0>h#
1=h#
z<h#
1;h#
0:h#
08h#
17h#
z6h#
15h#
04h#
02h#
11h#
z0h#
1/h#
0.h#
0,h#
1+h#
z*h#
1)h#
0(h#
0&h#
1%h#
z$h#
1#h#
0"h#
0~g#
1}g#
z|g#
1{g#
0zg#
0xg#
1wg#
zvg#
1ug#
0tg#
0rg#
1qg#
zpg#
1og#
0ng#
b11111111 lg#
b0 kg#
bz jg#
bz ig#
b11111111 hg#
xgg#
bz eg#
b11111111111111111111111111111111 dg#
bx cg#
xbg#
0`g#
1_g#
z^g#
1]g#
0\g#
0Zg#
1Yg#
zXg#
1Wg#
0Vg#
0Tg#
1Sg#
zRg#
1Qg#
0Pg#
0Ng#
1Mg#
zLg#
1Kg#
0Jg#
0Hg#
1Gg#
zFg#
1Eg#
0Dg#
0Bg#
1Ag#
z@g#
1?g#
0>g#
0<g#
1;g#
z:g#
19g#
08g#
06g#
15g#
z4g#
13g#
02g#
b11111111 0g#
b0 /g#
bz .g#
bz -g#
b11111111 ,g#
x+g#
0)g#
1(g#
z'g#
1&g#
0%g#
0#g#
1"g#
z!g#
1~f#
0}f#
0{f#
1zf#
zyf#
1xf#
0wf#
0uf#
1tf#
zsf#
1rf#
0qf#
0of#
1nf#
zmf#
1lf#
0kf#
0if#
1hf#
zgf#
1ff#
0ef#
0cf#
1bf#
zaf#
1`f#
0_f#
0]f#
1\f#
z[f#
1Zf#
0Yf#
b11111111 Wf#
b0 Vf#
bz Uf#
bz Tf#
b11111111 Sf#
xRf#
0Pf#
1Of#
zNf#
1Mf#
0Lf#
0Jf#
1If#
zHf#
1Gf#
0Ff#
0Df#
1Cf#
zBf#
1Af#
0@f#
0>f#
1=f#
z<f#
1;f#
0:f#
08f#
17f#
z6f#
15f#
04f#
02f#
11f#
z0f#
1/f#
0.f#
0,f#
1+f#
z*f#
1)f#
0(f#
0&f#
1%f#
z$f#
1#f#
0"f#
b11111111 ~e#
b0 }e#
bz |e#
bz {e#
b11111111 ze#
xye#
0we#
1ve#
zue#
1te#
0se#
0qe#
1pe#
zoe#
1ne#
0me#
0ke#
1je#
zie#
1he#
0ge#
0ee#
1de#
zce#
1be#
0ae#
0_e#
1^e#
z]e#
1\e#
0[e#
0Ye#
1Xe#
zWe#
1Ve#
0Ue#
0Se#
1Re#
zQe#
1Pe#
0Oe#
0Me#
1Le#
zKe#
1Je#
0Ie#
b11111111 Ge#
b0 Fe#
bz Ee#
bz De#
b11111111 Ce#
xBe#
bz @e#
b11111111111111111111111111111111 ?e#
bx >e#
x=e#
0;e#
1:e#
z9e#
18e#
07e#
05e#
14e#
z3e#
12e#
01e#
0/e#
1.e#
z-e#
1,e#
0+e#
0)e#
1(e#
z'e#
1&e#
0%e#
0#e#
1"e#
z!e#
1~d#
0}d#
0{d#
1zd#
zyd#
1xd#
0wd#
0ud#
1td#
zsd#
1rd#
0qd#
0od#
1nd#
zmd#
1ld#
0kd#
b11111111 id#
b0 hd#
bz gd#
bz fd#
b11111111 ed#
xdd#
0bd#
1ad#
z`d#
1_d#
0^d#
0\d#
1[d#
zZd#
1Yd#
0Xd#
0Vd#
1Ud#
zTd#
1Sd#
0Rd#
0Pd#
1Od#
zNd#
1Md#
0Ld#
0Jd#
1Id#
zHd#
1Gd#
0Fd#
0Dd#
1Cd#
zBd#
1Ad#
0@d#
0>d#
1=d#
z<d#
1;d#
0:d#
08d#
17d#
z6d#
15d#
04d#
b11111111 2d#
b0 1d#
bz 0d#
bz /d#
b11111111 .d#
x-d#
0+d#
1*d#
z)d#
1(d#
0'd#
0%d#
1$d#
z#d#
1"d#
0!d#
0}c#
1|c#
z{c#
1zc#
0yc#
0wc#
1vc#
zuc#
1tc#
0sc#
0qc#
1pc#
zoc#
1nc#
0mc#
0kc#
1jc#
zic#
1hc#
0gc#
0ec#
1dc#
zcc#
1bc#
0ac#
0_c#
1^c#
z]c#
1\c#
0[c#
b11111111 Yc#
b0 Xc#
bz Wc#
bz Vc#
b11111111 Uc#
xTc#
0Rc#
1Qc#
zPc#
1Oc#
0Nc#
0Lc#
1Kc#
zJc#
1Ic#
0Hc#
0Fc#
1Ec#
zDc#
1Cc#
0Bc#
0@c#
1?c#
z>c#
1=c#
0<c#
0:c#
19c#
z8c#
17c#
06c#
04c#
13c#
z2c#
11c#
00c#
0.c#
1-c#
z,c#
1+c#
0*c#
0(c#
1'c#
z&c#
1%c#
0$c#
b11111111 "c#
b0 !c#
bz ~b#
bz }b#
b11111111 |b#
x{b#
bz yb#
b11111111111111111111111111111111 xb#
bx wb#
xvb#
0tb#
1sb#
zrb#
1qb#
0pb#
0nb#
1mb#
zlb#
1kb#
0jb#
0hb#
1gb#
zfb#
1eb#
0db#
0bb#
1ab#
z`b#
1_b#
0^b#
0\b#
1[b#
zZb#
1Yb#
0Xb#
0Vb#
1Ub#
zTb#
1Sb#
0Rb#
0Pb#
1Ob#
zNb#
1Mb#
0Lb#
0Jb#
1Ib#
zHb#
1Gb#
0Fb#
b11111111 Db#
b0 Cb#
bz Bb#
bz Ab#
b11111111 @b#
x?b#
0=b#
1<b#
z;b#
1:b#
09b#
07b#
16b#
z5b#
14b#
03b#
01b#
10b#
z/b#
1.b#
0-b#
0+b#
1*b#
z)b#
1(b#
0'b#
0%b#
1$b#
z#b#
1"b#
0!b#
0}a#
1|a#
z{a#
1za#
0ya#
0wa#
1va#
zua#
1ta#
0sa#
0qa#
1pa#
zoa#
1na#
0ma#
b11111111 ka#
b0 ja#
bz ia#
bz ha#
b11111111 ga#
xfa#
0da#
1ca#
zba#
1aa#
0`a#
0^a#
1]a#
z\a#
1[a#
0Za#
0Xa#
1Wa#
zVa#
1Ua#
0Ta#
0Ra#
1Qa#
zPa#
1Oa#
0Na#
0La#
1Ka#
zJa#
1Ia#
0Ha#
0Fa#
1Ea#
zDa#
1Ca#
0Ba#
0@a#
1?a#
z>a#
1=a#
0<a#
0:a#
19a#
z8a#
17a#
06a#
b11111111 4a#
b0 3a#
bz 2a#
bz 1a#
b11111111 0a#
x/a#
0-a#
1,a#
z+a#
1*a#
0)a#
0'a#
1&a#
z%a#
1$a#
0#a#
0!a#
1~`#
z}`#
1|`#
0{`#
0y`#
1x`#
zw`#
1v`#
0u`#
0s`#
1r`#
zq`#
1p`#
0o`#
0m`#
1l`#
zk`#
1j`#
0i`#
0g`#
1f`#
ze`#
1d`#
0c`#
0a`#
1``#
z_`#
1^`#
0]`#
b11111111 [`#
b0 Z`#
bz Y`#
bz X`#
b11111111 W`#
xV`#
bz T`#
b11111111111111111111111111111111 S`#
bx R`#
xQ`#
0O`#
1N`#
zM`#
1L`#
0K`#
0I`#
1H`#
zG`#
1F`#
0E`#
0C`#
1B`#
zA`#
1@`#
0?`#
0=`#
1<`#
z;`#
1:`#
09`#
07`#
16`#
z5`#
14`#
03`#
01`#
10`#
z/`#
1.`#
0-`#
0+`#
1*`#
z)`#
1(`#
0'`#
0%`#
1$`#
z#`#
1"`#
0!`#
b11111111 }_#
b0 |_#
bz {_#
bz z_#
b11111111 y_#
xx_#
0v_#
1u_#
zt_#
1s_#
0r_#
0p_#
1o_#
zn_#
1m_#
0l_#
0j_#
1i_#
zh_#
1g_#
0f_#
0d_#
1c_#
zb_#
1a_#
0`_#
0^_#
1]_#
z\_#
1[_#
0Z_#
0X_#
1W_#
zV_#
1U_#
0T_#
0R_#
1Q_#
zP_#
1O_#
0N_#
0L_#
1K_#
zJ_#
1I_#
0H_#
b11111111 F_#
b0 E_#
bz D_#
bz C_#
b11111111 B_#
xA_#
0?_#
1>_#
z=_#
1<_#
0;_#
09_#
18_#
z7_#
16_#
05_#
03_#
12_#
z1_#
10_#
0/_#
0-_#
1,_#
z+_#
1*_#
0)_#
0'_#
1&_#
z%_#
1$_#
0#_#
0!_#
1~^#
z}^#
1|^#
0{^#
0y^#
1x^#
zw^#
1v^#
0u^#
0s^#
1r^#
zq^#
1p^#
0o^#
b11111111 m^#
b0 l^#
bz k^#
bz j^#
b11111111 i^#
xh^#
0f^#
1e^#
zd^#
1c^#
0b^#
0`^#
1_^#
z^^#
1]^#
0\^#
0Z^#
1Y^#
zX^#
1W^#
0V^#
0T^#
1S^#
zR^#
1Q^#
0P^#
0N^#
1M^#
zL^#
1K^#
0J^#
0H^#
1G^#
zF^#
1E^#
0D^#
0B^#
1A^#
z@^#
1?^#
0>^#
0<^#
1;^#
z:^#
19^#
08^#
b11111111 6^#
b0 5^#
bz 4^#
bz 3^#
b11111111 2^#
x1^#
bz /^#
b11111111111111111111111111111111 .^#
bx -^#
x,^#
0*^#
1)^#
z(^#
1'^#
0&^#
0$^#
1#^#
z"^#
1!^#
0~]#
0|]#
1{]#
zz]#
1y]#
0x]#
0v]#
1u]#
zt]#
1s]#
0r]#
0p]#
1o]#
zn]#
1m]#
0l]#
0j]#
1i]#
zh]#
1g]#
0f]#
0d]#
1c]#
zb]#
1a]#
0`]#
0^]#
1]]#
z\]#
1[]#
0Z]#
b11111111 X]#
b0 W]#
bz V]#
bz U]#
b11111111 T]#
xS]#
0Q]#
1P]#
zO]#
1N]#
0M]#
0K]#
1J]#
zI]#
1H]#
0G]#
0E]#
1D]#
zC]#
1B]#
0A]#
0?]#
1>]#
z=]#
1<]#
0;]#
09]#
18]#
z7]#
16]#
05]#
03]#
12]#
z1]#
10]#
0/]#
0-]#
1,]#
z+]#
1*]#
0)]#
0']#
1&]#
z%]#
1$]#
0#]#
b11111111 !]#
b0 ~\#
bz }\#
bz |\#
b11111111 {\#
xz\#
0x\#
1w\#
zv\#
1u\#
0t\#
0r\#
1q\#
zp\#
1o\#
0n\#
0l\#
1k\#
zj\#
1i\#
0h\#
0f\#
1e\#
zd\#
1c\#
0b\#
0`\#
1_\#
z^\#
1]\#
0\\#
0Z\#
1Y\#
zX\#
1W\#
0V\#
0T\#
1S\#
zR\#
1Q\#
0P\#
0N\#
1M\#
zL\#
1K\#
0J\#
b11111111 H\#
b0 G\#
bz F\#
bz E\#
b11111111 D\#
xC\#
0A\#
1@\#
z?\#
1>\#
0=\#
0;\#
1:\#
z9\#
18\#
07\#
05\#
14\#
z3\#
12\#
01\#
0/\#
1.\#
z-\#
1,\#
0+\#
0)\#
1(\#
z'\#
1&\#
0%\#
0#\#
1"\#
z!\#
1~[#
0}[#
0{[#
1z[#
zy[#
1x[#
0w[#
0u[#
1t[#
zs[#
1r[#
0q[#
b11111111 o[#
b0 n[#
bz m[#
bz l[#
b11111111 k[#
xj[#
bz h[#
b11111111111111111111111111111111 g[#
bx f[#
xe[#
0c[#
1b[#
za[#
1`[#
0_[#
0][#
1\[#
z[[#
1Z[#
0Y[#
0W[#
1V[#
zU[#
1T[#
0S[#
0Q[#
1P[#
zO[#
1N[#
0M[#
0K[#
1J[#
zI[#
1H[#
0G[#
0E[#
1D[#
zC[#
1B[#
0A[#
0?[#
1>[#
z=[#
1<[#
0;[#
09[#
18[#
z7[#
16[#
05[#
b11111111 3[#
b0 2[#
bz 1[#
bz 0[#
b11111111 /[#
x.[#
0,[#
1+[#
z*[#
1)[#
0([#
0&[#
1%[#
z$[#
1#[#
0"[#
0~Z#
1}Z#
z|Z#
1{Z#
0zZ#
0xZ#
1wZ#
zvZ#
1uZ#
0tZ#
0rZ#
1qZ#
zpZ#
1oZ#
0nZ#
0lZ#
1kZ#
zjZ#
1iZ#
0hZ#
0fZ#
1eZ#
zdZ#
1cZ#
0bZ#
0`Z#
1_Z#
z^Z#
1]Z#
0\Z#
b11111111 ZZ#
b0 YZ#
bz XZ#
bz WZ#
b11111111 VZ#
xUZ#
0SZ#
1RZ#
zQZ#
1PZ#
0OZ#
0MZ#
1LZ#
zKZ#
1JZ#
0IZ#
0GZ#
1FZ#
zEZ#
1DZ#
0CZ#
0AZ#
1@Z#
z?Z#
1>Z#
0=Z#
0;Z#
1:Z#
z9Z#
18Z#
07Z#
05Z#
14Z#
z3Z#
12Z#
01Z#
0/Z#
1.Z#
z-Z#
1,Z#
0+Z#
0)Z#
1(Z#
z'Z#
1&Z#
0%Z#
b11111111 #Z#
b0 "Z#
bz !Z#
bz ~Y#
b11111111 }Y#
x|Y#
0zY#
1yY#
zxY#
1wY#
0vY#
0tY#
1sY#
zrY#
1qY#
0pY#
0nY#
1mY#
zlY#
1kY#
0jY#
0hY#
1gY#
zfY#
1eY#
0dY#
0bY#
1aY#
z`Y#
1_Y#
0^Y#
0\Y#
1[Y#
zZY#
1YY#
0XY#
0VY#
1UY#
zTY#
1SY#
0RY#
0PY#
1OY#
zNY#
1MY#
0LY#
b11111111 JY#
b0 IY#
bz HY#
bz GY#
b11111111 FY#
xEY#
bz CY#
b11111111111111111111111111111111 BY#
bx AY#
x@Y#
0>Y#
1=Y#
z<Y#
1;Y#
0:Y#
08Y#
17Y#
z6Y#
15Y#
04Y#
02Y#
11Y#
z0Y#
1/Y#
0.Y#
0,Y#
1+Y#
z*Y#
1)Y#
0(Y#
0&Y#
1%Y#
z$Y#
1#Y#
0"Y#
0~X#
1}X#
z|X#
1{X#
0zX#
0xX#
1wX#
zvX#
1uX#
0tX#
0rX#
1qX#
zpX#
1oX#
0nX#
b11111111 lX#
b0 kX#
bz jX#
bz iX#
b11111111 hX#
xgX#
0eX#
1dX#
zcX#
1bX#
0aX#
0_X#
1^X#
z]X#
1\X#
0[X#
0YX#
1XX#
zWX#
1VX#
0UX#
0SX#
1RX#
zQX#
1PX#
0OX#
0MX#
1LX#
zKX#
1JX#
0IX#
0GX#
1FX#
zEX#
1DX#
0CX#
0AX#
1@X#
z?X#
1>X#
0=X#
0;X#
1:X#
z9X#
18X#
07X#
b11111111 5X#
b0 4X#
bz 3X#
bz 2X#
b11111111 1X#
x0X#
0.X#
1-X#
z,X#
1+X#
0*X#
0(X#
1'X#
z&X#
1%X#
0$X#
0"X#
1!X#
z~W#
1}W#
0|W#
0zW#
1yW#
zxW#
1wW#
0vW#
0tW#
1sW#
zrW#
1qW#
0pW#
0nW#
1mW#
zlW#
1kW#
0jW#
0hW#
1gW#
zfW#
1eW#
0dW#
0bW#
1aW#
z`W#
1_W#
0^W#
b11111111 \W#
b0 [W#
bz ZW#
bz YW#
b11111111 XW#
xWW#
0UW#
1TW#
zSW#
1RW#
0QW#
0OW#
1NW#
zMW#
1LW#
0KW#
0IW#
1HW#
zGW#
1FW#
0EW#
0CW#
1BW#
zAW#
1@W#
0?W#
0=W#
1<W#
z;W#
1:W#
09W#
07W#
16W#
z5W#
14W#
03W#
01W#
10W#
z/W#
1.W#
0-W#
0+W#
1*W#
z)W#
1(W#
0'W#
b11111111 %W#
b0 $W#
bz #W#
bz "W#
b11111111 !W#
x~V#
bz |V#
b11111111111111111111111111111111 {V#
bx zV#
xyV#
0wV#
1vV#
zuV#
1tV#
0sV#
0qV#
1pV#
zoV#
1nV#
0mV#
0kV#
1jV#
ziV#
1hV#
0gV#
0eV#
1dV#
zcV#
1bV#
0aV#
0_V#
1^V#
z]V#
1\V#
0[V#
0YV#
1XV#
zWV#
1VV#
0UV#
0SV#
1RV#
zQV#
1PV#
0OV#
0MV#
1LV#
zKV#
1JV#
0IV#
b11111111 GV#
b0 FV#
bz EV#
bz DV#
b11111111 CV#
xBV#
0@V#
1?V#
z>V#
1=V#
0<V#
0:V#
19V#
z8V#
17V#
06V#
04V#
13V#
z2V#
11V#
00V#
0.V#
1-V#
z,V#
1+V#
0*V#
0(V#
1'V#
z&V#
1%V#
0$V#
0"V#
1!V#
z~U#
1}U#
0|U#
0zU#
1yU#
zxU#
1wU#
0vU#
0tU#
1sU#
zrU#
1qU#
0pU#
b11111111 nU#
b0 mU#
bz lU#
bz kU#
b11111111 jU#
xiU#
0gU#
1fU#
zeU#
1dU#
0cU#
0aU#
1`U#
z_U#
1^U#
0]U#
0[U#
1ZU#
zYU#
1XU#
0WU#
0UU#
1TU#
zSU#
1RU#
0QU#
0OU#
1NU#
zMU#
1LU#
0KU#
0IU#
1HU#
zGU#
1FU#
0EU#
0CU#
1BU#
zAU#
1@U#
0?U#
0=U#
1<U#
z;U#
1:U#
09U#
b11111111 7U#
b0 6U#
bz 5U#
bz 4U#
b11111111 3U#
x2U#
00U#
1/U#
z.U#
1-U#
0,U#
0*U#
1)U#
z(U#
1'U#
0&U#
0$U#
1#U#
z"U#
1!U#
0~T#
0|T#
1{T#
zzT#
1yT#
0xT#
0vT#
1uT#
ztT#
1sT#
0rT#
0pT#
1oT#
znT#
1mT#
0lT#
0jT#
1iT#
zhT#
1gT#
0fT#
0dT#
1cT#
zbT#
1aT#
0`T#
b11111111 ^T#
b0 ]T#
bz \T#
bz [T#
b11111111 ZT#
xYT#
bz WT#
b11111111111111111111111111111111 VT#
bx UT#
xTT#
0RT#
1QT#
zPT#
1OT#
0NT#
0LT#
1KT#
zJT#
1IT#
0HT#
0FT#
1ET#
zDT#
1CT#
0BT#
0@T#
1?T#
z>T#
1=T#
0<T#
0:T#
19T#
z8T#
17T#
06T#
04T#
13T#
z2T#
11T#
00T#
0.T#
1-T#
z,T#
1+T#
0*T#
0(T#
1'T#
z&T#
1%T#
0$T#
b11111111 "T#
b0 !T#
bz ~S#
bz }S#
b11111111 |S#
x{S#
0yS#
1xS#
zwS#
1vS#
0uS#
0sS#
1rS#
zqS#
1pS#
0oS#
0mS#
1lS#
zkS#
1jS#
0iS#
0gS#
1fS#
zeS#
1dS#
0cS#
0aS#
1`S#
z_S#
1^S#
0]S#
0[S#
1ZS#
zYS#
1XS#
0WS#
0US#
1TS#
zSS#
1RS#
0QS#
0OS#
1NS#
zMS#
1LS#
0KS#
b11111111 IS#
b0 HS#
bz GS#
bz FS#
b11111111 ES#
xDS#
0BS#
1AS#
z@S#
1?S#
0>S#
0<S#
1;S#
z:S#
19S#
08S#
06S#
15S#
z4S#
13S#
02S#
00S#
1/S#
z.S#
1-S#
0,S#
0*S#
1)S#
z(S#
1'S#
0&S#
0$S#
1#S#
z"S#
1!S#
0~R#
0|R#
1{R#
zzR#
1yR#
0xR#
0vR#
1uR#
ztR#
1sR#
0rR#
b11111111 pR#
b0 oR#
bz nR#
bz mR#
b11111111 lR#
xkR#
0iR#
1hR#
zgR#
1fR#
0eR#
0cR#
1bR#
zaR#
1`R#
0_R#
0]R#
1\R#
z[R#
1ZR#
0YR#
0WR#
1VR#
zUR#
1TR#
0SR#
0QR#
1PR#
zOR#
1NR#
0MR#
0KR#
1JR#
zIR#
1HR#
0GR#
0ER#
1DR#
zCR#
1BR#
0AR#
0?R#
1>R#
z=R#
1<R#
0;R#
b11111111 9R#
b0 8R#
bz 7R#
bz 6R#
b11111111 5R#
x4R#
bz 2R#
b11111111111111111111111111111111 1R#
bx 0R#
x/R#
0-R#
1,R#
z+R#
1*R#
0)R#
0'R#
1&R#
z%R#
1$R#
0#R#
0!R#
1~Q#
z}Q#
1|Q#
0{Q#
0yQ#
1xQ#
zwQ#
1vQ#
0uQ#
0sQ#
1rQ#
zqQ#
1pQ#
0oQ#
0mQ#
1lQ#
zkQ#
1jQ#
0iQ#
0gQ#
1fQ#
zeQ#
1dQ#
0cQ#
0aQ#
1`Q#
z_Q#
1^Q#
0]Q#
b11111111 [Q#
b0 ZQ#
bz YQ#
bz XQ#
b11111111 WQ#
xVQ#
0TQ#
1SQ#
zRQ#
1QQ#
0PQ#
0NQ#
1MQ#
zLQ#
1KQ#
0JQ#
0HQ#
1GQ#
zFQ#
1EQ#
0DQ#
0BQ#
1AQ#
z@Q#
1?Q#
0>Q#
0<Q#
1;Q#
z:Q#
19Q#
08Q#
06Q#
15Q#
z4Q#
13Q#
02Q#
00Q#
1/Q#
z.Q#
1-Q#
0,Q#
0*Q#
1)Q#
z(Q#
1'Q#
0&Q#
b11111111 $Q#
b0 #Q#
bz "Q#
bz !Q#
b11111111 ~P#
x}P#
0{P#
1zP#
zyP#
1xP#
0wP#
0uP#
1tP#
zsP#
1rP#
0qP#
0oP#
1nP#
zmP#
1lP#
0kP#
0iP#
1hP#
zgP#
1fP#
0eP#
0cP#
1bP#
zaP#
1`P#
0_P#
0]P#
1\P#
z[P#
1ZP#
0YP#
0WP#
1VP#
zUP#
1TP#
0SP#
0QP#
1PP#
zOP#
1NP#
0MP#
b11111111 KP#
b0 JP#
bz IP#
bz HP#
b11111111 GP#
xFP#
0DP#
1CP#
zBP#
1AP#
0@P#
0>P#
1=P#
z<P#
1;P#
0:P#
08P#
17P#
z6P#
15P#
04P#
02P#
11P#
z0P#
1/P#
0.P#
0,P#
1+P#
z*P#
1)P#
0(P#
0&P#
1%P#
z$P#
1#P#
0"P#
0~O#
1}O#
z|O#
1{O#
0zO#
0xO#
1wO#
zvO#
1uO#
0tO#
b11111111 rO#
b0 qO#
bz pO#
bz oO#
b11111111 nO#
xmO#
bz kO#
b11111111111111111111111111111111 jO#
bx iO#
xhO#
0fO#
1eO#
zdO#
1cO#
0bO#
0`O#
1_O#
z^O#
1]O#
0\O#
0ZO#
1YO#
zXO#
1WO#
0VO#
0TO#
1SO#
zRO#
1QO#
0PO#
0NO#
1MO#
zLO#
1KO#
0JO#
0HO#
1GO#
zFO#
1EO#
0DO#
0BO#
1AO#
z@O#
1?O#
0>O#
0<O#
1;O#
z:O#
19O#
08O#
b11111111 6O#
b0 5O#
bz 4O#
bz 3O#
b11111111 2O#
x1O#
0/O#
1.O#
z-O#
1,O#
0+O#
0)O#
1(O#
z'O#
1&O#
0%O#
0#O#
1"O#
z!O#
1~N#
0}N#
0{N#
1zN#
zyN#
1xN#
0wN#
0uN#
1tN#
zsN#
1rN#
0qN#
0oN#
1nN#
zmN#
1lN#
0kN#
0iN#
1hN#
zgN#
1fN#
0eN#
0cN#
1bN#
zaN#
1`N#
0_N#
b11111111 ]N#
b0 \N#
bz [N#
bz ZN#
b11111111 YN#
xXN#
0VN#
1UN#
zTN#
1SN#
0RN#
0PN#
1ON#
zNN#
1MN#
0LN#
0JN#
1IN#
zHN#
1GN#
0FN#
0DN#
1CN#
zBN#
1AN#
0@N#
0>N#
1=N#
z<N#
1;N#
0:N#
08N#
17N#
z6N#
15N#
04N#
02N#
11N#
z0N#
1/N#
0.N#
0,N#
1+N#
z*N#
1)N#
0(N#
b11111111 &N#
b0 %N#
bz $N#
bz #N#
b11111111 "N#
x!N#
0}M#
1|M#
z{M#
1zM#
0yM#
0wM#
1vM#
zuM#
1tM#
0sM#
0qM#
1pM#
zoM#
1nM#
0mM#
0kM#
1jM#
ziM#
1hM#
0gM#
0eM#
1dM#
zcM#
1bM#
0aM#
0_M#
1^M#
z]M#
1\M#
0[M#
0YM#
1XM#
zWM#
1VM#
0UM#
0SM#
1RM#
zQM#
1PM#
0OM#
b11111111 MM#
b0 LM#
bz KM#
bz JM#
b11111111 IM#
xHM#
bz FM#
b11111111111111111111111111111111 EM#
bx DM#
xCM#
0AM#
1@M#
z?M#
1>M#
0=M#
0;M#
1:M#
z9M#
18M#
07M#
05M#
14M#
z3M#
12M#
01M#
0/M#
1.M#
z-M#
1,M#
0+M#
0)M#
1(M#
z'M#
1&M#
0%M#
0#M#
1"M#
z!M#
1~L#
0}L#
0{L#
1zL#
zyL#
1xL#
0wL#
0uL#
1tL#
zsL#
1rL#
0qL#
b11111111 oL#
b0 nL#
bz mL#
bz lL#
b11111111 kL#
xjL#
0hL#
1gL#
zfL#
1eL#
0dL#
0bL#
1aL#
z`L#
1_L#
0^L#
0\L#
1[L#
zZL#
1YL#
0XL#
0VL#
1UL#
zTL#
1SL#
0RL#
0PL#
1OL#
zNL#
1ML#
0LL#
0JL#
1IL#
zHL#
1GL#
0FL#
0DL#
1CL#
zBL#
1AL#
0@L#
0>L#
1=L#
z<L#
1;L#
0:L#
b11111111 8L#
b0 7L#
bz 6L#
bz 5L#
b11111111 4L#
x3L#
01L#
10L#
z/L#
1.L#
0-L#
0+L#
1*L#
z)L#
1(L#
0'L#
0%L#
1$L#
z#L#
1"L#
0!L#
0}K#
1|K#
z{K#
1zK#
0yK#
0wK#
1vK#
zuK#
1tK#
0sK#
0qK#
1pK#
zoK#
1nK#
0mK#
0kK#
1jK#
ziK#
1hK#
0gK#
0eK#
1dK#
zcK#
1bK#
0aK#
b11111111 _K#
b0 ^K#
bz ]K#
bz \K#
b11111111 [K#
xZK#
0XK#
1WK#
zVK#
1UK#
0TK#
0RK#
1QK#
zPK#
1OK#
0NK#
0LK#
1KK#
zJK#
1IK#
0HK#
0FK#
1EK#
zDK#
1CK#
0BK#
0@K#
1?K#
z>K#
1=K#
0<K#
0:K#
19K#
z8K#
17K#
06K#
04K#
13K#
z2K#
11K#
00K#
0.K#
1-K#
z,K#
1+K#
0*K#
b11111111 (K#
b0 'K#
bz &K#
bz %K#
b11111111 $K#
x#K#
bz !K#
b11111111111111111111111111111111 ~J#
bx }J#
x|J#
0zJ#
1yJ#
zxJ#
1wJ#
0vJ#
0tJ#
1sJ#
zrJ#
1qJ#
0pJ#
0nJ#
1mJ#
zlJ#
1kJ#
0jJ#
0hJ#
1gJ#
zfJ#
1eJ#
0dJ#
0bJ#
1aJ#
z`J#
1_J#
0^J#
0\J#
1[J#
zZJ#
1YJ#
0XJ#
0VJ#
1UJ#
zTJ#
1SJ#
0RJ#
0PJ#
1OJ#
zNJ#
1MJ#
0LJ#
b11111111 JJ#
b0 IJ#
bz HJ#
bz GJ#
b11111111 FJ#
xEJ#
0CJ#
1BJ#
zAJ#
1@J#
0?J#
0=J#
1<J#
z;J#
1:J#
09J#
07J#
16J#
z5J#
14J#
03J#
01J#
10J#
z/J#
1.J#
0-J#
0+J#
1*J#
z)J#
1(J#
0'J#
0%J#
1$J#
z#J#
1"J#
0!J#
0}I#
1|I#
z{I#
1zI#
0yI#
0wI#
1vI#
zuI#
1tI#
0sI#
b11111111 qI#
b0 pI#
bz oI#
bz nI#
b11111111 mI#
xlI#
0jI#
1iI#
zhI#
1gI#
0fI#
0dI#
1cI#
zbI#
1aI#
0`I#
0^I#
1]I#
z\I#
1[I#
0ZI#
0XI#
1WI#
zVI#
1UI#
0TI#
0RI#
1QI#
zPI#
1OI#
0NI#
0LI#
1KI#
zJI#
1II#
0HI#
0FI#
1EI#
zDI#
1CI#
0BI#
0@I#
1?I#
z>I#
1=I#
0<I#
b11111111 :I#
b0 9I#
bz 8I#
bz 7I#
b11111111 6I#
x5I#
03I#
12I#
z1I#
10I#
0/I#
0-I#
1,I#
z+I#
1*I#
0)I#
0'I#
1&I#
z%I#
1$I#
0#I#
0!I#
1~H#
z}H#
1|H#
0{H#
0yH#
1xH#
zwH#
1vH#
0uH#
0sH#
1rH#
zqH#
1pH#
0oH#
0mH#
1lH#
zkH#
1jH#
0iH#
0gH#
1fH#
zeH#
1dH#
0cH#
b11111111 aH#
b0 `H#
bz _H#
bz ^H#
b11111111 ]H#
x\H#
bz ZH#
b11111111111111111111111111111111 YH#
bx XH#
xWH#
0UH#
1TH#
zSH#
1RH#
0QH#
0OH#
1NH#
zMH#
1LH#
0KH#
0IH#
1HH#
zGH#
1FH#
0EH#
0CH#
1BH#
zAH#
1@H#
0?H#
0=H#
1<H#
z;H#
1:H#
09H#
07H#
16H#
z5H#
14H#
03H#
01H#
10H#
z/H#
1.H#
0-H#
0+H#
1*H#
z)H#
1(H#
0'H#
b11111111 %H#
b0 $H#
bz #H#
bz "H#
b11111111 !H#
x~G#
0|G#
1{G#
zzG#
1yG#
0xG#
0vG#
1uG#
ztG#
1sG#
0rG#
0pG#
1oG#
znG#
1mG#
0lG#
0jG#
1iG#
zhG#
1gG#
0fG#
0dG#
1cG#
zbG#
1aG#
0`G#
0^G#
1]G#
z\G#
1[G#
0ZG#
0XG#
1WG#
zVG#
1UG#
0TG#
0RG#
1QG#
zPG#
1OG#
0NG#
b11111111 LG#
b0 KG#
bz JG#
bz IG#
b11111111 HG#
xGG#
0EG#
1DG#
zCG#
1BG#
0AG#
0?G#
1>G#
z=G#
1<G#
0;G#
09G#
18G#
z7G#
16G#
05G#
03G#
12G#
z1G#
10G#
0/G#
0-G#
1,G#
z+G#
1*G#
0)G#
0'G#
1&G#
z%G#
1$G#
0#G#
0!G#
1~F#
z}F#
1|F#
0{F#
0yF#
1xF#
zwF#
1vF#
0uF#
b11111111 sF#
b0 rF#
bz qF#
bz pF#
b11111111 oF#
xnF#
0lF#
1kF#
zjF#
1iF#
0hF#
0fF#
1eF#
zdF#
1cF#
0bF#
0`F#
1_F#
z^F#
1]F#
0\F#
0ZF#
1YF#
zXF#
1WF#
0VF#
0TF#
1SF#
zRF#
1QF#
0PF#
0NF#
1MF#
zLF#
1KF#
0JF#
0HF#
1GF#
zFF#
1EF#
0DF#
0BF#
1AF#
z@F#
1?F#
0>F#
b11111111 <F#
b0 ;F#
bz :F#
bz 9F#
b11111111 8F#
x7F#
bz 5F#
b11111111111111111111111111111111 4F#
bx 3F#
x2F#
00F#
1/F#
z.F#
1-F#
0,F#
0*F#
1)F#
z(F#
1'F#
0&F#
0$F#
1#F#
z"F#
1!F#
0~E#
0|E#
1{E#
zzE#
1yE#
0xE#
0vE#
1uE#
ztE#
1sE#
0rE#
0pE#
1oE#
znE#
1mE#
0lE#
0jE#
1iE#
zhE#
1gE#
0fE#
0dE#
1cE#
zbE#
1aE#
0`E#
b11111111 ^E#
b0 ]E#
bz \E#
bz [E#
b11111111 ZE#
xYE#
0WE#
1VE#
zUE#
1TE#
0SE#
0QE#
1PE#
zOE#
1NE#
0ME#
0KE#
1JE#
zIE#
1HE#
0GE#
0EE#
1DE#
zCE#
1BE#
0AE#
0?E#
1>E#
z=E#
1<E#
0;E#
09E#
18E#
z7E#
16E#
05E#
03E#
12E#
z1E#
10E#
0/E#
0-E#
1,E#
z+E#
1*E#
0)E#
b11111111 'E#
b0 &E#
bz %E#
bz $E#
b11111111 #E#
x"E#
0~D#
1}D#
z|D#
1{D#
0zD#
0xD#
1wD#
zvD#
1uD#
0tD#
0rD#
1qD#
zpD#
1oD#
0nD#
0lD#
1kD#
zjD#
1iD#
0hD#
0fD#
1eD#
zdD#
1cD#
0bD#
0`D#
1_D#
z^D#
1]D#
0\D#
0ZD#
1YD#
zXD#
1WD#
0VD#
0TD#
1SD#
zRD#
1QD#
0PD#
b11111111 ND#
b0 MD#
bz LD#
bz KD#
b11111111 JD#
xID#
0GD#
1FD#
zED#
1DD#
0CD#
0AD#
1@D#
z?D#
1>D#
0=D#
0;D#
1:D#
z9D#
18D#
07D#
05D#
14D#
z3D#
12D#
01D#
0/D#
1.D#
z-D#
1,D#
0+D#
0)D#
1(D#
z'D#
1&D#
0%D#
0#D#
1"D#
z!D#
1~C#
0}C#
0{C#
1zC#
zyC#
1xC#
0wC#
b11111111 uC#
b0 tC#
bz sC#
bz rC#
b11111111 qC#
xpC#
bz nC#
b11111111111111111111111111111111 mC#
bx lC#
xkC#
0iC#
1hC#
zgC#
1fC#
0eC#
0cC#
1bC#
zaC#
1`C#
0_C#
0]C#
1\C#
z[C#
1ZC#
0YC#
0WC#
1VC#
zUC#
1TC#
0SC#
0QC#
1PC#
zOC#
1NC#
0MC#
0KC#
1JC#
zIC#
1HC#
0GC#
0EC#
1DC#
zCC#
1BC#
0AC#
0?C#
1>C#
z=C#
1<C#
0;C#
b11111111 9C#
b0 8C#
bz 7C#
bz 6C#
b11111111 5C#
x4C#
02C#
11C#
z0C#
1/C#
0.C#
0,C#
1+C#
z*C#
1)C#
0(C#
0&C#
1%C#
z$C#
1#C#
0"C#
0~B#
1}B#
z|B#
1{B#
0zB#
0xB#
1wB#
zvB#
1uB#
0tB#
0rB#
1qB#
zpB#
1oB#
0nB#
0lB#
1kB#
zjB#
1iB#
0hB#
0fB#
1eB#
zdB#
1cB#
0bB#
b11111111 `B#
b0 _B#
bz ^B#
bz ]B#
b11111111 \B#
x[B#
0YB#
1XB#
zWB#
1VB#
0UB#
0SB#
1RB#
zQB#
1PB#
0OB#
0MB#
1LB#
zKB#
1JB#
0IB#
0GB#
1FB#
zEB#
1DB#
0CB#
0AB#
1@B#
z?B#
1>B#
0=B#
0;B#
1:B#
z9B#
18B#
07B#
05B#
14B#
z3B#
12B#
01B#
0/B#
1.B#
z-B#
1,B#
0+B#
b11111111 )B#
b0 (B#
bz 'B#
bz &B#
b11111111 %B#
x$B#
0"B#
1!B#
z~A#
1}A#
0|A#
0zA#
1yA#
zxA#
1wA#
0vA#
0tA#
1sA#
zrA#
1qA#
0pA#
0nA#
1mA#
zlA#
1kA#
0jA#
0hA#
1gA#
zfA#
1eA#
0dA#
0bA#
1aA#
z`A#
1_A#
0^A#
0\A#
1[A#
zZA#
1YA#
0XA#
0VA#
1UA#
zTA#
1SA#
0RA#
b11111111 PA#
b0 OA#
bz NA#
bz MA#
b11111111 LA#
xKA#
bz IA#
b11111111111111111111111111111111 HA#
bx GA#
xFA#
0DA#
1CA#
zBA#
1AA#
0@A#
0>A#
1=A#
z<A#
1;A#
0:A#
08A#
17A#
z6A#
15A#
04A#
02A#
11A#
z0A#
1/A#
0.A#
0,A#
1+A#
z*A#
1)A#
0(A#
0&A#
1%A#
z$A#
1#A#
0"A#
0~@#
1}@#
z|@#
1{@#
0z@#
0x@#
1w@#
zv@#
1u@#
0t@#
b11111111 r@#
b0 q@#
bz p@#
bz o@#
b11111111 n@#
xm@#
0k@#
1j@#
zi@#
1h@#
0g@#
0e@#
1d@#
zc@#
1b@#
0a@#
0_@#
1^@#
z]@#
1\@#
0[@#
0Y@#
1X@#
zW@#
1V@#
0U@#
0S@#
1R@#
zQ@#
1P@#
0O@#
0M@#
1L@#
zK@#
1J@#
0I@#
0G@#
1F@#
zE@#
1D@#
0C@#
0A@#
1@@#
z?@#
1>@#
0=@#
b11111111 ;@#
b0 :@#
bz 9@#
bz 8@#
b11111111 7@#
x6@#
04@#
13@#
z2@#
11@#
00@#
0.@#
1-@#
z,@#
1+@#
0*@#
0(@#
1'@#
z&@#
1%@#
0$@#
0"@#
1!@#
z~?#
1}?#
0|?#
0z?#
1y?#
zx?#
1w?#
0v?#
0t?#
1s?#
zr?#
1q?#
0p?#
0n?#
1m?#
zl?#
1k?#
0j?#
0h?#
1g?#
zf?#
1e?#
0d?#
b11111111 b?#
b0 a?#
bz `?#
bz _?#
b11111111 ^?#
x]?#
0[?#
1Z?#
zY?#
1X?#
0W?#
0U?#
1T?#
zS?#
1R?#
0Q?#
0O?#
1N?#
zM?#
1L?#
0K?#
0I?#
1H?#
zG?#
1F?#
0E?#
0C?#
1B?#
zA?#
1@?#
0??#
0=?#
1<?#
z;?#
1:?#
09?#
07?#
16?#
z5?#
14?#
03?#
01?#
10?#
z/?#
1.?#
0-?#
b11111111 +?#
b0 *?#
bz )?#
bz (?#
b11111111 '?#
x&?#
bz $?#
b11111111111111111111111111111111 #?#
bx "?#
x!?#
0}>#
1|>#
z{>#
1z>#
0y>#
0w>#
1v>#
zu>#
1t>#
0s>#
0q>#
1p>#
zo>#
1n>#
0m>#
0k>#
1j>#
zi>#
1h>#
0g>#
0e>#
1d>#
zc>#
1b>#
0a>#
0_>#
1^>#
z]>#
1\>#
0[>#
0Y>#
1X>#
zW>#
1V>#
0U>#
0S>#
1R>#
zQ>#
1P>#
0O>#
b11111111 M>#
b0 L>#
bz K>#
bz J>#
b11111111 I>#
xH>#
0F>#
1E>#
zD>#
1C>#
0B>#
0@>#
1?>#
z>>#
1=>#
0<>#
0:>#
19>#
z8>#
17>#
06>#
04>#
13>#
z2>#
11>#
00>#
0.>#
1->#
z,>#
1+>#
0*>#
0(>#
1'>#
z&>#
1%>#
0$>#
0">#
1!>#
z~=#
1}=#
0|=#
0z=#
1y=#
zx=#
1w=#
0v=#
b11111111 t=#
b0 s=#
bz r=#
bz q=#
b11111111 p=#
xo=#
0m=#
1l=#
zk=#
1j=#
0i=#
0g=#
1f=#
ze=#
1d=#
0c=#
0a=#
1`=#
z_=#
1^=#
0]=#
0[=#
1Z=#
zY=#
1X=#
0W=#
0U=#
1T=#
zS=#
1R=#
0Q=#
0O=#
1N=#
zM=#
1L=#
0K=#
0I=#
1H=#
zG=#
1F=#
0E=#
0C=#
1B=#
zA=#
1@=#
0?=#
b11111111 ==#
b0 <=#
bz ;=#
bz :=#
b11111111 9=#
x8=#
06=#
15=#
z4=#
13=#
02=#
00=#
1/=#
z.=#
1-=#
0,=#
0*=#
1)=#
z(=#
1'=#
0&=#
0$=#
1#=#
z"=#
1!=#
0~<#
0|<#
1{<#
zz<#
1y<#
0x<#
0v<#
1u<#
zt<#
1s<#
0r<#
0p<#
1o<#
zn<#
1m<#
0l<#
0j<#
1i<#
zh<#
1g<#
0f<#
b11111111 d<#
b0 c<#
bz b<#
bz a<#
b11111111 `<#
x_<#
bz ]<#
b11111111111111111111111111111111 \<#
bx [<#
xZ<#
0X<#
1W<#
zV<#
1U<#
0T<#
0R<#
1Q<#
zP<#
1O<#
0N<#
0L<#
1K<#
zJ<#
1I<#
0H<#
0F<#
1E<#
zD<#
1C<#
0B<#
0@<#
1?<#
z><#
1=<#
0<<#
0:<#
19<#
z8<#
17<#
06<#
04<#
13<#
z2<#
11<#
00<#
0.<#
1-<#
z,<#
1+<#
0*<#
b11111111 (<#
b0 '<#
bz &<#
bz %<#
b11111111 $<#
x#<#
0!<#
1~;#
z};#
1|;#
0{;#
0y;#
1x;#
zw;#
1v;#
0u;#
0s;#
1r;#
zq;#
1p;#
0o;#
0m;#
1l;#
zk;#
1j;#
0i;#
0g;#
1f;#
ze;#
1d;#
0c;#
0a;#
1`;#
z_;#
1^;#
0];#
0[;#
1Z;#
zY;#
1X;#
0W;#
0U;#
1T;#
zS;#
1R;#
0Q;#
b11111111 O;#
b0 N;#
bz M;#
bz L;#
b11111111 K;#
xJ;#
0H;#
1G;#
zF;#
1E;#
0D;#
0B;#
1A;#
z@;#
1?;#
0>;#
0<;#
1;;#
z:;#
19;#
08;#
06;#
15;#
z4;#
13;#
02;#
00;#
1/;#
z.;#
1-;#
0,;#
0*;#
1);#
z(;#
1';#
0&;#
0$;#
1#;#
z";#
1!;#
0~:#
0|:#
1{:#
zz:#
1y:#
0x:#
b11111111 v:#
b0 u:#
bz t:#
bz s:#
b11111111 r:#
xq:#
0o:#
1n:#
zm:#
1l:#
0k:#
0i:#
1h:#
zg:#
1f:#
0e:#
0c:#
1b:#
za:#
1`:#
0_:#
0]:#
1\:#
z[:#
1Z:#
0Y:#
0W:#
1V:#
zU:#
1T:#
0S:#
0Q:#
1P:#
zO:#
1N:#
0M:#
0K:#
1J:#
zI:#
1H:#
0G:#
0E:#
1D:#
zC:#
1B:#
0A:#
b11111111 ?:#
b0 >:#
bz =:#
bz <:#
b11111111 ;:#
x::#
bz 8:#
b11111111111111111111111111111111 7:#
bx 6:#
x5:#
03:#
12:#
z1:#
10:#
0/:#
0-:#
1,:#
z+:#
1*:#
0):#
0':#
1&:#
z%:#
1$:#
0#:#
0!:#
1~9#
z}9#
1|9#
0{9#
0y9#
1x9#
zw9#
1v9#
0u9#
0s9#
1r9#
zq9#
1p9#
0o9#
0m9#
1l9#
zk9#
1j9#
0i9#
0g9#
1f9#
ze9#
1d9#
0c9#
b11111111 a9#
b0 `9#
bz _9#
bz ^9#
b11111111 ]9#
x\9#
0Z9#
1Y9#
zX9#
1W9#
0V9#
0T9#
1S9#
zR9#
1Q9#
0P9#
0N9#
1M9#
zL9#
1K9#
0J9#
0H9#
1G9#
zF9#
1E9#
0D9#
0B9#
1A9#
z@9#
1?9#
0>9#
0<9#
1;9#
z:9#
199#
089#
069#
159#
z49#
139#
029#
009#
1/9#
z.9#
1-9#
0,9#
b11111111 *9#
b0 )9#
bz (9#
bz '9#
b11111111 &9#
x%9#
0#9#
1"9#
z!9#
1~8#
0}8#
0{8#
1z8#
zy8#
1x8#
0w8#
0u8#
1t8#
zs8#
1r8#
0q8#
0o8#
1n8#
zm8#
1l8#
0k8#
0i8#
1h8#
zg8#
1f8#
0e8#
0c8#
1b8#
za8#
1`8#
0_8#
0]8#
1\8#
z[8#
1Z8#
0Y8#
0W8#
1V8#
zU8#
1T8#
0S8#
b11111111 Q8#
b0 P8#
bz O8#
bz N8#
b11111111 M8#
xL8#
0J8#
1I8#
zH8#
1G8#
0F8#
0D8#
1C8#
zB8#
1A8#
0@8#
0>8#
1=8#
z<8#
1;8#
0:8#
088#
178#
z68#
158#
048#
028#
118#
z08#
1/8#
0.8#
0,8#
1+8#
z*8#
1)8#
0(8#
0&8#
1%8#
z$8#
1#8#
0"8#
0~7#
1}7#
z|7#
1{7#
0z7#
b11111111 x7#
b0 w7#
bz v7#
bz u7#
b11111111 t7#
xs7#
bz q7#
b11111111111111111111111111111111 p7#
bx o7#
xn7#
0l7#
1k7#
zj7#
1i7#
0h7#
0f7#
1e7#
zd7#
1c7#
0b7#
0`7#
1_7#
z^7#
1]7#
0\7#
0Z7#
1Y7#
zX7#
1W7#
0V7#
0T7#
1S7#
zR7#
1Q7#
0P7#
0N7#
1M7#
zL7#
1K7#
0J7#
0H7#
1G7#
zF7#
1E7#
0D7#
0B7#
1A7#
z@7#
1?7#
0>7#
b11111111 <7#
b0 ;7#
bz :7#
bz 97#
b11111111 87#
x77#
057#
147#
z37#
127#
017#
0/7#
1.7#
z-7#
1,7#
0+7#
0)7#
1(7#
z'7#
1&7#
0%7#
0#7#
1"7#
z!7#
1~6#
0}6#
0{6#
1z6#
zy6#
1x6#
0w6#
0u6#
1t6#
zs6#
1r6#
0q6#
0o6#
1n6#
zm6#
1l6#
0k6#
0i6#
1h6#
zg6#
1f6#
0e6#
b11111111 c6#
b0 b6#
bz a6#
bz `6#
b11111111 _6#
x^6#
0\6#
1[6#
zZ6#
1Y6#
0X6#
0V6#
1U6#
zT6#
1S6#
0R6#
0P6#
1O6#
zN6#
1M6#
0L6#
0J6#
1I6#
zH6#
1G6#
0F6#
0D6#
1C6#
zB6#
1A6#
0@6#
0>6#
1=6#
z<6#
1;6#
0:6#
086#
176#
z66#
156#
046#
026#
116#
z06#
1/6#
0.6#
b11111111 ,6#
b0 +6#
bz *6#
bz )6#
b11111111 (6#
x'6#
0%6#
1$6#
z#6#
1"6#
0!6#
0}5#
1|5#
z{5#
1z5#
0y5#
0w5#
1v5#
zu5#
1t5#
0s5#
0q5#
1p5#
zo5#
1n5#
0m5#
0k5#
1j5#
zi5#
1h5#
0g5#
0e5#
1d5#
zc5#
1b5#
0a5#
0_5#
1^5#
z]5#
1\5#
0[5#
0Y5#
1X5#
zW5#
1V5#
0U5#
b11111111 S5#
b0 R5#
bz Q5#
bz P5#
b11111111 O5#
xN5#
bz L5#
b11111111111111111111111111111111 K5#
bx J5#
xI5#
0G5#
1F5#
zE5#
1D5#
0C5#
0A5#
1@5#
z?5#
1>5#
0=5#
0;5#
1:5#
z95#
185#
075#
055#
145#
z35#
125#
015#
0/5#
1.5#
z-5#
1,5#
0+5#
0)5#
1(5#
z'5#
1&5#
0%5#
0#5#
1"5#
z!5#
1~4#
0}4#
0{4#
1z4#
zy4#
1x4#
0w4#
b11111111 u4#
b0 t4#
bz s4#
bz r4#
b11111111 q4#
xp4#
0n4#
1m4#
zl4#
1k4#
0j4#
0h4#
1g4#
zf4#
1e4#
0d4#
0b4#
1a4#
z`4#
1_4#
0^4#
0\4#
1[4#
zZ4#
1Y4#
0X4#
0V4#
1U4#
zT4#
1S4#
0R4#
0P4#
1O4#
zN4#
1M4#
0L4#
0J4#
1I4#
zH4#
1G4#
0F4#
0D4#
1C4#
zB4#
1A4#
0@4#
b11111111 >4#
b0 =4#
bz <4#
bz ;4#
b11111111 :4#
x94#
074#
164#
z54#
144#
034#
014#
104#
z/4#
1.4#
0-4#
0+4#
1*4#
z)4#
1(4#
0'4#
0%4#
1$4#
z#4#
1"4#
0!4#
0}3#
1|3#
z{3#
1z3#
0y3#
0w3#
1v3#
zu3#
1t3#
0s3#
0q3#
1p3#
zo3#
1n3#
0m3#
0k3#
1j3#
zi3#
1h3#
0g3#
b11111111 e3#
b0 d3#
bz c3#
bz b3#
b11111111 a3#
x`3#
0^3#
1]3#
z\3#
1[3#
0Z3#
0X3#
1W3#
zV3#
1U3#
0T3#
0R3#
1Q3#
zP3#
1O3#
0N3#
0L3#
1K3#
zJ3#
1I3#
0H3#
0F3#
1E3#
zD3#
1C3#
0B3#
0@3#
1?3#
z>3#
1=3#
0<3#
0:3#
193#
z83#
173#
063#
043#
133#
z23#
113#
003#
b11111111 .3#
b0 -3#
bz ,3#
bz +3#
b11111111 *3#
x)3#
bz '3#
b11111111111111111111111111111111 &3#
bx %3#
x$3#
0"3#
1!3#
z~2#
1}2#
0|2#
0z2#
1y2#
zx2#
1w2#
0v2#
0t2#
1s2#
zr2#
1q2#
0p2#
0n2#
1m2#
zl2#
1k2#
0j2#
0h2#
1g2#
zf2#
1e2#
0d2#
0b2#
1a2#
z`2#
1_2#
0^2#
0\2#
1[2#
zZ2#
1Y2#
0X2#
0V2#
1U2#
zT2#
1S2#
0R2#
b11111111 P2#
b0 O2#
bz N2#
bz M2#
b11111111 L2#
xK2#
0I2#
1H2#
zG2#
1F2#
0E2#
0C2#
1B2#
zA2#
1@2#
0?2#
0=2#
1<2#
z;2#
1:2#
092#
072#
162#
z52#
142#
032#
012#
102#
z/2#
1.2#
0-2#
0+2#
1*2#
z)2#
1(2#
0'2#
0%2#
1$2#
z#2#
1"2#
0!2#
0}1#
1|1#
z{1#
1z1#
0y1#
b11111111 w1#
b0 v1#
bz u1#
bz t1#
b11111111 s1#
xr1#
0p1#
1o1#
zn1#
1m1#
0l1#
0j1#
1i1#
zh1#
1g1#
0f1#
0d1#
1c1#
zb1#
1a1#
0`1#
0^1#
1]1#
z\1#
1[1#
0Z1#
0X1#
1W1#
zV1#
1U1#
0T1#
0R1#
1Q1#
zP1#
1O1#
0N1#
0L1#
1K1#
zJ1#
1I1#
0H1#
0F1#
1E1#
zD1#
1C1#
0B1#
b11111111 @1#
b0 ?1#
bz >1#
bz =1#
b11111111 <1#
x;1#
091#
181#
z71#
161#
051#
031#
121#
z11#
101#
0/1#
0-1#
1,1#
z+1#
1*1#
0)1#
0'1#
1&1#
z%1#
1$1#
0#1#
0!1#
1~0#
z}0#
1|0#
0{0#
0y0#
1x0#
zw0#
1v0#
0u0#
0s0#
1r0#
zq0#
1p0#
0o0#
0m0#
1l0#
zk0#
1j0#
0i0#
b11111111 g0#
b0 f0#
bz e0#
bz d0#
b11111111 c0#
xb0#
bz `0#
b11111111111111111111111111111111 _0#
bx ^0#
x]0#
0[0#
1Z0#
zY0#
1X0#
0W0#
0U0#
1T0#
zS0#
1R0#
0Q0#
0O0#
1N0#
zM0#
1L0#
0K0#
0I0#
1H0#
zG0#
1F0#
0E0#
0C0#
1B0#
zA0#
1@0#
0?0#
0=0#
1<0#
z;0#
1:0#
090#
070#
160#
z50#
140#
030#
010#
100#
z/0#
1.0#
0-0#
b11111111 +0#
b0 *0#
bz )0#
bz (0#
b11111111 '0#
x&0#
0$0#
1#0#
z"0#
1!0#
0~/#
0|/#
1{/#
zz/#
1y/#
0x/#
0v/#
1u/#
zt/#
1s/#
0r/#
0p/#
1o/#
zn/#
1m/#
0l/#
0j/#
1i/#
zh/#
1g/#
0f/#
0d/#
1c/#
zb/#
1a/#
0`/#
0^/#
1]/#
z\/#
1[/#
0Z/#
0X/#
1W/#
zV/#
1U/#
0T/#
b11111111 R/#
b0 Q/#
bz P/#
bz O/#
b11111111 N/#
xM/#
0K/#
1J/#
zI/#
1H/#
0G/#
0E/#
1D/#
zC/#
1B/#
0A/#
0?/#
1>/#
z=/#
1</#
0;/#
09/#
18/#
z7/#
16/#
05/#
03/#
12/#
z1/#
10/#
0//#
0-/#
1,/#
z+/#
1*/#
0)/#
0'/#
1&/#
z%/#
1$/#
0#/#
0!/#
1~.#
z}.#
1|.#
0{.#
b11111111 y.#
b0 x.#
bz w.#
bz v.#
b11111111 u.#
xt.#
0r.#
1q.#
zp.#
1o.#
0n.#
0l.#
1k.#
zj.#
1i.#
0h.#
0f.#
1e.#
zd.#
1c.#
0b.#
0`.#
1_.#
z^.#
1].#
0\.#
0Z.#
1Y.#
zX.#
1W.#
0V.#
0T.#
1S.#
zR.#
1Q.#
0P.#
0N.#
1M.#
zL.#
1K.#
0J.#
0H.#
1G.#
zF.#
1E.#
0D.#
b11111111 B.#
b0 A.#
bz @.#
bz ?.#
b11111111 >.#
x=.#
bz ;.#
b11111111111111111111111111111111 :.#
bx 9.#
x8.#
06.#
15.#
z4.#
13.#
02.#
00.#
1/.#
z..#
1-.#
0,.#
0*.#
1).#
z(.#
1'.#
0&.#
0$.#
1#.#
z".#
1!.#
0~-#
0|-#
1{-#
zz-#
1y-#
0x-#
0v-#
1u-#
zt-#
1s-#
0r-#
0p-#
1o-#
zn-#
1m-#
0l-#
0j-#
1i-#
zh-#
1g-#
0f-#
b11111111 d-#
b0 c-#
bz b-#
bz a-#
b11111111 `-#
x_-#
0]-#
1\-#
z[-#
1Z-#
0Y-#
0W-#
1V-#
zU-#
1T-#
0S-#
0Q-#
1P-#
zO-#
1N-#
0M-#
0K-#
1J-#
zI-#
1H-#
0G-#
0E-#
1D-#
zC-#
1B-#
0A-#
0?-#
1>-#
z=-#
1<-#
0;-#
09-#
18-#
z7-#
16-#
05-#
03-#
12-#
z1-#
10-#
0/-#
b11111111 --#
b0 ,-#
bz +-#
bz *-#
b11111111 )-#
x(-#
0&-#
1%-#
z$-#
1#-#
0"-#
0~,#
1},#
z|,#
1{,#
0z,#
0x,#
1w,#
zv,#
1u,#
0t,#
0r,#
1q,#
zp,#
1o,#
0n,#
0l,#
1k,#
zj,#
1i,#
0h,#
0f,#
1e,#
zd,#
1c,#
0b,#
0`,#
1_,#
z^,#
1],#
0\,#
0Z,#
1Y,#
zX,#
1W,#
0V,#
b11111111 T,#
b0 S,#
bz R,#
bz Q,#
b11111111 P,#
xO,#
0M,#
1L,#
zK,#
1J,#
0I,#
0G,#
1F,#
zE,#
1D,#
0C,#
0A,#
1@,#
z?,#
1>,#
0=,#
0;,#
1:,#
z9,#
18,#
07,#
05,#
14,#
z3,#
12,#
01,#
0/,#
1.,#
z-,#
1,,#
0+,#
0),#
1(,#
z',#
1&,#
0%,#
0#,#
1",#
z!,#
1~+#
0}+#
b11111111 {+#
b0 z+#
bz y+#
bz x+#
b11111111 w+#
xv+#
bz t+#
b11111111111111111111111111111111 s+#
bx r+#
xq+#
0o+#
1n+#
zm+#
1l+#
0k+#
0i+#
1h+#
zg+#
1f+#
0e+#
0c+#
1b+#
za+#
1`+#
0_+#
0]+#
1\+#
z[+#
1Z+#
0Y+#
0W+#
1V+#
zU+#
1T+#
0S+#
0Q+#
1P+#
zO+#
1N+#
0M+#
0K+#
1J+#
zI+#
1H+#
0G+#
0E+#
1D+#
zC+#
1B+#
0A+#
b11111111 ?+#
b0 >+#
bz =+#
bz <+#
b11111111 ;+#
x:+#
08+#
17+#
z6+#
15+#
04+#
02+#
11+#
z0+#
1/+#
0.+#
0,+#
1++#
z*+#
1)+#
0(+#
0&+#
1%+#
z$+#
1#+#
0"+#
0~*#
1}*#
z|*#
1{*#
0z*#
0x*#
1w*#
zv*#
1u*#
0t*#
0r*#
1q*#
zp*#
1o*#
0n*#
0l*#
1k*#
zj*#
1i*#
0h*#
b11111111 f*#
b0 e*#
bz d*#
bz c*#
b11111111 b*#
xa*#
0_*#
1^*#
z]*#
1\*#
0[*#
0Y*#
1X*#
zW*#
1V*#
0U*#
0S*#
1R*#
zQ*#
1P*#
0O*#
0M*#
1L*#
zK*#
1J*#
0I*#
0G*#
1F*#
zE*#
1D*#
0C*#
0A*#
1@*#
z?*#
1>*#
0=*#
0;*#
1:*#
z9*#
18*#
07*#
05*#
14*#
z3*#
12*#
01*#
b11111111 /*#
b0 .*#
bz -*#
bz ,*#
b11111111 +*#
x**#
0(*#
1'*#
z&*#
1%*#
0$*#
0"*#
1!*#
z~)#
1})#
0|)#
0z)#
1y)#
zx)#
1w)#
0v)#
0t)#
1s)#
zr)#
1q)#
0p)#
0n)#
1m)#
zl)#
1k)#
0j)#
0h)#
1g)#
zf)#
1e)#
0d)#
0b)#
1a)#
z`)#
1_)#
0^)#
0\)#
1[)#
zZ)#
1Y)#
0X)#
b11111111 V)#
b0 U)#
bz T)#
bz S)#
b11111111 R)#
xQ)#
bz O)#
b11111111111111111111111111111111 N)#
bx M)#
xL)#
0J)#
1I)#
zH)#
1G)#
0F)#
0D)#
1C)#
zB)#
1A)#
0@)#
0>)#
1=)#
z<)#
1;)#
0:)#
08)#
17)#
z6)#
15)#
04)#
02)#
11)#
z0)#
1/)#
0.)#
0,)#
1+)#
z*)#
1))#
0()#
0&)#
1%)#
z$)#
1#)#
0")#
0~(#
1}(#
z|(#
1{(#
0z(#
b11111111 x(#
b0 w(#
bz v(#
bz u(#
b11111111 t(#
xs(#
0q(#
1p(#
zo(#
1n(#
0m(#
0k(#
1j(#
zi(#
1h(#
0g(#
0e(#
1d(#
zc(#
1b(#
0a(#
0_(#
1^(#
z](#
1\(#
0[(#
0Y(#
1X(#
zW(#
1V(#
0U(#
0S(#
1R(#
zQ(#
1P(#
0O(#
0M(#
1L(#
zK(#
1J(#
0I(#
0G(#
1F(#
zE(#
1D(#
0C(#
b11111111 A(#
b0 @(#
bz ?(#
bz >(#
b11111111 =(#
x<(#
0:(#
19(#
z8(#
17(#
06(#
04(#
13(#
z2(#
11(#
00(#
0.(#
1-(#
z,(#
1+(#
0*(#
0((#
1'(#
z&(#
1%(#
0$(#
0"(#
1!(#
z~'#
1}'#
0|'#
0z'#
1y'#
zx'#
1w'#
0v'#
0t'#
1s'#
zr'#
1q'#
0p'#
0n'#
1m'#
zl'#
1k'#
0j'#
b11111111 h'#
b0 g'#
bz f'#
bz e'#
b11111111 d'#
xc'#
0a'#
1`'#
z_'#
1^'#
0]'#
0['#
1Z'#
zY'#
1X'#
0W'#
0U'#
1T'#
zS'#
1R'#
0Q'#
0O'#
1N'#
zM'#
1L'#
0K'#
0I'#
1H'#
zG'#
1F'#
0E'#
0C'#
1B'#
zA'#
1@'#
0?'#
0='#
1<'#
z;'#
1:'#
09'#
07'#
16'#
z5'#
14'#
03'#
b11111111 1'#
b0 0'#
bz /'#
bz .'#
b11111111 -'#
x,'#
bz *'#
b11111111111111111111111111111111 )'#
bx ('#
x''#
0%'#
1$'#
z#'#
1"'#
0!'#
0}&#
1|&#
z{&#
1z&#
0y&#
0w&#
1v&#
zu&#
1t&#
0s&#
0q&#
1p&#
zo&#
1n&#
0m&#
0k&#
1j&#
zi&#
1h&#
0g&#
0e&#
1d&#
zc&#
1b&#
0a&#
0_&#
1^&#
z]&#
1\&#
0[&#
0Y&#
1X&#
zW&#
1V&#
0U&#
b11111111 S&#
b0 R&#
bz Q&#
bz P&#
b11111111 O&#
xN&#
0L&#
1K&#
zJ&#
1I&#
0H&#
0F&#
1E&#
zD&#
1C&#
0B&#
0@&#
1?&#
z>&#
1=&#
0<&#
0:&#
19&#
z8&#
17&#
06&#
04&#
13&#
z2&#
11&#
00&#
0.&#
1-&#
z,&#
1+&#
0*&#
0(&#
1'&#
z&&#
1%&#
0$&#
0"&#
1!&#
z~%#
1}%#
0|%#
b11111111 z%#
b0 y%#
bz x%#
bz w%#
b11111111 v%#
xu%#
0s%#
1r%#
zq%#
1p%#
0o%#
0m%#
1l%#
zk%#
1j%#
0i%#
0g%#
1f%#
ze%#
1d%#
0c%#
0a%#
1`%#
z_%#
1^%#
0]%#
0[%#
1Z%#
zY%#
1X%#
0W%#
0U%#
1T%#
zS%#
1R%#
0Q%#
0O%#
1N%#
zM%#
1L%#
0K%#
0I%#
1H%#
zG%#
1F%#
0E%#
b11111111 C%#
b0 B%#
bz A%#
bz @%#
b11111111 ?%#
x>%#
0<%#
1;%#
z:%#
19%#
08%#
06%#
15%#
z4%#
13%#
02%#
00%#
1/%#
z.%#
1-%#
0,%#
0*%#
1)%#
z(%#
1'%#
0&%#
0$%#
1#%#
z"%#
1!%#
0~$#
0|$#
1{$#
zz$#
1y$#
0x$#
0v$#
1u$#
zt$#
1s$#
0r$#
0p$#
1o$#
zn$#
1m$#
0l$#
b11111111 j$#
b0 i$#
bz h$#
bz g$#
b11111111 f$#
xe$#
bz c$#
b11111111111111111111111111111111 b$#
bx a$#
x`$#
0^$#
1]$#
z\$#
1[$#
0Z$#
0X$#
1W$#
zV$#
1U$#
0T$#
0R$#
1Q$#
zP$#
1O$#
0N$#
0L$#
1K$#
zJ$#
1I$#
0H$#
0F$#
1E$#
zD$#
1C$#
0B$#
0@$#
1?$#
z>$#
1=$#
0<$#
0:$#
19$#
z8$#
17$#
06$#
04$#
13$#
z2$#
11$#
00$#
b11111111 .$#
b0 -$#
bz ,$#
bz +$#
b11111111 *$#
x)$#
0'$#
1&$#
z%$#
1$$#
0#$#
0!$#
1~##
z}##
1|##
0{##
0y##
1x##
zw##
1v##
0u##
0s##
1r##
zq##
1p##
0o##
0m##
1l##
zk##
1j##
0i##
0g##
1f##
ze##
1d##
0c##
0a##
1`##
z_##
1^##
0]##
0[##
1Z##
zY##
1X##
0W##
b11111111 U##
b0 T##
bz S##
bz R##
b11111111 Q##
xP##
0N##
1M##
zL##
1K##
0J##
0H##
1G##
zF##
1E##
0D##
0B##
1A##
z@##
1?##
0>##
0<##
1;##
z:##
19##
08##
06##
15##
z4##
13##
02##
00##
1/##
z.##
1-##
0,##
0*##
1)##
z(##
1'##
0&##
0$##
1###
z"##
1!##
0~"#
b11111111 |"#
b0 {"#
bz z"#
bz y"#
b11111111 x"#
xw"#
0u"#
1t"#
zs"#
1r"#
0q"#
0o"#
1n"#
zm"#
1l"#
0k"#
0i"#
1h"#
zg"#
1f"#
0e"#
0c"#
1b"#
za"#
1`"#
0_"#
0]"#
1\"#
z["#
1Z"#
0Y"#
0W"#
1V"#
zU"#
1T"#
0S"#
0Q"#
1P"#
zO"#
1N"#
0M"#
0K"#
1J"#
zI"#
1H"#
0G"#
b11111111 E"#
b0 D"#
bz C"#
bz B"#
b11111111 A"#
x@"#
bz >"#
b11111111111111111111111111111111 ="#
bx <"#
x;"#
09"#
18"#
z7"#
16"#
05"#
03"#
12"#
z1"#
10"#
0/"#
0-"#
1,"#
z+"#
1*"#
0)"#
0'"#
1&"#
z%"#
1$"#
0#"#
0!"#
1~!#
z}!#
1|!#
0{!#
0y!#
1x!#
zw!#
1v!#
0u!#
0s!#
1r!#
zq!#
1p!#
0o!#
0m!#
1l!#
zk!#
1j!#
0i!#
b11111111 g!#
b0 f!#
bz e!#
bz d!#
b11111111 c!#
xb!#
0`!#
1_!#
z^!#
1]!#
0\!#
0Z!#
1Y!#
zX!#
1W!#
0V!#
0T!#
1S!#
zR!#
1Q!#
0P!#
0N!#
1M!#
zL!#
1K!#
0J!#
0H!#
1G!#
zF!#
1E!#
0D!#
0B!#
1A!#
z@!#
1?!#
0>!#
0<!#
1;!#
z:!#
19!#
08!#
06!#
15!#
z4!#
13!#
02!#
b11111111 0!#
b0 /!#
bz .!#
bz -!#
b11111111 ,!#
x+!#
0)!#
1(!#
z'!#
1&!#
0%!#
0#!#
1"!#
z!!#
1~~"
0}~"
0{~"
1z~"
zy~"
1x~"
0w~"
0u~"
1t~"
zs~"
1r~"
0q~"
0o~"
1n~"
zm~"
1l~"
0k~"
0i~"
1h~"
zg~"
1f~"
0e~"
0c~"
1b~"
za~"
1`~"
0_~"
0]~"
1\~"
z[~"
1Z~"
0Y~"
b11111111 W~"
b0 V~"
bz U~"
bz T~"
b11111111 S~"
xR~"
0P~"
1O~"
zN~"
1M~"
0L~"
0J~"
1I~"
zH~"
1G~"
0F~"
0D~"
1C~"
zB~"
1A~"
0@~"
0>~"
1=~"
z<~"
1;~"
0:~"
08~"
17~"
z6~"
15~"
04~"
02~"
11~"
z0~"
1/~"
0.~"
0,~"
1+~"
z*~"
1)~"
0(~"
0&~"
1%~"
z$~"
1#~"
0"~"
b11111111 ~}"
b0 }}"
bz |}"
bz {}"
b11111111 z}"
xy}"
bz w}"
b11111111111111111111111111111111 v}"
bx u}"
xt}"
0r}"
1q}"
zp}"
1o}"
0n}"
0l}"
1k}"
zj}"
1i}"
0h}"
0f}"
1e}"
zd}"
1c}"
0b}"
0`}"
1_}"
z^}"
1]}"
0\}"
0Z}"
1Y}"
zX}"
1W}"
0V}"
0T}"
1S}"
zR}"
1Q}"
0P}"
0N}"
1M}"
zL}"
1K}"
0J}"
0H}"
1G}"
zF}"
1E}"
0D}"
b11111111 B}"
b0 A}"
bz @}"
bz ?}"
b11111111 >}"
x=}"
0;}"
1:}"
z9}"
18}"
07}"
05}"
14}"
z3}"
12}"
01}"
0/}"
1.}"
z-}"
1,}"
0+}"
0)}"
1(}"
z'}"
1&}"
0%}"
0#}"
1"}"
z!}"
1~|"
0}|"
0{|"
1z|"
zy|"
1x|"
0w|"
0u|"
1t|"
zs|"
1r|"
0q|"
0o|"
1n|"
zm|"
1l|"
0k|"
b11111111 i|"
b0 h|"
bz g|"
bz f|"
b11111111 e|"
xd|"
0b|"
1a|"
z`|"
1_|"
0^|"
0\|"
1[|"
zZ|"
1Y|"
0X|"
0V|"
1U|"
zT|"
1S|"
0R|"
0P|"
1O|"
zN|"
1M|"
0L|"
0J|"
1I|"
zH|"
1G|"
0F|"
0D|"
1C|"
zB|"
1A|"
0@|"
0>|"
1=|"
z<|"
1;|"
0:|"
08|"
17|"
z6|"
15|"
04|"
b11111111 2|"
b0 1|"
bz 0|"
bz /|"
b11111111 .|"
x-|"
0+|"
1*|"
z)|"
1(|"
0'|"
0%|"
1$|"
z#|"
1"|"
0!|"
0}{"
1|{"
z{{"
1z{"
0y{"
0w{"
1v{"
zu{"
1t{"
0s{"
0q{"
1p{"
zo{"
1n{"
0m{"
0k{"
1j{"
zi{"
1h{"
0g{"
0e{"
1d{"
zc{"
1b{"
0a{"
0_{"
1^{"
z]{"
1\{"
0[{"
b11111111 Y{"
b0 X{"
bz W{"
bz V{"
b11111111 U{"
xT{"
bz R{"
b11111111111111111111111111111111 Q{"
bx P{"
xO{"
0M{"
1L{"
zK{"
1J{"
0I{"
0G{"
1F{"
zE{"
1D{"
0C{"
0A{"
1@{"
z?{"
1>{"
0={"
0;{"
1:{"
z9{"
18{"
07{"
05{"
14{"
z3{"
12{"
01{"
0/{"
1.{"
z-{"
1,{"
0+{"
0){"
1({"
z'{"
1&{"
0%{"
0#{"
1"{"
z!{"
1~z"
0}z"
b11111111 {z"
b0 zz"
bz yz"
bz xz"
b11111111 wz"
xvz"
0tz"
1sz"
zrz"
1qz"
0pz"
0nz"
1mz"
zlz"
1kz"
0jz"
0hz"
1gz"
zfz"
1ez"
0dz"
0bz"
1az"
z`z"
1_z"
0^z"
0\z"
1[z"
zZz"
1Yz"
0Xz"
0Vz"
1Uz"
zTz"
1Sz"
0Rz"
0Pz"
1Oz"
zNz"
1Mz"
0Lz"
0Jz"
1Iz"
zHz"
1Gz"
0Fz"
b11111111 Dz"
b0 Cz"
bz Bz"
bz Az"
b11111111 @z"
x?z"
0=z"
1<z"
z;z"
1:z"
09z"
07z"
16z"
z5z"
14z"
03z"
01z"
10z"
z/z"
1.z"
0-z"
0+z"
1*z"
z)z"
1(z"
0'z"
0%z"
1$z"
z#z"
1"z"
0!z"
0}y"
1|y"
z{y"
1zy"
0yy"
0wy"
1vy"
zuy"
1ty"
0sy"
0qy"
1py"
zoy"
1ny"
0my"
b11111111 ky"
b0 jy"
bz iy"
bz hy"
b11111111 gy"
xfy"
0dy"
1cy"
zby"
1ay"
0`y"
0^y"
1]y"
z\y"
1[y"
0Zy"
0Xy"
1Wy"
zVy"
1Uy"
0Ty"
0Ry"
1Qy"
zPy"
1Oy"
0Ny"
0Ly"
1Ky"
zJy"
1Iy"
0Hy"
0Fy"
1Ey"
zDy"
1Cy"
0By"
0@y"
1?y"
z>y"
1=y"
0<y"
0:y"
19y"
z8y"
17y"
06y"
b11111111 4y"
b0 3y"
bz 2y"
bz 1y"
b11111111 0y"
x/y"
bz -y"
b11111111111111111111111111111111 ,y"
bx +y"
x*y"
0(y"
1'y"
z&y"
1%y"
0$y"
0"y"
1!y"
z~x"
1}x"
0|x"
0zx"
1yx"
zxx"
1wx"
0vx"
0tx"
1sx"
zrx"
1qx"
0px"
0nx"
1mx"
zlx"
1kx"
0jx"
0hx"
1gx"
zfx"
1ex"
0dx"
0bx"
1ax"
z`x"
1_x"
0^x"
0\x"
1[x"
zZx"
1Yx"
0Xx"
b11111111 Vx"
b0 Ux"
bz Tx"
bz Sx"
b11111111 Rx"
xQx"
0Ox"
1Nx"
zMx"
1Lx"
0Kx"
0Ix"
1Hx"
zGx"
1Fx"
0Ex"
0Cx"
1Bx"
zAx"
1@x"
0?x"
0=x"
1<x"
z;x"
1:x"
09x"
07x"
16x"
z5x"
14x"
03x"
01x"
10x"
z/x"
1.x"
0-x"
0+x"
1*x"
z)x"
1(x"
0'x"
0%x"
1$x"
z#x"
1"x"
0!x"
b11111111 }w"
b0 |w"
bz {w"
bz zw"
b11111111 yw"
xxw"
0vw"
1uw"
ztw"
1sw"
0rw"
0pw"
1ow"
znw"
1mw"
0lw"
0jw"
1iw"
zhw"
1gw"
0fw"
0dw"
1cw"
zbw"
1aw"
0`w"
0^w"
1]w"
z\w"
1[w"
0Zw"
0Xw"
1Ww"
zVw"
1Uw"
0Tw"
0Rw"
1Qw"
zPw"
1Ow"
0Nw"
0Lw"
1Kw"
zJw"
1Iw"
0Hw"
b11111111 Fw"
b0 Ew"
bz Dw"
bz Cw"
b11111111 Bw"
xAw"
0?w"
1>w"
z=w"
1<w"
0;w"
09w"
18w"
z7w"
16w"
05w"
03w"
12w"
z1w"
10w"
0/w"
0-w"
1,w"
z+w"
1*w"
0)w"
0'w"
1&w"
z%w"
1$w"
0#w"
0!w"
1~v"
z}v"
1|v"
0{v"
0yv"
1xv"
zwv"
1vv"
0uv"
0sv"
1rv"
zqv"
1pv"
0ov"
b11111111 mv"
b0 lv"
bz kv"
bz jv"
b11111111 iv"
xhv"
bz fv"
b11111111111111111111111111111111 ev"
bx dv"
xcv"
0av"
1`v"
z_v"
1^v"
0]v"
0[v"
1Zv"
zYv"
1Xv"
0Wv"
0Uv"
1Tv"
zSv"
1Rv"
0Qv"
0Ov"
1Nv"
zMv"
1Lv"
0Kv"
0Iv"
1Hv"
zGv"
1Fv"
0Ev"
0Cv"
1Bv"
zAv"
1@v"
0?v"
0=v"
1<v"
z;v"
1:v"
09v"
07v"
16v"
z5v"
14v"
03v"
b11111111 1v"
b0 0v"
bz /v"
bz .v"
b11111111 -v"
x,v"
0*v"
1)v"
z(v"
1'v"
0&v"
0$v"
1#v"
z"v"
1!v"
0~u"
0|u"
1{u"
zzu"
1yu"
0xu"
0vu"
1uu"
ztu"
1su"
0ru"
0pu"
1ou"
znu"
1mu"
0lu"
0ju"
1iu"
zhu"
1gu"
0fu"
0du"
1cu"
zbu"
1au"
0`u"
0^u"
1]u"
z\u"
1[u"
0Zu"
b11111111 Xu"
b0 Wu"
bz Vu"
bz Uu"
b11111111 Tu"
xSu"
0Qu"
1Pu"
zOu"
1Nu"
0Mu"
0Ku"
1Ju"
zIu"
1Hu"
0Gu"
0Eu"
1Du"
zCu"
1Bu"
0Au"
0?u"
1>u"
z=u"
1<u"
0;u"
09u"
18u"
z7u"
16u"
05u"
03u"
12u"
z1u"
10u"
0/u"
0-u"
1,u"
z+u"
1*u"
0)u"
0'u"
1&u"
z%u"
1$u"
0#u"
b11111111 !u"
b0 ~t"
bz }t"
bz |t"
b11111111 {t"
xzt"
0xt"
1wt"
zvt"
1ut"
0tt"
0rt"
1qt"
zpt"
1ot"
0nt"
0lt"
1kt"
zjt"
1it"
0ht"
0ft"
1et"
zdt"
1ct"
0bt"
0`t"
1_t"
z^t"
1]t"
0\t"
0Zt"
1Yt"
zXt"
1Wt"
0Vt"
0Tt"
1St"
zRt"
1Qt"
0Pt"
0Nt"
1Mt"
zLt"
1Kt"
0Jt"
b11111111 Ht"
b0 Gt"
bz Ft"
bz Et"
b11111111 Dt"
xCt"
bz At"
b11111111111111111111111111111111 @t"
bx ?t"
x>t"
0<t"
1;t"
z:t"
19t"
08t"
06t"
15t"
z4t"
13t"
02t"
00t"
1/t"
z.t"
1-t"
0,t"
0*t"
1)t"
z(t"
1't"
0&t"
0$t"
1#t"
z"t"
1!t"
0~s"
0|s"
1{s"
zzs"
1ys"
0xs"
0vs"
1us"
zts"
1ss"
0rs"
0ps"
1os"
zns"
1ms"
0ls"
b11111111 js"
b0 is"
bz hs"
bz gs"
b11111111 fs"
xes"
0cs"
1bs"
zas"
1`s"
0_s"
0]s"
1\s"
z[s"
1Zs"
0Ys"
0Ws"
1Vs"
zUs"
1Ts"
0Ss"
0Qs"
1Ps"
zOs"
1Ns"
0Ms"
0Ks"
1Js"
zIs"
1Hs"
0Gs"
0Es"
1Ds"
zCs"
1Bs"
0As"
0?s"
1>s"
z=s"
1<s"
0;s"
09s"
18s"
z7s"
16s"
05s"
b11111111 3s"
b0 2s"
bz 1s"
bz 0s"
b11111111 /s"
x.s"
0,s"
1+s"
z*s"
1)s"
0(s"
0&s"
1%s"
z$s"
1#s"
0"s"
0~r"
1}r"
z|r"
1{r"
0zr"
0xr"
1wr"
zvr"
1ur"
0tr"
0rr"
1qr"
zpr"
1or"
0nr"
0lr"
1kr"
zjr"
1ir"
0hr"
0fr"
1er"
zdr"
1cr"
0br"
0`r"
1_r"
z^r"
1]r"
0\r"
b11111111 Zr"
b0 Yr"
bz Xr"
bz Wr"
b11111111 Vr"
xUr"
0Sr"
1Rr"
zQr"
1Pr"
0Or"
0Mr"
1Lr"
zKr"
1Jr"
0Ir"
0Gr"
1Fr"
zEr"
1Dr"
0Cr"
0Ar"
1@r"
z?r"
1>r"
0=r"
0;r"
1:r"
z9r"
18r"
07r"
05r"
14r"
z3r"
12r"
01r"
0/r"
1.r"
z-r"
1,r"
0+r"
0)r"
1(r"
z'r"
1&r"
0%r"
b11111111 #r"
b0 "r"
bz !r"
bz ~q"
b11111111 }q"
x|q"
bz zq"
b11111111111111111111111111111111 yq"
bx xq"
xwq"
0uq"
1tq"
zsq"
1rq"
0qq"
0oq"
1nq"
zmq"
1lq"
0kq"
0iq"
1hq"
zgq"
1fq"
0eq"
0cq"
1bq"
zaq"
1`q"
0_q"
0]q"
1\q"
z[q"
1Zq"
0Yq"
0Wq"
1Vq"
zUq"
1Tq"
0Sq"
0Qq"
1Pq"
zOq"
1Nq"
0Mq"
0Kq"
1Jq"
zIq"
1Hq"
0Gq"
b11111111 Eq"
b0 Dq"
bz Cq"
bz Bq"
b11111111 Aq"
x@q"
0>q"
1=q"
z<q"
1;q"
0:q"
08q"
17q"
z6q"
15q"
04q"
02q"
11q"
z0q"
1/q"
0.q"
0,q"
1+q"
z*q"
1)q"
0(q"
0&q"
1%q"
z$q"
1#q"
0"q"
0~p"
1}p"
z|p"
1{p"
0zp"
0xp"
1wp"
zvp"
1up"
0tp"
0rp"
1qp"
zpp"
1op"
0np"
b11111111 lp"
b0 kp"
bz jp"
bz ip"
b11111111 hp"
xgp"
0ep"
1dp"
zcp"
1bp"
0ap"
0_p"
1^p"
z]p"
1\p"
0[p"
0Yp"
1Xp"
zWp"
1Vp"
0Up"
0Sp"
1Rp"
zQp"
1Pp"
0Op"
0Mp"
1Lp"
zKp"
1Jp"
0Ip"
0Gp"
1Fp"
zEp"
1Dp"
0Cp"
0Ap"
1@p"
z?p"
1>p"
0=p"
0;p"
1:p"
z9p"
18p"
07p"
b11111111 5p"
b0 4p"
bz 3p"
bz 2p"
b11111111 1p"
x0p"
0.p"
1-p"
z,p"
1+p"
0*p"
0(p"
1'p"
z&p"
1%p"
0$p"
0"p"
1!p"
z~o"
1}o"
0|o"
0zo"
1yo"
zxo"
1wo"
0vo"
0to"
1so"
zro"
1qo"
0po"
0no"
1mo"
zlo"
1ko"
0jo"
0ho"
1go"
zfo"
1eo"
0do"
0bo"
1ao"
z`o"
1_o"
0^o"
b11111111 \o"
b0 [o"
bz Zo"
bz Yo"
b11111111 Xo"
xWo"
bz Uo"
b11111111111111111111111111111111 To"
bx So"
xRo"
0Po"
1Oo"
zNo"
1Mo"
0Lo"
0Jo"
1Io"
zHo"
1Go"
0Fo"
0Do"
1Co"
zBo"
1Ao"
0@o"
0>o"
1=o"
z<o"
1;o"
0:o"
08o"
17o"
z6o"
15o"
04o"
02o"
11o"
z0o"
1/o"
0.o"
0,o"
1+o"
z*o"
1)o"
0(o"
0&o"
1%o"
z$o"
1#o"
0"o"
b11111111 ~n"
b0 }n"
bz |n"
bz {n"
b11111111 zn"
xyn"
0wn"
1vn"
zun"
1tn"
0sn"
0qn"
1pn"
zon"
1nn"
0mn"
0kn"
1jn"
zin"
1hn"
0gn"
0en"
1dn"
zcn"
1bn"
0an"
0_n"
1^n"
z]n"
1\n"
0[n"
0Yn"
1Xn"
zWn"
1Vn"
0Un"
0Sn"
1Rn"
zQn"
1Pn"
0On"
0Mn"
1Ln"
zKn"
1Jn"
0In"
b11111111 Gn"
b0 Fn"
bz En"
bz Dn"
b11111111 Cn"
xBn"
0@n"
1?n"
z>n"
1=n"
0<n"
0:n"
19n"
z8n"
17n"
06n"
04n"
13n"
z2n"
11n"
00n"
0.n"
1-n"
z,n"
1+n"
0*n"
0(n"
1'n"
z&n"
1%n"
0$n"
0"n"
1!n"
z~m"
1}m"
0|m"
0zm"
1ym"
zxm"
1wm"
0vm"
0tm"
1sm"
zrm"
1qm"
0pm"
b11111111 nm"
b0 mm"
bz lm"
bz km"
b11111111 jm"
xim"
0gm"
1fm"
zem"
1dm"
0cm"
0am"
1`m"
z_m"
1^m"
0]m"
0[m"
1Zm"
zYm"
1Xm"
0Wm"
0Um"
1Tm"
zSm"
1Rm"
0Qm"
0Om"
1Nm"
zMm"
1Lm"
0Km"
0Im"
1Hm"
zGm"
1Fm"
0Em"
0Cm"
1Bm"
zAm"
1@m"
0?m"
0=m"
1<m"
z;m"
1:m"
09m"
b11111111 7m"
b0 6m"
bz 5m"
bz 4m"
b11111111 3m"
x2m"
bz 0m"
b11111111111111111111111111111111 /m"
bx .m"
x-m"
0+m"
1*m"
z)m"
1(m"
0'm"
0%m"
1$m"
z#m"
1"m"
0!m"
0}l"
1|l"
z{l"
1zl"
0yl"
0wl"
1vl"
zul"
1tl"
0sl"
0ql"
1pl"
zol"
1nl"
0ml"
0kl"
1jl"
zil"
1hl"
0gl"
0el"
1dl"
zcl"
1bl"
0al"
0_l"
1^l"
z]l"
1\l"
0[l"
b11111111 Yl"
b0 Xl"
bz Wl"
bz Vl"
b11111111 Ul"
xTl"
0Rl"
1Ql"
zPl"
1Ol"
0Nl"
0Ll"
1Kl"
zJl"
1Il"
0Hl"
0Fl"
1El"
zDl"
1Cl"
0Bl"
0@l"
1?l"
z>l"
1=l"
0<l"
0:l"
19l"
z8l"
17l"
06l"
04l"
13l"
z2l"
11l"
00l"
0.l"
1-l"
z,l"
1+l"
0*l"
0(l"
1'l"
z&l"
1%l"
0$l"
b11111111 "l"
b0 !l"
bz ~k"
bz }k"
b11111111 |k"
x{k"
0yk"
1xk"
zwk"
1vk"
0uk"
0sk"
1rk"
zqk"
1pk"
0ok"
0mk"
1lk"
zkk"
1jk"
0ik"
0gk"
1fk"
zek"
1dk"
0ck"
0ak"
1`k"
z_k"
1^k"
0]k"
0[k"
1Zk"
zYk"
1Xk"
0Wk"
0Uk"
1Tk"
zSk"
1Rk"
0Qk"
0Ok"
1Nk"
zMk"
1Lk"
0Kk"
b11111111 Ik"
b0 Hk"
bz Gk"
bz Fk"
b11111111 Ek"
xDk"
0Bk"
1Ak"
z@k"
1?k"
0>k"
0<k"
1;k"
z:k"
19k"
08k"
06k"
15k"
z4k"
13k"
02k"
00k"
1/k"
z.k"
1-k"
0,k"
0*k"
1)k"
z(k"
1'k"
0&k"
0$k"
1#k"
z"k"
1!k"
0~j"
0|j"
1{j"
zzj"
1yj"
0xj"
0vj"
1uj"
ztj"
1sj"
0rj"
b11111111 pj"
b0 oj"
bz nj"
bz mj"
b11111111 lj"
xkj"
bz ij"
b11111111111111111111111111111111 hj"
bx gj"
xfj"
0dj"
1cj"
zbj"
1aj"
0`j"
0^j"
1]j"
z\j"
1[j"
0Zj"
0Xj"
1Wj"
zVj"
1Uj"
0Tj"
0Rj"
1Qj"
zPj"
1Oj"
0Nj"
0Lj"
1Kj"
zJj"
1Ij"
0Hj"
0Fj"
1Ej"
zDj"
1Cj"
0Bj"
0@j"
1?j"
z>j"
1=j"
0<j"
0:j"
19j"
z8j"
17j"
06j"
b11111111 4j"
b0 3j"
bz 2j"
bz 1j"
b11111111 0j"
x/j"
0-j"
1,j"
z+j"
1*j"
0)j"
0'j"
1&j"
z%j"
1$j"
0#j"
0!j"
1~i"
z}i"
1|i"
0{i"
0yi"
1xi"
zwi"
1vi"
0ui"
0si"
1ri"
zqi"
1pi"
0oi"
0mi"
1li"
zki"
1ji"
0ii"
0gi"
1fi"
zei"
1di"
0ci"
0ai"
1`i"
z_i"
1^i"
0]i"
b11111111 [i"
b0 Zi"
bz Yi"
bz Xi"
b11111111 Wi"
xVi"
0Ti"
1Si"
zRi"
1Qi"
0Pi"
0Ni"
1Mi"
zLi"
1Ki"
0Ji"
0Hi"
1Gi"
zFi"
1Ei"
0Di"
0Bi"
1Ai"
z@i"
1?i"
0>i"
0<i"
1;i"
z:i"
19i"
08i"
06i"
15i"
z4i"
13i"
02i"
00i"
1/i"
z.i"
1-i"
0,i"
0*i"
1)i"
z(i"
1'i"
0&i"
b11111111 $i"
b0 #i"
bz "i"
bz !i"
b11111111 ~h"
x}h"
0{h"
1zh"
zyh"
1xh"
0wh"
0uh"
1th"
zsh"
1rh"
0qh"
0oh"
1nh"
zmh"
1lh"
0kh"
0ih"
1hh"
zgh"
1fh"
0eh"
0ch"
1bh"
zah"
1`h"
0_h"
0]h"
1\h"
z[h"
1Zh"
0Yh"
0Wh"
1Vh"
zUh"
1Th"
0Sh"
0Qh"
1Ph"
zOh"
1Nh"
0Mh"
b11111111 Kh"
b0 Jh"
bz Ih"
bz Hh"
b11111111 Gh"
xFh"
bz Dh"
b11111111111111111111111111111111 Ch"
bx Bh"
xAh"
0?h"
1>h"
z=h"
1<h"
0;h"
09h"
18h"
z7h"
16h"
05h"
03h"
12h"
z1h"
10h"
0/h"
0-h"
1,h"
z+h"
1*h"
0)h"
0'h"
1&h"
z%h"
1$h"
0#h"
0!h"
1~g"
z}g"
1|g"
0{g"
0yg"
1xg"
zwg"
1vg"
0ug"
0sg"
1rg"
zqg"
1pg"
0og"
b11111111 mg"
b0 lg"
bz kg"
bz jg"
b11111111 ig"
xhg"
0fg"
1eg"
zdg"
1cg"
0bg"
0`g"
1_g"
z^g"
1]g"
0\g"
0Zg"
1Yg"
zXg"
1Wg"
0Vg"
0Tg"
1Sg"
zRg"
1Qg"
0Pg"
0Ng"
1Mg"
zLg"
1Kg"
0Jg"
0Hg"
1Gg"
zFg"
1Eg"
0Dg"
0Bg"
1Ag"
z@g"
1?g"
0>g"
0<g"
1;g"
z:g"
19g"
08g"
b11111111 6g"
b0 5g"
bz 4g"
bz 3g"
b11111111 2g"
x1g"
0/g"
1.g"
z-g"
1,g"
0+g"
0)g"
1(g"
z'g"
1&g"
0%g"
0#g"
1"g"
z!g"
1~f"
0}f"
0{f"
1zf"
zyf"
1xf"
0wf"
0uf"
1tf"
zsf"
1rf"
0qf"
0of"
1nf"
zmf"
1lf"
0kf"
0if"
1hf"
zgf"
1ff"
0ef"
0cf"
1bf"
zaf"
1`f"
0_f"
b11111111 ]f"
b0 \f"
bz [f"
bz Zf"
b11111111 Yf"
xXf"
0Vf"
1Uf"
zTf"
1Sf"
0Rf"
0Pf"
1Of"
zNf"
1Mf"
0Lf"
0Jf"
1If"
zHf"
1Gf"
0Ff"
0Df"
1Cf"
zBf"
1Af"
0@f"
0>f"
1=f"
z<f"
1;f"
0:f"
08f"
17f"
z6f"
15f"
04f"
02f"
11f"
z0f"
1/f"
0.f"
0,f"
1+f"
z*f"
1)f"
0(f"
b11111111 &f"
b0 %f"
bz $f"
bz #f"
b11111111 "f"
x!f"
bz }e"
b11111111111111111111111111111111 |e"
bx {e"
xze"
0xe"
1we"
zve"
1ue"
0te"
0re"
1qe"
zpe"
1oe"
0ne"
0le"
1ke"
zje"
1ie"
0he"
0fe"
1ee"
zde"
1ce"
0be"
0`e"
1_e"
z^e"
1]e"
0\e"
0Ze"
1Ye"
zXe"
1We"
0Ve"
0Te"
1Se"
zRe"
1Qe"
0Pe"
0Ne"
1Me"
zLe"
1Ke"
0Je"
b11111111 He"
b0 Ge"
bz Fe"
bz Ee"
b11111111 De"
xCe"
0Ae"
1@e"
z?e"
1>e"
0=e"
0;e"
1:e"
z9e"
18e"
07e"
05e"
14e"
z3e"
12e"
01e"
0/e"
1.e"
z-e"
1,e"
0+e"
0)e"
1(e"
z'e"
1&e"
0%e"
0#e"
1"e"
z!e"
1~d"
0}d"
0{d"
1zd"
zyd"
1xd"
0wd"
0ud"
1td"
zsd"
1rd"
0qd"
b11111111 od"
b0 nd"
bz md"
bz ld"
b11111111 kd"
xjd"
0hd"
1gd"
zfd"
1ed"
0dd"
0bd"
1ad"
z`d"
1_d"
0^d"
0\d"
1[d"
zZd"
1Yd"
0Xd"
0Vd"
1Ud"
zTd"
1Sd"
0Rd"
0Pd"
1Od"
zNd"
1Md"
0Ld"
0Jd"
1Id"
zHd"
1Gd"
0Fd"
0Dd"
1Cd"
zBd"
1Ad"
0@d"
0>d"
1=d"
z<d"
1;d"
0:d"
b11111111 8d"
b0 7d"
bz 6d"
bz 5d"
b11111111 4d"
x3d"
01d"
10d"
z/d"
1.d"
0-d"
0+d"
1*d"
z)d"
1(d"
0'd"
0%d"
1$d"
z#d"
1"d"
0!d"
0}c"
1|c"
z{c"
1zc"
0yc"
0wc"
1vc"
zuc"
1tc"
0sc"
0qc"
1pc"
zoc"
1nc"
0mc"
0kc"
1jc"
zic"
1hc"
0gc"
0ec"
1dc"
zcc"
1bc"
0ac"
b11111111 _c"
b0 ^c"
bz ]c"
bz \c"
b11111111 [c"
xZc"
bz Xc"
b11111111111111111111111111111111 Wc"
bx Vc"
xUc"
0Sc"
1Rc"
zQc"
1Pc"
0Oc"
0Mc"
1Lc"
zKc"
1Jc"
0Ic"
0Gc"
1Fc"
zEc"
1Dc"
0Cc"
0Ac"
1@c"
z?c"
1>c"
0=c"
0;c"
1:c"
z9c"
18c"
07c"
05c"
14c"
z3c"
12c"
01c"
0/c"
1.c"
z-c"
1,c"
0+c"
0)c"
1(c"
z'c"
1&c"
0%c"
b11111111 #c"
b0 "c"
bz !c"
bz ~b"
b11111111 }b"
x|b"
0zb"
1yb"
zxb"
1wb"
0vb"
0tb"
1sb"
zrb"
1qb"
0pb"
0nb"
1mb"
zlb"
1kb"
0jb"
0hb"
1gb"
zfb"
1eb"
0db"
0bb"
1ab"
z`b"
1_b"
0^b"
0\b"
1[b"
zZb"
1Yb"
0Xb"
0Vb"
1Ub"
zTb"
1Sb"
0Rb"
0Pb"
1Ob"
zNb"
1Mb"
0Lb"
b11111111 Jb"
b0 Ib"
bz Hb"
bz Gb"
b11111111 Fb"
xEb"
0Cb"
1Bb"
zAb"
1@b"
0?b"
0=b"
1<b"
z;b"
1:b"
09b"
07b"
16b"
z5b"
14b"
03b"
01b"
10b"
z/b"
1.b"
0-b"
0+b"
1*b"
z)b"
1(b"
0'b"
0%b"
1$b"
z#b"
1"b"
0!b"
0}a"
1|a"
z{a"
1za"
0ya"
0wa"
1va"
zua"
1ta"
0sa"
b11111111 qa"
b0 pa"
bz oa"
bz na"
b11111111 ma"
xla"
0ja"
1ia"
zha"
1ga"
0fa"
0da"
1ca"
zba"
1aa"
0`a"
0^a"
1]a"
z\a"
1[a"
0Za"
0Xa"
1Wa"
zVa"
1Ua"
0Ta"
0Ra"
1Qa"
zPa"
1Oa"
0Na"
0La"
1Ka"
zJa"
1Ia"
0Ha"
0Fa"
1Ea"
zDa"
1Ca"
0Ba"
0@a"
1?a"
z>a"
1=a"
0<a"
b11111111 :a"
b0 9a"
bz 8a"
bz 7a"
b11111111 6a"
x5a"
bz 3a"
b11111111111111111111111111111111 2a"
bx 1a"
x0a"
0.a"
1-a"
z,a"
1+a"
0*a"
0(a"
1'a"
z&a"
1%a"
0$a"
0"a"
1!a"
z~`"
1}`"
0|`"
0z`"
1y`"
zx`"
1w`"
0v`"
0t`"
1s`"
zr`"
1q`"
0p`"
0n`"
1m`"
zl`"
1k`"
0j`"
0h`"
1g`"
zf`"
1e`"
0d`"
0b`"
1a`"
z``"
1_`"
0^`"
b11111111 \`"
b0 [`"
bz Z`"
bz Y`"
b11111111 X`"
xW`"
0U`"
1T`"
zS`"
1R`"
0Q`"
0O`"
1N`"
zM`"
1L`"
0K`"
0I`"
1H`"
zG`"
1F`"
0E`"
0C`"
1B`"
zA`"
1@`"
0?`"
0=`"
1<`"
z;`"
1:`"
09`"
07`"
16`"
z5`"
14`"
03`"
01`"
10`"
z/`"
1.`"
0-`"
0+`"
1*`"
z)`"
1(`"
0'`"
b11111111 %`"
b0 $`"
bz #`"
bz "`"
b11111111 !`"
x~_"
0|_"
1{_"
zz_"
1y_"
0x_"
0v_"
1u_"
zt_"
1s_"
0r_"
0p_"
1o_"
zn_"
1m_"
0l_"
0j_"
1i_"
zh_"
1g_"
0f_"
0d_"
1c_"
zb_"
1a_"
0`_"
0^_"
1]_"
z\_"
1[_"
0Z_"
0X_"
1W_"
zV_"
1U_"
0T_"
0R_"
1Q_"
zP_"
1O_"
0N_"
b11111111 L_"
b0 K_"
bz J_"
bz I_"
b11111111 H_"
xG_"
0E_"
1D_"
zC_"
1B_"
0A_"
0?_"
1>_"
z=_"
1<_"
0;_"
09_"
18_"
z7_"
16_"
05_"
03_"
12_"
z1_"
10_"
0/_"
0-_"
1,_"
z+_"
1*_"
0)_"
0'_"
1&_"
z%_"
1$_"
0#_"
0!_"
1~^"
z}^"
1|^"
0{^"
0y^"
1x^"
zw^"
1v^"
0u^"
b11111111 s^"
b0 r^"
bz q^"
bz p^"
b11111111 o^"
xn^"
bz l^"
b11111111111111111111111111111111 k^"
bx j^"
xi^"
0g^"
1f^"
ze^"
1d^"
0c^"
0a^"
1`^"
z_^"
1^^"
0]^"
0[^"
1Z^"
zY^"
1X^"
0W^"
0U^"
1T^"
zS^"
1R^"
0Q^"
0O^"
1N^"
zM^"
1L^"
0K^"
0I^"
1H^"
zG^"
1F^"
0E^"
0C^"
1B^"
zA^"
1@^"
0?^"
0=^"
1<^"
z;^"
1:^"
09^"
b11111111 7^"
b0 6^"
bz 5^"
bz 4^"
b11111111 3^"
x2^"
00^"
1/^"
z.^"
1-^"
0,^"
0*^"
1)^"
z(^"
1'^"
0&^"
0$^"
1#^"
z"^"
1!^"
0~]"
0|]"
1{]"
zz]"
1y]"
0x]"
0v]"
1u]"
zt]"
1s]"
0r]"
0p]"
1o]"
zn]"
1m]"
0l]"
0j]"
1i]"
zh]"
1g]"
0f]"
0d]"
1c]"
zb]"
1a]"
0`]"
b11111111 ^]"
b0 ]]"
bz \]"
bz []"
b11111111 Z]"
xY]"
0W]"
1V]"
zU]"
1T]"
0S]"
0Q]"
1P]"
zO]"
1N]"
0M]"
0K]"
1J]"
zI]"
1H]"
0G]"
0E]"
1D]"
zC]"
1B]"
0A]"
0?]"
1>]"
z=]"
1<]"
0;]"
09]"
18]"
z7]"
16]"
05]"
03]"
12]"
z1]"
10]"
0/]"
0-]"
1,]"
z+]"
1*]"
0)]"
b11111111 ']"
b0 &]"
bz %]"
bz $]"
b11111111 #]"
x"]"
0~\"
1}\"
z|\"
1{\"
0z\"
0x\"
1w\"
zv\"
1u\"
0t\"
0r\"
1q\"
zp\"
1o\"
0n\"
0l\"
1k\"
zj\"
1i\"
0h\"
0f\"
1e\"
zd\"
1c\"
0b\"
0`\"
1_\"
z^\"
1]\"
0\\"
0Z\"
1Y\"
zX\"
1W\"
0V\"
0T\"
1S\"
zR\"
1Q\"
0P\"
b11111111 N\"
b0 M\"
bz L\"
bz K\"
b11111111 J\"
xI\"
bz G\"
b11111111111111111111111111111111 F\"
bx E\"
xD\"
0B\"
1A\"
z@\"
1?\"
0>\"
0<\"
1;\"
z:\"
19\"
08\"
06\"
15\"
z4\"
13\"
02\"
00\"
1/\"
z.\"
1-\"
0,\"
0*\"
1)\"
z(\"
1'\"
0&\"
0$\"
1#\"
z"\"
1!\"
0~["
0|["
1{["
zz["
1y["
0x["
0v["
1u["
zt["
1s["
0r["
b11111111 p["
b0 o["
bz n["
bz m["
b11111111 l["
xk["
0i["
1h["
zg["
1f["
0e["
0c["
1b["
za["
1`["
0_["
0]["
1\["
z[["
1Z["
0Y["
0W["
1V["
zU["
1T["
0S["
0Q["
1P["
zO["
1N["
0M["
0K["
1J["
zI["
1H["
0G["
0E["
1D["
zC["
1B["
0A["
0?["
1>["
z=["
1<["
0;["
b11111111 9["
b0 8["
bz 7["
bz 6["
b11111111 5["
x4["
02["
11["
z0["
1/["
0.["
0,["
1+["
z*["
1)["
0(["
0&["
1%["
z$["
1#["
0"["
0~Z"
1}Z"
z|Z"
1{Z"
0zZ"
0xZ"
1wZ"
zvZ"
1uZ"
0tZ"
0rZ"
1qZ"
zpZ"
1oZ"
0nZ"
0lZ"
1kZ"
zjZ"
1iZ"
0hZ"
0fZ"
1eZ"
zdZ"
1cZ"
0bZ"
b11111111 `Z"
b0 _Z"
bz ^Z"
bz ]Z"
b11111111 \Z"
x[Z"
0YZ"
1XZ"
zWZ"
1VZ"
0UZ"
0SZ"
1RZ"
zQZ"
1PZ"
0OZ"
0MZ"
1LZ"
zKZ"
1JZ"
0IZ"
0GZ"
1FZ"
zEZ"
1DZ"
0CZ"
0AZ"
1@Z"
z?Z"
1>Z"
0=Z"
0;Z"
1:Z"
z9Z"
18Z"
07Z"
05Z"
14Z"
z3Z"
12Z"
01Z"
0/Z"
1.Z"
z-Z"
1,Z"
0+Z"
b11111111 )Z"
b0 (Z"
bz 'Z"
bz &Z"
b11111111 %Z"
x$Z"
bz "Z"
b11111111111111111111111111111111 !Z"
bx ~Y"
x}Y"
0{Y"
1zY"
zyY"
1xY"
0wY"
0uY"
1tY"
zsY"
1rY"
0qY"
0oY"
1nY"
zmY"
1lY"
0kY"
0iY"
1hY"
zgY"
1fY"
0eY"
0cY"
1bY"
zaY"
1`Y"
0_Y"
0]Y"
1\Y"
z[Y"
1ZY"
0YY"
0WY"
1VY"
zUY"
1TY"
0SY"
0QY"
1PY"
zOY"
1NY"
0MY"
b11111111 KY"
b0 JY"
bz IY"
bz HY"
b11111111 GY"
xFY"
0DY"
1CY"
zBY"
1AY"
0@Y"
0>Y"
1=Y"
z<Y"
1;Y"
0:Y"
08Y"
17Y"
z6Y"
15Y"
04Y"
02Y"
11Y"
z0Y"
1/Y"
0.Y"
0,Y"
1+Y"
z*Y"
1)Y"
0(Y"
0&Y"
1%Y"
z$Y"
1#Y"
0"Y"
0~X"
1}X"
z|X"
1{X"
0zX"
0xX"
1wX"
zvX"
1uX"
0tX"
b11111111 rX"
b0 qX"
bz pX"
bz oX"
b11111111 nX"
xmX"
0kX"
1jX"
ziX"
1hX"
0gX"
0eX"
1dX"
zcX"
1bX"
0aX"
0_X"
1^X"
z]X"
1\X"
0[X"
0YX"
1XX"
zWX"
1VX"
0UX"
0SX"
1RX"
zQX"
1PX"
0OX"
0MX"
1LX"
zKX"
1JX"
0IX"
0GX"
1FX"
zEX"
1DX"
0CX"
0AX"
1@X"
z?X"
1>X"
0=X"
b11111111 ;X"
b0 :X"
bz 9X"
bz 8X"
b11111111 7X"
x6X"
04X"
13X"
z2X"
11X"
00X"
0.X"
1-X"
z,X"
1+X"
0*X"
0(X"
1'X"
z&X"
1%X"
0$X"
0"X"
1!X"
z~W"
1}W"
0|W"
0zW"
1yW"
zxW"
1wW"
0vW"
0tW"
1sW"
zrW"
1qW"
0pW"
0nW"
1mW"
zlW"
1kW"
0jW"
0hW"
1gW"
zfW"
1eW"
0dW"
b11111111 bW"
b0 aW"
bz `W"
bz _W"
b11111111 ^W"
x]W"
bz [W"
b11111111111111111111111111111111 ZW"
bx YW"
xXW"
0VW"
1UW"
zTW"
1SW"
0RW"
0PW"
1OW"
zNW"
1MW"
0LW"
0JW"
1IW"
zHW"
1GW"
0FW"
0DW"
1CW"
zBW"
1AW"
0@W"
0>W"
1=W"
z<W"
1;W"
0:W"
08W"
17W"
z6W"
15W"
04W"
02W"
11W"
z0W"
1/W"
0.W"
0,W"
1+W"
z*W"
1)W"
0(W"
b11111111 &W"
b0 %W"
bz $W"
bz #W"
b11111111 "W"
x!W"
0}V"
1|V"
z{V"
1zV"
0yV"
0wV"
1vV"
zuV"
1tV"
0sV"
0qV"
1pV"
zoV"
1nV"
0mV"
0kV"
1jV"
ziV"
1hV"
0gV"
0eV"
1dV"
zcV"
1bV"
0aV"
0_V"
1^V"
z]V"
1\V"
0[V"
0YV"
1XV"
zWV"
1VV"
0UV"
0SV"
1RV"
zQV"
1PV"
0OV"
b11111111 MV"
b0 LV"
bz KV"
bz JV"
b11111111 IV"
xHV"
0FV"
1EV"
zDV"
1CV"
0BV"
0@V"
1?V"
z>V"
1=V"
0<V"
0:V"
19V"
z8V"
17V"
06V"
04V"
13V"
z2V"
11V"
00V"
0.V"
1-V"
z,V"
1+V"
0*V"
0(V"
1'V"
z&V"
1%V"
0$V"
0"V"
1!V"
z~U"
1}U"
0|U"
0zU"
1yU"
zxU"
1wU"
0vU"
b11111111 tU"
b0 sU"
bz rU"
bz qU"
b11111111 pU"
xoU"
0mU"
1lU"
zkU"
1jU"
0iU"
0gU"
1fU"
zeU"
1dU"
0cU"
0aU"
1`U"
z_U"
1^U"
0]U"
0[U"
1ZU"
zYU"
1XU"
0WU"
0UU"
1TU"
zSU"
1RU"
0QU"
0OU"
1NU"
zMU"
1LU"
0KU"
0IU"
1HU"
zGU"
1FU"
0EU"
0CU"
1BU"
zAU"
1@U"
0?U"
b11111111 =U"
b0 <U"
bz ;U"
bz :U"
b11111111 9U"
x8U"
bz 6U"
b11111111111111111111111111111111 5U"
bx 4U"
x3U"
01U"
10U"
z/U"
1.U"
0-U"
0+U"
1*U"
z)U"
1(U"
0'U"
0%U"
1$U"
z#U"
1"U"
0!U"
0}T"
1|T"
z{T"
1zT"
0yT"
0wT"
1vT"
zuT"
1tT"
0sT"
0qT"
1pT"
zoT"
1nT"
0mT"
0kT"
1jT"
ziT"
1hT"
0gT"
0eT"
1dT"
zcT"
1bT"
0aT"
b11111111 _T"
b0 ^T"
bz ]T"
bz \T"
b11111111 [T"
xZT"
0XT"
1WT"
zVT"
1UT"
0TT"
0RT"
1QT"
zPT"
1OT"
0NT"
0LT"
1KT"
zJT"
1IT"
0HT"
0FT"
1ET"
zDT"
1CT"
0BT"
0@T"
1?T"
z>T"
1=T"
0<T"
0:T"
19T"
z8T"
17T"
06T"
04T"
13T"
z2T"
11T"
00T"
0.T"
1-T"
z,T"
1+T"
0*T"
b11111111 (T"
b0 'T"
bz &T"
bz %T"
b11111111 $T"
x#T"
0!T"
1~S"
z}S"
1|S"
0{S"
0yS"
1xS"
zwS"
1vS"
0uS"
0sS"
1rS"
zqS"
1pS"
0oS"
0mS"
1lS"
zkS"
1jS"
0iS"
0gS"
1fS"
zeS"
1dS"
0cS"
0aS"
1`S"
z_S"
1^S"
0]S"
0[S"
1ZS"
zYS"
1XS"
0WS"
0US"
1TS"
zSS"
1RS"
0QS"
b11111111 OS"
b0 NS"
bz MS"
bz LS"
b11111111 KS"
xJS"
0HS"
1GS"
zFS"
1ES"
0DS"
0BS"
1AS"
z@S"
1?S"
0>S"
0<S"
1;S"
z:S"
19S"
08S"
06S"
15S"
z4S"
13S"
02S"
00S"
1/S"
z.S"
1-S"
0,S"
0*S"
1)S"
z(S"
1'S"
0&S"
0$S"
1#S"
z"S"
1!S"
0~R"
0|R"
1{R"
zzR"
1yR"
0xR"
b11111111 vR"
b0 uR"
bz tR"
bz sR"
b11111111 rR"
xqR"
bz oR"
b11111111111111111111111111111111 nR"
bx mR"
xlR"
0jR"
1iR"
zhR"
1gR"
0fR"
0dR"
1cR"
zbR"
1aR"
0`R"
0^R"
1]R"
z\R"
1[R"
0ZR"
0XR"
1WR"
zVR"
1UR"
0TR"
0RR"
1QR"
zPR"
1OR"
0NR"
0LR"
1KR"
zJR"
1IR"
0HR"
0FR"
1ER"
zDR"
1CR"
0BR"
0@R"
1?R"
z>R"
1=R"
0<R"
b11111111 :R"
b0 9R"
bz 8R"
bz 7R"
b11111111 6R"
x5R"
03R"
12R"
z1R"
10R"
0/R"
0-R"
1,R"
z+R"
1*R"
0)R"
0'R"
1&R"
z%R"
1$R"
0#R"
0!R"
1~Q"
z}Q"
1|Q"
0{Q"
0yQ"
1xQ"
zwQ"
1vQ"
0uQ"
0sQ"
1rQ"
zqQ"
1pQ"
0oQ"
0mQ"
1lQ"
zkQ"
1jQ"
0iQ"
0gQ"
1fQ"
zeQ"
1dQ"
0cQ"
b11111111 aQ"
b0 `Q"
bz _Q"
bz ^Q"
b11111111 ]Q"
x\Q"
0ZQ"
1YQ"
zXQ"
1WQ"
0VQ"
0TQ"
1SQ"
zRQ"
1QQ"
0PQ"
0NQ"
1MQ"
zLQ"
1KQ"
0JQ"
0HQ"
1GQ"
zFQ"
1EQ"
0DQ"
0BQ"
1AQ"
z@Q"
1?Q"
0>Q"
0<Q"
1;Q"
z:Q"
19Q"
08Q"
06Q"
15Q"
z4Q"
13Q"
02Q"
00Q"
1/Q"
z.Q"
1-Q"
0,Q"
b11111111 *Q"
b0 )Q"
bz (Q"
bz 'Q"
b11111111 &Q"
x%Q"
0#Q"
1"Q"
z!Q"
1~P"
0}P"
0{P"
1zP"
zyP"
1xP"
0wP"
0uP"
1tP"
zsP"
1rP"
0qP"
0oP"
1nP"
zmP"
1lP"
0kP"
0iP"
1hP"
zgP"
1fP"
0eP"
0cP"
1bP"
zaP"
1`P"
0_P"
0]P"
1\P"
z[P"
1ZP"
0YP"
0WP"
1VP"
zUP"
1TP"
0SP"
b11111111 QP"
b0 PP"
bz OP"
bz NP"
b11111111 MP"
xLP"
bz JP"
b11111111111111111111111111111111 IP"
bx HP"
xGP"
0EP"
1DP"
zCP"
1BP"
0AP"
0?P"
1>P"
z=P"
1<P"
0;P"
09P"
18P"
z7P"
16P"
05P"
03P"
12P"
z1P"
10P"
0/P"
0-P"
1,P"
z+P"
1*P"
0)P"
0'P"
1&P"
z%P"
1$P"
0#P"
0!P"
1~O"
z}O"
1|O"
0{O"
0yO"
1xO"
zwO"
1vO"
0uO"
b11111111 sO"
b0 rO"
bz qO"
bz pO"
b11111111 oO"
xnO"
0lO"
1kO"
zjO"
1iO"
0hO"
0fO"
1eO"
zdO"
1cO"
0bO"
0`O"
1_O"
z^O"
1]O"
0\O"
0ZO"
1YO"
zXO"
1WO"
0VO"
0TO"
1SO"
zRO"
1QO"
0PO"
0NO"
1MO"
zLO"
1KO"
0JO"
0HO"
1GO"
zFO"
1EO"
0DO"
0BO"
1AO"
z@O"
1?O"
0>O"
b11111111 <O"
b0 ;O"
bz :O"
bz 9O"
b11111111 8O"
x7O"
05O"
14O"
z3O"
12O"
01O"
0/O"
1.O"
z-O"
1,O"
0+O"
0)O"
1(O"
z'O"
1&O"
0%O"
0#O"
1"O"
z!O"
1~N"
0}N"
0{N"
1zN"
zyN"
1xN"
0wN"
0uN"
1tN"
zsN"
1rN"
0qN"
0oN"
1nN"
zmN"
1lN"
0kN"
0iN"
1hN"
zgN"
1fN"
0eN"
b11111111 cN"
b0 bN"
bz aN"
bz `N"
b11111111 _N"
x^N"
0\N"
1[N"
zZN"
1YN"
0XN"
0VN"
1UN"
zTN"
1SN"
0RN"
0PN"
1ON"
zNN"
1MN"
0LN"
0JN"
1IN"
zHN"
1GN"
0FN"
0DN"
1CN"
zBN"
1AN"
0@N"
0>N"
1=N"
z<N"
1;N"
0:N"
08N"
17N"
z6N"
15N"
04N"
02N"
11N"
z0N"
1/N"
0.N"
b11111111 ,N"
b0 +N"
bz *N"
bz )N"
b11111111 (N"
x'N"
bz %N"
b11111111111111111111111111111111 $N"
bx #N"
x"N"
0~M"
1}M"
z|M"
1{M"
0zM"
0xM"
1wM"
zvM"
1uM"
0tM"
0rM"
1qM"
zpM"
1oM"
0nM"
0lM"
1kM"
zjM"
1iM"
0hM"
0fM"
1eM"
zdM"
1cM"
0bM"
0`M"
1_M"
z^M"
1]M"
0\M"
0ZM"
1YM"
zXM"
1WM"
0VM"
0TM"
1SM"
zRM"
1QM"
0PM"
b11111111 NM"
b0 MM"
bz LM"
bz KM"
b11111111 JM"
xIM"
0GM"
1FM"
zEM"
1DM"
0CM"
0AM"
1@M"
z?M"
1>M"
0=M"
0;M"
1:M"
z9M"
18M"
07M"
05M"
14M"
z3M"
12M"
01M"
0/M"
1.M"
z-M"
1,M"
0+M"
0)M"
1(M"
z'M"
1&M"
0%M"
0#M"
1"M"
z!M"
1~L"
0}L"
0{L"
1zL"
zyL"
1xL"
0wL"
b11111111 uL"
b0 tL"
bz sL"
bz rL"
b11111111 qL"
xpL"
0nL"
1mL"
zlL"
1kL"
0jL"
0hL"
1gL"
zfL"
1eL"
0dL"
0bL"
1aL"
z`L"
1_L"
0^L"
0\L"
1[L"
zZL"
1YL"
0XL"
0VL"
1UL"
zTL"
1SL"
0RL"
0PL"
1OL"
zNL"
1ML"
0LL"
0JL"
1IL"
zHL"
1GL"
0FL"
0DL"
1CL"
zBL"
1AL"
0@L"
b11111111 >L"
b0 =L"
bz <L"
bz ;L"
b11111111 :L"
x9L"
07L"
16L"
z5L"
14L"
03L"
01L"
10L"
z/L"
1.L"
0-L"
0+L"
1*L"
z)L"
1(L"
0'L"
0%L"
1$L"
z#L"
1"L"
0!L"
0}K"
1|K"
z{K"
1zK"
0yK"
0wK"
1vK"
zuK"
1tK"
0sK"
0qK"
1pK"
zoK"
1nK"
0mK"
0kK"
1jK"
ziK"
1hK"
0gK"
b11111111 eK"
b0 dK"
bz cK"
bz bK"
b11111111 aK"
x`K"
bz ^K"
b11111111111111111111111111111111 ]K"
bx \K"
x[K"
0YK"
1XK"
zWK"
1VK"
0UK"
0SK"
1RK"
zQK"
1PK"
0OK"
0MK"
1LK"
zKK"
1JK"
0IK"
0GK"
1FK"
zEK"
1DK"
0CK"
0AK"
1@K"
z?K"
1>K"
0=K"
0;K"
1:K"
z9K"
18K"
07K"
05K"
14K"
z3K"
12K"
01K"
0/K"
1.K"
z-K"
1,K"
0+K"
b11111111 )K"
b0 (K"
bz 'K"
bz &K"
b11111111 %K"
x$K"
0"K"
1!K"
z~J"
1}J"
0|J"
0zJ"
1yJ"
zxJ"
1wJ"
0vJ"
0tJ"
1sJ"
zrJ"
1qJ"
0pJ"
0nJ"
1mJ"
zlJ"
1kJ"
0jJ"
0hJ"
1gJ"
zfJ"
1eJ"
0dJ"
0bJ"
1aJ"
z`J"
1_J"
0^J"
0\J"
1[J"
zZJ"
1YJ"
0XJ"
0VJ"
1UJ"
zTJ"
1SJ"
0RJ"
b11111111 PJ"
b0 OJ"
bz NJ"
bz MJ"
b11111111 LJ"
xKJ"
0IJ"
1HJ"
zGJ"
1FJ"
0EJ"
0CJ"
1BJ"
zAJ"
1@J"
0?J"
0=J"
1<J"
z;J"
1:J"
09J"
07J"
16J"
z5J"
14J"
03J"
01J"
10J"
z/J"
1.J"
0-J"
0+J"
1*J"
z)J"
1(J"
0'J"
0%J"
1$J"
z#J"
1"J"
0!J"
0}I"
1|I"
z{I"
1zI"
0yI"
b11111111 wI"
b0 vI"
bz uI"
bz tI"
b11111111 sI"
xrI"
0pI"
1oI"
znI"
1mI"
0lI"
0jI"
1iI"
zhI"
1gI"
0fI"
0dI"
1cI"
zbI"
1aI"
0`I"
0^I"
1]I"
z\I"
1[I"
0ZI"
0XI"
1WI"
zVI"
1UI"
0TI"
0RI"
1QI"
zPI"
1OI"
0NI"
0LI"
1KI"
zJI"
1II"
0HI"
0FI"
1EI"
zDI"
1CI"
0BI"
b11111111 @I"
b0 ?I"
bz >I"
bz =I"
b11111111 <I"
x;I"
bz 9I"
b11111111111111111111111111111111 8I"
bx 7I"
x6I"
04I"
13I"
z2I"
11I"
00I"
0.I"
1-I"
z,I"
1+I"
0*I"
0(I"
1'I"
z&I"
1%I"
0$I"
0"I"
1!I"
z~H"
1}H"
0|H"
0zH"
1yH"
zxH"
1wH"
0vH"
0tH"
1sH"
zrH"
1qH"
0pH"
0nH"
1mH"
zlH"
1kH"
0jH"
0hH"
1gH"
zfH"
1eH"
0dH"
b11111111 bH"
b0 aH"
bz `H"
bz _H"
b11111111 ^H"
x]H"
0[H"
1ZH"
zYH"
1XH"
0WH"
0UH"
1TH"
zSH"
1RH"
0QH"
0OH"
1NH"
zMH"
1LH"
0KH"
0IH"
1HH"
zGH"
1FH"
0EH"
0CH"
1BH"
zAH"
1@H"
0?H"
0=H"
1<H"
z;H"
1:H"
09H"
07H"
16H"
z5H"
14H"
03H"
01H"
10H"
z/H"
1.H"
0-H"
b11111111 +H"
b0 *H"
bz )H"
bz (H"
b11111111 'H"
x&H"
0$H"
1#H"
z"H"
1!H"
0~G"
0|G"
1{G"
zzG"
1yG"
0xG"
0vG"
1uG"
ztG"
1sG"
0rG"
0pG"
1oG"
znG"
1mG"
0lG"
0jG"
1iG"
zhG"
1gG"
0fG"
0dG"
1cG"
zbG"
1aG"
0`G"
0^G"
1]G"
z\G"
1[G"
0ZG"
0XG"
1WG"
zVG"
1UG"
0TG"
b11111111 RG"
b0 QG"
bz PG"
bz OG"
b11111111 NG"
xMG"
0KG"
1JG"
zIG"
1HG"
0GG"
0EG"
1DG"
zCG"
1BG"
0AG"
0?G"
1>G"
z=G"
1<G"
0;G"
09G"
18G"
z7G"
16G"
05G"
03G"
12G"
z1G"
10G"
0/G"
0-G"
1,G"
z+G"
1*G"
0)G"
0'G"
1&G"
z%G"
1$G"
0#G"
0!G"
1~F"
z}F"
1|F"
0{F"
b11111111 yF"
b0 xF"
bz wF"
bz vF"
b11111111 uF"
xtF"
bz rF"
b11111111111111111111111111111111 qF"
bx pF"
xoF"
0mF"
1lF"
zkF"
1jF"
0iF"
0gF"
1fF"
zeF"
1dF"
0cF"
0aF"
1`F"
z_F"
1^F"
0]F"
0[F"
1ZF"
zYF"
1XF"
0WF"
0UF"
1TF"
zSF"
1RF"
0QF"
0OF"
1NF"
zMF"
1LF"
0KF"
0IF"
1HF"
zGF"
1FF"
0EF"
0CF"
1BF"
zAF"
1@F"
0?F"
b11111111 =F"
b0 <F"
bz ;F"
bz :F"
b11111111 9F"
x8F"
06F"
15F"
z4F"
13F"
02F"
00F"
1/F"
z.F"
1-F"
0,F"
0*F"
1)F"
z(F"
1'F"
0&F"
0$F"
1#F"
z"F"
1!F"
0~E"
0|E"
1{E"
zzE"
1yE"
0xE"
0vE"
1uE"
ztE"
1sE"
0rE"
0pE"
1oE"
znE"
1mE"
0lE"
0jE"
1iE"
zhE"
1gE"
0fE"
b11111111 dE"
b0 cE"
bz bE"
bz aE"
b11111111 `E"
x_E"
0]E"
1\E"
z[E"
1ZE"
0YE"
0WE"
1VE"
zUE"
1TE"
0SE"
0QE"
1PE"
zOE"
1NE"
0ME"
0KE"
1JE"
zIE"
1HE"
0GE"
0EE"
1DE"
zCE"
1BE"
0AE"
0?E"
1>E"
z=E"
1<E"
0;E"
09E"
18E"
z7E"
16E"
05E"
03E"
12E"
z1E"
10E"
0/E"
b11111111 -E"
b0 ,E"
bz +E"
bz *E"
b11111111 )E"
x(E"
0&E"
1%E"
z$E"
1#E"
0"E"
0~D"
1}D"
z|D"
1{D"
0zD"
0xD"
1wD"
zvD"
1uD"
0tD"
0rD"
1qD"
zpD"
1oD"
0nD"
0lD"
1kD"
zjD"
1iD"
0hD"
0fD"
1eD"
zdD"
1cD"
0bD"
0`D"
1_D"
z^D"
1]D"
0\D"
0ZD"
1YD"
zXD"
1WD"
0VD"
b11111111 TD"
b0 SD"
bz RD"
bz QD"
b11111111 PD"
xOD"
bz MD"
b11111111111111111111111111111111 LD"
bx KD"
xJD"
0HD"
1GD"
zFD"
1ED"
0DD"
0BD"
1AD"
z@D"
1?D"
0>D"
0<D"
1;D"
z:D"
19D"
08D"
06D"
15D"
z4D"
13D"
02D"
00D"
1/D"
z.D"
1-D"
0,D"
0*D"
1)D"
z(D"
1'D"
0&D"
0$D"
1#D"
z"D"
1!D"
0~C"
0|C"
1{C"
zzC"
1yC"
0xC"
b11111111 vC"
b0 uC"
bz tC"
bz sC"
b11111111 rC"
xqC"
0oC"
1nC"
zmC"
1lC"
0kC"
0iC"
1hC"
zgC"
1fC"
0eC"
0cC"
1bC"
zaC"
1`C"
0_C"
0]C"
1\C"
z[C"
1ZC"
0YC"
0WC"
1VC"
zUC"
1TC"
0SC"
0QC"
1PC"
zOC"
1NC"
0MC"
0KC"
1JC"
zIC"
1HC"
0GC"
0EC"
1DC"
zCC"
1BC"
0AC"
b11111111 ?C"
b0 >C"
bz =C"
bz <C"
b11111111 ;C"
x:C"
08C"
17C"
z6C"
15C"
04C"
02C"
11C"
z0C"
1/C"
0.C"
0,C"
1+C"
z*C"
1)C"
0(C"
0&C"
1%C"
z$C"
1#C"
0"C"
0~B"
1}B"
z|B"
1{B"
0zB"
0xB"
1wB"
zvB"
1uB"
0tB"
0rB"
1qB"
zpB"
1oB"
0nB"
0lB"
1kB"
zjB"
1iB"
0hB"
b11111111 fB"
b0 eB"
bz dB"
bz cB"
b11111111 bB"
xaB"
0_B"
1^B"
z]B"
1\B"
0[B"
0YB"
1XB"
zWB"
1VB"
0UB"
0SB"
1RB"
zQB"
1PB"
0OB"
0MB"
1LB"
zKB"
1JB"
0IB"
0GB"
1FB"
zEB"
1DB"
0CB"
0AB"
1@B"
z?B"
1>B"
0=B"
0;B"
1:B"
z9B"
18B"
07B"
05B"
14B"
z3B"
12B"
01B"
b11111111 /B"
b0 .B"
bz -B"
bz ,B"
b11111111 +B"
x*B"
bz (B"
b11111111111111111111111111111111 'B"
bx &B"
x%B"
0#B"
1"B"
z!B"
1~A"
0}A"
0{A"
1zA"
zyA"
1xA"
0wA"
0uA"
1tA"
zsA"
1rA"
0qA"
0oA"
1nA"
zmA"
1lA"
0kA"
0iA"
1hA"
zgA"
1fA"
0eA"
0cA"
1bA"
zaA"
1`A"
0_A"
0]A"
1\A"
z[A"
1ZA"
0YA"
0WA"
1VA"
zUA"
1TA"
0SA"
b11111111 QA"
b0 PA"
bz OA"
bz NA"
b11111111 MA"
xLA"
0JA"
1IA"
zHA"
1GA"
0FA"
0DA"
1CA"
zBA"
1AA"
0@A"
0>A"
1=A"
z<A"
1;A"
0:A"
08A"
17A"
z6A"
15A"
04A"
02A"
11A"
z0A"
1/A"
0.A"
0,A"
1+A"
z*A"
1)A"
0(A"
0&A"
1%A"
z$A"
1#A"
0"A"
0~@"
1}@"
z|@"
1{@"
0z@"
b11111111 x@"
b0 w@"
bz v@"
bz u@"
b11111111 t@"
xs@"
0q@"
1p@"
zo@"
1n@"
0m@"
0k@"
1j@"
zi@"
1h@"
0g@"
0e@"
1d@"
zc@"
1b@"
0a@"
0_@"
1^@"
z]@"
1\@"
0[@"
0Y@"
1X@"
zW@"
1V@"
0U@"
0S@"
1R@"
zQ@"
1P@"
0O@"
0M@"
1L@"
zK@"
1J@"
0I@"
0G@"
1F@"
zE@"
1D@"
0C@"
b11111111 A@"
b0 @@"
bz ?@"
bz >@"
b11111111 =@"
x<@"
0:@"
19@"
z8@"
17@"
06@"
04@"
13@"
z2@"
11@"
00@"
0.@"
1-@"
z,@"
1+@"
0*@"
0(@"
1'@"
z&@"
1%@"
0$@"
0"@"
1!@"
z~?"
1}?"
0|?"
0z?"
1y?"
zx?"
1w?"
0v?"
0t?"
1s?"
zr?"
1q?"
0p?"
0n?"
1m?"
zl?"
1k?"
0j?"
b11111111 h?"
b0 g?"
bz f?"
bz e?"
b11111111 d?"
xc?"
bz a?"
b11111111111111111111111111111111 `?"
bx _?"
x^?"
0\?"
1[?"
zZ?"
1Y?"
0X?"
0V?"
1U?"
zT?"
1S?"
0R?"
0P?"
1O?"
zN?"
1M?"
0L?"
0J?"
1I?"
zH?"
1G?"
0F?"
0D?"
1C?"
zB?"
1A?"
0@?"
0>?"
1=?"
z<?"
1;?"
0:?"
08?"
17?"
z6?"
15?"
04?"
02?"
11?"
z0?"
1/?"
0.?"
b11111111 ,?"
b0 +?"
bz *?"
bz )?"
b11111111 (?"
x'?"
0%?"
1$?"
z#?"
1"?"
0!?"
0}>"
1|>"
z{>"
1z>"
0y>"
0w>"
1v>"
zu>"
1t>"
0s>"
0q>"
1p>"
zo>"
1n>"
0m>"
0k>"
1j>"
zi>"
1h>"
0g>"
0e>"
1d>"
zc>"
1b>"
0a>"
0_>"
1^>"
z]>"
1\>"
0[>"
0Y>"
1X>"
zW>"
1V>"
0U>"
b11111111 S>"
b0 R>"
bz Q>"
bz P>"
b11111111 O>"
xN>"
0L>"
1K>"
zJ>"
1I>"
0H>"
0F>"
1E>"
zD>"
1C>"
0B>"
0@>"
1?>"
z>>"
1=>"
0<>"
0:>"
19>"
z8>"
17>"
06>"
04>"
13>"
z2>"
11>"
00>"
0.>"
1->"
z,>"
1+>"
0*>"
0(>"
1'>"
z&>"
1%>"
0$>"
0">"
1!>"
z~="
1}="
0|="
b11111111 z="
b0 y="
bz x="
bz w="
b11111111 v="
xu="
0s="
1r="
zq="
1p="
0o="
0m="
1l="
zk="
1j="
0i="
0g="
1f="
ze="
1d="
0c="
0a="
1`="
z_="
1^="
0]="
0[="
1Z="
zY="
1X="
0W="
0U="
1T="
zS="
1R="
0Q="
0O="
1N="
zM="
1L="
0K="
0I="
1H="
zG="
1F="
0E="
b11111111 C="
b0 B="
bz A="
bz @="
b11111111 ?="
x>="
bz <="
b11111111111111111111111111111111 ;="
bx :="
x9="
07="
16="
z5="
14="
03="
01="
10="
z/="
1.="
0-="
0+="
1*="
z)="
1(="
0'="
0%="
1$="
z#="
1"="
0!="
0}<"
1|<"
z{<"
1z<"
0y<"
0w<"
1v<"
zu<"
1t<"
0s<"
0q<"
1p<"
zo<"
1n<"
0m<"
0k<"
1j<"
zi<"
1h<"
0g<"
b11111111 e<"
b0 d<"
bz c<"
bz b<"
b11111111 a<"
x`<"
0^<"
1]<"
z\<"
1[<"
0Z<"
0X<"
1W<"
zV<"
1U<"
0T<"
0R<"
1Q<"
zP<"
1O<"
0N<"
0L<"
1K<"
zJ<"
1I<"
0H<"
0F<"
1E<"
zD<"
1C<"
0B<"
0@<"
1?<"
z><"
1=<"
0<<"
0:<"
19<"
z8<"
17<"
06<"
04<"
13<"
z2<"
11<"
00<"
b11111111 .<"
b0 -<"
bz ,<"
bz +<"
b11111111 *<"
x)<"
0'<"
1&<"
z%<"
1$<"
0#<"
0!<"
1~;"
z};"
1|;"
0{;"
0y;"
1x;"
zw;"
1v;"
0u;"
0s;"
1r;"
zq;"
1p;"
0o;"
0m;"
1l;"
zk;"
1j;"
0i;"
0g;"
1f;"
ze;"
1d;"
0c;"
0a;"
1`;"
z_;"
1^;"
0];"
0[;"
1Z;"
zY;"
1X;"
0W;"
b11111111 U;"
b0 T;"
bz S;"
bz R;"
b11111111 Q;"
xP;"
0N;"
1M;"
zL;"
1K;"
0J;"
0H;"
1G;"
zF;"
1E;"
0D;"
0B;"
1A;"
z@;"
1?;"
0>;"
0<;"
1;;"
z:;"
19;"
08;"
06;"
15;"
z4;"
13;"
02;"
00;"
1/;"
z.;"
1-;"
0,;"
0*;"
1);"
z(;"
1';"
0&;"
0$;"
1#;"
z";"
1!;"
0~:"
b11111111 |:"
b0 {:"
bz z:"
bz y:"
b11111111 x:"
xw:"
bz u:"
b11111111111111111111111111111111 t:"
bx s:"
xr:"
0p:"
1o:"
zn:"
1m:"
0l:"
0j:"
1i:"
zh:"
1g:"
0f:"
0d:"
1c:"
zb:"
1a:"
0`:"
0^:"
1]:"
z\:"
1[:"
0Z:"
0X:"
1W:"
zV:"
1U:"
0T:"
0R:"
1Q:"
zP:"
1O:"
0N:"
0L:"
1K:"
zJ:"
1I:"
0H:"
0F:"
1E:"
zD:"
1C:"
0B:"
b11111111 @:"
b0 ?:"
bz >:"
bz =:"
b11111111 <:"
x;:"
09:"
18:"
z7:"
16:"
05:"
03:"
12:"
z1:"
10:"
0/:"
0-:"
1,:"
z+:"
1*:"
0):"
0':"
1&:"
z%:"
1$:"
0#:"
0!:"
1~9"
z}9"
1|9"
0{9"
0y9"
1x9"
zw9"
1v9"
0u9"
0s9"
1r9"
zq9"
1p9"
0o9"
0m9"
1l9"
zk9"
1j9"
0i9"
b11111111 g9"
b0 f9"
bz e9"
bz d9"
b11111111 c9"
xb9"
0`9"
1_9"
z^9"
1]9"
0\9"
0Z9"
1Y9"
zX9"
1W9"
0V9"
0T9"
1S9"
zR9"
1Q9"
0P9"
0N9"
1M9"
zL9"
1K9"
0J9"
0H9"
1G9"
zF9"
1E9"
0D9"
0B9"
1A9"
z@9"
1?9"
0>9"
0<9"
1;9"
z:9"
199"
089"
069"
159"
z49"
139"
029"
b11111111 09"
b0 /9"
bz .9"
bz -9"
b11111111 ,9"
x+9"
0)9"
1(9"
z'9"
1&9"
0%9"
0#9"
1"9"
z!9"
1~8"
0}8"
0{8"
1z8"
zy8"
1x8"
0w8"
0u8"
1t8"
zs8"
1r8"
0q8"
0o8"
1n8"
zm8"
1l8"
0k8"
0i8"
1h8"
zg8"
1f8"
0e8"
0c8"
1b8"
za8"
1`8"
0_8"
0]8"
1\8"
z[8"
1Z8"
0Y8"
b11111111 W8"
b0 V8"
bz U8"
bz T8"
b11111111 S8"
xR8"
bz P8"
b11111111111111111111111111111111 O8"
bx N8"
xM8"
0K8"
1J8"
zI8"
1H8"
0G8"
0E8"
1D8"
zC8"
1B8"
0A8"
0?8"
1>8"
z=8"
1<8"
0;8"
098"
188"
z78"
168"
058"
038"
128"
z18"
108"
0/8"
0-8"
1,8"
z+8"
1*8"
0)8"
0'8"
1&8"
z%8"
1$8"
0#8"
0!8"
1~7"
z}7"
1|7"
0{7"
b11111111 y7"
b0 x7"
bz w7"
bz v7"
b11111111 u7"
xt7"
0r7"
1q7"
zp7"
1o7"
0n7"
0l7"
1k7"
zj7"
1i7"
0h7"
0f7"
1e7"
zd7"
1c7"
0b7"
0`7"
1_7"
z^7"
1]7"
0\7"
0Z7"
1Y7"
zX7"
1W7"
0V7"
0T7"
1S7"
zR7"
1Q7"
0P7"
0N7"
1M7"
zL7"
1K7"
0J7"
0H7"
1G7"
zF7"
1E7"
0D7"
b11111111 B7"
b0 A7"
bz @7"
bz ?7"
b11111111 >7"
x=7"
0;7"
1:7"
z97"
187"
077"
057"
147"
z37"
127"
017"
0/7"
1.7"
z-7"
1,7"
0+7"
0)7"
1(7"
z'7"
1&7"
0%7"
0#7"
1"7"
z!7"
1~6"
0}6"
0{6"
1z6"
zy6"
1x6"
0w6"
0u6"
1t6"
zs6"
1r6"
0q6"
0o6"
1n6"
zm6"
1l6"
0k6"
b11111111 i6"
b0 h6"
bz g6"
bz f6"
b11111111 e6"
xd6"
0b6"
1a6"
z`6"
1_6"
0^6"
0\6"
1[6"
zZ6"
1Y6"
0X6"
0V6"
1U6"
zT6"
1S6"
0R6"
0P6"
1O6"
zN6"
1M6"
0L6"
0J6"
1I6"
zH6"
1G6"
0F6"
0D6"
1C6"
zB6"
1A6"
0@6"
0>6"
1=6"
z<6"
1;6"
0:6"
086"
176"
z66"
156"
046"
b11111111 26"
b0 16"
bz 06"
bz /6"
b11111111 .6"
x-6"
bz +6"
b11111111111111111111111111111111 *6"
bx )6"
x(6"
0&6"
1%6"
z$6"
1#6"
0"6"
0~5"
1}5"
z|5"
1{5"
0z5"
0x5"
1w5"
zv5"
1u5"
0t5"
0r5"
1q5"
zp5"
1o5"
0n5"
0l5"
1k5"
zj5"
1i5"
0h5"
0f5"
1e5"
zd5"
1c5"
0b5"
0`5"
1_5"
z^5"
1]5"
0\5"
0Z5"
1Y5"
zX5"
1W5"
0V5"
b11111111 T5"
b0 S5"
bz R5"
bz Q5"
b11111111 P5"
xO5"
0M5"
1L5"
zK5"
1J5"
0I5"
0G5"
1F5"
zE5"
1D5"
0C5"
0A5"
1@5"
z?5"
1>5"
0=5"
0;5"
1:5"
z95"
185"
075"
055"
145"
z35"
125"
015"
0/5"
1.5"
z-5"
1,5"
0+5"
0)5"
1(5"
z'5"
1&5"
0%5"
0#5"
1"5"
z!5"
1~4"
0}4"
b11111111 {4"
b0 z4"
bz y4"
bz x4"
b11111111 w4"
xv4"
0t4"
1s4"
zr4"
1q4"
0p4"
0n4"
1m4"
zl4"
1k4"
0j4"
0h4"
1g4"
zf4"
1e4"
0d4"
0b4"
1a4"
z`4"
1_4"
0^4"
0\4"
1[4"
zZ4"
1Y4"
0X4"
0V4"
1U4"
zT4"
1S4"
0R4"
0P4"
1O4"
zN4"
1M4"
0L4"
0J4"
1I4"
zH4"
1G4"
0F4"
b11111111 D4"
b0 C4"
bz B4"
bz A4"
b11111111 @4"
x?4"
0=4"
1<4"
z;4"
1:4"
094"
074"
164"
z54"
144"
034"
014"
104"
z/4"
1.4"
0-4"
0+4"
1*4"
z)4"
1(4"
0'4"
0%4"
1$4"
z#4"
1"4"
0!4"
0}3"
1|3"
z{3"
1z3"
0y3"
0w3"
1v3"
zu3"
1t3"
0s3"
0q3"
1p3"
zo3"
1n3"
0m3"
b11111111 k3"
b0 j3"
bz i3"
bz h3"
b11111111 g3"
xf3"
bz d3"
b11111111111111111111111111111111 c3"
bx b3"
xa3"
0_3"
1^3"
z]3"
1\3"
0[3"
0Y3"
1X3"
zW3"
1V3"
0U3"
0S3"
1R3"
zQ3"
1P3"
0O3"
0M3"
1L3"
zK3"
1J3"
0I3"
0G3"
1F3"
zE3"
1D3"
0C3"
0A3"
1@3"
z?3"
1>3"
0=3"
0;3"
1:3"
z93"
183"
073"
053"
143"
z33"
123"
013"
b11111111 /3"
b0 .3"
bz -3"
bz ,3"
b11111111 +3"
x*3"
0(3"
1'3"
z&3"
1%3"
0$3"
0"3"
1!3"
z~2"
1}2"
0|2"
0z2"
1y2"
zx2"
1w2"
0v2"
0t2"
1s2"
zr2"
1q2"
0p2"
0n2"
1m2"
zl2"
1k2"
0j2"
0h2"
1g2"
zf2"
1e2"
0d2"
0b2"
1a2"
z`2"
1_2"
0^2"
0\2"
1[2"
zZ2"
1Y2"
0X2"
b11111111 V2"
b0 U2"
bz T2"
bz S2"
b11111111 R2"
xQ2"
0O2"
1N2"
zM2"
1L2"
0K2"
0I2"
1H2"
zG2"
1F2"
0E2"
0C2"
1B2"
zA2"
1@2"
0?2"
0=2"
1<2"
z;2"
1:2"
092"
072"
162"
z52"
142"
032"
012"
102"
z/2"
1.2"
0-2"
0+2"
1*2"
z)2"
1(2"
0'2"
0%2"
1$2"
z#2"
1"2"
0!2"
b11111111 }1"
b0 |1"
bz {1"
bz z1"
b11111111 y1"
xx1"
0v1"
1u1"
zt1"
1s1"
0r1"
0p1"
1o1"
zn1"
1m1"
0l1"
0j1"
1i1"
zh1"
1g1"
0f1"
0d1"
1c1"
zb1"
1a1"
0`1"
0^1"
1]1"
z\1"
1[1"
0Z1"
0X1"
1W1"
zV1"
1U1"
0T1"
0R1"
1Q1"
zP1"
1O1"
0N1"
0L1"
1K1"
zJ1"
1I1"
0H1"
b11111111 F1"
b0 E1"
bz D1"
bz C1"
b11111111 B1"
xA1"
bz ?1"
b11111111111111111111111111111111 >1"
bx =1"
x<1"
0:1"
191"
z81"
171"
061"
041"
131"
z21"
111"
001"
0.1"
1-1"
z,1"
1+1"
0*1"
0(1"
1'1"
z&1"
1%1"
0$1"
0"1"
1!1"
z~0"
1}0"
0|0"
0z0"
1y0"
zx0"
1w0"
0v0"
0t0"
1s0"
zr0"
1q0"
0p0"
0n0"
1m0"
zl0"
1k0"
0j0"
b11111111 h0"
b0 g0"
bz f0"
bz e0"
b11111111 d0"
xc0"
0a0"
1`0"
z_0"
1^0"
0]0"
0[0"
1Z0"
zY0"
1X0"
0W0"
0U0"
1T0"
zS0"
1R0"
0Q0"
0O0"
1N0"
zM0"
1L0"
0K0"
0I0"
1H0"
zG0"
1F0"
0E0"
0C0"
1B0"
zA0"
1@0"
0?0"
0=0"
1<0"
z;0"
1:0"
090"
070"
160"
z50"
140"
030"
b11111111 10"
b0 00"
bz /0"
bz .0"
b11111111 -0"
x,0"
0*0"
1)0"
z(0"
1'0"
0&0"
0$0"
1#0"
z"0"
1!0"
0~/"
0|/"
1{/"
zz/"
1y/"
0x/"
0v/"
1u/"
zt/"
1s/"
0r/"
0p/"
1o/"
zn/"
1m/"
0l/"
0j/"
1i/"
zh/"
1g/"
0f/"
0d/"
1c/"
zb/"
1a/"
0`/"
0^/"
1]/"
z\/"
1[/"
0Z/"
b11111111 X/"
b0 W/"
bz V/"
bz U/"
b11111111 T/"
xS/"
0Q/"
1P/"
zO/"
1N/"
0M/"
0K/"
1J/"
zI/"
1H/"
0G/"
0E/"
1D/"
zC/"
1B/"
0A/"
0?/"
1>/"
z=/"
1</"
0;/"
09/"
18/"
z7/"
16/"
05/"
03/"
12/"
z1/"
10/"
0//"
0-/"
1,/"
z+/"
1*/"
0)/"
0'/"
1&/"
z%/"
1$/"
0#/"
b11111111 !/"
b0 ~."
bz }."
bz |."
b11111111 {."
xz."
bz x."
b11111111111111111111111111111111 w."
bx v."
xu."
0s."
1r."
zq."
1p."
0o."
0m."
1l."
zk."
1j."
0i."
0g."
1f."
ze."
1d."
0c."
0a."
1`."
z_."
1^."
0]."
0[."
1Z."
zY."
1X."
0W."
0U."
1T."
zS."
1R."
0Q."
0O."
1N."
zM."
1L."
0K."
0I."
1H."
zG."
1F."
0E."
b11111111 C."
b0 B."
bz A."
bz @."
b11111111 ?."
x>."
0<."
1;."
z:."
19."
08."
06."
15."
z4."
13."
02."
00."
1/."
z.."
1-."
0,."
0*."
1)."
z(."
1'."
0&."
0$."
1#."
z"."
1!."
0~-"
0|-"
1{-"
zz-"
1y-"
0x-"
0v-"
1u-"
zt-"
1s-"
0r-"
0p-"
1o-"
zn-"
1m-"
0l-"
b11111111 j-"
b0 i-"
bz h-"
bz g-"
b11111111 f-"
xe-"
0c-"
1b-"
za-"
1`-"
0_-"
0]-"
1\-"
z[-"
1Z-"
0Y-"
0W-"
1V-"
zU-"
1T-"
0S-"
0Q-"
1P-"
zO-"
1N-"
0M-"
0K-"
1J-"
zI-"
1H-"
0G-"
0E-"
1D-"
zC-"
1B-"
0A-"
0?-"
1>-"
z=-"
1<-"
0;-"
09-"
18-"
z7-"
16-"
05-"
b11111111 3-"
b0 2-"
bz 1-"
bz 0-"
b11111111 /-"
x.-"
0,-"
1+-"
z*-"
1)-"
0(-"
0&-"
1%-"
z$-"
1#-"
0"-"
0~,"
1},"
z|,"
1{,"
0z,"
0x,"
1w,"
zv,"
1u,"
0t,"
0r,"
1q,"
zp,"
1o,"
0n,"
0l,"
1k,"
zj,"
1i,"
0h,"
0f,"
1e,"
zd,"
1c,"
0b,"
0`,"
1_,"
z^,"
1],"
0\,"
b11111111 Z,"
b0 Y,"
bz X,"
bz W,"
b11111111 V,"
xU,"
bz S,"
b11111111111111111111111111111111 R,"
bx Q,"
xP,"
0N,"
1M,"
zL,"
1K,"
0J,"
0H,"
1G,"
zF,"
1E,"
0D,"
0B,"
1A,"
z@,"
1?,"
0>,"
0<,"
1;,"
z:,"
19,"
08,"
06,"
15,"
z4,"
13,"
02,"
00,"
1/,"
z.,"
1-,"
0,,"
0*,"
1),"
z(,"
1',"
0&,"
0$,"
1#,"
z","
1!,"
0~+"
b11111111 |+"
b0 {+"
bz z+"
bz y+"
b11111111 x+"
xw+"
0u+"
1t+"
zs+"
1r+"
0q+"
0o+"
1n+"
zm+"
1l+"
0k+"
0i+"
1h+"
zg+"
1f+"
0e+"
0c+"
1b+"
za+"
1`+"
0_+"
0]+"
1\+"
z[+"
1Z+"
0Y+"
0W+"
1V+"
zU+"
1T+"
0S+"
0Q+"
1P+"
zO+"
1N+"
0M+"
0K+"
1J+"
zI+"
1H+"
0G+"
b11111111 E+"
b0 D+"
bz C+"
bz B+"
b11111111 A+"
x@+"
0>+"
1=+"
z<+"
1;+"
0:+"
08+"
17+"
z6+"
15+"
04+"
02+"
11+"
z0+"
1/+"
0.+"
0,+"
1++"
z*+"
1)+"
0(+"
0&+"
1%+"
z$+"
1#+"
0"+"
0~*"
1}*"
z|*"
1{*"
0z*"
0x*"
1w*"
zv*"
1u*"
0t*"
0r*"
1q*"
zp*"
1o*"
0n*"
b11111111 l*"
b0 k*"
bz j*"
bz i*"
b11111111 h*"
xg*"
0e*"
1d*"
zc*"
1b*"
0a*"
0_*"
1^*"
z]*"
1\*"
0[*"
0Y*"
1X*"
zW*"
1V*"
0U*"
0S*"
1R*"
zQ*"
1P*"
0O*"
0M*"
1L*"
zK*"
1J*"
0I*"
0G*"
1F*"
zE*"
1D*"
0C*"
0A*"
1@*"
z?*"
1>*"
0=*"
0;*"
1:*"
z9*"
18*"
07*"
b11111111 5*"
b0 4*"
bz 3*"
bz 2*"
b11111111 1*"
x0*"
bz .*"
b11111111111111111111111111111111 -*"
bx ,*"
x+*"
0)*"
1(*"
z'*"
1&*"
0%*"
0#*"
1"*"
z!*"
1~)"
0})"
0{)"
1z)"
zy)"
1x)"
0w)"
0u)"
1t)"
zs)"
1r)"
0q)"
0o)"
1n)"
zm)"
1l)"
0k)"
0i)"
1h)"
zg)"
1f)"
0e)"
0c)"
1b)"
za)"
1`)"
0_)"
0])"
1\)"
z[)"
1Z)"
0Y)"
b11111111 W)"
b0 V)"
bz U)"
bz T)"
b11111111 S)"
xR)"
0P)"
1O)"
zN)"
1M)"
0L)"
0J)"
1I)"
zH)"
1G)"
0F)"
0D)"
1C)"
zB)"
1A)"
0@)"
0>)"
1=)"
z<)"
1;)"
0:)"
08)"
17)"
z6)"
15)"
04)"
02)"
11)"
z0)"
1/)"
0.)"
0,)"
1+)"
z*)"
1))"
0()"
0&)"
1%)"
z$)"
1#)"
0")"
b11111111 ~("
b0 }("
bz |("
bz {("
b11111111 z("
xy("
0w("
1v("
zu("
1t("
0s("
0q("
1p("
zo("
1n("
0m("
0k("
1j("
zi("
1h("
0g("
0e("
1d("
zc("
1b("
0a("
0_("
1^("
z]("
1\("
0[("
0Y("
1X("
zW("
1V("
0U("
0S("
1R("
zQ("
1P("
0O("
0M("
1L("
zK("
1J("
0I("
b11111111 G("
b0 F("
bz E("
bz D("
b11111111 C("
xB("
0@("
1?("
z>("
1=("
0<("
0:("
19("
z8("
17("
06("
04("
13("
z2("
11("
00("
0.("
1-("
z,("
1+("
0*("
0(("
1'("
z&("
1%("
0$("
0"("
1!("
z~'"
1}'"
0|'"
0z'"
1y'"
zx'"
1w'"
0v'"
0t'"
1s'"
zr'"
1q'"
0p'"
b11111111 n'"
b0 m'"
bz l'"
bz k'"
b11111111 j'"
xi'"
bz g'"
b11111111111111111111111111111111 f'"
bx e'"
xd'"
0b'"
1a'"
z`'"
1_'"
0^'"
0\'"
1['"
zZ'"
1Y'"
0X'"
0V'"
1U'"
zT'"
1S'"
0R'"
0P'"
1O'"
zN'"
1M'"
0L'"
0J'"
1I'"
zH'"
1G'"
0F'"
0D'"
1C'"
zB'"
1A'"
0@'"
0>'"
1='"
z<'"
1;'"
0:'"
08'"
17'"
z6'"
15'"
04'"
b11111111 2'"
b0 1'"
bz 0'"
bz /'"
b11111111 .'"
x-'"
0+'"
1*'"
z)'"
1('"
0''"
0%'"
1$'"
z#'"
1"'"
0!'"
0}&"
1|&"
z{&"
1z&"
0y&"
0w&"
1v&"
zu&"
1t&"
0s&"
0q&"
1p&"
zo&"
1n&"
0m&"
0k&"
1j&"
zi&"
1h&"
0g&"
0e&"
1d&"
zc&"
1b&"
0a&"
0_&"
1^&"
z]&"
1\&"
0[&"
b11111111 Y&"
b0 X&"
bz W&"
bz V&"
b11111111 U&"
xT&"
0R&"
1Q&"
zP&"
1O&"
0N&"
0L&"
1K&"
zJ&"
1I&"
0H&"
0F&"
1E&"
zD&"
1C&"
0B&"
0@&"
1?&"
z>&"
1=&"
0<&"
0:&"
19&"
z8&"
17&"
06&"
04&"
13&"
z2&"
11&"
00&"
0.&"
1-&"
z,&"
1+&"
0*&"
0(&"
1'&"
z&&"
1%&"
0$&"
b11111111 "&"
b0 !&"
bz ~%"
bz }%"
b11111111 |%"
x{%"
0y%"
1x%"
zw%"
1v%"
0u%"
0s%"
1r%"
zq%"
1p%"
0o%"
0m%"
1l%"
zk%"
1j%"
0i%"
0g%"
1f%"
ze%"
1d%"
0c%"
0a%"
1`%"
z_%"
1^%"
0]%"
0[%"
1Z%"
zY%"
1X%"
0W%"
0U%"
1T%"
zS%"
1R%"
0Q%"
0O%"
1N%"
zM%"
1L%"
0K%"
b11111111 I%"
b0 H%"
bz G%"
bz F%"
b11111111 E%"
xD%"
bz B%"
b11111111111111111111111111111111 A%"
bx @%"
x?%"
0=%"
1<%"
z;%"
1:%"
09%"
07%"
16%"
z5%"
14%"
03%"
01%"
10%"
z/%"
1.%"
0-%"
0+%"
1*%"
z)%"
1(%"
0'%"
0%%"
1$%"
z#%"
1"%"
0!%"
0}$"
1|$"
z{$"
1z$"
0y$"
0w$"
1v$"
zu$"
1t$"
0s$"
0q$"
1p$"
zo$"
1n$"
0m$"
b11111111 k$"
b0 j$"
bz i$"
bz h$"
b11111111 g$"
xf$"
0d$"
1c$"
zb$"
1a$"
0`$"
0^$"
1]$"
z\$"
1[$"
0Z$"
0X$"
1W$"
zV$"
1U$"
0T$"
0R$"
1Q$"
zP$"
1O$"
0N$"
0L$"
1K$"
zJ$"
1I$"
0H$"
0F$"
1E$"
zD$"
1C$"
0B$"
0@$"
1?$"
z>$"
1=$"
0<$"
0:$"
19$"
z8$"
17$"
06$"
b11111111 4$"
b0 3$"
bz 2$"
bz 1$"
b11111111 0$"
x/$"
0-$"
1,$"
z+$"
1*$"
0)$"
0'$"
1&$"
z%$"
1$$"
0#$"
0!$"
1~#"
z}#"
1|#"
0{#"
0y#"
1x#"
zw#"
1v#"
0u#"
0s#"
1r#"
zq#"
1p#"
0o#"
0m#"
1l#"
zk#"
1j#"
0i#"
0g#"
1f#"
ze#"
1d#"
0c#"
0a#"
1`#"
z_#"
1^#"
0]#"
b11111111 [#"
b0 Z#"
bz Y#"
bz X#"
b11111111 W#"
xV#"
0T#"
1S#"
zR#"
1Q#"
0P#"
0N#"
1M#"
zL#"
1K#"
0J#"
0H#"
1G#"
zF#"
1E#"
0D#"
0B#"
1A#"
z@#"
1?#"
0>#"
0<#"
1;#"
z:#"
19#"
08#"
06#"
15#"
z4#"
13#"
02#"
00#"
1/#"
z.#"
1-#"
0,#"
0*#"
1)#"
z(#"
1'#"
0&#"
b11111111 $#"
b0 ##"
bz "#"
bz !#"
b11111111 ~""
x}""
bz {""
b11111111111111111111111111111111 z""
bx y""
xx""
0v""
1u""
zt""
1s""
0r""
0p""
1o""
zn""
1m""
0l""
0j""
1i""
zh""
1g""
0f""
0d""
1c""
zb""
1a""
0`""
0^""
1]""
z\""
1[""
0Z""
0X""
1W""
zV""
1U""
0T""
0R""
1Q""
zP""
1O""
0N""
0L""
1K""
zJ""
1I""
0H""
b11111111 F""
b0 E""
bz D""
bz C""
b11111111 B""
xA""
0?""
1>""
z=""
1<""
0;""
09""
18""
z7""
16""
05""
03""
12""
z1""
10""
0/""
0-""
1,""
z+""
1*""
0)""
0'""
1&""
z%""
1$""
0#""
0!""
1~!"
z}!"
1|!"
0{!"
0y!"
1x!"
zw!"
1v!"
0u!"
0s!"
1r!"
zq!"
1p!"
0o!"
b11111111 m!"
b0 l!"
bz k!"
bz j!"
b11111111 i!"
xh!"
0f!"
1e!"
zd!"
1c!"
0b!"
0`!"
1_!"
z^!"
1]!"
0\!"
0Z!"
1Y!"
zX!"
1W!"
0V!"
0T!"
1S!"
zR!"
1Q!"
0P!"
0N!"
1M!"
zL!"
1K!"
0J!"
0H!"
1G!"
zF!"
1E!"
0D!"
0B!"
1A!"
z@!"
1?!"
0>!"
0<!"
1;!"
z:!"
19!"
08!"
b11111111 6!"
b0 5!"
bz 4!"
bz 3!"
b11111111 2!"
x1!"
0/!"
1.!"
z-!"
1,!"
0+!"
0)!"
1(!"
z'!"
1&!"
0%!"
0#!"
1"!"
z!!"
1~~
0}~
0{~
1z~
zy~
1x~
0w~
0u~
1t~
zs~
1r~
0q~
0o~
1n~
zm~
1l~
0k~
0i~
1h~
zg~
1f~
0e~
0c~
1b~
za~
1`~
0_~
b11111111 ]~
b0 \~
bz [~
bz Z~
b11111111 Y~
xX~
bz V~
b11111111111111111111111111111111 U~
bx T~
xS~
0Q~
1P~
zO~
1N~
0M~
0K~
1J~
zI~
1H~
0G~
0E~
1D~
zC~
1B~
0A~
0?~
1>~
z=~
1<~
0;~
09~
18~
z7~
16~
05~
03~
12~
z1~
10~
0/~
0-~
1,~
z+~
1*~
0)~
0'~
1&~
z%~
1$~
0#~
b11111111 !~
b0 ~}
bz }}
bz |}
b11111111 {}
xz}
0x}
1w}
zv}
1u}
0t}
0r}
1q}
zp}
1o}
0n}
0l}
1k}
zj}
1i}
0h}
0f}
1e}
zd}
1c}
0b}
0`}
1_}
z^}
1]}
0\}
0Z}
1Y}
zX}
1W}
0V}
0T}
1S}
zR}
1Q}
0P}
0N}
1M}
zL}
1K}
0J}
b11111111 H}
b0 G}
bz F}
bz E}
b11111111 D}
xC}
0A}
1@}
z?}
1>}
0=}
0;}
1:}
z9}
18}
07}
05}
14}
z3}
12}
01}
0/}
1.}
z-}
1,}
0+}
0)}
1(}
z'}
1&}
0%}
0#}
1"}
z!}
1~|
0}|
0{|
1z|
zy|
1x|
0w|
0u|
1t|
zs|
1r|
0q|
b11111111 o|
b0 n|
bz m|
bz l|
b11111111 k|
xj|
0h|
1g|
zf|
1e|
0d|
0b|
1a|
z`|
1_|
0^|
0\|
1[|
zZ|
1Y|
0X|
0V|
1U|
zT|
1S|
0R|
0P|
1O|
zN|
1M|
0L|
0J|
1I|
zH|
1G|
0F|
0D|
1C|
zB|
1A|
0@|
0>|
1=|
z<|
1;|
0:|
b11111111 8|
b0 7|
bz 6|
bz 5|
b11111111 4|
x3|
bz 1|
b11111111111111111111111111111111 0|
bx /|
x.|
0,|
1+|
z*|
1)|
0(|
0&|
1%|
z$|
1#|
0"|
0~{
1}{
z|{
1{{
0z{
0x{
1w{
zv{
1u{
0t{
0r{
1q{
zp{
1o{
0n{
0l{
1k{
zj{
1i{
0h{
0f{
1e{
zd{
1c{
0b{
0`{
1_{
z^{
1]{
0\{
b11111111 Z{
b0 Y{
bz X{
bz W{
b11111111 V{
xU{
0S{
1R{
zQ{
1P{
0O{
0M{
1L{
zK{
1J{
0I{
0G{
1F{
zE{
1D{
0C{
0A{
1@{
z?{
1>{
0={
0;{
1:{
z9{
18{
07{
05{
14{
z3{
12{
01{
0/{
1.{
z-{
1,{
0+{
0){
1({
z'{
1&{
0%{
b11111111 #{
b0 "{
bz !{
bz ~z
b11111111 }z
x|z
0zz
1yz
zxz
1wz
0vz
0tz
1sz
zrz
1qz
0pz
0nz
1mz
zlz
1kz
0jz
0hz
1gz
zfz
1ez
0dz
0bz
1az
z`z
1_z
0^z
0\z
1[z
zZz
1Yz
0Xz
0Vz
1Uz
zTz
1Sz
0Rz
0Pz
1Oz
zNz
1Mz
0Lz
b11111111 Jz
b0 Iz
bz Hz
bz Gz
b11111111 Fz
xEz
0Cz
1Bz
zAz
1@z
0?z
0=z
1<z
z;z
1:z
09z
07z
16z
z5z
14z
03z
01z
10z
z/z
1.z
0-z
0+z
1*z
z)z
1(z
0'z
0%z
1$z
z#z
1"z
0!z
0}y
1|y
z{y
1zy
0yy
0wy
1vy
zuy
1ty
0sy
b11111111 qy
b0 py
bz oy
bz ny
b11111111 my
xly
bz jy
b11111111111111111111111111111111 iy
bx hy
xgy
0ey
1dy
zcy
1by
0ay
0_y
1^y
z]y
1\y
0[y
0Yy
1Xy
zWy
1Vy
0Uy
0Sy
1Ry
zQy
1Py
0Oy
0My
1Ly
zKy
1Jy
0Iy
0Gy
1Fy
zEy
1Dy
0Cy
0Ay
1@y
z?y
1>y
0=y
0;y
1:y
z9y
18y
07y
b11111111 5y
b0 4y
bz 3y
bz 2y
b11111111 1y
x0y
0.y
1-y
z,y
1+y
0*y
0(y
1'y
z&y
1%y
0$y
0"y
1!y
z~x
1}x
0|x
0zx
1yx
zxx
1wx
0vx
0tx
1sx
zrx
1qx
0px
0nx
1mx
zlx
1kx
0jx
0hx
1gx
zfx
1ex
0dx
0bx
1ax
z`x
1_x
0^x
b11111111 \x
b0 [x
bz Zx
bz Yx
b11111111 Xx
xWx
0Ux
1Tx
zSx
1Rx
0Qx
0Ox
1Nx
zMx
1Lx
0Kx
0Ix
1Hx
zGx
1Fx
0Ex
0Cx
1Bx
zAx
1@x
0?x
0=x
1<x
z;x
1:x
09x
07x
16x
z5x
14x
03x
01x
10x
z/x
1.x
0-x
0+x
1*x
z)x
1(x
0'x
b11111111 %x
b0 $x
bz #x
bz "x
b11111111 !x
x~w
0|w
1{w
zzw
1yw
0xw
0vw
1uw
ztw
1sw
0rw
0pw
1ow
znw
1mw
0lw
0jw
1iw
zhw
1gw
0fw
0dw
1cw
zbw
1aw
0`w
0^w
1]w
z\w
1[w
0Zw
0Xw
1Ww
zVw
1Uw
0Tw
0Rw
1Qw
zPw
1Ow
0Nw
b11111111 Lw
b0 Kw
bz Jw
bz Iw
b11111111 Hw
xGw
bz Ew
b11111111111111111111111111111111 Dw
bx Cw
xBw
0@w
1?w
z>w
1=w
0<w
0:w
19w
z8w
17w
06w
04w
13w
z2w
11w
00w
0.w
1-w
z,w
1+w
0*w
0(w
1'w
z&w
1%w
0$w
0"w
1!w
z~v
1}v
0|v
0zv
1yv
zxv
1wv
0vv
0tv
1sv
zrv
1qv
0pv
b11111111 nv
b0 mv
bz lv
bz kv
b11111111 jv
xiv
0gv
1fv
zev
1dv
0cv
0av
1`v
z_v
1^v
0]v
0[v
1Zv
zYv
1Xv
0Wv
0Uv
1Tv
zSv
1Rv
0Qv
0Ov
1Nv
zMv
1Lv
0Kv
0Iv
1Hv
zGv
1Fv
0Ev
0Cv
1Bv
zAv
1@v
0?v
0=v
1<v
z;v
1:v
09v
b11111111 7v
b0 6v
bz 5v
bz 4v
b11111111 3v
x2v
00v
1/v
z.v
1-v
0,v
0*v
1)v
z(v
1'v
0&v
0$v
1#v
z"v
1!v
0~u
0|u
1{u
zzu
1yu
0xu
0vu
1uu
ztu
1su
0ru
0pu
1ou
znu
1mu
0lu
0ju
1iu
zhu
1gu
0fu
0du
1cu
zbu
1au
0`u
b11111111 ^u
b0 ]u
bz \u
bz [u
b11111111 Zu
xYu
0Wu
1Vu
zUu
1Tu
0Su
0Qu
1Pu
zOu
1Nu
0Mu
0Ku
1Ju
zIu
1Hu
0Gu
0Eu
1Du
zCu
1Bu
0Au
0?u
1>u
z=u
1<u
0;u
09u
18u
z7u
16u
05u
03u
12u
z1u
10u
0/u
0-u
1,u
z+u
1*u
0)u
b11111111 'u
b0 &u
bz %u
bz $u
b11111111 #u
x"u
bz ~t
b11111111111111111111111111111111 }t
bx |t
x{t
0yt
1xt
zwt
1vt
0ut
0st
1rt
zqt
1pt
0ot
0mt
1lt
zkt
1jt
0it
0gt
1ft
zet
1dt
0ct
0at
1`t
z_t
1^t
0]t
0[t
1Zt
zYt
1Xt
0Wt
0Ut
1Tt
zSt
1Rt
0Qt
0Ot
1Nt
zMt
1Lt
0Kt
b11111111 It
b0 Ht
bz Gt
bz Ft
b11111111 Et
xDt
0Bt
1At
z@t
1?t
0>t
0<t
1;t
z:t
19t
08t
06t
15t
z4t
13t
02t
00t
1/t
z.t
1-t
0,t
0*t
1)t
z(t
1't
0&t
0$t
1#t
z"t
1!t
0~s
0|s
1{s
zzs
1ys
0xs
0vs
1us
zts
1ss
0rs
b11111111 ps
b0 os
bz ns
bz ms
b11111111 ls
xks
0is
1hs
zgs
1fs
0es
0cs
1bs
zas
1`s
0_s
0]s
1\s
z[s
1Zs
0Ys
0Ws
1Vs
zUs
1Ts
0Ss
0Qs
1Ps
zOs
1Ns
0Ms
0Ks
1Js
zIs
1Hs
0Gs
0Es
1Ds
zCs
1Bs
0As
0?s
1>s
z=s
1<s
0;s
b11111111 9s
b0 8s
bz 7s
bz 6s
b11111111 5s
x4s
02s
11s
z0s
1/s
0.s
0,s
1+s
z*s
1)s
0(s
0&s
1%s
z$s
1#s
0"s
0~r
1}r
z|r
1{r
0zr
0xr
1wr
zvr
1ur
0tr
0rr
1qr
zpr
1or
0nr
0lr
1kr
zjr
1ir
0hr
0fr
1er
zdr
1cr
0br
b11111111 `r
b0 _r
bz ^r
bz ]r
b11111111 \r
x[r
bz Yr
b11111111111111111111111111111111 Xr
bx Wr
xVr
0Tr
1Sr
zRr
1Qr
0Pr
0Nr
1Mr
zLr
1Kr
0Jr
0Hr
1Gr
zFr
1Er
0Dr
0Br
1Ar
z@r
1?r
0>r
0<r
1;r
z:r
19r
08r
06r
15r
z4r
13r
02r
00r
1/r
z.r
1-r
0,r
0*r
1)r
z(r
1'r
0&r
b11111111 $r
b0 #r
bz "r
bz !r
b11111111 ~q
x}q
0{q
1zq
zyq
1xq
0wq
0uq
1tq
zsq
1rq
0qq
0oq
1nq
zmq
1lq
0kq
0iq
1hq
zgq
1fq
0eq
0cq
1bq
zaq
1`q
0_q
0]q
1\q
z[q
1Zq
0Yq
0Wq
1Vq
zUq
1Tq
0Sq
0Qq
1Pq
zOq
1Nq
0Mq
b11111111 Kq
b0 Jq
bz Iq
bz Hq
b11111111 Gq
xFq
0Dq
1Cq
zBq
1Aq
0@q
0>q
1=q
z<q
1;q
0:q
08q
17q
z6q
15q
04q
02q
11q
z0q
1/q
0.q
0,q
1+q
z*q
1)q
0(q
0&q
1%q
z$q
1#q
0"q
0~p
1}p
z|p
1{p
0zp
0xp
1wp
zvp
1up
0tp
b11111111 rp
b0 qp
bz pp
bz op
b11111111 np
xmp
0kp
1jp
zip
1hp
0gp
0ep
1dp
zcp
1bp
0ap
0_p
1^p
z]p
1\p
0[p
0Yp
1Xp
zWp
1Vp
0Up
0Sp
1Rp
zQp
1Pp
0Op
0Mp
1Lp
zKp
1Jp
0Ip
0Gp
1Fp
zEp
1Dp
0Cp
0Ap
1@p
z?p
1>p
0=p
b11111111 ;p
b0 :p
bz 9p
bz 8p
b11111111 7p
x6p
bz 4p
b11111111111111111111111111111111 3p
bx 2p
x1p
0/p
1.p
z-p
1,p
0+p
0)p
1(p
z'p
1&p
0%p
0#p
1"p
z!p
1~o
0}o
0{o
1zo
zyo
1xo
0wo
0uo
1to
zso
1ro
0qo
0oo
1no
zmo
1lo
0ko
0io
1ho
zgo
1fo
0eo
0co
1bo
zao
1`o
0_o
b11111111 ]o
b0 \o
bz [o
bz Zo
b11111111 Yo
xXo
0Vo
1Uo
zTo
1So
0Ro
0Po
1Oo
zNo
1Mo
0Lo
0Jo
1Io
zHo
1Go
0Fo
0Do
1Co
zBo
1Ao
0@o
0>o
1=o
z<o
1;o
0:o
08o
17o
z6o
15o
04o
02o
11o
z0o
1/o
0.o
0,o
1+o
z*o
1)o
0(o
b11111111 &o
b0 %o
bz $o
bz #o
b11111111 "o
x!o
0}n
1|n
z{n
1zn
0yn
0wn
1vn
zun
1tn
0sn
0qn
1pn
zon
1nn
0mn
0kn
1jn
zin
1hn
0gn
0en
1dn
zcn
1bn
0an
0_n
1^n
z]n
1\n
0[n
0Yn
1Xn
zWn
1Vn
0Un
0Sn
1Rn
zQn
1Pn
0On
b11111111 Mn
b0 Ln
bz Kn
bz Jn
b11111111 In
xHn
0Fn
1En
zDn
1Cn
0Bn
0@n
1?n
z>n
1=n
0<n
0:n
19n
z8n
17n
06n
04n
13n
z2n
11n
00n
0.n
1-n
z,n
1+n
0*n
0(n
1'n
z&n
1%n
0$n
0"n
1!n
z~m
1}m
0|m
0zm
1ym
zxm
1wm
0vm
b11111111 tm
b0 sm
bz rm
bz qm
b11111111 pm
xom
bz mm
b11111111111111111111111111111111 lm
bx km
xjm
0hm
1gm
zfm
1em
0dm
0bm
1am
z`m
1_m
0^m
0\m
1[m
zZm
1Ym
0Xm
0Vm
1Um
zTm
1Sm
0Rm
0Pm
1Om
zNm
1Mm
0Lm
0Jm
1Im
zHm
1Gm
0Fm
0Dm
1Cm
zBm
1Am
0@m
0>m
1=m
z<m
1;m
0:m
b11111111 8m
b0 7m
bz 6m
bz 5m
b11111111 4m
x3m
01m
10m
z/m
1.m
0-m
0+m
1*m
z)m
1(m
0'm
0%m
1$m
z#m
1"m
0!m
0}l
1|l
z{l
1zl
0yl
0wl
1vl
zul
1tl
0sl
0ql
1pl
zol
1nl
0ml
0kl
1jl
zil
1hl
0gl
0el
1dl
zcl
1bl
0al
b11111111 _l
b0 ^l
bz ]l
bz \l
b11111111 [l
xZl
0Xl
1Wl
zVl
1Ul
0Tl
0Rl
1Ql
zPl
1Ol
0Nl
0Ll
1Kl
zJl
1Il
0Hl
0Fl
1El
zDl
1Cl
0Bl
0@l
1?l
z>l
1=l
0<l
0:l
19l
z8l
17l
06l
04l
13l
z2l
11l
00l
0.l
1-l
z,l
1+l
0*l
b11111111 (l
b0 'l
bz &l
bz %l
b11111111 $l
x#l
0!l
1~k
z}k
1|k
0{k
0yk
1xk
zwk
1vk
0uk
0sk
1rk
zqk
1pk
0ok
0mk
1lk
zkk
1jk
0ik
0gk
1fk
zek
1dk
0ck
0ak
1`k
z_k
1^k
0]k
0[k
1Zk
zYk
1Xk
0Wk
0Uk
1Tk
zSk
1Rk
0Qk
b11111111 Ok
b0 Nk
bz Mk
bz Lk
b11111111 Kk
xJk
bz Hk
b11111111111111111111111111111111 Gk
bx Fk
xEk
0Ck
1Bk
zAk
1@k
0?k
0=k
1<k
z;k
1:k
09k
07k
16k
z5k
14k
03k
01k
10k
z/k
1.k
0-k
0+k
1*k
z)k
1(k
0'k
0%k
1$k
z#k
1"k
0!k
0}j
1|j
z{j
1zj
0yj
0wj
1vj
zuj
1tj
0sj
b11111111 qj
b0 pj
bz oj
bz nj
b11111111 mj
xlj
0jj
1ij
zhj
1gj
0fj
0dj
1cj
zbj
1aj
0`j
0^j
1]j
z\j
1[j
0Zj
0Xj
1Wj
zVj
1Uj
0Tj
0Rj
1Qj
zPj
1Oj
0Nj
0Lj
1Kj
zJj
1Ij
0Hj
0Fj
1Ej
zDj
1Cj
0Bj
0@j
1?j
z>j
1=j
0<j
b11111111 :j
b0 9j
bz 8j
bz 7j
b11111111 6j
x5j
03j
12j
z1j
10j
0/j
0-j
1,j
z+j
1*j
0)j
0'j
1&j
z%j
1$j
0#j
0!j
1~i
z}i
1|i
0{i
0yi
1xi
zwi
1vi
0ui
0si
1ri
zqi
1pi
0oi
0mi
1li
zki
1ji
0ii
0gi
1fi
zei
1di
0ci
b11111111 ai
b0 `i
bz _i
bz ^i
b11111111 ]i
x\i
0Zi
1Yi
zXi
1Wi
0Vi
0Ti
1Si
zRi
1Qi
0Pi
0Ni
1Mi
zLi
1Ki
0Ji
0Hi
1Gi
zFi
1Ei
0Di
0Bi
1Ai
z@i
1?i
0>i
0<i
1;i
z:i
19i
08i
06i
15i
z4i
13i
02i
00i
1/i
z.i
1-i
0,i
b11111111 *i
b0 )i
bz (i
bz 'i
b11111111 &i
x%i
bz #i
b11111111111111111111111111111111 "i
bx !i
x~h
0|h
1{h
zzh
1yh
0xh
0vh
1uh
zth
1sh
0rh
0ph
1oh
znh
1mh
0lh
0jh
1ih
zhh
1gh
0fh
0dh
1ch
zbh
1ah
0`h
0^h
1]h
z\h
1[h
0Zh
0Xh
1Wh
zVh
1Uh
0Th
0Rh
1Qh
zPh
1Oh
0Nh
b11111111 Lh
b0 Kh
bz Jh
bz Ih
b11111111 Hh
xGh
0Eh
1Dh
zCh
1Bh
0Ah
0?h
1>h
z=h
1<h
0;h
09h
18h
z7h
16h
05h
03h
12h
z1h
10h
0/h
0-h
1,h
z+h
1*h
0)h
0'h
1&h
z%h
1$h
0#h
0!h
1~g
z}g
1|g
0{g
0yg
1xg
zwg
1vg
0ug
b11111111 sg
b0 rg
bz qg
bz pg
b11111111 og
xng
0lg
1kg
zjg
1ig
0hg
0fg
1eg
zdg
1cg
0bg
0`g
1_g
z^g
1]g
0\g
0Zg
1Yg
zXg
1Wg
0Vg
0Tg
1Sg
zRg
1Qg
0Pg
0Ng
1Mg
zLg
1Kg
0Jg
0Hg
1Gg
zFg
1Eg
0Dg
0Bg
1Ag
z@g
1?g
0>g
b11111111 <g
b0 ;g
bz :g
bz 9g
b11111111 8g
x7g
05g
14g
z3g
12g
01g
0/g
1.g
z-g
1,g
0+g
0)g
1(g
z'g
1&g
0%g
0#g
1"g
z!g
1~f
0}f
0{f
1zf
zyf
1xf
0wf
0uf
1tf
zsf
1rf
0qf
0of
1nf
zmf
1lf
0kf
0if
1hf
zgf
1ff
0ef
b11111111 cf
b0 bf
bz af
bz `f
b11111111 _f
x^f
bz \f
b11111111111111111111111111111111 [f
bx Zf
xYf
0Wf
1Vf
zUf
1Tf
0Sf
0Qf
1Pf
zOf
1Nf
0Mf
0Kf
1Jf
zIf
1Hf
0Gf
0Ef
1Df
zCf
1Bf
0Af
0?f
1>f
z=f
1<f
0;f
09f
18f
z7f
16f
05f
03f
12f
z1f
10f
0/f
0-f
1,f
z+f
1*f
0)f
b11111111 'f
b0 &f
bz %f
bz $f
b11111111 #f
x"f
0~e
1}e
z|e
1{e
0ze
0xe
1we
zve
1ue
0te
0re
1qe
zpe
1oe
0ne
0le
1ke
zje
1ie
0he
0fe
1ee
zde
1ce
0be
0`e
1_e
z^e
1]e
0\e
0Ze
1Ye
zXe
1We
0Ve
0Te
1Se
zRe
1Qe
0Pe
b11111111 Ne
b0 Me
bz Le
bz Ke
b11111111 Je
xIe
0Ge
1Fe
zEe
1De
0Ce
0Ae
1@e
z?e
1>e
0=e
0;e
1:e
z9e
18e
07e
05e
14e
z3e
12e
01e
0/e
1.e
z-e
1,e
0+e
0)e
1(e
z'e
1&e
0%e
0#e
1"e
z!e
1~d
0}d
0{d
1zd
zyd
1xd
0wd
b11111111 ud
b0 td
bz sd
bz rd
b11111111 qd
xpd
0nd
1md
zld
1kd
0jd
0hd
1gd
zfd
1ed
0dd
0bd
1ad
z`d
1_d
0^d
0\d
1[d
zZd
1Yd
0Xd
0Vd
1Ud
zTd
1Sd
0Rd
0Pd
1Od
zNd
1Md
0Ld
0Jd
1Id
zHd
1Gd
0Fd
0Dd
1Cd
zBd
1Ad
0@d
b11111111 >d
b0 =d
bz <d
bz ;d
b11111111 :d
x9d
bz 7d
b11111111111111111111111111111111 6d
bx 5d
x4d
02d
11d
z0d
1/d
0.d
0,d
1+d
z*d
1)d
0(d
0&d
1%d
z$d
1#d
0"d
0~c
1}c
z|c
1{c
0zc
0xc
1wc
zvc
1uc
0tc
0rc
1qc
zpc
1oc
0nc
0lc
1kc
zjc
1ic
0hc
0fc
1ec
zdc
1cc
0bc
b11111111 `c
b0 _c
bz ^c
bz ]c
b11111111 \c
x[c
0Yc
1Xc
zWc
1Vc
0Uc
0Sc
1Rc
zQc
1Pc
0Oc
0Mc
1Lc
zKc
1Jc
0Ic
0Gc
1Fc
zEc
1Dc
0Cc
0Ac
1@c
z?c
1>c
0=c
0;c
1:c
z9c
18c
07c
05c
14c
z3c
12c
01c
0/c
1.c
z-c
1,c
0+c
b11111111 )c
b0 (c
bz 'c
bz &c
b11111111 %c
x$c
0"c
1!c
z~b
1}b
0|b
0zb
1yb
zxb
1wb
0vb
0tb
1sb
zrb
1qb
0pb
0nb
1mb
zlb
1kb
0jb
0hb
1gb
zfb
1eb
0db
0bb
1ab
z`b
1_b
0^b
0\b
1[b
zZb
1Yb
0Xb
0Vb
1Ub
zTb
1Sb
0Rb
b11111111 Pb
b0 Ob
bz Nb
bz Mb
b11111111 Lb
xKb
0Ib
1Hb
zGb
1Fb
0Eb
0Cb
1Bb
zAb
1@b
0?b
0=b
1<b
z;b
1:b
09b
07b
16b
z5b
14b
03b
01b
10b
z/b
1.b
0-b
0+b
1*b
z)b
1(b
0'b
0%b
1$b
z#b
1"b
0!b
0}a
1|a
z{a
1za
0ya
b11111111 wa
b0 va
bz ua
bz ta
b11111111 sa
xra
bz pa
b11111111111111111111111111111111 oa
bx na
xma
0ka
1ja
zia
1ha
0ga
0ea
1da
zca
1ba
0aa
0_a
1^a
z]a
1\a
0[a
0Ya
1Xa
zWa
1Va
0Ua
0Sa
1Ra
zQa
1Pa
0Oa
0Ma
1La
zKa
1Ja
0Ia
0Ga
1Fa
zEa
1Da
0Ca
0Aa
1@a
z?a
1>a
0=a
b11111111 ;a
b0 :a
bz 9a
bz 8a
b11111111 7a
x6a
04a
13a
z2a
11a
00a
0.a
1-a
z,a
1+a
0*a
0(a
1'a
z&a
1%a
0$a
0"a
1!a
z~`
1}`
0|`
0z`
1y`
zx`
1w`
0v`
0t`
1s`
zr`
1q`
0p`
0n`
1m`
zl`
1k`
0j`
0h`
1g`
zf`
1e`
0d`
b11111111 b`
b0 a`
bz ``
bz _`
b11111111 ^`
x]`
0[`
1Z`
zY`
1X`
0W`
0U`
1T`
zS`
1R`
0Q`
0O`
1N`
zM`
1L`
0K`
0I`
1H`
zG`
1F`
0E`
0C`
1B`
zA`
1@`
0?`
0=`
1<`
z;`
1:`
09`
07`
16`
z5`
14`
03`
01`
10`
z/`
1.`
0-`
b11111111 +`
b0 *`
bz )`
bz (`
b11111111 '`
x&`
0$`
1#`
z"`
1!`
0~_
0|_
1{_
zz_
1y_
0x_
0v_
1u_
zt_
1s_
0r_
0p_
1o_
zn_
1m_
0l_
0j_
1i_
zh_
1g_
0f_
0d_
1c_
zb_
1a_
0`_
0^_
1]_
z\_
1[_
0Z_
0X_
1W_
zV_
1U_
0T_
b11111111 R_
b0 Q_
bz P_
bz O_
b11111111 N_
xM_
bz K_
b11111111111111111111111111111111 J_
bx I_
xH_
0F_
1E_
zD_
1C_
0B_
0@_
1?_
z>_
1=_
0<_
0:_
19_
z8_
17_
06_
04_
13_
z2_
11_
00_
0._
1-_
z,_
1+_
0*_
0(_
1'_
z&_
1%_
0$_
0"_
1!_
z~^
1}^
0|^
0z^
1y^
zx^
1w^
0v^
b11111111 t^
b0 s^
bz r^
bz q^
b11111111 p^
xo^
0m^
1l^
zk^
1j^
0i^
0g^
1f^
ze^
1d^
0c^
0a^
1`^
z_^
1^^
0]^
0[^
1Z^
zY^
1X^
0W^
0U^
1T^
zS^
1R^
0Q^
0O^
1N^
zM^
1L^
0K^
0I^
1H^
zG^
1F^
0E^
0C^
1B^
zA^
1@^
0?^
b11111111 =^
b0 <^
bz ;^
bz :^
b11111111 9^
x8^
06^
15^
z4^
13^
02^
00^
1/^
z.^
1-^
0,^
0*^
1)^
z(^
1'^
0&^
0$^
1#^
z"^
1!^
0~]
0|]
1{]
zz]
1y]
0x]
0v]
1u]
zt]
1s]
0r]
0p]
1o]
zn]
1m]
0l]
0j]
1i]
zh]
1g]
0f]
b11111111 d]
b0 c]
bz b]
bz a]
b11111111 `]
x_]
0]]
1\]
z[]
1Z]
0Y]
0W]
1V]
zU]
1T]
0S]
0Q]
1P]
zO]
1N]
0M]
0K]
1J]
zI]
1H]
0G]
0E]
1D]
zC]
1B]
0A]
0?]
1>]
z=]
1<]
0;]
09]
18]
z7]
16]
05]
03]
12]
z1]
10]
0/]
b11111111 -]
b0 ,]
bz +]
bz *]
b11111111 )]
x(]
bz &]
b11111111111111111111111111111111 %]
bx $]
x#]
0!]
1~\
z}\
1|\
0{\
0y\
1x\
zw\
1v\
0u\
0s\
1r\
zq\
1p\
0o\
0m\
1l\
zk\
1j\
0i\
0g\
1f\
ze\
1d\
0c\
0a\
1`\
z_\
1^\
0]\
0[\
1Z\
zY\
1X\
0W\
0U\
1T\
zS\
1R\
0Q\
b11111111 O\
b0 N\
bz M\
bz L\
b11111111 K\
xJ\
0H\
1G\
zF\
1E\
0D\
0B\
1A\
z@\
1?\
0>\
0<\
1;\
z:\
19\
08\
06\
15\
z4\
13\
02\
00\
1/\
z.\
1-\
0,\
0*\
1)\
z(\
1'\
0&\
0$\
1#\
z"\
1!\
0~[
0|[
1{[
zz[
1y[
0x[
b11111111 v[
b0 u[
bz t[
bz s[
b11111111 r[
xq[
0o[
1n[
zm[
1l[
0k[
0i[
1h[
zg[
1f[
0e[
0c[
1b[
za[
1`[
0_[
0][
1\[
z[[
1Z[
0Y[
0W[
1V[
zU[
1T[
0S[
0Q[
1P[
zO[
1N[
0M[
0K[
1J[
zI[
1H[
0G[
0E[
1D[
zC[
1B[
0A[
b11111111 ?[
b0 >[
bz =[
bz <[
b11111111 ;[
x:[
08[
17[
z6[
15[
04[
02[
11[
z0[
1/[
0.[
0,[
1+[
z*[
1)[
0([
0&[
1%[
z$[
1#[
0"[
0~Z
1}Z
z|Z
1{Z
0zZ
0xZ
1wZ
zvZ
1uZ
0tZ
0rZ
1qZ
zpZ
1oZ
0nZ
0lZ
1kZ
zjZ
1iZ
0hZ
b11111111 fZ
b0 eZ
bz dZ
bz cZ
b11111111 bZ
xaZ
bz _Z
b11111111111111111111111111111111 ^Z
bx ]Z
x\Z
0ZZ
1YZ
zXZ
1WZ
0VZ
0TZ
1SZ
zRZ
1QZ
0PZ
0NZ
1MZ
zLZ
1KZ
0JZ
0HZ
1GZ
zFZ
1EZ
0DZ
0BZ
1AZ
z@Z
1?Z
0>Z
0<Z
1;Z
z:Z
19Z
08Z
06Z
15Z
z4Z
13Z
02Z
00Z
1/Z
z.Z
1-Z
0,Z
b11111111 *Z
b0 )Z
bz (Z
bz 'Z
b11111111 &Z
x%Z
0#Z
1"Z
z!Z
1~Y
0}Y
0{Y
1zY
zyY
1xY
0wY
0uY
1tY
zsY
1rY
0qY
0oY
1nY
zmY
1lY
0kY
0iY
1hY
zgY
1fY
0eY
0cY
1bY
zaY
1`Y
0_Y
0]Y
1\Y
z[Y
1ZY
0YY
0WY
1VY
zUY
1TY
0SY
b11111111 QY
b0 PY
bz OY
bz NY
b11111111 MY
xLY
0JY
1IY
zHY
1GY
0FY
0DY
1CY
zBY
1AY
0@Y
0>Y
1=Y
z<Y
1;Y
0:Y
08Y
17Y
z6Y
15Y
04Y
02Y
11Y
z0Y
1/Y
0.Y
0,Y
1+Y
z*Y
1)Y
0(Y
0&Y
1%Y
z$Y
1#Y
0"Y
0~X
1}X
z|X
1{X
0zX
b11111111 xX
b0 wX
bz vX
bz uX
b11111111 tX
xsX
0qX
1pX
zoX
1nX
0mX
0kX
1jX
ziX
1hX
0gX
0eX
1dX
zcX
1bX
0aX
0_X
1^X
z]X
1\X
0[X
0YX
1XX
zWX
1VX
0UX
0SX
1RX
zQX
1PX
0OX
0MX
1LX
zKX
1JX
0IX
0GX
1FX
zEX
1DX
0CX
b11111111 AX
b0 @X
bz ?X
bz >X
b11111111 =X
x<X
bz :X
b11111111111111111111111111111111 9X
bx 8X
x7X
05X
14X
z3X
12X
01X
0/X
1.X
z-X
1,X
0+X
0)X
1(X
z'X
1&X
0%X
0#X
1"X
z!X
1~W
0}W
0{W
1zW
zyW
1xW
0wW
0uW
1tW
zsW
1rW
0qW
0oW
1nW
zmW
1lW
0kW
0iW
1hW
zgW
1fW
0eW
b11111111 cW
b0 bW
bz aW
bz `W
b11111111 _W
x^W
0\W
1[W
zZW
1YW
0XW
0VW
1UW
zTW
1SW
0RW
0PW
1OW
zNW
1MW
0LW
0JW
1IW
zHW
1GW
0FW
0DW
1CW
zBW
1AW
0@W
0>W
1=W
z<W
1;W
0:W
08W
17W
z6W
15W
04W
02W
11W
z0W
1/W
0.W
b11111111 ,W
b0 +W
bz *W
bz )W
b11111111 (W
x'W
0%W
1$W
z#W
1"W
0!W
0}V
1|V
z{V
1zV
0yV
0wV
1vV
zuV
1tV
0sV
0qV
1pV
zoV
1nV
0mV
0kV
1jV
ziV
1hV
0gV
0eV
1dV
zcV
1bV
0aV
0_V
1^V
z]V
1\V
0[V
0YV
1XV
zWV
1VV
0UV
b11111111 SV
b0 RV
bz QV
bz PV
b11111111 OV
xNV
0LV
1KV
zJV
1IV
0HV
0FV
1EV
zDV
1CV
0BV
0@V
1?V
z>V
1=V
0<V
0:V
19V
z8V
17V
06V
04V
13V
z2V
11V
00V
0.V
1-V
z,V
1+V
0*V
0(V
1'V
z&V
1%V
0$V
0"V
1!V
z~U
1}U
0|U
b11111111 zU
b0 yU
bz xU
bz wU
b11111111 vU
xuU
bz sU
b11111111111111111111111111111111 rU
bx qU
xpU
0nU
1mU
zlU
1kU
0jU
0hU
1gU
zfU
1eU
0dU
0bU
1aU
z`U
1_U
0^U
0\U
1[U
zZU
1YU
0XU
0VU
1UU
zTU
1SU
0RU
0PU
1OU
zNU
1MU
0LU
0JU
1IU
zHU
1GU
0FU
0DU
1CU
zBU
1AU
0@U
b11111111 >U
b0 =U
bz <U
bz ;U
b11111111 :U
x9U
07U
16U
z5U
14U
03U
01U
10U
z/U
1.U
0-U
0+U
1*U
z)U
1(U
0'U
0%U
1$U
z#U
1"U
0!U
0}T
1|T
z{T
1zT
0yT
0wT
1vT
zuT
1tT
0sT
0qT
1pT
zoT
1nT
0mT
0kT
1jT
ziT
1hT
0gT
b11111111 eT
b0 dT
bz cT
bz bT
b11111111 aT
x`T
0^T
1]T
z\T
1[T
0ZT
0XT
1WT
zVT
1UT
0TT
0RT
1QT
zPT
1OT
0NT
0LT
1KT
zJT
1IT
0HT
0FT
1ET
zDT
1CT
0BT
0@T
1?T
z>T
1=T
0<T
0:T
19T
z8T
17T
06T
04T
13T
z2T
11T
00T
b11111111 .T
b0 -T
bz ,T
bz +T
b11111111 *T
x)T
0'T
1&T
z%T
1$T
0#T
0!T
1~S
z}S
1|S
0{S
0yS
1xS
zwS
1vS
0uS
0sS
1rS
zqS
1pS
0oS
0mS
1lS
zkS
1jS
0iS
0gS
1fS
zeS
1dS
0cS
0aS
1`S
z_S
1^S
0]S
0[S
1ZS
zYS
1XS
0WS
b11111111 US
b0 TS
bz SS
bz RS
b11111111 QS
xPS
bz NS
b11111111111111111111111111111111 MS
bx LS
xKS
0IS
1HS
zGS
1FS
0ES
0CS
1BS
zAS
1@S
0?S
0=S
1<S
z;S
1:S
09S
07S
16S
z5S
14S
03S
01S
10S
z/S
1.S
0-S
0+S
1*S
z)S
1(S
0'S
0%S
1$S
z#S
1"S
0!S
0}R
1|R
z{R
1zR
0yR
b11111111 wR
b0 vR
bz uR
bz tR
b11111111 sR
xrR
0pR
1oR
znR
1mR
0lR
0jR
1iR
zhR
1gR
0fR
0dR
1cR
zbR
1aR
0`R
0^R
1]R
z\R
1[R
0ZR
0XR
1WR
zVR
1UR
0TR
0RR
1QR
zPR
1OR
0NR
0LR
1KR
zJR
1IR
0HR
0FR
1ER
zDR
1CR
0BR
b11111111 @R
b0 ?R
bz >R
bz =R
b11111111 <R
x;R
09R
18R
z7R
16R
05R
03R
12R
z1R
10R
0/R
0-R
1,R
z+R
1*R
0)R
0'R
1&R
z%R
1$R
0#R
0!R
1~Q
z}Q
1|Q
0{Q
0yQ
1xQ
zwQ
1vQ
0uQ
0sQ
1rQ
zqQ
1pQ
0oQ
0mQ
1lQ
zkQ
1jQ
0iQ
b11111111 gQ
b0 fQ
bz eQ
bz dQ
b11111111 cQ
xbQ
0`Q
1_Q
z^Q
1]Q
0\Q
0ZQ
1YQ
zXQ
1WQ
0VQ
0TQ
1SQ
zRQ
1QQ
0PQ
0NQ
1MQ
zLQ
1KQ
0JQ
0HQ
1GQ
zFQ
1EQ
0DQ
0BQ
1AQ
z@Q
1?Q
0>Q
0<Q
1;Q
z:Q
19Q
08Q
06Q
15Q
z4Q
13Q
02Q
b11111111 0Q
b0 /Q
bz .Q
bz -Q
b11111111 ,Q
x+Q
bz )Q
b11111111111111111111111111111111 (Q
bx 'Q
x&Q
0$Q
1#Q
z"Q
1!Q
0~P
0|P
1{P
zzP
1yP
0xP
0vP
1uP
ztP
1sP
0rP
0pP
1oP
znP
1mP
0lP
0jP
1iP
zhP
1gP
0fP
0dP
1cP
zbP
1aP
0`P
0^P
1]P
z\P
1[P
0ZP
0XP
1WP
zVP
1UP
0TP
b11111111 RP
b0 QP
bz PP
bz OP
b11111111 NP
xMP
0KP
1JP
zIP
1HP
0GP
0EP
1DP
zCP
1BP
0AP
0?P
1>P
z=P
1<P
0;P
09P
18P
z7P
16P
05P
03P
12P
z1P
10P
0/P
0-P
1,P
z+P
1*P
0)P
0'P
1&P
z%P
1$P
0#P
0!P
1~O
z}O
1|O
0{O
b11111111 yO
b0 xO
bz wO
bz vO
b11111111 uO
xtO
0rO
1qO
zpO
1oO
0nO
0lO
1kO
zjO
1iO
0hO
0fO
1eO
zdO
1cO
0bO
0`O
1_O
z^O
1]O
0\O
0ZO
1YO
zXO
1WO
0VO
0TO
1SO
zRO
1QO
0PO
0NO
1MO
zLO
1KO
0JO
0HO
1GO
zFO
1EO
0DO
b11111111 BO
b0 AO
bz @O
bz ?O
b11111111 >O
x=O
0;O
1:O
z9O
18O
07O
05O
14O
z3O
12O
01O
0/O
1.O
z-O
1,O
0+O
0)O
1(O
z'O
1&O
0%O
0#O
1"O
z!O
1~N
0}N
0{N
1zN
zyN
1xN
0wN
0uN
1tN
zsN
1rN
0qN
0oN
1nN
zmN
1lN
0kN
b11111111 iN
b0 hN
bz gN
bz fN
b11111111 eN
xdN
bz bN
b11111111111111111111111111111111 aN
bx `N
x_N
0]N
1\N
z[N
1ZN
0YN
0WN
1VN
zUN
1TN
0SN
0QN
1PN
zON
1NN
0MN
0KN
1JN
zIN
1HN
0GN
0EN
1DN
zCN
1BN
0AN
0?N
1>N
z=N
1<N
0;N
09N
18N
z7N
16N
05N
03N
12N
z1N
10N
0/N
b11111111 -N
b0 ,N
bz +N
bz *N
b11111111 )N
x(N
0&N
1%N
z$N
1#N
0"N
0~M
1}M
z|M
1{M
0zM
0xM
1wM
zvM
1uM
0tM
0rM
1qM
zpM
1oM
0nM
0lM
1kM
zjM
1iM
0hM
0fM
1eM
zdM
1cM
0bM
0`M
1_M
z^M
1]M
0\M
0ZM
1YM
zXM
1WM
0VM
b11111111 TM
b0 SM
bz RM
bz QM
b11111111 PM
xOM
0MM
1LM
zKM
1JM
0IM
0GM
1FM
zEM
1DM
0CM
0AM
1@M
z?M
1>M
0=M
0;M
1:M
z9M
18M
07M
05M
14M
z3M
12M
01M
0/M
1.M
z-M
1,M
0+M
0)M
1(M
z'M
1&M
0%M
0#M
1"M
z!M
1~L
0}L
b11111111 {L
b0 zL
bz yL
bz xL
b11111111 wL
xvL
0tL
1sL
zrL
1qL
0pL
0nL
1mL
zlL
1kL
0jL
0hL
1gL
zfL
1eL
0dL
0bL
1aL
z`L
1_L
0^L
0\L
1[L
zZL
1YL
0XL
0VL
1UL
zTL
1SL
0RL
0PL
1OL
zNL
1ML
0LL
0JL
1IL
zHL
1GL
0FL
b11111111 DL
b0 CL
bz BL
bz AL
b11111111 @L
x?L
bz =L
b11111111111111111111111111111111 <L
bx ;L
x:L
08L
17L
z6L
15L
04L
02L
11L
z0L
1/L
0.L
0,L
1+L
z*L
1)L
0(L
0&L
1%L
z$L
1#L
0"L
0~K
1}K
z|K
1{K
0zK
0xK
1wK
zvK
1uK
0tK
0rK
1qK
zpK
1oK
0nK
0lK
1kK
zjK
1iK
0hK
b11111111 fK
b0 eK
bz dK
bz cK
b11111111 bK
xaK
0_K
1^K
z]K
1\K
0[K
0YK
1XK
zWK
1VK
0UK
0SK
1RK
zQK
1PK
0OK
0MK
1LK
zKK
1JK
0IK
0GK
1FK
zEK
1DK
0CK
0AK
1@K
z?K
1>K
0=K
0;K
1:K
z9K
18K
07K
05K
14K
z3K
12K
01K
b11111111 /K
b0 .K
bz -K
bz ,K
b11111111 +K
x*K
0(K
1'K
z&K
1%K
0$K
0"K
1!K
z~J
1}J
0|J
0zJ
1yJ
zxJ
1wJ
0vJ
0tJ
1sJ
zrJ
1qJ
0pJ
0nJ
1mJ
zlJ
1kJ
0jJ
0hJ
1gJ
zfJ
1eJ
0dJ
0bJ
1aJ
z`J
1_J
0^J
0\J
1[J
zZJ
1YJ
0XJ
b11111111 VJ
b0 UJ
bz TJ
bz SJ
b11111111 RJ
xQJ
0OJ
1NJ
zMJ
1LJ
0KJ
0IJ
1HJ
zGJ
1FJ
0EJ
0CJ
1BJ
zAJ
1@J
0?J
0=J
1<J
z;J
1:J
09J
07J
16J
z5J
14J
03J
01J
10J
z/J
1.J
0-J
0+J
1*J
z)J
1(J
0'J
0%J
1$J
z#J
1"J
0!J
b11111111 }I
b0 |I
bz {I
bz zI
b11111111 yI
xxI
bz vI
b11111111111111111111111111111111 uI
bx tI
xsI
0qI
1pI
zoI
1nI
0mI
0kI
1jI
ziI
1hI
0gI
0eI
1dI
zcI
1bI
0aI
0_I
1^I
z]I
1\I
0[I
0YI
1XI
zWI
1VI
0UI
0SI
1RI
zQI
1PI
0OI
0MI
1LI
zKI
1JI
0II
0GI
1FI
zEI
1DI
0CI
b11111111 AI
b0 @I
bz ?I
bz >I
b11111111 =I
x<I
0:I
19I
z8I
17I
06I
04I
13I
z2I
11I
00I
0.I
1-I
z,I
1+I
0*I
0(I
1'I
z&I
1%I
0$I
0"I
1!I
z~H
1}H
0|H
0zH
1yH
zxH
1wH
0vH
0tH
1sH
zrH
1qH
0pH
0nH
1mH
zlH
1kH
0jH
b11111111 hH
b0 gH
bz fH
bz eH
b11111111 dH
xcH
0aH
1`H
z_H
1^H
0]H
0[H
1ZH
zYH
1XH
0WH
0UH
1TH
zSH
1RH
0QH
0OH
1NH
zMH
1LH
0KH
0IH
1HH
zGH
1FH
0EH
0CH
1BH
zAH
1@H
0?H
0=H
1<H
z;H
1:H
09H
07H
16H
z5H
14H
03H
b11111111 1H
b0 0H
bz /H
bz .H
b11111111 -H
x,H
0*H
1)H
z(H
1'H
0&H
0$H
1#H
z"H
1!H
0~G
0|G
1{G
zzG
1yG
0xG
0vG
1uG
ztG
1sG
0rG
0pG
1oG
znG
1mG
0lG
0jG
1iG
zhG
1gG
0fG
0dG
1cG
zbG
1aG
0`G
0^G
1]G
z\G
1[G
0ZG
b11111111 XG
b0 WG
bz VG
bz UG
b11111111 TG
xSG
bz QG
b11111111111111111111111111111111 PG
bx OG
xNG
0LG
1KG
zJG
1IG
0HG
0FG
1EG
zDG
1CG
0BG
0@G
1?G
z>G
1=G
0<G
0:G
19G
z8G
17G
06G
04G
13G
z2G
11G
00G
0.G
1-G
z,G
1+G
0*G
0(G
1'G
z&G
1%G
0$G
0"G
1!G
z~F
1}F
0|F
b11111111 zF
b0 yF
bz xF
bz wF
b11111111 vF
xuF
0sF
1rF
zqF
1pF
0oF
0mF
1lF
zkF
1jF
0iF
0gF
1fF
zeF
1dF
0cF
0aF
1`F
z_F
1^F
0]F
0[F
1ZF
zYF
1XF
0WF
0UF
1TF
zSF
1RF
0QF
0OF
1NF
zMF
1LF
0KF
0IF
1HF
zGF
1FF
0EF
b11111111 CF
b0 BF
bz AF
bz @F
b11111111 ?F
x>F
0<F
1;F
z:F
19F
08F
06F
15F
z4F
13F
02F
00F
1/F
z.F
1-F
0,F
0*F
1)F
z(F
1'F
0&F
0$F
1#F
z"F
1!F
0~E
0|E
1{E
zzE
1yE
0xE
0vE
1uE
ztE
1sE
0rE
0pE
1oE
znE
1mE
0lE
b11111111 jE
b0 iE
bz hE
bz gE
b11111111 fE
xeE
0cE
1bE
zaE
1`E
0_E
0]E
1\E
z[E
1ZE
0YE
0WE
1VE
zUE
1TE
0SE
0QE
1PE
zOE
1NE
0ME
0KE
1JE
zIE
1HE
0GE
0EE
1DE
zCE
1BE
0AE
0?E
1>E
z=E
1<E
0;E
09E
18E
z7E
16E
05E
b11111111 3E
b0 2E
bz 1E
bz 0E
b11111111 /E
x.E
bz ,E
b11111111111111111111111111111111 +E
bx *E
x)E
0'E
1&E
z%E
1$E
0#E
0!E
1~D
z}D
1|D
0{D
0yD
1xD
zwD
1vD
0uD
0sD
1rD
zqD
1pD
0oD
0mD
1lD
zkD
1jD
0iD
0gD
1fD
zeD
1dD
0cD
0aD
1`D
z_D
1^D
0]D
0[D
1ZD
zYD
1XD
0WD
b11111111 UD
b0 TD
bz SD
bz RD
b11111111 QD
xPD
0ND
1MD
zLD
1KD
0JD
0HD
1GD
zFD
1ED
0DD
0BD
1AD
z@D
1?D
0>D
0<D
1;D
z:D
19D
08D
06D
15D
z4D
13D
02D
00D
1/D
z.D
1-D
0,D
0*D
1)D
z(D
1'D
0&D
0$D
1#D
z"D
1!D
0~C
b11111111 |C
b0 {C
bz zC
bz yC
b11111111 xC
xwC
0uC
1tC
zsC
1rC
0qC
0oC
1nC
zmC
1lC
0kC
0iC
1hC
zgC
1fC
0eC
0cC
1bC
zaC
1`C
0_C
0]C
1\C
z[C
1ZC
0YC
0WC
1VC
zUC
1TC
0SC
0QC
1PC
zOC
1NC
0MC
0KC
1JC
zIC
1HC
0GC
b11111111 EC
b0 DC
bz CC
bz BC
b11111111 AC
x@C
0>C
1=C
z<C
1;C
0:C
08C
17C
z6C
15C
04C
02C
11C
z0C
1/C
0.C
0,C
1+C
z*C
1)C
0(C
0&C
1%C
z$C
1#C
0"C
0~B
1}B
z|B
1{B
0zB
0xB
1wB
zvB
1uB
0tB
0rB
1qB
zpB
1oB
0nB
b11111111 lB
b0 kB
bz jB
bz iB
b11111111 hB
xgB
bz eB
b11111111111111111111111111111111 dB
bx cB
xbB
0`B
1_B
z^B
1]B
0\B
0ZB
1YB
zXB
1WB
0VB
0TB
1SB
zRB
1QB
0PB
0NB
1MB
zLB
1KB
0JB
0HB
1GB
zFB
1EB
0DB
0BB
1AB
z@B
1?B
0>B
0<B
1;B
z:B
19B
08B
06B
15B
z4B
13B
02B
b11111111 0B
b0 /B
bz .B
bz -B
b11111111 ,B
x+B
0)B
1(B
z'B
1&B
0%B
0#B
1"B
z!B
1~A
0}A
0{A
1zA
zyA
1xA
0wA
0uA
1tA
zsA
1rA
0qA
0oA
1nA
zmA
1lA
0kA
0iA
1hA
zgA
1fA
0eA
0cA
1bA
zaA
1`A
0_A
0]A
1\A
z[A
1ZA
0YA
b11111111 WA
b0 VA
bz UA
bz TA
b11111111 SA
xRA
0PA
1OA
zNA
1MA
0LA
0JA
1IA
zHA
1GA
0FA
0DA
1CA
zBA
1AA
0@A
0>A
1=A
z<A
1;A
0:A
08A
17A
z6A
15A
04A
02A
11A
z0A
1/A
0.A
0,A
1+A
z*A
1)A
0(A
0&A
1%A
z$A
1#A
0"A
b11111111 ~@
b0 }@
bz |@
bz {@
b11111111 z@
xy@
0w@
1v@
zu@
1t@
0s@
0q@
1p@
zo@
1n@
0m@
0k@
1j@
zi@
1h@
0g@
0e@
1d@
zc@
1b@
0a@
0_@
1^@
z]@
1\@
0[@
0Y@
1X@
zW@
1V@
0U@
0S@
1R@
zQ@
1P@
0O@
0M@
1L@
zK@
1J@
0I@
b11111111 G@
b0 F@
bz E@
bz D@
b11111111 C@
xB@
bz @@
b11111111111111111111111111111111 ?@
bx >@
x=@
0;@
1:@
z9@
18@
07@
05@
14@
z3@
12@
01@
0/@
1.@
z-@
1,@
0+@
0)@
1(@
z'@
1&@
0%@
0#@
1"@
z!@
1~?
0}?
0{?
1z?
zy?
1x?
0w?
0u?
1t?
zs?
1r?
0q?
0o?
1n?
zm?
1l?
0k?
b11111111 i?
b0 h?
bz g?
bz f?
b11111111 e?
xd?
0b?
1a?
z`?
1_?
0^?
0\?
1[?
zZ?
1Y?
0X?
0V?
1U?
zT?
1S?
0R?
0P?
1O?
zN?
1M?
0L?
0J?
1I?
zH?
1G?
0F?
0D?
1C?
zB?
1A?
0@?
0>?
1=?
z<?
1;?
0:?
08?
17?
z6?
15?
04?
b11111111 2?
b0 1?
bz 0?
bz /?
b11111111 .?
x-?
0+?
1*?
z)?
1(?
0'?
0%?
1$?
z#?
1"?
0!?
0}>
1|>
z{>
1z>
0y>
0w>
1v>
zu>
1t>
0s>
0q>
1p>
zo>
1n>
0m>
0k>
1j>
zi>
1h>
0g>
0e>
1d>
zc>
1b>
0a>
0_>
1^>
z]>
1\>
0[>
b11111111 Y>
b0 X>
bz W>
bz V>
b11111111 U>
xT>
0R>
1Q>
zP>
1O>
0N>
0L>
1K>
zJ>
1I>
0H>
0F>
1E>
zD>
1C>
0B>
0@>
1?>
z>>
1=>
0<>
0:>
19>
z8>
17>
06>
04>
13>
z2>
11>
00>
0.>
1->
z,>
1+>
0*>
0(>
1'>
z&>
1%>
0$>
b11111111 ">
b0 !>
bz ~=
bz }=
b11111111 |=
x{=
bz y=
b11111111111111111111111111111111 x=
bx w=
xv=
0t=
1s=
zr=
1q=
0p=
0n=
1m=
zl=
1k=
0j=
0h=
1g=
zf=
1e=
0d=
0b=
1a=
z`=
1_=
0^=
0\=
1[=
zZ=
1Y=
0X=
0V=
1U=
zT=
1S=
0R=
0P=
1O=
zN=
1M=
0L=
0J=
1I=
zH=
1G=
0F=
b11111111 D=
b0 C=
bz B=
bz A=
b11111111 @=
x?=
0==
1<=
z;=
1:=
09=
07=
16=
z5=
14=
03=
01=
10=
z/=
1.=
0-=
0+=
1*=
z)=
1(=
0'=
0%=
1$=
z#=
1"=
0!=
0}<
1|<
z{<
1z<
0y<
0w<
1v<
zu<
1t<
0s<
0q<
1p<
zo<
1n<
0m<
b11111111 k<
b0 j<
bz i<
bz h<
b11111111 g<
xf<
0d<
1c<
zb<
1a<
0`<
0^<
1]<
z\<
1[<
0Z<
0X<
1W<
zV<
1U<
0T<
0R<
1Q<
zP<
1O<
0N<
0L<
1K<
zJ<
1I<
0H<
0F<
1E<
zD<
1C<
0B<
0@<
1?<
z><
1=<
0<<
0:<
19<
z8<
17<
06<
b11111111 4<
b0 3<
bz 2<
bz 1<
b11111111 0<
x/<
0-<
1,<
z+<
1*<
0)<
0'<
1&<
z%<
1$<
0#<
0!<
1~;
z};
1|;
0{;
0y;
1x;
zw;
1v;
0u;
0s;
1r;
zq;
1p;
0o;
0m;
1l;
zk;
1j;
0i;
0g;
1f;
ze;
1d;
0c;
0a;
1`;
z_;
1^;
0];
b11111111 [;
b0 Z;
bz Y;
bz X;
b11111111 W;
xV;
bz T;
b11111111111111111111111111111111 S;
bx R;
xQ;
0O;
1N;
zM;
1L;
0K;
0I;
1H;
zG;
1F;
0E;
0C;
1B;
zA;
1@;
0?;
0=;
1<;
z;;
1:;
09;
07;
16;
z5;
14;
03;
01;
10;
z/;
1.;
0-;
0+;
1*;
z);
1(;
0';
0%;
1$;
z#;
1";
0!;
b11111111 }:
b0 |:
bz {:
bz z:
b11111111 y:
xx:
0v:
1u:
zt:
1s:
0r:
0p:
1o:
zn:
1m:
0l:
0j:
1i:
zh:
1g:
0f:
0d:
1c:
zb:
1a:
0`:
0^:
1]:
z\:
1[:
0Z:
0X:
1W:
zV:
1U:
0T:
0R:
1Q:
zP:
1O:
0N:
0L:
1K:
zJ:
1I:
0H:
b11111111 F:
b0 E:
bz D:
bz C:
b11111111 B:
xA:
0?:
1>:
z=:
1<:
0;:
09:
18:
z7:
16:
05:
03:
12:
z1:
10:
0/:
0-:
1,:
z+:
1*:
0):
0':
1&:
z%:
1$:
0#:
0!:
1~9
z}9
1|9
0{9
0y9
1x9
zw9
1v9
0u9
0s9
1r9
zq9
1p9
0o9
b11111111 m9
b0 l9
bz k9
bz j9
b11111111 i9
xh9
0f9
1e9
zd9
1c9
0b9
0`9
1_9
z^9
1]9
0\9
0Z9
1Y9
zX9
1W9
0V9
0T9
1S9
zR9
1Q9
0P9
0N9
1M9
zL9
1K9
0J9
0H9
1G9
zF9
1E9
0D9
0B9
1A9
z@9
1?9
0>9
0<9
1;9
z:9
199
089
b11111111 69
b0 59
bz 49
bz 39
b11111111 29
x19
bz /9
b11111111111111111111111111111111 .9
bx -9
x,9
0*9
1)9
z(9
1'9
0&9
0$9
1#9
z"9
1!9
0~8
0|8
1{8
zz8
1y8
0x8
0v8
1u8
zt8
1s8
0r8
0p8
1o8
zn8
1m8
0l8
0j8
1i8
zh8
1g8
0f8
0d8
1c8
zb8
1a8
0`8
0^8
1]8
z\8
1[8
0Z8
b11111111 X8
b0 W8
bz V8
bz U8
b11111111 T8
xS8
0Q8
1P8
zO8
1N8
0M8
0K8
1J8
zI8
1H8
0G8
0E8
1D8
zC8
1B8
0A8
0?8
1>8
z=8
1<8
0;8
098
188
z78
168
058
038
128
z18
108
0/8
0-8
1,8
z+8
1*8
0)8
0'8
1&8
z%8
1$8
0#8
b11111111 !8
b0 ~7
bz }7
bz |7
b11111111 {7
xz7
0x7
1w7
zv7
1u7
0t7
0r7
1q7
zp7
1o7
0n7
0l7
1k7
zj7
1i7
0h7
0f7
1e7
zd7
1c7
0b7
0`7
1_7
z^7
1]7
0\7
0Z7
1Y7
zX7
1W7
0V7
0T7
1S7
zR7
1Q7
0P7
0N7
1M7
zL7
1K7
0J7
b11111111 H7
b0 G7
bz F7
bz E7
b11111111 D7
xC7
0A7
1@7
z?7
1>7
0=7
0;7
1:7
z97
187
077
057
147
z37
127
017
0/7
1.7
z-7
1,7
0+7
0)7
1(7
z'7
1&7
0%7
0#7
1"7
z!7
1~6
0}6
0{6
1z6
zy6
1x6
0w6
0u6
1t6
zs6
1r6
0q6
b11111111 o6
b0 n6
bz m6
bz l6
b11111111 k6
xj6
bz h6
b11111111111111111111111111111111 g6
bx f6
xe6
0c6
1b6
za6
1`6
0_6
0]6
1\6
z[6
1Z6
0Y6
0W6
1V6
zU6
1T6
0S6
0Q6
1P6
zO6
1N6
0M6
0K6
1J6
zI6
1H6
0G6
0E6
1D6
zC6
1B6
0A6
0?6
1>6
z=6
1<6
0;6
096
186
z76
166
056
b11111111 36
b0 26
bz 16
bz 06
b11111111 /6
x.6
0,6
1+6
z*6
1)6
0(6
0&6
1%6
z$6
1#6
0"6
0~5
1}5
z|5
1{5
0z5
0x5
1w5
zv5
1u5
0t5
0r5
1q5
zp5
1o5
0n5
0l5
1k5
zj5
1i5
0h5
0f5
1e5
zd5
1c5
0b5
0`5
1_5
z^5
1]5
0\5
b11111111 Z5
b0 Y5
bz X5
bz W5
b11111111 V5
xU5
0S5
1R5
zQ5
1P5
0O5
0M5
1L5
zK5
1J5
0I5
0G5
1F5
zE5
1D5
0C5
0A5
1@5
z?5
1>5
0=5
0;5
1:5
z95
185
075
055
145
z35
125
015
0/5
1.5
z-5
1,5
0+5
0)5
1(5
z'5
1&5
0%5
b11111111 #5
b0 "5
bz !5
bz ~4
b11111111 }4
x|4
0z4
1y4
zx4
1w4
0v4
0t4
1s4
zr4
1q4
0p4
0n4
1m4
zl4
1k4
0j4
0h4
1g4
zf4
1e4
0d4
0b4
1a4
z`4
1_4
0^4
0\4
1[4
zZ4
1Y4
0X4
0V4
1U4
zT4
1S4
0R4
0P4
1O4
zN4
1M4
0L4
b11111111 J4
b0 I4
bz H4
bz G4
b11111111 F4
xE4
bz C4
b11111111111111111111111111111111 B4
bx A4
x@4
0>4
1=4
z<4
1;4
0:4
084
174
z64
154
044
024
114
z04
1/4
0.4
0,4
1+4
z*4
1)4
0(4
0&4
1%4
z$4
1#4
0"4
0~3
1}3
z|3
1{3
0z3
0x3
1w3
zv3
1u3
0t3
0r3
1q3
zp3
1o3
0n3
b11111111 l3
b0 k3
bz j3
bz i3
b11111111 h3
xg3
0e3
1d3
zc3
1b3
0a3
0_3
1^3
z]3
1\3
0[3
0Y3
1X3
zW3
1V3
0U3
0S3
1R3
zQ3
1P3
0O3
0M3
1L3
zK3
1J3
0I3
0G3
1F3
zE3
1D3
0C3
0A3
1@3
z?3
1>3
0=3
0;3
1:3
z93
183
073
b11111111 53
b0 43
bz 33
bz 23
b11111111 13
x03
0.3
1-3
z,3
1+3
0*3
0(3
1'3
z&3
1%3
0$3
0"3
1!3
z~2
1}2
0|2
0z2
1y2
zx2
1w2
0v2
0t2
1s2
zr2
1q2
0p2
0n2
1m2
zl2
1k2
0j2
0h2
1g2
zf2
1e2
0d2
0b2
1a2
z`2
1_2
0^2
b11111111 \2
b0 [2
bz Z2
bz Y2
b11111111 X2
xW2
0U2
1T2
zS2
1R2
0Q2
0O2
1N2
zM2
1L2
0K2
0I2
1H2
zG2
1F2
0E2
0C2
1B2
zA2
1@2
0?2
0=2
1<2
z;2
1:2
092
072
162
z52
142
032
012
102
z/2
1.2
0-2
0+2
1*2
z)2
1(2
0'2
b11111111 %2
b0 $2
bz #2
bz "2
b11111111 !2
x~1
bz |1
b11111111111111111111111111111111 {1
bx z1
xy1
0w1
1v1
zu1
1t1
0s1
0q1
1p1
zo1
1n1
0m1
0k1
1j1
zi1
1h1
0g1
0e1
1d1
zc1
1b1
0a1
0_1
1^1
z]1
1\1
0[1
0Y1
1X1
zW1
1V1
0U1
0S1
1R1
zQ1
1P1
0O1
0M1
1L1
zK1
1J1
0I1
b11111111 G1
b0 F1
bz E1
bz D1
b11111111 C1
xB1
0@1
1?1
z>1
1=1
0<1
0:1
191
z81
171
061
041
131
z21
111
001
0.1
1-1
z,1
1+1
0*1
0(1
1'1
z&1
1%1
0$1
0"1
1!1
z~0
1}0
0|0
0z0
1y0
zx0
1w0
0v0
0t0
1s0
zr0
1q0
0p0
b11111111 n0
b0 m0
bz l0
bz k0
b11111111 j0
xi0
0g0
1f0
ze0
1d0
0c0
0a0
1`0
z_0
1^0
0]0
0[0
1Z0
zY0
1X0
0W0
0U0
1T0
zS0
1R0
0Q0
0O0
1N0
zM0
1L0
0K0
0I0
1H0
zG0
1F0
0E0
0C0
1B0
zA0
1@0
0?0
0=0
1<0
z;0
1:0
090
b11111111 70
b0 60
bz 50
bz 40
b11111111 30
x20
000
1/0
z.0
1-0
0,0
0*0
1)0
z(0
1'0
0&0
0$0
1#0
z"0
1!0
0~/
0|/
1{/
zz/
1y/
0x/
0v/
1u/
zt/
1s/
0r/
0p/
1o/
zn/
1m/
0l/
0j/
1i/
zh/
1g/
0f/
0d/
1c/
zb/
1a/
0`/
b11111111 ^/
b0 ]/
bz \/
bz [/
b11111111 Z/
xY/
bz W/
b11111111111111111111111111111111 V/
bx U/
xT/
0R/
1Q/
zP/
1O/
0N/
0L/
1K/
zJ/
1I/
0H/
0F/
1E/
zD/
1C/
0B/
0@/
1?/
z>/
1=/
0</
0:/
19/
z8/
17/
06/
04/
13/
z2/
11/
00/
0./
1-/
z,/
1+/
0*/
0(/
1'/
z&/
1%/
0$/
b11111111 "/
b0 !/
bz ~.
bz }.
b11111111 |.
x{.
0y.
1x.
zw.
1v.
0u.
0s.
1r.
zq.
1p.
0o.
0m.
1l.
zk.
1j.
0i.
0g.
1f.
ze.
1d.
0c.
0a.
1`.
z_.
1^.
0].
0[.
1Z.
zY.
1X.
0W.
0U.
1T.
zS.
1R.
0Q.
0O.
1N.
zM.
1L.
0K.
b11111111 I.
b0 H.
bz G.
bz F.
b11111111 E.
xD.
0B.
1A.
z@.
1?.
0>.
0<.
1;.
z:.
19.
08.
06.
15.
z4.
13.
02.
00.
1/.
z..
1-.
0,.
0*.
1).
z(.
1'.
0&.
0$.
1#.
z".
1!.
0~-
0|-
1{-
zz-
1y-
0x-
0v-
1u-
zt-
1s-
0r-
b11111111 p-
b0 o-
bz n-
bz m-
b11111111 l-
xk-
0i-
1h-
zg-
1f-
0e-
0c-
1b-
za-
1`-
0_-
0]-
1\-
z[-
1Z-
0Y-
0W-
1V-
zU-
1T-
0S-
0Q-
1P-
zO-
1N-
0M-
0K-
1J-
zI-
1H-
0G-
0E-
1D-
zC-
1B-
0A-
0?-
1>-
z=-
1<-
0;-
b11111111 9-
b0 8-
bz 7-
bz 6-
b11111111 5-
x4-
bz 2-
b11111111111111111111111111111111 1-
bx 0-
x/-
0--
1,-
z+-
1*-
0)-
0'-
1&-
z%-
1$-
0#-
0!-
1~,
z},
1|,
0{,
0y,
1x,
zw,
1v,
0u,
0s,
1r,
zq,
1p,
0o,
0m,
1l,
zk,
1j,
0i,
0g,
1f,
ze,
1d,
0c,
0a,
1`,
z_,
1^,
0],
b11111111 [,
b0 Z,
bz Y,
bz X,
b11111111 W,
xV,
0T,
1S,
zR,
1Q,
0P,
0N,
1M,
zL,
1K,
0J,
0H,
1G,
zF,
1E,
0D,
0B,
1A,
z@,
1?,
0>,
0<,
1;,
z:,
19,
08,
06,
15,
z4,
13,
02,
00,
1/,
z.,
1-,
0,,
0*,
1),
z(,
1',
0&,
b11111111 $,
b0 #,
bz ",
bz !,
b11111111 ~+
x}+
0{+
1z+
zy+
1x+
0w+
0u+
1t+
zs+
1r+
0q+
0o+
1n+
zm+
1l+
0k+
0i+
1h+
zg+
1f+
0e+
0c+
1b+
za+
1`+
0_+
0]+
1\+
z[+
1Z+
0Y+
0W+
1V+
zU+
1T+
0S+
0Q+
1P+
zO+
1N+
0M+
b11111111 K+
b0 J+
bz I+
bz H+
b11111111 G+
xF+
0D+
1C+
zB+
1A+
0@+
0>+
1=+
z<+
1;+
0:+
08+
17+
z6+
15+
04+
02+
11+
z0+
1/+
0.+
0,+
1++
z*+
1)+
0(+
0&+
1%+
z$+
1#+
0"+
0~*
1}*
z|*
1{*
0z*
0x*
1w*
zv*
1u*
0t*
b11111111 r*
b0 q*
bz p*
bz o*
b11111111 n*
xm*
bz k*
b11111111111111111111111111111111 j*
bx i*
xh*
0f*
1e*
zd*
1c*
0b*
0`*
1_*
z^*
1]*
0\*
0Z*
1Y*
zX*
1W*
0V*
0T*
1S*
zR*
1Q*
0P*
0N*
1M*
zL*
1K*
0J*
0H*
1G*
zF*
1E*
0D*
0B*
1A*
z@*
1?*
0>*
0<*
1;*
z:*
19*
08*
b11111111 6*
b0 5*
bz 4*
bz 3*
b11111111 2*
x1*
0/*
1.*
z-*
1,*
0+*
0)*
1(*
z'*
1&*
0%*
0#*
1"*
z!*
1~)
0})
0{)
1z)
zy)
1x)
0w)
0u)
1t)
zs)
1r)
0q)
0o)
1n)
zm)
1l)
0k)
0i)
1h)
zg)
1f)
0e)
0c)
1b)
za)
1`)
0_)
b11111111 ])
b0 \)
bz [)
bz Z)
b11111111 Y)
xX)
0V)
1U)
zT)
1S)
0R)
0P)
1O)
zN)
1M)
0L)
0J)
1I)
zH)
1G)
0F)
0D)
1C)
zB)
1A)
0@)
0>)
1=)
z<)
1;)
0:)
08)
17)
z6)
15)
04)
02)
11)
z0)
1/)
0.)
0,)
1+)
z*)
1))
0()
b11111111 &)
b0 %)
bz $)
bz #)
b11111111 ")
x!)
0}(
1|(
z{(
1z(
0y(
0w(
1v(
zu(
1t(
0s(
0q(
1p(
zo(
1n(
0m(
0k(
1j(
zi(
1h(
0g(
0e(
1d(
zc(
1b(
0a(
0_(
1^(
z](
1\(
0[(
0Y(
1X(
zW(
1V(
0U(
0S(
1R(
zQ(
1P(
0O(
b11111111 M(
b0 L(
bz K(
bz J(
b11111111 I(
xH(
bz F(
b11111111111111111111111111111111 E(
bx D(
xC(
0A(
1@(
z?(
1>(
0=(
0;(
1:(
z9(
18(
07(
05(
14(
z3(
12(
01(
0/(
1.(
z-(
1,(
0+(
0)(
1((
z'(
1&(
0%(
0#(
1"(
z!(
1~'
0}'
0{'
1z'
zy'
1x'
0w'
0u'
1t'
zs'
1r'
0q'
b11111111 o'
b0 n'
bz m'
bz l'
b11111111 k'
xj'
0h'
1g'
zf'
1e'
0d'
0b'
1a'
z`'
1_'
0^'
0\'
1['
zZ'
1Y'
0X'
0V'
1U'
zT'
1S'
0R'
0P'
1O'
zN'
1M'
0L'
0J'
1I'
zH'
1G'
0F'
0D'
1C'
zB'
1A'
0@'
0>'
1='
z<'
1;'
0:'
b11111111 8'
b0 7'
bz 6'
bz 5'
b11111111 4'
x3'
01'
10'
z/'
1.'
0-'
0+'
1*'
z)'
1('
0''
0%'
1$'
z#'
1"'
0!'
0}&
1|&
z{&
1z&
0y&
0w&
1v&
zu&
1t&
0s&
0q&
1p&
zo&
1n&
0m&
0k&
1j&
zi&
1h&
0g&
0e&
1d&
zc&
1b&
0a&
b11111111 _&
b0 ^&
bz ]&
bz \&
b11111111 [&
xZ&
0X&
1W&
zV&
1U&
0T&
0R&
1Q&
zP&
1O&
0N&
0L&
1K&
zJ&
1I&
0H&
0F&
1E&
zD&
1C&
0B&
0@&
1?&
z>&
1=&
0<&
0:&
19&
z8&
17&
06&
04&
13&
z2&
11&
00&
0.&
1-&
z,&
1+&
0*&
b11111111 (&
b0 '&
bz &&
bz %&
b11111111 $&
x#&
bz !&
b11111111111111111111111111111111 ~%
bx }%
x|%
0z%
1y%
zx%
1w%
0v%
0t%
1s%
zr%
1q%
0p%
0n%
1m%
zl%
1k%
0j%
0h%
1g%
zf%
1e%
0d%
0b%
1a%
z`%
1_%
0^%
0\%
1[%
zZ%
1Y%
0X%
0V%
1U%
zT%
1S%
0R%
0P%
1O%
zN%
1M%
0L%
b11111111 J%
b0 I%
bz H%
bz G%
b11111111 F%
xE%
0C%
1B%
zA%
1@%
0?%
0=%
1<%
z;%
1:%
09%
07%
16%
z5%
14%
03%
01%
10%
z/%
1.%
0-%
0+%
1*%
z)%
1(%
0'%
0%%
1$%
z#%
1"%
0!%
0}$
1|$
z{$
1z$
0y$
0w$
1v$
zu$
1t$
0s$
b11111111 q$
b0 p$
bz o$
bz n$
b11111111 m$
xl$
0j$
1i$
zh$
1g$
0f$
0d$
1c$
zb$
1a$
0`$
0^$
1]$
z\$
1[$
0Z$
0X$
1W$
zV$
1U$
0T$
0R$
1Q$
zP$
1O$
0N$
0L$
1K$
zJ$
1I$
0H$
0F$
1E$
zD$
1C$
0B$
0@$
1?$
z>$
1=$
0<$
b11111111 :$
b0 9$
bz 8$
bz 7$
b11111111 6$
x5$
03$
12$
z1$
10$
0/$
0-$
1,$
z+$
1*$
0)$
0'$
1&$
z%$
1$$
0#$
0!$
1~#
z}#
1|#
0{#
0y#
1x#
zw#
1v#
0u#
0s#
1r#
zq#
1p#
0o#
0m#
1l#
zk#
1j#
0i#
0g#
1f#
ze#
1d#
0c#
b11111111 a#
b0 `#
bz _#
bz ^#
b11111111 ]#
x\#
bz Z#
b11111111111111111111111111111111 Y#
bx X#
xW#
0U#
1T#
zS#
1R#
0Q#
0O#
1N#
zM#
1L#
0K#
0I#
1H#
zG#
1F#
0E#
0C#
1B#
zA#
1@#
0?#
0=#
1<#
z;#
1:#
09#
07#
16#
z5#
14#
03#
01#
10#
z/#
1.#
0-#
0+#
1*#
z)#
1(#
0'#
b11111111 %#
b0 $#
bz ##
bz "#
b11111111 !#
x~"
0|"
1{"
zz"
1y"
0x"
0v"
1u"
zt"
1s"
0r"
0p"
1o"
zn"
1m"
0l"
0j"
1i"
zh"
1g"
0f"
0d"
1c"
zb"
1a"
0`"
0^"
1]"
z\"
1["
0Z"
0X"
1W"
zV"
1U"
0T"
0R"
1Q"
zP"
1O"
0N"
b11111111 L"
b0 K"
bz J"
bz I"
b11111111 H"
xG"
0E"
1D"
zC"
1B"
0A"
0?"
1>"
z="
1<"
0;"
09"
18"
z7"
16"
05"
03"
12"
z1"
10"
0/"
0-"
1,"
z+"
1*"
0)"
0'"
1&"
z%"
1$"
0#"
0!"
1~
z}
1|
0{
0y
1x
zw
1v
0u
b11111111 s
b0 r
bz q
bz p
b11111111 o
xn
0l
1k
zj
1i
0h
0f
1e
zd
1c
0b
0`
1_
z^
1]
0\
0Z
1Y
zX
1W
0V
0T
1S
zR
1Q
0P
0N
1M
zL
1K
0J
0H
1G
zF
1E
0D
0B
1A
z@
1?
0>
b11111111 <
b0 ;
bz :
bz 9
b11111111 8
x7
bz 5
b11111111111111111111111111111111 4
bx 3
x2
bx 0
bx /
bx .
b11111111111111111111111111111111 -
b1111 ,
b0 +
0*
1)
0(
b11111111111111111111111111111111 '
0&
b1111 %
b0 $
bx !
$end
#5000
07
0n
0G"
0~"
0\#
05$
0l$
0E%
0#&
0Z&
03'
0j'
0H(
0!)
0X)
01*
0m*
0F+
0}+
0V,
04-
0k-
0D.
0{.
0Y/
020
0i0
0B1
0~1
0W2
003
0g3
0E4
0|4
0U5
0.6
0j6
0C7
0z7
0S8
019
0h9
0A:
0x:
0V;
0/<
0f<
0?=
0{=
0T>
0-?
0d?
0B@
0y@
0RA
0+B
0gB
0@C
0wC
0PD
0.E
0eE
0>F
0uF
0SG
0,H
0cH
0<I
0xI
0QJ
0*K
0aK
0?L
0vL
0OM
0(N
0dN
0=O
0tO
0MP
0+Q
0bQ
0;R
0rR
0PS
0)T
0`T
09U
0uU
0NV
0'W
0^W
0<X
0sX
0LY
0%Z
0aZ
0:[
0q[
0J\
0(]
0_]
08^
0o^
0M_
0&`
0]`
06a
0ra
0Kb
0$c
0[c
09d
0pd
0Ie
0"f
0^f
07g
0ng
0Gh
0%i
0\i
05j
0lj
0Jk
0#l
0Zl
03m
0om
0Hn
0!o
0Xo
06p
0mp
0Fq
0}q
0[r
04s
0ks
0Dt
0"u
0Yu
02v
0iv
0Gw
0~w
0Wx
00y
0ly
0Ez
0|z
0U{
03|
0j|
0C}
0z}
0X~
01!"
0h!"
0A""
0}""
0V#"
0/$"
0f$"
0D%"
0{%"
0T&"
0-'"
0i'"
0B("
0y("
0R)"
00*"
0g*"
0@+"
0w+"
0U,"
0.-"
0e-"
0>."
0z."
0S/"
0,0"
0c0"
0A1"
0x1"
0Q2"
0*3"
0f3"
0?4"
0v4"
0O5"
0-6"
0d6"
0=7"
0t7"
0R8"
0+9"
0b9"
0;:"
0w:"
0P;"
0)<"
0`<"
0>="
0u="
0N>"
0'?"
0c?"
0<@"
0s@"
0LA"
0*B"
0aB"
0:C"
0qC"
0OD"
0(E"
0_E"
08F"
0tF"
0MG"
0&H"
0]H"
0;I"
0rI"
0KJ"
0$K"
0`K"
09L"
0pL"
0IM"
0'N"
0^N"
07O"
0nO"
0LP"
0%Q"
0\Q"
05R"
0qR"
0JS"
0#T"
0ZT"
08U"
0oU"
0HV"
0!W"
0]W"
06X"
0mX"
0FY"
0$Z"
0[Z"
04["
0k["
0I\"
0"]"
0Y]"
02^"
0n^"
0G_"
0~_"
0W`"
05a"
0la"
0Eb"
0|b"
0Zc"
03d"
0jd"
0Ce"
0!f"
0Xf"
01g"
0hg"
0Fh"
0}h"
0Vi"
0/j"
0kj"
0Dk"
0{k"
0Tl"
02m"
0im"
0Bn"
0yn"
0Wo"
00p"
0gp"
0@q"
0|q"
0Ur"
0.s"
0es"
0Ct"
0zt"
0Su"
0,v"
0hv"
0Aw"
0xw"
0Qx"
0/y"
0fy"
0?z"
0vz"
0T{"
0-|"
0d|"
0=}"
0y}"
0R~"
0+!#
0b!#
0@"#
0w"#
0P##
0)$#
0e$#
0>%#
0u%#
0N&#
0,'#
0c'#
0<(#
0s(#
0Q)#
0**#
0a*#
0:+#
0v+#
0O,#
0(-#
0_-#
0=.#
0t.#
0M/#
0&0#
0b0#
0;1#
0r1#
0K2#
0)3#
0`3#
094#
0p4#
0N5#
0'6#
0^6#
077#
0s7#
0L8#
0%9#
0\9#
0::#
0q:#
0J;#
0#<#
0_<#
08=#
0o=#
0H>#
0&?#
0]?#
06@#
0m@#
0KA#
0$B#
0[B#
04C#
0pC#
0ID#
0"E#
0YE#
07F#
0nF#
0GG#
0~G#
0\H#
05I#
0lI#
0EJ#
0#K#
0ZK#
03L#
0jL#
0HM#
0!N#
0XN#
01O#
0mO#
0FP#
0}P#
0VQ#
04R#
0kR#
0DS#
0{S#
0YT#
02U#
0iU#
0BV#
0~V#
0WW#
00X#
0gX#
0EY#
0|Y#
0UZ#
0.[#
0j[#
0C\#
0z\#
0S]#
01^#
0h^#
0A_#
0x_#
0V`#
0/a#
0fa#
0?b#
0{b#
0Tc#
0-d#
0dd#
0Be#
0ye#
0Rf#
0+g#
0gg#
0@h#
0wh#
0Pi#
0.j#
0ej#
0>k#
0uk#
0Sl#
0,m#
0cm#
0<n#
0xn#
0Qo#
0*p#
0ap#
0?q#
0vq#
0Or#
0(s#
0ds#
0=t#
0tt#
0Mu#
0+v#
0bv#
0;w#
0rw#
0Px#
0)y#
0`y#
09z#
0uz#
0N{#
0'|#
0^|#
0<}#
0s}#
0L~#
0%!$
0a!$
0:"$
0q"$
0J#$
0($$
0_$$
08%$
0o%$
0M&$
0&'$
0]'$
06($
0r($
0K)$
0$*$
0[*$
09+$
0p+$
0I,$
0"-$
0^-$
07.$
0n.$
0G/$
0%0$
0\0$
051$
0l1$
0J2$
0#3$
0Z3$
034$
0o4$
0H5$
0!6$
0X6$
067$
0m7$
0F8$
0}8$
02
0W#
0|%
0C(
0h*
0/-
0T/
0y1
0@4
0e6
0,9
0Q;
0v=
0=@
0bB
0)E
0NG
0sI
0:L
0_N
0&Q
0KS
0pU
07X
0\Z
0#]
0H_
0ma
04d
0Yf
0~h
0Ek
0jm
01p
0Vr
0{t
0Bw
0gy
0.|
0S~
0x""
0?%"
0d'"
0+*"
0P,"
0u."
0<1"
0a3"
0(6"
0M8"
0r:"
09="
0^?"
0%B"
0JD"
0oF"
06I"
0[K"
0"N"
0GP"
0lR"
03U"
0XW"
0}Y"
0D\"
0i^"
00a"
0Uc"
0ze"
0Ah"
0fj"
0-m"
0Ro"
0wq"
0>t"
0cv"
0*y"
0O{"
0t}"
0;"#
0`$#
0''#
0L)#
0q+#
08.#
0]0#
0$3#
0I5#
0n7#
05:#
0Z<#
0!?#
0FA#
0kC#
02F#
0WH#
0|J#
0CM#
0hO#
0/R#
0TT#
0yV#
0@Y#
0e[#
0,^#
0Q`#
0vb#
0=e#
0bg#
0)j#
0Nl#
0sn#
0:q#
0_s#
0&v#
0Kx#
0pz#
07}#
0\!$
0#$$
0H&$
0m($
04+$
0Y-$
0~/$
0E2$
0j4$
017$
b0 /
0)
1&
#10000
0&
#15000
1*
b1010 $
b1010 +
1&
#20000
0&
#25000
0:9
0@9
0F9
0L9
0R9
0X9
0^9
b0 39
b0 49
0d9
0q9
0w9
0}9
0%:
0+:
01:
07:
b0 j9
b0 k9
0=:
0J:
0P:
0V:
0\:
0b:
0h:
0n:
b0 C:
b0 D:
0t:
0#;
0);
0/;
05;
0;;
0A;
0G;
b0 /9
b0 z:
b0 {:
0M;
119
1h9
1A:
1x:
1,9
b1111 .
b1111 3
b1111 X#
b1111 }%
b1111 D(
b1111 i*
b1111 0-
b1111 U/
b1111 z1
b1111 A4
b1111 f6
b1111 -9
b1111 R;
b1111 w=
b1111 >@
b1111 cB
b1111 *E
b1111 OG
b1111 tI
b1111 ;L
b1111 `N
b1111 'Q
b1111 LS
b1111 qU
b1111 8X
b1111 ]Z
b1111 $]
b1111 I_
b1111 na
b1111 5d
b1111 Zf
b1111 !i
b1111 Fk
b1111 km
b1111 2p
b1111 Wr
b1111 |t
b1111 Cw
b1111 hy
b1111 /|
b1111 T~
b1111 y""
b1111 @%"
b1111 e'"
b1111 ,*"
b1111 Q,"
b1111 v."
b1111 =1"
b1111 b3"
b1111 )6"
b1111 N8"
b1111 s:"
b1111 :="
b1111 _?"
b1111 &B"
b1111 KD"
b1111 pF"
b1111 7I"
b1111 \K"
b1111 #N"
b1111 HP"
b1111 mR"
b1111 4U"
b1111 YW"
b1111 ~Y"
b1111 E\"
b1111 j^"
b1111 1a"
b1111 Vc"
b1111 {e"
b1111 Bh"
b1111 gj"
b1111 .m"
b1111 So"
b1111 xq"
b1111 ?t"
b1111 dv"
b1111 +y"
b1111 P{"
b1111 u}"
b1111 <"#
b1111 a$#
b1111 ('#
b1111 M)#
b1111 r+#
b1111 9.#
b1111 ^0#
b1111 %3#
b1111 J5#
b1111 o7#
b1111 6:#
b1111 [<#
b1111 "?#
b1111 GA#
b1111 lC#
b1111 3F#
b1111 XH#
b1111 }J#
b1111 DM#
b1111 iO#
b1111 0R#
b1111 UT#
b1111 zV#
b1111 AY#
b1111 f[#
b1111 -^#
b1111 R`#
b1111 wb#
b1111 >e#
b1111 cg#
b1111 *j#
b1111 Ol#
b1111 tn#
b1111 ;q#
b1111 `s#
b1111 'v#
b1111 Lx#
b1111 qz#
b1111 8}#
b1111 ]!$
b1111 $$$
b1111 I&$
b1111 n($
b1111 5+$
b1111 Z-$
b1111 !0$
b1111 F2$
b1111 k4$
b1111 27$
b10000000000 /
bz !
bz 0
1(
0*
1&
#30000
0&
#35000
b0 !
b0 0
b10000000000 /
z:9
z@9
zF9
zL9
zR9
zX9
z^9
bz 39
bz 49
zd9
zq9
zw9
z}9
z%:
z+:
z1:
z7:
bz j9
bz k9
z=:
zJ:
zP:
zV:
z\:
zb:
zh:
zn:
bz C:
bz D:
zt:
z#;
z);
z/;
z5;
z;;
zA;
zG;
bz /9
bz z:
bz {:
zM;
b1111000 8
b1010110 o
b110100 H"
b10010 !#
b1111000 ]#
b1010110 6$
b110100 m$
b10010 F%
b1111000 $&
b1010110 [&
b110100 4'
b10010 k'
b1111000 I(
b1010110 ")
b110100 Y)
b10010 2*
b1111000 n*
b1010110 G+
b110100 ~+
b10010 W,
b1111000 5-
b1010110 l-
b110100 E.
b10010 |.
b1111000 Z/
b1010110 30
b110100 j0
b10010 C1
b1111000 !2
b1010110 X2
b110100 13
b10010 h3
b1111000 F4
b1010110 }4
b110100 V5
b10010 /6
b1111000 k6
b1010110 D7
b110100 {7
b10010 T8
b1111000 29
b1010110 i9
b110100 B:
b10010 y:
b1111000 W;
b1010110 0<
b110100 g<
b10010 @=
b1111000 |=
b1010110 U>
b110100 .?
b10010 e?
b1111000 C@
b1010110 z@
b110100 SA
b10010 ,B
b1111000 hB
b1010110 AC
b110100 xC
b10010 QD
b1111000 /E
b1010110 fE
b110100 ?F
b10010 vF
b1111000 TG
b1010110 -H
b110100 dH
b10010 =I
b1111000 yI
b1010110 RJ
b110100 +K
b10010 bK
b1111000 @L
b1010110 wL
b110100 PM
b10010 )N
b1111000 eN
b1010110 >O
b110100 uO
b10010 NP
b1111000 ,Q
b1010110 cQ
b110100 <R
b10010 sR
b1111000 QS
b1010110 *T
b110100 aT
b10010 :U
b1111000 vU
b1010110 OV
b110100 (W
b10010 _W
b1111000 =X
b1010110 tX
b110100 MY
b10010 &Z
b1111000 bZ
b1010110 ;[
b110100 r[
b10010 K\
b1111000 )]
b1010110 `]
b110100 9^
b10010 p^
b1111000 N_
b1010110 '`
b110100 ^`
b10010 7a
b1111000 sa
b1010110 Lb
b110100 %c
b10010 \c
b1111000 :d
b1010110 qd
b110100 Je
b10010 #f
b1111000 _f
b1010110 8g
b110100 og
b10010 Hh
b1111000 &i
b1010110 ]i
b110100 6j
b10010 mj
b1111000 Kk
b1010110 $l
b110100 [l
b10010 4m
b1111000 pm
b1010110 In
b110100 "o
b10010 Yo
b1111000 7p
b1010110 np
b110100 Gq
b10010 ~q
b1111000 \r
b1010110 5s
b110100 ls
b10010 Et
b1111000 #u
b1010110 Zu
b110100 3v
b10010 jv
b1111000 Hw
b1010110 !x
b110100 Xx
b10010 1y
b1111000 my
b1010110 Fz
b110100 }z
b10010 V{
b1111000 4|
b1010110 k|
b110100 D}
b10010 {}
b1111000 Y~
b1010110 2!"
b110100 i!"
b10010 B""
b1111000 ~""
b1010110 W#"
b110100 0$"
b10010 g$"
b1111000 E%"
b1010110 |%"
b110100 U&"
b10010 .'"
b1111000 j'"
b1010110 C("
b110100 z("
b10010 S)"
b1111000 1*"
b1010110 h*"
b110100 A+"
b10010 x+"
b1111000 V,"
b1010110 /-"
b110100 f-"
b10010 ?."
b1111000 {."
b1010110 T/"
b110100 -0"
b10010 d0"
b1111000 B1"
b1010110 y1"
b110100 R2"
b10010 +3"
b1111000 g3"
b1010110 @4"
b110100 w4"
b10010 P5"
b1111000 .6"
b1010110 e6"
b110100 >7"
b10010 u7"
b1111000 S8"
b1010110 ,9"
b110100 c9"
b10010 <:"
b1111000 x:"
b1010110 Q;"
b110100 *<"
b10010 a<"
b1111000 ?="
b1010110 v="
b110100 O>"
b10010 (?"
b1111000 d?"
b1010110 =@"
b110100 t@"
b10010 MA"
b1111000 +B"
b1010110 bB"
b110100 ;C"
b10010 rC"
b1111000 PD"
b1010110 )E"
b110100 `E"
b10010 9F"
b1111000 uF"
b1010110 NG"
b110100 'H"
b10010 ^H"
b1111000 <I"
b1010110 sI"
b110100 LJ"
b10010 %K"
b1111000 aK"
b1010110 :L"
b110100 qL"
b10010 JM"
b1111000 (N"
b1010110 _N"
b110100 8O"
b10010 oO"
b1111000 MP"
b1010110 &Q"
b110100 ]Q"
b10010 6R"
b1111000 rR"
b1010110 KS"
b110100 $T"
b10010 [T"
b1111000 9U"
b1010110 pU"
b110100 IV"
b10010 "W"
b1111000 ^W"
b1010110 7X"
b110100 nX"
b10010 GY"
b1111000 %Z"
b1010110 \Z"
b110100 5["
b10010 l["
b1111000 J\"
b1010110 #]"
b110100 Z]"
b10010 3^"
b1111000 o^"
b1010110 H_"
b110100 !`"
b10010 X`"
b1111000 6a"
b1010110 ma"
b110100 Fb"
b10010 }b"
b1111000 [c"
b1010110 4d"
b110100 kd"
b10010 De"
b1111000 "f"
b1010110 Yf"
b110100 2g"
b10010 ig"
b1111000 Gh"
b1010110 ~h"
b110100 Wi"
b10010 0j"
b1111000 lj"
b1010110 Ek"
b110100 |k"
b10010 Ul"
b1111000 3m"
b1010110 jm"
b110100 Cn"
b10010 zn"
b1111000 Xo"
b1010110 1p"
b110100 hp"
b10010 Aq"
b1111000 }q"
b1010110 Vr"
b110100 /s"
b10010 fs"
b1111000 Dt"
b1010110 {t"
b110100 Tu"
b10010 -v"
b1111000 iv"
b1010110 Bw"
b110100 yw"
b10010 Rx"
b1111000 0y"
b1010110 gy"
b110100 @z"
b10010 wz"
b1111000 U{"
b1010110 .|"
b110100 e|"
b10010 >}"
b1111000 z}"
b1010110 S~"
b110100 ,!#
b10010 c!#
b1111000 A"#
b1010110 x"#
b110100 Q##
b10010 *$#
b1111000 f$#
b1010110 ?%#
b110100 v%#
b10010 O&#
b1111000 -'#
b1010110 d'#
b110100 =(#
b10010 t(#
b1111000 R)#
b1010110 +*#
b110100 b*#
b10010 ;+#
b1111000 w+#
b1010110 P,#
b110100 )-#
b10010 `-#
b1111000 >.#
b1010110 u.#
b110100 N/#
b10010 '0#
b1111000 c0#
b1010110 <1#
b110100 s1#
b10010 L2#
b1111000 *3#
b1010110 a3#
b110100 :4#
b10010 q4#
b1111000 O5#
b1010110 (6#
b110100 _6#
b10010 87#
b1111000 t7#
b1010110 M8#
b110100 &9#
b10010 ]9#
b1111000 ;:#
b1010110 r:#
b110100 K;#
b10010 $<#
b1111000 `<#
b1010110 9=#
b110100 p=#
b10010 I>#
b1111000 '?#
b1010110 ^?#
b110100 7@#
b10010 n@#
b1111000 LA#
b1010110 %B#
b110100 \B#
b10010 5C#
b1111000 qC#
b1010110 JD#
b110100 #E#
b10010 ZE#
b1111000 8F#
b1010110 oF#
b110100 HG#
b10010 !H#
b1111000 ]H#
b1010110 6I#
b110100 mI#
b10010 FJ#
b1111000 $K#
b1010110 [K#
b110100 4L#
b10010 kL#
b1111000 IM#
b1010110 "N#
b110100 YN#
b10010 2O#
b1111000 nO#
b1010110 GP#
b110100 ~P#
b10010 WQ#
b1111000 5R#
b1010110 lR#
b110100 ES#
b10010 |S#
b1111000 ZT#
b1010110 3U#
b110100 jU#
b10010 CV#
b1111000 !W#
b1010110 XW#
b110100 1X#
b10010 hX#
b1111000 FY#
b1010110 }Y#
b110100 VZ#
b10010 /[#
b1111000 k[#
b1010110 D\#
b110100 {\#
b10010 T]#
b1111000 2^#
b1010110 i^#
b110100 B_#
b10010 y_#
b1111000 W`#
b1010110 0a#
b110100 ga#
b10010 @b#
b1111000 |b#
b1010110 Uc#
b110100 .d#
b10010 ed#
b1111000 Ce#
b1010110 ze#
b110100 Sf#
b10010 ,g#
b1111000 hg#
b1010110 Ah#
b110100 xh#
b10010 Qi#
b1111000 /j#
b1010110 fj#
b110100 ?k#
b10010 vk#
b1111000 Tl#
b1010110 -m#
b110100 dm#
b10010 =n#
b1111000 yn#
b1010110 Ro#
b110100 +p#
b10010 bp#
b1111000 @q#
b1010110 wq#
b110100 Pr#
b10010 )s#
b1111000 es#
b1010110 >t#
b110100 ut#
b10010 Nu#
b1111000 ,v#
b1010110 cv#
b110100 <w#
b10010 sw#
b1111000 Qx#
b1010110 *y#
b110100 ay#
b10010 :z#
b1111000 vz#
b1010110 O{#
b110100 (|#
b10010 _|#
b1111000 =}#
b1010110 t}#
b110100 M~#
b10010 &!$
b1111000 b!$
b1010110 ;"$
b110100 r"$
b10010 K#$
b1111000 )$$
b1010110 `$$
b110100 9%$
b10010 p%$
b1111000 N&$
b1010110 ''$
b110100 ^'$
b10010 7($
b1111000 s($
b1010110 L)$
b110100 %*$
b10010 \*$
b1111000 :+$
b1010110 q+$
b110100 J,$
b10010 #-$
b1111000 _-$
b1010110 8.$
b110100 o.$
b10010 H/$
b1111000 &0$
b1010110 ]0$
b110100 61$
b10010 m1$
b1111000 K2$
b1010110 $3$
b110100 [3$
b10010 44$
b1111000 p4$
b1010110 I5$
b110100 "6$
b10010 Y6$
b1111000 77$
b1010110 n7$
b110100 G8$
b10010 ~8$
1*
b11 %
b11 ,
b10010001101000101011001111000 '
b10010001101000101011001111000 -
b10010001101000101011001111000 4
b10010001101000101011001111000 Y#
b10010001101000101011001111000 ~%
b10010001101000101011001111000 E(
b10010001101000101011001111000 j*
b10010001101000101011001111000 1-
b10010001101000101011001111000 V/
b10010001101000101011001111000 {1
b10010001101000101011001111000 B4
b10010001101000101011001111000 g6
b10010001101000101011001111000 .9
b10010001101000101011001111000 S;
b10010001101000101011001111000 x=
b10010001101000101011001111000 ?@
b10010001101000101011001111000 dB
b10010001101000101011001111000 +E
b10010001101000101011001111000 PG
b10010001101000101011001111000 uI
b10010001101000101011001111000 <L
b10010001101000101011001111000 aN
b10010001101000101011001111000 (Q
b10010001101000101011001111000 MS
b10010001101000101011001111000 rU
b10010001101000101011001111000 9X
b10010001101000101011001111000 ^Z
b10010001101000101011001111000 %]
b10010001101000101011001111000 J_
b10010001101000101011001111000 oa
b10010001101000101011001111000 6d
b10010001101000101011001111000 [f
b10010001101000101011001111000 "i
b10010001101000101011001111000 Gk
b10010001101000101011001111000 lm
b10010001101000101011001111000 3p
b10010001101000101011001111000 Xr
b10010001101000101011001111000 }t
b10010001101000101011001111000 Dw
b10010001101000101011001111000 iy
b10010001101000101011001111000 0|
b10010001101000101011001111000 U~
b10010001101000101011001111000 z""
b10010001101000101011001111000 A%"
b10010001101000101011001111000 f'"
b10010001101000101011001111000 -*"
b10010001101000101011001111000 R,"
b10010001101000101011001111000 w."
b10010001101000101011001111000 >1"
b10010001101000101011001111000 c3"
b10010001101000101011001111000 *6"
b10010001101000101011001111000 O8"
b10010001101000101011001111000 t:"
b10010001101000101011001111000 ;="
b10010001101000101011001111000 `?"
b10010001101000101011001111000 'B"
b10010001101000101011001111000 LD"
b10010001101000101011001111000 qF"
b10010001101000101011001111000 8I"
b10010001101000101011001111000 ]K"
b10010001101000101011001111000 $N"
b10010001101000101011001111000 IP"
b10010001101000101011001111000 nR"
b10010001101000101011001111000 5U"
b10010001101000101011001111000 ZW"
b10010001101000101011001111000 !Z"
b10010001101000101011001111000 F\"
b10010001101000101011001111000 k^"
b10010001101000101011001111000 2a"
b10010001101000101011001111000 Wc"
b10010001101000101011001111000 |e"
b10010001101000101011001111000 Ch"
b10010001101000101011001111000 hj"
b10010001101000101011001111000 /m"
b10010001101000101011001111000 To"
b10010001101000101011001111000 yq"
b10010001101000101011001111000 @t"
b10010001101000101011001111000 ev"
b10010001101000101011001111000 ,y"
b10010001101000101011001111000 Q{"
b10010001101000101011001111000 v}"
b10010001101000101011001111000 ="#
b10010001101000101011001111000 b$#
b10010001101000101011001111000 )'#
b10010001101000101011001111000 N)#
b10010001101000101011001111000 s+#
b10010001101000101011001111000 :.#
b10010001101000101011001111000 _0#
b10010001101000101011001111000 &3#
b10010001101000101011001111000 K5#
b10010001101000101011001111000 p7#
b10010001101000101011001111000 7:#
b10010001101000101011001111000 \<#
b10010001101000101011001111000 #?#
b10010001101000101011001111000 HA#
b10010001101000101011001111000 mC#
b10010001101000101011001111000 4F#
b10010001101000101011001111000 YH#
b10010001101000101011001111000 ~J#
b10010001101000101011001111000 EM#
b10010001101000101011001111000 jO#
b10010001101000101011001111000 1R#
b10010001101000101011001111000 VT#
b10010001101000101011001111000 {V#
b10010001101000101011001111000 BY#
b10010001101000101011001111000 g[#
b10010001101000101011001111000 .^#
b10010001101000101011001111000 S`#
b10010001101000101011001111000 xb#
b10010001101000101011001111000 ?e#
b10010001101000101011001111000 dg#
b10010001101000101011001111000 +j#
b10010001101000101011001111000 Pl#
b10010001101000101011001111000 un#
b10010001101000101011001111000 <q#
b10010001101000101011001111000 as#
b10010001101000101011001111000 (v#
b10010001101000101011001111000 Mx#
b10010001101000101011001111000 rz#
b10010001101000101011001111000 9}#
b10010001101000101011001111000 ^!$
b10010001101000101011001111000 %$$
b10010001101000101011001111000 J&$
b10010001101000101011001111000 o($
b10010001101000101011001111000 6+$
b10010001101000101011001111000 [-$
b10010001101000101011001111000 "0$
b10010001101000101011001111000 G2$
b10010001101000101011001111000 l4$
b10010001101000101011001111000 37$
0(
1&
#40000
0&
#45000
0A:
0x:
b11 .
b11 3
b11 X#
b11 }%
b11 D(
b11 i*
b11 0-
b11 U/
b11 z1
b11 A4
b11 f6
b11 -9
b11 R;
b11 w=
b11 >@
b11 cB
b11 *E
b11 OG
b11 tI
b11 ;L
b11 `N
b11 'Q
b11 LS
b11 qU
b11 8X
b11 ]Z
b11 $]
b11 I_
b11 na
b11 5d
b11 Zf
b11 !i
b11 Fk
b11 km
b11 2p
b11 Wr
b11 |t
b11 Cw
b11 hy
b11 /|
b11 T~
b11 y""
b11 @%"
b11 e'"
b11 ,*"
b11 Q,"
b11 v."
b11 =1"
b11 b3"
b11 )6"
b11 N8"
b11 s:"
b11 :="
b11 _?"
b11 &B"
b11 KD"
b11 pF"
b11 7I"
b11 \K"
b11 #N"
b11 HP"
b11 mR"
b11 4U"
b11 YW"
b11 ~Y"
b11 E\"
b11 j^"
b11 1a"
b11 Vc"
b11 {e"
b11 Bh"
b11 gj"
b11 .m"
b11 So"
b11 xq"
b11 ?t"
b11 dv"
b11 +y"
b11 P{"
b11 u}"
b11 <"#
b11 a$#
b11 ('#
b11 M)#
b11 r+#
b11 9.#
b11 ^0#
b11 %3#
b11 J5#
b11 o7#
b11 6:#
b11 [<#
b11 "?#
b11 GA#
b11 lC#
b11 3F#
b11 XH#
b11 }J#
b11 DM#
b11 iO#
b11 0R#
b11 UT#
b11 zV#
b11 AY#
b11 f[#
b11 -^#
b11 R`#
b11 wb#
b11 >e#
b11 cg#
b11 *j#
b11 Ol#
b11 tn#
b11 ;q#
b11 `s#
b11 'v#
b11 Lx#
b11 qz#
b11 8}#
b11 ]!$
b11 $$$
b11 I&$
b11 n($
b11 5+$
b11 Z-$
b11 !0$
b11 F2$
b11 k4$
b11 27$
b10000000000 /
bz !
bz 0
0:9
0@9
0F9
0L9
0R9
0X9
0^9
b0 39
b0 49
0d9
0q9
0w9
0}9
0%:
0+:
01:
07:
b0 j9
b0 k9
0=:
zJ:
zP:
zV:
z\:
zb:
zh:
zn:
bz C:
bz D:
zt:
z#;
z);
z/;
z5;
z;;
zA;
zG;
bz0000000000000000 /9
bz z:
bz {:
zM;
1(
0*
1&
#50000
0&
#55000
bz0000000000000000 !
bz0000000000000000 0
b10000000000 /
z:9
z@9
zF9
zL9
zR9
zX9
z^9
bz 39
bz 49
zd9
zq9
zw9
z}9
z%:
z+:
z1:
z7:
bz /9
bz j9
bz k9
z=:
b10100101 8
b10100101 o
b10100101 H"
b10100101 !#
b10100101 ]#
b10100101 6$
b10100101 m$
b10100101 F%
b10100101 $&
b10100101 [&
b10100101 4'
b10100101 k'
b10100101 I(
b10100101 ")
b10100101 Y)
b10100101 2*
b10100101 n*
b10100101 G+
b10100101 ~+
b10100101 W,
b10100101 5-
b10100101 l-
b10100101 E.
b10100101 |.
b10100101 Z/
b10100101 30
b10100101 j0
b10100101 C1
b10100101 !2
b10100101 X2
b10100101 13
b10100101 h3
b10100101 F4
b10100101 }4
b10100101 V5
b10100101 /6
b10100101 k6
b10100101 D7
b10100101 {7
b10100101 T8
b10100101 29
b10100101 i9
b10100101 B:
b10100101 y:
b10100101 W;
b10100101 0<
b10100101 g<
b10100101 @=
b10100101 |=
b10100101 U>
b10100101 .?
b10100101 e?
b10100101 C@
b10100101 z@
b10100101 SA
b10100101 ,B
b10100101 hB
b10100101 AC
b10100101 xC
b10100101 QD
b10100101 /E
b10100101 fE
b10100101 ?F
b10100101 vF
b10100101 TG
b10100101 -H
b10100101 dH
b10100101 =I
b10100101 yI
b10100101 RJ
b10100101 +K
b10100101 bK
b10100101 @L
b10100101 wL
b10100101 PM
b10100101 )N
b10100101 eN
b10100101 >O
b10100101 uO
b10100101 NP
b10100101 ,Q
b10100101 cQ
b10100101 <R
b10100101 sR
b10100101 QS
b10100101 *T
b10100101 aT
b10100101 :U
b10100101 vU
b10100101 OV
b10100101 (W
b10100101 _W
b10100101 =X
b10100101 tX
b10100101 MY
b10100101 &Z
b10100101 bZ
b10100101 ;[
b10100101 r[
b10100101 K\
b10100101 )]
b10100101 `]
b10100101 9^
b10100101 p^
b10100101 N_
b10100101 '`
b10100101 ^`
b10100101 7a
b10100101 sa
b10100101 Lb
b10100101 %c
b10100101 \c
b10100101 :d
b10100101 qd
b10100101 Je
b10100101 #f
b10100101 _f
b10100101 8g
b10100101 og
b10100101 Hh
b10100101 &i
b10100101 ]i
b10100101 6j
b10100101 mj
b10100101 Kk
b10100101 $l
b10100101 [l
b10100101 4m
b10100101 pm
b10100101 In
b10100101 "o
b10100101 Yo
b10100101 7p
b10100101 np
b10100101 Gq
b10100101 ~q
b10100101 \r
b10100101 5s
b10100101 ls
b10100101 Et
b10100101 #u
b10100101 Zu
b10100101 3v
b10100101 jv
b10100101 Hw
b10100101 !x
b10100101 Xx
b10100101 1y
b10100101 my
b10100101 Fz
b10100101 }z
b10100101 V{
b10100101 4|
b10100101 k|
b10100101 D}
b10100101 {}
b10100101 Y~
b10100101 2!"
b10100101 i!"
b10100101 B""
b10100101 ~""
b10100101 W#"
b10100101 0$"
b10100101 g$"
b10100101 E%"
b10100101 |%"
b10100101 U&"
b10100101 .'"
b10100101 j'"
b10100101 C("
b10100101 z("
b10100101 S)"
b10100101 1*"
b10100101 h*"
b10100101 A+"
b10100101 x+"
b10100101 V,"
b10100101 /-"
b10100101 f-"
b10100101 ?."
b10100101 {."
b10100101 T/"
b10100101 -0"
b10100101 d0"
b10100101 B1"
b10100101 y1"
b10100101 R2"
b10100101 +3"
b10100101 g3"
b10100101 @4"
b10100101 w4"
b10100101 P5"
b10100101 .6"
b10100101 e6"
b10100101 >7"
b10100101 u7"
b10100101 S8"
b10100101 ,9"
b10100101 c9"
b10100101 <:"
b10100101 x:"
b10100101 Q;"
b10100101 *<"
b10100101 a<"
b10100101 ?="
b10100101 v="
b10100101 O>"
b10100101 (?"
b10100101 d?"
b10100101 =@"
b10100101 t@"
b10100101 MA"
b10100101 +B"
b10100101 bB"
b10100101 ;C"
b10100101 rC"
b10100101 PD"
b10100101 )E"
b10100101 `E"
b10100101 9F"
b10100101 uF"
b10100101 NG"
b10100101 'H"
b10100101 ^H"
b10100101 <I"
b10100101 sI"
b10100101 LJ"
b10100101 %K"
b10100101 aK"
b10100101 :L"
b10100101 qL"
b10100101 JM"
b10100101 (N"
b10100101 _N"
b10100101 8O"
b10100101 oO"
b10100101 MP"
b10100101 &Q"
b10100101 ]Q"
b10100101 6R"
b10100101 rR"
b10100101 KS"
b10100101 $T"
b10100101 [T"
b10100101 9U"
b10100101 pU"
b10100101 IV"
b10100101 "W"
b10100101 ^W"
b10100101 7X"
b10100101 nX"
b10100101 GY"
b10100101 %Z"
b10100101 \Z"
b10100101 5["
b10100101 l["
b10100101 J\"
b10100101 #]"
b10100101 Z]"
b10100101 3^"
b10100101 o^"
b10100101 H_"
b10100101 !`"
b10100101 X`"
b10100101 6a"
b10100101 ma"
b10100101 Fb"
b10100101 }b"
b10100101 [c"
b10100101 4d"
b10100101 kd"
b10100101 De"
b10100101 "f"
b10100101 Yf"
b10100101 2g"
b10100101 ig"
b10100101 Gh"
b10100101 ~h"
b10100101 Wi"
b10100101 0j"
b10100101 lj"
b10100101 Ek"
b10100101 |k"
b10100101 Ul"
b10100101 3m"
b10100101 jm"
b10100101 Cn"
b10100101 zn"
b10100101 Xo"
b10100101 1p"
b10100101 hp"
b10100101 Aq"
b10100101 }q"
b10100101 Vr"
b10100101 /s"
b10100101 fs"
b10100101 Dt"
b10100101 {t"
b10100101 Tu"
b10100101 -v"
b10100101 iv"
b10100101 Bw"
b10100101 yw"
b10100101 Rx"
b10100101 0y"
b10100101 gy"
b10100101 @z"
b10100101 wz"
b10100101 U{"
b10100101 .|"
b10100101 e|"
b10100101 >}"
b10100101 z}"
b10100101 S~"
b10100101 ,!#
b10100101 c!#
b10100101 A"#
b10100101 x"#
b10100101 Q##
b10100101 *$#
b10100101 f$#
b10100101 ?%#
b10100101 v%#
b10100101 O&#
b10100101 -'#
b10100101 d'#
b10100101 =(#
b10100101 t(#
b10100101 R)#
b10100101 +*#
b10100101 b*#
b10100101 ;+#
b10100101 w+#
b10100101 P,#
b10100101 )-#
b10100101 `-#
b10100101 >.#
b10100101 u.#
b10100101 N/#
b10100101 '0#
b10100101 c0#
b10100101 <1#
b10100101 s1#
b10100101 L2#
b10100101 *3#
b10100101 a3#
b10100101 :4#
b10100101 q4#
b10100101 O5#
b10100101 (6#
b10100101 _6#
b10100101 87#
b10100101 t7#
b10100101 M8#
b10100101 &9#
b10100101 ]9#
b10100101 ;:#
b10100101 r:#
b10100101 K;#
b10100101 $<#
b10100101 `<#
b10100101 9=#
b10100101 p=#
b10100101 I>#
b10100101 '?#
b10100101 ^?#
b10100101 7@#
b10100101 n@#
b10100101 LA#
b10100101 %B#
b10100101 \B#
b10100101 5C#
b10100101 qC#
b10100101 JD#
b10100101 #E#
b10100101 ZE#
b10100101 8F#
b10100101 oF#
b10100101 HG#
b10100101 !H#
b10100101 ]H#
b10100101 6I#
b10100101 mI#
b10100101 FJ#
b10100101 $K#
b10100101 [K#
b10100101 4L#
b10100101 kL#
b10100101 IM#
b10100101 "N#
b10100101 YN#
b10100101 2O#
b10100101 nO#
b10100101 GP#
b10100101 ~P#
b10100101 WQ#
b10100101 5R#
b10100101 lR#
b10100101 ES#
b10100101 |S#
b10100101 ZT#
b10100101 3U#
b10100101 jU#
b10100101 CV#
b10100101 !W#
b10100101 XW#
b10100101 1X#
b10100101 hX#
b10100101 FY#
b10100101 }Y#
b10100101 VZ#
b10100101 /[#
b10100101 k[#
b10100101 D\#
b10100101 {\#
b10100101 T]#
b10100101 2^#
b10100101 i^#
b10100101 B_#
b10100101 y_#
b10100101 W`#
b10100101 0a#
b10100101 ga#
b10100101 @b#
b10100101 |b#
b10100101 Uc#
b10100101 .d#
b10100101 ed#
b10100101 Ce#
b10100101 ze#
b10100101 Sf#
b10100101 ,g#
b10100101 hg#
b10100101 Ah#
b10100101 xh#
b10100101 Qi#
b10100101 /j#
b10100101 fj#
b10100101 ?k#
b10100101 vk#
b10100101 Tl#
b10100101 -m#
b10100101 dm#
b10100101 =n#
b10100101 yn#
b10100101 Ro#
b10100101 +p#
b10100101 bp#
b10100101 @q#
b10100101 wq#
b10100101 Pr#
b10100101 )s#
b10100101 es#
b10100101 >t#
b10100101 ut#
b10100101 Nu#
b10100101 ,v#
b10100101 cv#
b10100101 <w#
b10100101 sw#
b10100101 Qx#
b10100101 *y#
b10100101 ay#
b10100101 :z#
b10100101 vz#
b10100101 O{#
b10100101 (|#
b10100101 _|#
b10100101 =}#
b10100101 t}#
b10100101 M~#
b10100101 &!$
b10100101 b!$
b10100101 ;"$
b10100101 r"$
b10100101 K#$
b10100101 )$$
b10100101 `$$
b10100101 9%$
b10100101 p%$
b10100101 N&$
b10100101 ''$
b10100101 ^'$
b10100101 7($
b10100101 s($
b10100101 L)$
b10100101 %*$
b10100101 \*$
b10100101 :+$
b10100101 q+$
b10100101 J,$
b10100101 #-$
b10100101 _-$
b10100101 8.$
b10100101 o.$
b10100101 H/$
b10100101 &0$
b10100101 ]0$
b10100101 61$
b10100101 m1$
b10100101 K2$
b10100101 $3$
b10100101 [3$
b10100101 44$
b10100101 p4$
b10100101 I5$
b10100101 "6$
b10100101 Y6$
b10100101 77$
b10100101 n7$
b10100101 G8$
b10100101 ~8$
1*
b1111 %
b1111 ,
b10100101101001011010010110100101 '
b10100101101001011010010110100101 -
b10100101101001011010010110100101 4
b10100101101001011010010110100101 Y#
b10100101101001011010010110100101 ~%
b10100101101001011010010110100101 E(
b10100101101001011010010110100101 j*
b10100101101001011010010110100101 1-
b10100101101001011010010110100101 V/
b10100101101001011010010110100101 {1
b10100101101001011010010110100101 B4
b10100101101001011010010110100101 g6
b10100101101001011010010110100101 .9
b10100101101001011010010110100101 S;
b10100101101001011010010110100101 x=
b10100101101001011010010110100101 ?@
b10100101101001011010010110100101 dB
b10100101101001011010010110100101 +E
b10100101101001011010010110100101 PG
b10100101101001011010010110100101 uI
b10100101101001011010010110100101 <L
b10100101101001011010010110100101 aN
b10100101101001011010010110100101 (Q
b10100101101001011010010110100101 MS
b10100101101001011010010110100101 rU
b10100101101001011010010110100101 9X
b10100101101001011010010110100101 ^Z
b10100101101001011010010110100101 %]
b10100101101001011010010110100101 J_
b10100101101001011010010110100101 oa
b10100101101001011010010110100101 6d
b10100101101001011010010110100101 [f
b10100101101001011010010110100101 "i
b10100101101001011010010110100101 Gk
b10100101101001011010010110100101 lm
b10100101101001011010010110100101 3p
b10100101101001011010010110100101 Xr
b10100101101001011010010110100101 }t
b10100101101001011010010110100101 Dw
b10100101101001011010010110100101 iy
b10100101101001011010010110100101 0|
b10100101101001011010010110100101 U~
b10100101101001011010010110100101 z""
b10100101101001011010010110100101 A%"
b10100101101001011010010110100101 f'"
b10100101101001011010010110100101 -*"
b10100101101001011010010110100101 R,"
b10100101101001011010010110100101 w."
b10100101101001011010010110100101 >1"
b10100101101001011010010110100101 c3"
b10100101101001011010010110100101 *6"
b10100101101001011010010110100101 O8"
b10100101101001011010010110100101 t:"
b10100101101001011010010110100101 ;="
b10100101101001011010010110100101 `?"
b10100101101001011010010110100101 'B"
b10100101101001011010010110100101 LD"
b10100101101001011010010110100101 qF"
b10100101101001011010010110100101 8I"
b10100101101001011010010110100101 ]K"
b10100101101001011010010110100101 $N"
b10100101101001011010010110100101 IP"
b10100101101001011010010110100101 nR"
b10100101101001011010010110100101 5U"
b10100101101001011010010110100101 ZW"
b10100101101001011010010110100101 !Z"
b10100101101001011010010110100101 F\"
b10100101101001011010010110100101 k^"
b10100101101001011010010110100101 2a"
b10100101101001011010010110100101 Wc"
b10100101101001011010010110100101 |e"
b10100101101001011010010110100101 Ch"
b10100101101001011010010110100101 hj"
b10100101101001011010010110100101 /m"
b10100101101001011010010110100101 To"
b10100101101001011010010110100101 yq"
b10100101101001011010010110100101 @t"
b10100101101001011010010110100101 ev"
b10100101101001011010010110100101 ,y"
b10100101101001011010010110100101 Q{"
b10100101101001011010010110100101 v}"
b10100101101001011010010110100101 ="#
b10100101101001011010010110100101 b$#
b10100101101001011010010110100101 )'#
b10100101101001011010010110100101 N)#
b10100101101001011010010110100101 s+#
b10100101101001011010010110100101 :.#
b10100101101001011010010110100101 _0#
b10100101101001011010010110100101 &3#
b10100101101001011010010110100101 K5#
b10100101101001011010010110100101 p7#
b10100101101001011010010110100101 7:#
b10100101101001011010010110100101 \<#
b10100101101001011010010110100101 #?#
b10100101101001011010010110100101 HA#
b10100101101001011010010110100101 mC#
b10100101101001011010010110100101 4F#
b10100101101001011010010110100101 YH#
b10100101101001011010010110100101 ~J#
b10100101101001011010010110100101 EM#
b10100101101001011010010110100101 jO#
b10100101101001011010010110100101 1R#
b10100101101001011010010110100101 VT#
b10100101101001011010010110100101 {V#
b10100101101001011010010110100101 BY#
b10100101101001011010010110100101 g[#
b10100101101001011010010110100101 .^#
b10100101101001011010010110100101 S`#
b10100101101001011010010110100101 xb#
b10100101101001011010010110100101 ?e#
b10100101101001011010010110100101 dg#
b10100101101001011010010110100101 +j#
b10100101101001011010010110100101 Pl#
b10100101101001011010010110100101 un#
b10100101101001011010010110100101 <q#
b10100101101001011010010110100101 as#
b10100101101001011010010110100101 (v#
b10100101101001011010010110100101 Mx#
b10100101101001011010010110100101 rz#
b10100101101001011010010110100101 9}#
b10100101101001011010010110100101 ^!$
b10100101101001011010010110100101 %$$
b10100101101001011010010110100101 J&$
b10100101101001011010010110100101 o($
b10100101101001011010010110100101 6+$
b10100101101001011010010110100101 [-$
b10100101101001011010010110100101 "0$
b10100101101001011010010110100101 G2$
b10100101101001011010010110100101 l4$
b10100101101001011010010110100101 37$
b101 $
b101 +
0(
1&
#60000
0&
#65000
1~1
1W2
103
1g3
019
0h9
099
0E9
0W9
0c9
189
1D9
1V9
1b9
0p9
0|9
00:
0<:
1o9
1{9
1/:
1;:
1y1
0,9
b1011010 69
b10100101 59
b1011010 m9
b10100101 l9
b1111 .
b1111 3
b1111 X#
b1111 }%
b1111 D(
b1111 i*
b1111 0-
b1111 U/
b1111 z1
b1111 A4
b1111 f6
b1111 -9
b1111 R;
b1111 w=
b1111 >@
b1111 cB
b1111 *E
b1111 OG
b1111 tI
b1111 ;L
b1111 `N
b1111 'Q
b1111 LS
b1111 qU
b1111 8X
b1111 ]Z
b1111 $]
b1111 I_
b1111 na
b1111 5d
b1111 Zf
b1111 !i
b1111 Fk
b1111 km
b1111 2p
b1111 Wr
b1111 |t
b1111 Cw
b1111 hy
b1111 /|
b1111 T~
b1111 y""
b1111 @%"
b1111 e'"
b1111 ,*"
b1111 Q,"
b1111 v."
b1111 =1"
b1111 b3"
b1111 )6"
b1111 N8"
b1111 s:"
b1111 :="
b1111 _?"
b1111 &B"
b1111 KD"
b1111 pF"
b1111 7I"
b1111 \K"
b1111 #N"
b1111 HP"
b1111 mR"
b1111 4U"
b1111 YW"
b1111 ~Y"
b1111 E\"
b1111 j^"
b1111 1a"
b1111 Vc"
b1111 {e"
b1111 Bh"
b1111 gj"
b1111 .m"
b1111 So"
b1111 xq"
b1111 ?t"
b1111 dv"
b1111 +y"
b1111 P{"
b1111 u}"
b1111 <"#
b1111 a$#
b1111 ('#
b1111 M)#
b1111 r+#
b1111 9.#
b1111 ^0#
b1111 %3#
b1111 J5#
b1111 o7#
b1111 6:#
b1111 [<#
b1111 "?#
b1111 GA#
b1111 lC#
b1111 3F#
b1111 XH#
b1111 }J#
b1111 DM#
b1111 iO#
b1111 0R#
b1111 UT#
b1111 zV#
b1111 AY#
b1111 f[#
b1111 -^#
b1111 R`#
b1111 wb#
b1111 >e#
b1111 cg#
b1111 *j#
b1111 Ol#
b1111 tn#
b1111 ;q#
b1111 `s#
b1111 'v#
b1111 Lx#
b1111 qz#
b1111 8}#
b1111 ]!$
b1111 $$$
b1111 I&$
b1111 n($
b1111 5+$
b1111 Z-$
b1111 !0$
b1111 F2$
b1111 k4$
b1111 27$
b10000000 /
b1011010 8
b1011010 o
b1011010 H"
b1011010 !#
b1011010 ]#
b1011010 6$
b1011010 m$
b1011010 F%
b1011010 $&
b1011010 [&
b1011010 4'
b1011010 k'
b1011010 I(
b1011010 ")
b1011010 Y)
b1011010 2*
b1011010 n*
b1011010 G+
b1011010 ~+
b1011010 W,
b1011010 5-
b1011010 l-
b1011010 E.
b1011010 |.
b1011010 Z/
b1011010 30
b1011010 j0
b1011010 C1
b1011010 !2
b1011010 X2
b1011010 13
b1011010 h3
b1011010 F4
b1011010 }4
b1011010 V5
b1011010 /6
b1011010 k6
b1011010 D7
b1011010 {7
b1011010 T8
b1011010 29
b1011010 i9
b1011010 B:
b1011010 y:
b1011010 W;
b1011010 0<
b1011010 g<
b1011010 @=
b1011010 |=
b1011010 U>
b1011010 .?
b1011010 e?
b1011010 C@
b1011010 z@
b1011010 SA
b1011010 ,B
b1011010 hB
b1011010 AC
b1011010 xC
b1011010 QD
b1011010 /E
b1011010 fE
b1011010 ?F
b1011010 vF
b1011010 TG
b1011010 -H
b1011010 dH
b1011010 =I
b1011010 yI
b1011010 RJ
b1011010 +K
b1011010 bK
b1011010 @L
b1011010 wL
b1011010 PM
b1011010 )N
b1011010 eN
b1011010 >O
b1011010 uO
b1011010 NP
b1011010 ,Q
b1011010 cQ
b1011010 <R
b1011010 sR
b1011010 QS
b1011010 *T
b1011010 aT
b1011010 :U
b1011010 vU
b1011010 OV
b1011010 (W
b1011010 _W
b1011010 =X
b1011010 tX
b1011010 MY
b1011010 &Z
b1011010 bZ
b1011010 ;[
b1011010 r[
b1011010 K\
b1011010 )]
b1011010 `]
b1011010 9^
b1011010 p^
b1011010 N_
b1011010 '`
b1011010 ^`
b1011010 7a
b1011010 sa
b1011010 Lb
b1011010 %c
b1011010 \c
b1011010 :d
b1011010 qd
b1011010 Je
b1011010 #f
b1011010 _f
b1011010 8g
b1011010 og
b1011010 Hh
b1011010 &i
b1011010 ]i
b1011010 6j
b1011010 mj
b1011010 Kk
b1011010 $l
b1011010 [l
b1011010 4m
b1011010 pm
b1011010 In
b1011010 "o
b1011010 Yo
b1011010 7p
b1011010 np
b1011010 Gq
b1011010 ~q
b1011010 \r
b1011010 5s
b1011010 ls
b1011010 Et
b1011010 #u
b1011010 Zu
b1011010 3v
b1011010 jv
b1011010 Hw
b1011010 !x
b1011010 Xx
b1011010 1y
b1011010 my
b1011010 Fz
b1011010 }z
b1011010 V{
b1011010 4|
b1011010 k|
b1011010 D}
b1011010 {}
b1011010 Y~
b1011010 2!"
b1011010 i!"
b1011010 B""
b1011010 ~""
b1011010 W#"
b1011010 0$"
b1011010 g$"
b1011010 E%"
b1011010 |%"
b1011010 U&"
b1011010 .'"
b1011010 j'"
b1011010 C("
b1011010 z("
b1011010 S)"
b1011010 1*"
b1011010 h*"
b1011010 A+"
b1011010 x+"
b1011010 V,"
b1011010 /-"
b1011010 f-"
b1011010 ?."
b1011010 {."
b1011010 T/"
b1011010 -0"
b1011010 d0"
b1011010 B1"
b1011010 y1"
b1011010 R2"
b1011010 +3"
b1011010 g3"
b1011010 @4"
b1011010 w4"
b1011010 P5"
b1011010 .6"
b1011010 e6"
b1011010 >7"
b1011010 u7"
b1011010 S8"
b1011010 ,9"
b1011010 c9"
b1011010 <:"
b1011010 x:"
b1011010 Q;"
b1011010 *<"
b1011010 a<"
b1011010 ?="
b1011010 v="
b1011010 O>"
b1011010 (?"
b1011010 d?"
b1011010 =@"
b1011010 t@"
b1011010 MA"
b1011010 +B"
b1011010 bB"
b1011010 ;C"
b1011010 rC"
b1011010 PD"
b1011010 )E"
b1011010 `E"
b1011010 9F"
b1011010 uF"
b1011010 NG"
b1011010 'H"
b1011010 ^H"
b1011010 <I"
b1011010 sI"
b1011010 LJ"
b1011010 %K"
b1011010 aK"
b1011010 :L"
b1011010 qL"
b1011010 JM"
b1011010 (N"
b1011010 _N"
b1011010 8O"
b1011010 oO"
b1011010 MP"
b1011010 &Q"
b1011010 ]Q"
b1011010 6R"
b1011010 rR"
b1011010 KS"
b1011010 $T"
b1011010 [T"
b1011010 9U"
b1011010 pU"
b1011010 IV"
b1011010 "W"
b1011010 ^W"
b1011010 7X"
b1011010 nX"
b1011010 GY"
b1011010 %Z"
b1011010 \Z"
b1011010 5["
b1011010 l["
b1011010 J\"
b1011010 #]"
b1011010 Z]"
b1011010 3^"
b1011010 o^"
b1011010 H_"
b1011010 !`"
b1011010 X`"
b1011010 6a"
b1011010 ma"
b1011010 Fb"
b1011010 }b"
b1011010 [c"
b1011010 4d"
b1011010 kd"
b1011010 De"
b1011010 "f"
b1011010 Yf"
b1011010 2g"
b1011010 ig"
b1011010 Gh"
b1011010 ~h"
b1011010 Wi"
b1011010 0j"
b1011010 lj"
b1011010 Ek"
b1011010 |k"
b1011010 Ul"
b1011010 3m"
b1011010 jm"
b1011010 Cn"
b1011010 zn"
b1011010 Xo"
b1011010 1p"
b1011010 hp"
b1011010 Aq"
b1011010 }q"
b1011010 Vr"
b1011010 /s"
b1011010 fs"
b1011010 Dt"
b1011010 {t"
b1011010 Tu"
b1011010 -v"
b1011010 iv"
b1011010 Bw"
b1011010 yw"
b1011010 Rx"
b1011010 0y"
b1011010 gy"
b1011010 @z"
b1011010 wz"
b1011010 U{"
b1011010 .|"
b1011010 e|"
b1011010 >}"
b1011010 z}"
b1011010 S~"
b1011010 ,!#
b1011010 c!#
b1011010 A"#
b1011010 x"#
b1011010 Q##
b1011010 *$#
b1011010 f$#
b1011010 ?%#
b1011010 v%#
b1011010 O&#
b1011010 -'#
b1011010 d'#
b1011010 =(#
b1011010 t(#
b1011010 R)#
b1011010 +*#
b1011010 b*#
b1011010 ;+#
b1011010 w+#
b1011010 P,#
b1011010 )-#
b1011010 `-#
b1011010 >.#
b1011010 u.#
b1011010 N/#
b1011010 '0#
b1011010 c0#
b1011010 <1#
b1011010 s1#
b1011010 L2#
b1011010 *3#
b1011010 a3#
b1011010 :4#
b1011010 q4#
b1011010 O5#
b1011010 (6#
b1011010 _6#
b1011010 87#
b1011010 t7#
b1011010 M8#
b1011010 &9#
b1011010 ]9#
b1011010 ;:#
b1011010 r:#
b1011010 K;#
b1011010 $<#
b1011010 `<#
b1011010 9=#
b1011010 p=#
b1011010 I>#
b1011010 '?#
b1011010 ^?#
b1011010 7@#
b1011010 n@#
b1011010 LA#
b1011010 %B#
b1011010 \B#
b1011010 5C#
b1011010 qC#
b1011010 JD#
b1011010 #E#
b1011010 ZE#
b1011010 8F#
b1011010 oF#
b1011010 HG#
b1011010 !H#
b1011010 ]H#
b1011010 6I#
b1011010 mI#
b1011010 FJ#
b1011010 $K#
b1011010 [K#
b1011010 4L#
b1011010 kL#
b1011010 IM#
b1011010 "N#
b1011010 YN#
b1011010 2O#
b1011010 nO#
b1011010 GP#
b1011010 ~P#
b1011010 WQ#
b1011010 5R#
b1011010 lR#
b1011010 ES#
b1011010 |S#
b1011010 ZT#
b1011010 3U#
b1011010 jU#
b1011010 CV#
b1011010 !W#
b1011010 XW#
b1011010 1X#
b1011010 hX#
b1011010 FY#
b1011010 }Y#
b1011010 VZ#
b1011010 /[#
b1011010 k[#
b1011010 D\#
b1011010 {\#
b1011010 T]#
b1011010 2^#
b1011010 i^#
b1011010 B_#
b1011010 y_#
b1011010 W`#
b1011010 0a#
b1011010 ga#
b1011010 @b#
b1011010 |b#
b1011010 Uc#
b1011010 .d#
b1011010 ed#
b1011010 Ce#
b1011010 ze#
b1011010 Sf#
b1011010 ,g#
b1011010 hg#
b1011010 Ah#
b1011010 xh#
b1011010 Qi#
b1011010 /j#
b1011010 fj#
b1011010 ?k#
b1011010 vk#
b1011010 Tl#
b1011010 -m#
b1011010 dm#
b1011010 =n#
b1011010 yn#
b1011010 Ro#
b1011010 +p#
b1011010 bp#
b1011010 @q#
b1011010 wq#
b1011010 Pr#
b1011010 )s#
b1011010 es#
b1011010 >t#
b1011010 ut#
b1011010 Nu#
b1011010 ,v#
b1011010 cv#
b1011010 <w#
b1011010 sw#
b1011010 Qx#
b1011010 *y#
b1011010 ay#
b1011010 :z#
b1011010 vz#
b1011010 O{#
b1011010 (|#
b1011010 _|#
b1011010 =}#
b1011010 t}#
b1011010 M~#
b1011010 &!$
b1011010 b!$
b1011010 ;"$
b1011010 r"$
b1011010 K#$
b1011010 )$$
b1011010 `$$
b1011010 9%$
b1011010 p%$
b1011010 N&$
b1011010 ''$
b1011010 ^'$
b1011010 7($
b1011010 s($
b1011010 L)$
b1011010 %*$
b1011010 \*$
b1011010 :+$
b1011010 q+$
b1011010 J,$
b1011010 #-$
b1011010 _-$
b1011010 8.$
b1011010 o.$
b1011010 H/$
b1011010 &0$
b1011010 ]0$
b1011010 61$
b1011010 m1$
b1011010 K2$
b1011010 $3$
b1011010 [3$
b1011010 44$
b1011010 p4$
b1011010 I5$
b1011010 "6$
b1011010 Y6$
b1011010 77$
b1011010 n7$
b1011010 G8$
b1011010 ~8$
b1011010010110100101101001011010 '
b1011010010110100101101001011010 -
b1011010010110100101101001011010 4
b1011010010110100101101001011010 Y#
b1011010010110100101101001011010 ~%
b1011010010110100101101001011010 E(
b1011010010110100101101001011010 j*
b1011010010110100101101001011010 1-
b1011010010110100101101001011010 V/
b1011010010110100101101001011010 {1
b1011010010110100101101001011010 B4
b1011010010110100101101001011010 g6
b1011010010110100101101001011010 .9
b1011010010110100101101001011010 S;
b1011010010110100101101001011010 x=
b1011010010110100101101001011010 ?@
b1011010010110100101101001011010 dB
b1011010010110100101101001011010 +E
b1011010010110100101101001011010 PG
b1011010010110100101101001011010 uI
b1011010010110100101101001011010 <L
b1011010010110100101101001011010 aN
b1011010010110100101101001011010 (Q
b1011010010110100101101001011010 MS
b1011010010110100101101001011010 rU
b1011010010110100101101001011010 9X
b1011010010110100101101001011010 ^Z
b1011010010110100101101001011010 %]
b1011010010110100101101001011010 J_
b1011010010110100101101001011010 oa
b1011010010110100101101001011010 6d
b1011010010110100101101001011010 [f
b1011010010110100101101001011010 "i
b1011010010110100101101001011010 Gk
b1011010010110100101101001011010 lm
b1011010010110100101101001011010 3p
b1011010010110100101101001011010 Xr
b1011010010110100101101001011010 }t
b1011010010110100101101001011010 Dw
b1011010010110100101101001011010 iy
b1011010010110100101101001011010 0|
b1011010010110100101101001011010 U~
b1011010010110100101101001011010 z""
b1011010010110100101101001011010 A%"
b1011010010110100101101001011010 f'"
b1011010010110100101101001011010 -*"
b1011010010110100101101001011010 R,"
b1011010010110100101101001011010 w."
b1011010010110100101101001011010 >1"
b1011010010110100101101001011010 c3"
b1011010010110100101101001011010 *6"
b1011010010110100101101001011010 O8"
b1011010010110100101101001011010 t:"
b1011010010110100101101001011010 ;="
b1011010010110100101101001011010 `?"
b1011010010110100101101001011010 'B"
b1011010010110100101101001011010 LD"
b1011010010110100101101001011010 qF"
b1011010010110100101101001011010 8I"
b1011010010110100101101001011010 ]K"
b1011010010110100101101001011010 $N"
b1011010010110100101101001011010 IP"
b1011010010110100101101001011010 nR"
b1011010010110100101101001011010 5U"
b1011010010110100101101001011010 ZW"
b1011010010110100101101001011010 !Z"
b1011010010110100101101001011010 F\"
b1011010010110100101101001011010 k^"
b1011010010110100101101001011010 2a"
b1011010010110100101101001011010 Wc"
b1011010010110100101101001011010 |e"
b1011010010110100101101001011010 Ch"
b1011010010110100101101001011010 hj"
b1011010010110100101101001011010 /m"
b1011010010110100101101001011010 To"
b1011010010110100101101001011010 yq"
b1011010010110100101101001011010 @t"
b1011010010110100101101001011010 ev"
b1011010010110100101101001011010 ,y"
b1011010010110100101101001011010 Q{"
b1011010010110100101101001011010 v}"
b1011010010110100101101001011010 ="#
b1011010010110100101101001011010 b$#
b1011010010110100101101001011010 )'#
b1011010010110100101101001011010 N)#
b1011010010110100101101001011010 s+#
b1011010010110100101101001011010 :.#
b1011010010110100101101001011010 _0#
b1011010010110100101101001011010 &3#
b1011010010110100101101001011010 K5#
b1011010010110100101101001011010 p7#
b1011010010110100101101001011010 7:#
b1011010010110100101101001011010 \<#
b1011010010110100101101001011010 #?#
b1011010010110100101101001011010 HA#
b1011010010110100101101001011010 mC#
b1011010010110100101101001011010 4F#
b1011010010110100101101001011010 YH#
b1011010010110100101101001011010 ~J#
b1011010010110100101101001011010 EM#
b1011010010110100101101001011010 jO#
b1011010010110100101101001011010 1R#
b1011010010110100101101001011010 VT#
b1011010010110100101101001011010 {V#
b1011010010110100101101001011010 BY#
b1011010010110100101101001011010 g[#
b1011010010110100101101001011010 .^#
b1011010010110100101101001011010 S`#
b1011010010110100101101001011010 xb#
b1011010010110100101101001011010 ?e#
b1011010010110100101101001011010 dg#
b1011010010110100101101001011010 +j#
b1011010010110100101101001011010 Pl#
b1011010010110100101101001011010 un#
b1011010010110100101101001011010 <q#
b1011010010110100101101001011010 as#
b1011010010110100101101001011010 (v#
b1011010010110100101101001011010 Mx#
b1011010010110100101101001011010 rz#
b1011010010110100101101001011010 9}#
b1011010010110100101101001011010 ^!$
b1011010010110100101101001011010 %$$
b1011010010110100101101001011010 J&$
b1011010010110100101101001011010 o($
b1011010010110100101101001011010 6+$
b1011010010110100101101001011010 [-$
b1011010010110100101101001011010 "0$
b1011010010110100101101001011010 G2$
b1011010010110100101101001011010 l4$
b1011010010110100101101001011010 37$
b111 $
b111 +
1*
1&
#70000
0&
#75000
0u3
0#4
0)4
054
1t3
1"4
1(4
144
0>3
0J3
0P3
0\3
1=3
1I3
1O3
1[3
0e2
0q2
0w2
0%3
1d2
1p2
1v2
1$3
0.2
0:2
0@2
0L2
1-2
192
1?2
1K2
b10000000 /
b10100101 l3
b1011010 k3
b10100101 53
b1011010 43
b10100101 \2
b1011010 [2
b10100101 %2
b1011010 $2
0)2
0/2
052
0;2
0A2
0G2
0M2
b0 "2
b0 #2
0S2
0`2
0f2
0l2
0r2
0x2
0~2
0&3
b0 Y2
b0 Z2
0,3
093
0?3
0E3
0K3
0Q3
0W3
0]3
b0 23
b0 33
0c3
0p3
0v3
0|3
0$4
0*4
004
064
b0 |1
b0 i3
b0 j3
0<4
1(
b101 $
b101 +
0*
1&
#80000
0&
#85000
b10000000 /
b0 !
b0 0
b111 $
b111 +
1(
1&
#90000
0&
#95000
b10000000 /
z)2
z/2
z52
z;2
zA2
zG2
zM2
bz "2
bz #2
zS2
z`2
zf2
zl2
zr2
zx2
z~2
z&3
bz Y2
bz Z2
z,3
z93
z?3
zE3
zK3
zQ3
zW3
z]3
bz 23
bz 33
zc3
zp3
zv3
z|3
z$4
z*4
z04
z64
bz |1
bz i3
bz j3
z<4
0(
1&
