VPR FPGA Placement and Routing.
Version: 8.1.0-dev+220fa98c0
Revision: v8.0.0-5289-g220fa98c0
Compiled: 2022-03-13T10:00:17
Compiler: GNU 7.5.0 on Linux-4.15.0-167-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/kunalg123/Desktop/vtr-verilog-to-routing/vpr/vpr /home/kunalg123/Desktop/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml /home/kunalg123/Desktop/vtr-verilog-to-routing/vtr_flow/benchmarks/blif/tseng.blif --route_chan_width 100 --disp on


Architecture file: /home/kunalg123/Desktop/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: tseng

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 14.8 MiB, delta_rss +1.4 MiB)

Timing analysis: ON
Circuit netlist file: tseng.net
Circuit placement file: tseng.place
Circuit routing file: tseng.route
Circuit SDC file: tseng.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 21.2 MiB, delta_rss +6.5 MiB)
Circuit file: /home/kunalg123/Desktop/vtr-verilog-to-routing/vtr_flow/benchmarks/blif/tseng.blif
# Load circuit
# Load circuit took 0.02 seconds (max_rss 23.6 MiB, delta_rss +2.3 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 23.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 23.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1605
    .input :      52
    .latch :     385
    .output:     122
    6-LUT  :    1046
  Nets  : 1483
    Avg Fanout:     3.1
    Max Fanout:   388.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 6012
  Timing Graph Edges: 8936
  Timing Graph Levels: 30
# Build Timing Graph took 0.01 seconds (max_rss 24.4 MiB, delta_rss +0.8 MiB)
Netlist contains 1 clocks
  Netlist Clock 'pclk' Fanout: 385 pins (6.4%), 385 blocks (24.0%)
# Load Timing Constraints

SDC file 'tseng.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'pclk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'pclk' Source: 'pclk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 24.4 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/home/kunalg123/Desktop/vtr-verilog-to-routing/vtr_flow/benchmarks/blif/tseng.blif'.

After removing unused inputs...
	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    48/1221      3%                            3     5 x 5     
    96/1221      7%                            5     5 x 5     
   144/1221     11%                            8     6 x 6     
   192/1221     15%                           10     6 x 6     
   240/1221     19%                           12     6 x 6     
   288/1221     23%                           15     7 x 7     
   336/1221     27%                           17     7 x 7     
   384/1221     31%                           20     7 x 7     
   432/1221     35%                           22     8 x 8     
   480/1221     39%                           24     8 x 8     
   528/1221     43%                           27     9 x 9     
   576/1221     47%                           29     9 x 9     
   624/1221     51%                           32     9 x 9     
   672/1221     55%                           34     9 x 9     
   720/1221     58%                           36    10 x 10    
   768/1221     62%                           39    10 x 10    
   816/1221     66%                           41    10 x 10    
   864/1221     70%                           44    10 x 10    
   912/1221     74%                           46    10 x 10    
   960/1221     78%                           48    10 x 10    
  1008/1221     82%                           52    11 x 11    
  1056/1221     86%                           64    11 x 11    
  1104/1221     90%                          112    11 x 11    
  1152/1221     94%                          160    11 x 11    
  1200/1221     98%                          208    11 x 11    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 525
  LEs used for logic and registers    : 347
  LEs used for logic only             : 178
  LEs used for registers only         : 0

Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        174                               0.701149                     0.298851   
       clb         56                                22.6786                      9.23214   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 914 out of 1483 nets, 569 nets not absorbed.
Incr Slack updates 1 in 0.000208846 sec
Full Max Req/Worst Slack updates 1 in 2.4592e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000262549 sec
FPGA sized to 11 x 11 (auto)
Device Utilization: 0.64 (target 1.00)
	Block Utilization: 0.60 Type: io
	Block Utilization: 0.89 Type: clb


Netlist conversion complete.

# Packing took 1.32 seconds (max_rss 34.3 MiB, delta_rss +9.9 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'tseng.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.149869 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.16 seconds (max_rss 34.6 MiB, delta_rss +0.3 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 174
   inpad          : 52
   outpad         : 122
  clb             : 56
   fle            : 525
    lut5inter     : 525
     ble5         : 1047
      flut5       : 1047
       lut5       : 1046
        lut       : 1046
       ff         : 385

# Create Device
## Build Device Grid
FPGA sized to 11 x 11: 121 grid tiles (auto)

Resource usage...
	Netlist
		174	blocks of type: io
	Architecture
		288	blocks of type: io
	Netlist
		56	blocks of type: clb
	Architecture
		63	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		2	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		1	blocks of type: memory

Device Utilization: 0.64 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.60 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.89 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 34.6 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
Warning 4: in check_rr_node: RR node: 580 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:580 side: (RIGHT,) (1,1) has no out-going edges.
Warning 5: in check_rr_node: RR node: 2012 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:2012 side: (RIGHT,) (3,1) has no out-going edges.
Warning 6: in check_rr_node: RR node: 3026 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:3026 side: (RIGHT,) (4,1) has no out-going edges.
Warning 7: in check_rr_node: RR node: 4040 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:4040 side: (RIGHT,) (5,1) has no out-going edges.
Warning 8: in check_rr_node: RR node: 5726 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:5726 side: (RIGHT,) (7,1) has no out-going edges.
Warning 9: in check_rr_node: RR node: 6740 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:6740 side: (RIGHT,) (8,1) has no out-going edges.
Warning 10: in check_rr_node: RR node: 7754 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:7754 side: (RIGHT,) (9,1) has no out-going edges.
## Build routing resource graph took 0.09 seconds (max_rss 34.8 MiB, delta_rss +0.2 MiB)
  RR Graph Nodes: 15052
  RR Graph Edges: 114130
# Create Device took 0.09 seconds (max_rss 34.8 MiB, delta_rss +0.2 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.16 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.16 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.01 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.01 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
## Initial Placement took 0.00 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)

There are 1338 point to point connections in this circuit.


Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 61.1074 td_cost: 1.57324e-07
Initial placement estimated Critical Path Delay (CPD): 7.38885 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1053.9 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -7.38885 ns

Initial placement estimated setup slack histogram:
[ -7.4e-09: -6.7e-09)  15 (  3.0%) |***
[ -6.7e-09: -6.1e-09)   7 (  1.4%) |*
[ -6.1e-09: -5.4e-09)  12 (  2.4%) |**
[ -5.4e-09: -4.7e-09)   7 (  1.4%) |*
[ -4.7e-09: -4.1e-09)   8 (  1.6%) |*
[ -4.1e-09: -3.4e-09)   7 (  1.4%) |*
[ -3.4e-09: -2.7e-09)  23 (  4.5%) |****
[ -2.7e-09: -2.1e-09)  20 (  3.9%) |***
[ -2.1e-09: -1.4e-09) 273 ( 53.8%) |***********************************************
[ -1.4e-09: -7.5e-10) 135 ( 26.6%) |***********************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 704
Warning 11: Starting t: 228 of 230 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.9e-01   1.023      58.77 1.6025e-07   6.904     -1e+03   -6.904   0.997  0.0227   10.0     1.00       704  0.200
   2    0.0 2.0e-01   0.996      59.78 1.4797e-07   7.800  -1.05e+03   -7.800   0.997  0.0142   10.0     1.00      1408  0.500
   3    0.0 9.9e-02   1.000      59.28 1.5842e-07   7.161   -1.1e+03   -7.161   0.990  0.0181   10.0     1.00      2112  0.500
   4    0.0 4.9e-02   0.956      57.19 1.4784e-07   7.326  -1.04e+03   -7.326   0.973  0.0224   10.0     1.00      2816  0.500
   5    0.0 2.5e-02   1.001      57.74 1.4912e-07   7.352  -1.04e+03   -7.352   0.969  0.0245   10.0     1.00      3520  0.500
   6    0.0 1.2e-02   0.972      55.57 1.5456e-07   6.734       -993   -6.734   0.945  0.0181   10.0     1.00      4224  0.500
   7    0.0 1.1e-02   1.029      57.46 1.5102e-07   7.237  -1.06e+03   -7.237   0.936  0.0283   10.0     1.00      4928  0.900
   8    0.0 1.0e-02   0.941      55.40 1.4763e-07   6.952  -1.04e+03   -6.952   0.920  0.0322   10.0     1.00      5632  0.900
   9    0.0 9.0e-03   0.990      55.16 1.5246e-07   6.357       -987   -6.357   0.905  0.0119   10.0     1.00      6336  0.900
  10    0.0 8.1e-03   0.978      53.63 1.3598e-07   7.223       -976   -7.223   0.862  0.0249   10.0     1.00      7040  0.900
  11    0.0 7.3e-03   0.994      54.30 1.3652e-07   6.975       -952   -6.975   0.889  0.0144   10.0     1.00      7744  0.900
  12    0.0 6.6e-03   0.988      52.66 1.3508e-07   6.918  -1.02e+03   -6.918   0.849  0.0078   10.0     1.00      8448  0.900
  13    0.0 5.9e-03   0.987      52.17 1.3463e-07   6.651       -986   -6.651   0.865  0.0218   10.0     1.00      9152  0.900
  14    0.0 5.3e-03   1.013      51.94 1.3901e-07   6.325       -972   -6.325   0.831  0.0179   10.0     1.00      9856  0.900
  15    0.0 4.8e-03   0.981      49.47 1.4024e-07   6.127       -930   -6.127   0.791  0.0101   10.0     1.00     10560  0.900
  16    0.0 4.5e-03   0.992      49.63 1.4058e-07   6.095       -957   -6.095   0.825  0.0182   10.0     1.00     11264  0.950
  17    0.0 4.1e-03   0.999      49.43 1.4267e-07   5.885       -948   -5.885   0.815  0.0161   10.0     1.00     11968  0.900
  18    0.0 3.7e-03   0.983      48.79 1.3719e-07   6.100       -984   -6.100   0.766  0.0109   10.0     1.00     12672  0.900
  19    0.0 3.5e-03   0.986      47.78 1.3769e-07   5.984       -943   -5.984   0.766  0.0092   10.0     1.00     13376  0.950
  20    0.0 3.3e-03   0.994      47.39 1.3594e-07   6.010       -992   -6.010   0.757  0.0167   10.0     1.00     14080  0.950
  21    0.0 3.2e-03   1.004      48.81 1.4035e-07   6.043       -942   -6.043   0.768  0.0075   10.0     1.00     14784  0.950
  22    0.0 3.0e-03   0.974      48.30 1.3585e-07   6.241       -957   -6.241   0.778  0.0072   10.0     1.00     15488  0.950
  23    0.0 2.8e-03   0.984      48.10 1.3798e-07   6.010       -969   -6.010   0.780  0.0150   10.0     1.00     16192  0.950
  24    0.0 2.7e-03   0.999      47.13 1.3072e-07   6.153       -953   -6.153   0.760  0.0090   10.0     1.00     16896  0.950
  25    0.0 2.6e-03   0.973      45.65 1.2687e-07   6.266       -955   -6.266   0.734  0.0142   10.0     1.00     17600  0.950
  26    0.0 2.4e-03   0.979      44.70 1.2575e-07   6.178       -943   -6.178   0.751  0.0099   10.0     1.00     18304  0.950
  27    0.0 2.3e-03   1.006      44.59 1.2513e-07   6.162       -944   -6.162   0.707  0.0071   10.0     1.00     19008  0.950
  28    0.0 2.2e-03   0.993      44.07 1.2249e-07   6.261       -947   -6.261   0.710  0.0066   10.0     1.00     19712  0.950
  29    0.0 2.1e-03   0.994      43.93 1.2415e-07   6.163       -968   -6.163   0.678  0.0060   10.0     1.00     20416  0.950
  30    0.0 2.0e-03   1.002      43.74 1.2532e-07   6.026       -959   -6.026   0.659  0.0078   10.0     1.00     21120  0.950
  31    0.0 1.9e-03   1.010      43.71 1.2452e-07   6.026       -962   -6.026   0.683  0.0078   10.0     1.00     21824  0.950
  32    0.0 1.8e-03   1.000      43.60 1.2301e-07   6.085       -951   -6.085   0.678  0.0058   10.0     1.00     22528  0.950
  33    0.0 1.7e-03   0.996      43.54 1.221e-07    6.155       -919   -6.155   0.682  0.0060   10.0     1.00     23232  0.950
  34    0.0 1.6e-03   0.982      42.92 1.1897e-07   6.086       -931   -6.086   0.668  0.0081   10.0     1.00     23936  0.950
  35    0.0 1.5e-03   1.008      42.95 1.2184e-07   5.883       -916   -5.883   0.676  0.0040   10.0     1.00     24640  0.950
  36    0.0 1.5e-03   0.999      42.67 1.2344e-07   5.882       -914   -5.882   0.622  0.0055   10.0     1.00     25344  0.950
  37    0.0 1.4e-03   0.992      42.38 1.2049e-07   5.937       -914   -5.937   0.622  0.0035   10.0     1.00     26048  0.950
  38    0.0 1.3e-03   1.000      42.46 1.1956e-07   5.940       -930   -5.940   0.601  0.0033   10.0     1.00     26752  0.950
  39    0.0 1.3e-03   1.005      42.58 1.2055e-07   5.872       -908   -5.872   0.607  0.0029   10.0     1.00     27456  0.950
  40    0.0 1.2e-03   0.986      41.98 1.1992e-07   5.872       -914   -5.872   0.598  0.0057   10.0     1.00     28160  0.950
  41    0.0 1.1e-03   0.993      41.19 1.1871e-07   5.872       -916   -5.872   0.609  0.0045   10.0     1.00     28864  0.950
  42    0.0 1.1e-03   0.995      40.74 1.1963e-07   5.872       -916   -5.872   0.575  0.0046   10.0     1.00     29568  0.950
  43    0.0 1.0e-03   1.003      40.71 1.2006e-07   5.872       -947   -5.872   0.537  0.0026   10.0     1.00     30272  0.950
  44    0.0 9.7e-04   0.993      40.60 1.198e-07    5.872       -938   -5.872   0.564  0.0035   10.0     1.00     30976  0.950
  45    0.0 9.2e-04   0.991      40.29 1.2044e-07   5.872       -939   -5.872   0.531  0.0047   10.0     1.00     31680  0.950
  46    0.0 8.8e-04   0.997      40.37 1.1973e-07   5.819       -919   -5.819   0.511  0.0036   10.0     1.00     32384  0.950
  47    0.0 8.3e-04   0.995      40.51 1.2022e-07   5.819       -917   -5.819   0.553  0.0035   10.0     1.00     33088  0.950
  48    0.0 7.9e-04   0.998      40.10 1.2061e-07   5.819       -938   -5.819   0.496  0.0039   10.0     1.00     33792  0.950
  49    0.0 7.5e-04   1.005      39.97 1.2043e-07   5.819       -911   -5.819   0.494  0.0035   10.0     1.00     34496  0.950
  50    0.0 7.1e-04   0.994      39.87 1.1703e-07   5.954       -906   -5.954   0.480  0.0057   10.0     1.00     35200  0.950
  51    0.0 6.8e-04   0.999      39.77 1.1582e-07   5.954       -908   -5.954   0.457  0.0033   10.0     1.00     35904  0.950
  52    0.0 6.4e-04   0.991      39.45 1.1655e-07   5.954       -913   -5.954   0.489  0.0035   10.0     1.00     36608  0.950
  53    0.0 6.1e-04   0.993      39.25 1.1706e-07   5.954       -933   -5.954   0.484  0.0038   10.0     1.00     37312  0.950
  54    0.0 5.8e-04   0.992      39.13 1.1602e-07   5.954       -911   -5.954   0.442  0.0048   10.0     1.00     38016  0.950
  55    0.0 5.5e-04   0.996      38.67 1.168e-07    5.831       -900   -5.831   0.423  0.0022   10.0     1.00     38720  0.950
  56    0.0 5.2e-04   0.995      38.41 1.0521e-07   5.786       -903   -5.786   0.412  0.0030    9.8     1.13     39424  0.950
  57    0.0 5.0e-04   0.998      38.15 8.7204e-08   5.812       -908   -5.812   0.413  0.0042    9.6     1.34     40128  0.950
  58    0.0 4.7e-04   0.998      38.59 7.2669e-08   5.927       -896   -5.927   0.422  0.0029    9.3     1.54     40832  0.950
  59    0.0 4.5e-04   1.000      39.07 6.601e-08    5.927       -931   -5.927   0.447  0.0013    9.1     1.67     41536  0.950
  60    0.0 4.3e-04   0.999      38.96 6.9784e-08   5.900       -945   -5.900   0.375  0.0030    9.2     1.62     42240  0.950
  61    0.0 4.1e-04   0.994      38.54 5.0751e-08   5.900       -899   -5.900   0.429  0.0040    8.6     2.09     42944  0.950
  62    0.0 3.9e-04   0.998      38.40 4.8999e-08   5.900       -938   -5.900   0.406  0.0038    8.5     2.16     43648  0.950
  63    0.0 3.7e-04   0.995      38.65 4.3426e-08   5.900       -930   -5.900   0.406  0.0045    8.2     2.38     44352  0.950
  64    0.0 3.5e-04   0.992      38.02 3.8379e-08   5.900       -912   -5.900   0.386  0.0039    7.9     2.60     45056  0.950
  65    0.0 3.3e-04   0.998      37.69 3.3692e-08   5.856       -925   -5.856   0.349  0.0020    7.5     2.93     45760  0.950
  66    0.0 3.1e-04   1.000      37.55 2.781e-08    5.856       -936   -5.856   0.376  0.0027    6.8     3.46     46464  0.950
  67    0.0 3.0e-04   0.999      37.45 2.4801e-08   5.856       -900   -5.856   0.322  0.0009    6.4     3.80     47168  0.950
  68    0.0 2.8e-04   0.995      37.35 2.126e-08    5.856       -924   -5.856   0.294  0.0029    5.6     4.38     47872  0.950
  69    0.0 2.7e-04   0.997      37.12 1.8404e-08   5.856       -900   -5.856   0.330  0.0021    4.8     5.02     48576  0.950
  70    0.0 2.6e-04   1.000      37.14 1.6978e-08   5.856       -901   -5.856   0.330  0.0030    4.3     5.44     49280  0.950
  71    0.0 2.4e-04   0.999      36.82 1.5914e-08   5.856       -912   -5.856   0.320  0.0008    3.8     5.81     49984  0.950
  72    0.0 2.3e-04   0.998      36.69 1.5033e-08   5.856       -909   -5.856   0.312  0.0011    3.4     6.17     50688  0.950
  73    0.0 2.2e-04   0.998      36.47 1.4318e-08   5.856       -881   -5.856   0.307  0.0011    2.9     6.50     51392  0.950
  74    0.0 2.1e-04   0.999      36.36 1.3766e-08   5.856       -899   -5.856   0.290  0.0020    2.5     6.80     52096  0.950
  75    0.0 2.0e-04   0.999      36.48 1.3105e-08   5.856       -897   -5.856   0.317  0.0034    2.2     7.10     52800  0.950
  76    0.0 1.9e-04   0.998      36.55 1.4307e-08   5.670       -875   -5.670   0.352  0.0015    1.9     7.31     53504  0.950
  77    0.0 1.8e-04   0.996      35.98 1.4106e-08   5.670       -902   -5.670   0.294  0.0021    1.7     7.44     54208  0.950
  78    0.0 1.7e-04   0.999      35.74 1.3804e-08   5.670       -918   -5.670   0.301  0.0006    1.5     7.63     54912  0.950
  79    0.0 1.6e-04   1.000      35.83 1.3552e-08   5.670       -895   -5.670   0.293  0.0008    1.3     7.79     55616  0.950
  80    0.0 1.5e-04   0.999      35.75 1.3368e-08   5.670       -895   -5.670   0.287  0.0010    1.1     7.94     56320  0.950
  81    0.0 1.5e-04   1.002      35.88 1.3301e-08   5.670       -918   -5.670   0.305  0.0006    1.0     8.00     57024  0.950
  82    0.0 1.4e-04   0.997      35.73 1.3304e-08   5.670       -892   -5.670   0.297  0.0010    1.0     8.00     57728  0.950
  83    0.0 1.3e-04   1.000      35.63 1.3305e-08   5.670       -894   -5.670   0.304  0.0005    1.0     8.00     58432  0.950
  84    0.0 1.2e-04   0.999      35.52 1.3309e-08   5.670       -894   -5.670   0.270  0.0009    1.0     8.00     59136  0.950
  85    0.0 1.2e-04   1.000      35.45 1.3296e-08   5.670       -894   -5.670   0.280  0.0005    1.0     8.00     59840  0.950
  86    0.0 1.1e-04   1.000      35.42 1.3292e-08   5.670       -895   -5.670   0.254  0.0005    1.0     8.00     60544  0.950
  87    0.0 1.1e-04   0.999      35.32 1.3296e-08   5.670       -894   -5.670   0.249  0.0008    1.0     8.00     61248  0.950
  88    0.0 1.0e-04   0.999      35.21 1.3296e-08   5.670       -895   -5.670   0.244  0.0007    1.0     8.00     61952  0.950
  89    0.0 9.6e-05   0.999      35.11 1.3307e-08   5.670       -894   -5.670   0.237  0.0005    1.0     8.00     62656  0.950
  90    0.0 9.2e-05   1.000      35.03 1.3315e-08   5.670       -892   -5.670   0.197  0.0004    1.0     8.00     63360  0.950
  91    0.0 8.7e-05   1.000      35.07 1.3302e-08   5.670       -891   -5.670   0.230  0.0002    1.0     8.00     64064  0.950
  92    0.0 8.3e-05   1.000      35.06 1.3294e-08   5.670       -892   -5.670   0.203  0.0002    1.0     8.00     64768  0.950
  93    0.0 7.9e-05   1.000      35.03 1.3295e-08   5.670       -887   -5.670   0.214  0.0004    1.0     8.00     65472  0.950
  94    0.0 7.5e-05   0.999      34.95 1.3292e-08   5.670       -869   -5.670   0.196  0.0005    1.0     8.00     66176  0.950
  95    0.0 7.1e-05   1.000      34.83 1.3292e-08   5.670       -869   -5.670   0.202  0.0005    1.0     8.00     66880  0.950
  96    0.0 6.7e-05   1.001      34.83 1.3293e-08   5.670       -886   -5.670   0.178  0.0003    1.0     8.00     67584  0.950
  97    0.0 6.4e-05   0.999      34.76 1.3292e-08   5.670       -869   -5.670   0.226  0.0002    1.0     8.00     68288  0.950
  98    0.0 6.1e-05   1.000      34.72 1.3293e-08   5.670       -886   -5.670   0.197  0.0004    1.0     8.00     68992  0.950
  99    0.0 5.8e-05   1.000      34.66 1.3293e-08   5.670       -886   -5.670   0.185  0.0002    1.0     8.00     69696  0.950
 100    0.0 5.5e-05   1.000      34.63 1.3294e-08   5.670       -886   -5.670   0.175  0.0002    1.0     8.00     70400  0.950
 101    0.0 5.2e-05   1.000      34.60 1.3293e-08   5.670       -886   -5.670   0.162  0.0001    1.0     8.00     71104  0.950
 102    0.0 4.9e-05   1.000      34.59 1.3293e-08   5.670       -885   -5.670   0.135  0.0002    1.0     8.00     71808  0.950
 103    0.0 4.0e-05   1.000      34.56 1.3293e-08   5.670       -885   -5.670   0.105  0.0002    1.0     8.00     72512  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=34.5466, TD costs=1.32933e-08, CPD=  5.670 (ns) 
 104    0.0 3.2e-05   1.000      34.53 1.3293e-08   5.670       -885   -5.670   0.091  0.0001    1.0     8.00     73216  0.800
 105    0.0 2.5e-05   1.000      34.50 1.3294e-08   5.670       -886   -5.670   0.102  0.0002    1.0     8.00     73920  0.800
 106    0.0 2.0e-05   1.000      34.47 1.3294e-08   5.670       -886   -5.670   0.104  0.0001    1.0     8.00     74624  0.800
 107    0.0 1.6e-05   1.000      34.45 1.3294e-08   5.670       -886   -5.670   0.084  0.0001    1.0     8.00     75328  0.800
 108    0.0 1.3e-05   1.000      34.45 1.3294e-08   5.670       -886   -5.670   0.070  0.0000    1.0     8.00     76032  0.800
 109    0.0 1.0e-05   1.000      34.44 1.3294e-08   5.670       -885   -5.670   0.080  0.0000    1.0     8.00     76736  0.800
 110    0.0 0.0e+00   1.000      34.43 1.3292e-08   5.670       -884   -5.670   0.028  0.0001    1.0     8.00     77440  0.800
## Placement Quench took 0.01 seconds (max_rss 51.7 MiB)
post-quench CPD = 5.67046 (ns) 

Completed placement consistency check successfully.

Swaps called: 77670

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 5.67046 ns, Fmax: 176.352 MHz
Placement estimated setup Worst Negative Slack (sWNS): -5.67046 ns
Placement estimated setup Total Negative Slack (sTNS): -884.394 ns

Placement estimated setup slack histogram:
[ -5.7e-09: -5.1e-09)  20 (  3.9%) |******
[ -5.1e-09: -4.6e-09)   8 (  1.6%) |**
[ -4.6e-09: -4.1e-09)  13 (  2.6%) |****
[ -4.1e-09: -3.6e-09)   3 (  0.6%) |*
[ -3.6e-09: -3.1e-09)  10 (  2.0%) |***
[ -3.1e-09: -2.5e-09)  16 (  3.2%) |*****
[ -2.5e-09:   -2e-09)  23 (  4.5%) |*******
[   -2e-09: -1.5e-09) 155 ( 30.6%) |***********************************************
[ -1.5e-09: -9.7e-10) 156 ( 30.8%) |***********************************************
[ -9.7e-10: -4.5e-10) 103 ( 20.3%) |*******************************

Placement estimated geomean non-virtual intra-domain period: 5.67046 ns (176.352 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 5.67046 ns (176.352 MHz)

Placement cost: 0.999853, bb_cost: 34.4266, td_cost: 1.32924e-08, 

Placement resource usage:
  io  implemented as io : 174
  clb implemented as clb: 56

Placement number of temperatures: 110
Placement total # of swap attempts: 77670
	Swaps accepted: 37845 (48.7 %)
	Swaps rejected: 37624 (48.4 %)
	Swaps aborted :  2201 ( 2.8 %)


Percentage of different move types:
	Uniform move: 26.60 % (acc=45.49 %, rej=54.51 %, aborted=0.00 %)
	Median move: 23.41 % (acc=51.45 %, rej=43.99 %, aborted=4.55 %)
	W. Centroid move: 21.92 % (acc=53.84 %, rej=43.44 %, aborted=2.73 %)
	Centroid move: 25.71 % (acc=49.36 %, rej=46.61 %, aborted=4.03 %)
	W. Median move: 0.96 % (acc=9.09 %, rej=77.41 %, aborted=13.50 %)
	Crit. Uniform move: 0.69 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Feasible Region move: 0.71 % (acc=0.00 %, rej=99.27 %, aborted=0.73 %)

Placement Quench timing analysis took 0.00391949 seconds (0.00353027 STA, 0.00038922 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.341018 seconds (0.298489 STA, 0.0425293 slack) (112 full updates: 112 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 6.46 seconds (max_rss 51.7 MiB, delta_rss +16.9 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  58 (  4.2%) |******
[      0.1:      0.2) 367 ( 26.4%) |************************************
[      0.2:      0.3) 476 ( 34.2%) |***********************************************
[      0.3:      0.4) 113 (  8.1%) |***********
[      0.4:      0.5) 124 (  8.9%) |************
[      0.5:      0.6)  54 (  3.9%) |*****
[      0.6:      0.7)  60 (  4.3%) |******
[      0.7:      0.8)  39 (  2.8%) |****
[      0.8:      0.9)  44 (  3.2%) |****
[      0.9:        1)  57 (  4.1%) |******
## Initializing router criticalities took 0.05 seconds (max_rss 54.4 MiB, delta_rss +0.3 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   62044     568    1338     476 ( 3.162%)    5659 (31.4%)    6.274     -1041.     -6.274      0.000      0.000      N/A
Incr Slack updates 112 in 0.0153379 sec
Full Max Req/Worst Slack updates 31 in 0.000533933 sec
Incr Max Req/Worst Slack updates 81 in 0.00213481 sec
Incr Criticality updates 64 in 0.0106567 sec
Full Criticality updates 48 in 0.00947516 sec
   2    7.4     0.5    8   47098     371    1057     272 ( 1.807%)    5612 (31.2%)    6.274     -1029.     -6.274      0.000      0.000      N/A
   3    0.0     0.6    3   38098     269     795     208 ( 1.382%)    5666 (31.5%)    6.276     -1034.     -6.276      0.000      0.000      N/A
   4    0.0     0.8    1   34125     201     663     164 ( 1.090%)    5784 (32.1%)    6.276     -1053.     -6.276      0.000      0.000      N/A
   5    0.0     1.1    1   27002     168     513     126 ( 0.837%)    5859 (32.6%)    6.276     -1058.     -6.276      0.000      0.000      N/A
   6    0.0     1.4    0   26983     153     474      72 ( 0.478%)    5912 (32.8%)    6.276     -1057.     -6.276      0.000      0.000      N/A
   7    0.0     1.9    2   16206      97     306      50 ( 0.332%)    5967 (33.1%)    6.276     -1057.     -6.276      0.000      0.000      N/A
   8    0.0     2.4    0   14274      74     247      32 ( 0.213%)    6030 (33.5%)    6.276     -1059.     -6.276      0.000      0.000      N/A
   9    0.0     3.1    0    8398      47     156      20 ( 0.133%)    6047 (33.6%)    6.274     -1063.     -6.274      0.000      0.000      N/A
  10    0.0     4.1    0    8113      35     158       9 ( 0.060%)    6093 (33.8%)    6.274     -1063.     -6.274      0.000      0.000       16
  11    0.0     5.3    1    3065      16      55       8 ( 0.053%)    6093 (33.8%)    6.274     -1063.     -6.274      0.000      0.000       15
  12    0.0     6.9    0    4022      18      67       3 ( 0.020%)    6122 (34.0%)    6.274     -1064.     -6.274      0.000      0.000       15
  13    0.0     9.0    1     973       7      14       3 ( 0.020%)    6116 (34.0%)    6.274     -1064.     -6.274      0.000      0.000       14
  14    0.0    11.6    0    1151       6      11       2 ( 0.013%)    6112 (34.0%)    6.274     -1064.     -6.274      0.000      0.000       15
  15    0.0    15.1    0     434       4       9       2 ( 0.013%)    6115 (34.0%)    6.274     -1064.     -6.274      0.000      0.000       15
  16    0.0    19.7    0     361       3       7       2 ( 0.013%)    6131 (34.1%)    6.274     -1064.     -6.274      0.000      0.000       16
  17    0.0    25.6    0     484       3       9       1 ( 0.007%)    6129 (34.0%)    6.274     -1064.     -6.274      0.000      0.000       17
  18    0.0    33.3    0     159       2       3       1 ( 0.007%)    6127 (34.0%)    6.274     -1064.     -6.274      0.000      0.000       17
  19    0.0    43.3    0     183       1       3       0 ( 0.000%)    6137 (34.1%)    6.317     -1066.     -6.317      0.000      0.000       18
Restoring best routing
Critical path: 6.31713 ns
Successfully routed after 19 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  54 (  3.9%) |******
[      0.1:      0.2) 229 ( 16.5%) |**************************
[      0.2:      0.3) 412 ( 29.6%) |***********************************************
[      0.3:      0.4) 282 ( 20.3%) |********************************
[      0.4:      0.5) 137 (  9.8%) |****************
[      0.5:      0.6)  62 (  4.5%) |*******
[      0.6:      0.7)  50 (  3.6%) |******
[      0.7:      0.8)  42 (  3.0%) |*****
[      0.8:      0.9)  51 (  3.7%) |******
[      0.9:        1)  73 (  5.2%) |********
Router Stats: total_nets_routed: 2043 total_connections_routed: 5885 total_heap_pushes: 293173 total_heap_pops: 76232
# Routing took 7.62 seconds (max_rss 54.9 MiB, delta_rss +1.3 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 54.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -786648091
Circuit successfully routed with a channel width factor of 100.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 54.9 MiB, delta_rss +0.0 MiB)
Found 1717 mismatches between routing and packing results.
Fixed 1119 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.03 seconds (max_rss 54.9 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        174                               0.701149                     0.298851   
       clb         56                                22.6786                      9.23214   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 914 out of 1483 nets, 569 nets not absorbed.


Average number of bends per net: 1.75352  Maximum # of bends: 34

Number of global nets: 1
Number of routed nets (nonglobal): 568
Wire length results (in units of 1 clb segments)...
	Total wirelength: 6137, average net length: 10.8046
	Maximum net length: 124

Wire length results in terms of physical segments...
	Total wiring segments used: 1800, average wire segments per net: 3.16901
	Maximum segments used by a net: 41
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  2 (  1.0%) |**
[      0.5:      0.6) 20 ( 10.0%) |******************
[      0.4:      0.5) 36 ( 18.0%) |*********************************
[      0.3:      0.4) 52 ( 26.0%) |************************************************
[      0.2:      0.3) 34 ( 17.0%) |*******************************
[      0.1:      0.2) 32 ( 16.0%) |******************************
[        0:      0.1) 24 ( 12.0%) |**********************
Maximum routing channel utilization:      0.61 at (7,5)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      44  26.818      100
                         1      51  27.182      100
                         2      58  31.545      100
                         3      48  27.636      100
                         4      56  31.273      100
                         5      61  35.727      100
                         6      50  27.909      100
                         7      44  26.182      100
                         8      39  21.636      100
                         9      36  24.273      100
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      29  13.273      100
                         1      16   7.909      100
                         2      22  14.545      100
                         3      55  35.000      100
                         4      60  37.182      100
                         5      40  26.000      100
                         6      58  35.909      100
                         7      72  44.909      100
                         8      60  38.909      100
                         9      44  24.091      100

Total tracks in x-direction: 1000, in y-direction: 1000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.73532e+06
	Total used logic block area: 3.01806e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 696123., per logic tile: 5753.08

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0         0.3

Segment usage by length: length utilization
                         ------ -----------
                              4         0.3


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  3.9e-10) 175 ( 34.5%) |***********************************************
[  3.9e-10:  4.9e-10)  10 (  2.0%) |***
[  4.9e-10:  5.9e-10) 164 ( 32.3%) |********************************************
[  5.9e-10:  6.9e-10)  29 (  5.7%) |********
[  6.9e-10:  7.9e-10)  25 (  4.9%) |*******
[  7.9e-10:  8.9e-10)  48 (  9.5%) |*************
[  8.9e-10:  9.9e-10)  39 (  7.7%) |**********
[  9.9e-10:  1.1e-09)  12 (  2.4%) |***
[  1.1e-09:  1.2e-09)   1 (  0.2%) |
[  1.2e-09:  1.3e-09)   4 (  0.8%) |*

Final critical path delay (least slack): 6.31713 ns, Fmax: 158.3 MHz
Final setup Worst Negative Slack (sWNS): -6.31713 ns
Final setup Total Negative Slack (sTNS): -1065.58 ns

Final setup slack histogram:
[ -6.3e-09: -5.8e-09)  19 (  3.7%) |*****
[ -5.8e-09: -5.2e-09)  11 (  2.2%) |***
[ -5.2e-09: -4.6e-09)  13 (  2.6%) |****
[ -4.6e-09: -4.1e-09)   5 (  1.0%) |*
[ -4.1e-09: -3.5e-09)   5 (  1.0%) |*
[ -3.5e-09:   -3e-09)  15 (  3.0%) |****
[   -3e-09: -2.4e-09)  24 (  4.7%) |*******
[ -2.4e-09: -1.8e-09) 140 ( 27.6%) |****************************************
[ -1.8e-09: -1.3e-09) 165 ( 32.5%) |***********************************************
[ -1.3e-09: -7.3e-10) 110 ( 21.7%) |*******************************

Final geomean non-virtual intra-domain period: 6.31713 ns (158.3 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 6.31713 ns (158.3 MHz)

Incr Slack updates 1 in 0.000114271 sec
Full Max Req/Worst Slack updates 1 in 1.4366e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000131392 sec
Flow timing analysis took 0.523872 seconds (0.467994 STA, 0.0558772 slack) (134 full updates: 113 setup, 0 hold, 21 combined).
VPR succeeded
The entire flow of VPR took 21.02 seconds (max_rss 57.5 MiB)
Incr Slack updates 20 in 0.00278457 sec
Full Max Req/Worst Slack updates 2 in 2.8781e-05 sec
Incr Max Req/Worst Slack updates 18 in 0.000393912 sec
Incr Criticality updates 15 in 0.00201809 sec
Full Criticality updates 5 in 0.000787122 sec
