Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Thu Nov 18 23:41:04 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt AlarmModule_Alarm.twr AlarmModule_Alarm.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i495_3_lut/A	->	i495_3_lut/Z

++++ Loop2
i493_3_lut_4_lut/A	->	i493_3_lut_4_lut/Z

++++ Loop3
i497_4_lut/A	->	i497_4_lut/Z

++++ Loop4
i1_4_lut/B	->	i1_4_lut/Z

++++ Loop5
i513_3_lut/A	->	i513_3_lut/Z

++++ Loop6
keyboard/i519_3_lut/A	->	keyboard/i519_3_lut/Z

++++ Loop7
keyboard/i517_3_lut/A	->	keyboard/i517_3_lut/Z

++++ Loop8
keyboard/i515_3_lut/A	->	keyboard/i515_3_lut/Z

++++ Loop9
keyboard/i521_3_lut/A	->	keyboard/i521_3_lut/Z

++++ Loop10
keyboard/i501_3_lut/A	->	keyboard/i501_3_lut/Z

++++ Loop11
keyboard/i503_3_lut/A	->	keyboard/i503_3_lut/Z

++++ Loop12
keyboard/i499_3_lut/A	->	keyboard/i499_3_lut/Z

++++ Loop13
keyboard/i505_3_lut/A	->	keyboard/i505_3_lut/Z

++++ Loop14
keyboard/i12_4_lut/C	->	keyboard/i12_4_lut/Z

++++ Loop15
keyboard/i507_4_lut/A	->	keyboard/i507_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 95.5307%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
Sreg_i0/D                                |99971.616 ns 
STATE_OUT/serial/j__i29/D                |99971.702 ns 
STATE_OUT/serial/j__i30/D                |99971.768 ns 
STATE_OUT/serial/j__i18/D                |99971.781 ns 
STATE_OUT/serial/j__i20/D                |99971.781 ns 
STATE_OUT/serial/j__i19/D                |99971.847 ns 
STATE_OUT/serial/j__i16/D                |99971.900 ns 
STATE_OUT/serial/j__i25/D                |99971.900 ns 
STATE_OUT/serial/j__i28/D                |99972.086 ns 
STATE_OUT/serial/j__i21/D                |99972.165 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/j__i31/D                       |    1.719 ns 
STATE_OUT/j__i18/D                       |    1.719 ns 
STATE_OUT/j__i16/D                       |    1.719 ns 
STATE_OUT/j__i15/D                       |    1.719 ns 
STATE_OUT/cont_152__i1/D                 |    1.719 ns 
STATE_OUT/j__i10/D                       |    1.719 ns 
STATE_OUT/j__i2/D                        |    1.719 ns 
STATE_OUT/j__i9/D                        |    1.719 ns 
mainTimer/clkCont_i12/D                  |    1.719 ns 
mainTimer/clkCont_i16/D                  |    1.719 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
STATE_OUT/serial/status_send/PADDO      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 3 End Points          |           Type           
-------------------------------------------------------------------
{Sreg_i1/SR   Sreg_i0/SR}               |           No arrival time
STATE_OUT/serial/temp_data_out_i0_i0/D  |           No arrival time
STATE_OUT/serial/temp_data_out_i0_i1/D  |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         3
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
RESET_IN                                |                     input
STATUS_SEND                             |                    output
STATUS_OUT                              |                    output
SIREN_OUT                               |                    output
SERCLK_OUT                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 1 Instance(s)          |           Type           
-------------------------------------------------------------------
keyboard/counter_153__i1                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         1
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keyboard/state_i1/Q  (SLICE_R13C16D)
Path End         : Sreg_i0/D  (SLICE_R15C16C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 13
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.616 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



keyboard/state_i1/CK->keyboard/state_i1/Q
                                          SLICE_R13C16D   CLK_TO_Q0_DELAY  1.391         6.901  11      
keyboard/state[1]                                         NET DELAY        2.146         9.047  11      
keyboard/i895_2_lut_3_lut_4_lut/D->keyboard/i895_2_lut_3_lut_4_lut/Z
                                          SLICE_R13C15A   A0_TO_F0_DELAY   0.450         9.497  2       
keyboard/n1049                                            NET DELAY        2.172        11.669  2       
keyboard/i501_3_lut/C->keyboard/i501_3_lut/Z
                                          SLICE_R12C15D   D0_TO_F0_DELAY   0.450        12.119  2       
keyboard/actualKey[1][0]                                  NET DELAY        3.563        15.682  2       
keyboard/i1664_4_lut/D->keyboard/i1664_4_lut/Z
                                          SLICE_R14C15B   B0_TO_F0_DELAY   0.477        16.159  1       
keyboard/n2122                                            NET DELAY        0.305        16.464  1       
i5_4_lut/C->i5_4_lut/Z                    SLICE_R14C15B   C1_TO_F1_DELAY   0.477        16.941  1       
n12                                                       NET DELAY        0.305        17.246  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R14C15C   C0_TO_F0_DELAY   0.450        17.696  11      
KEY_STATUS[1]                                             NET DELAY        2.172        19.868  11      
i3_4_lut/A->i3_4_lut/Z                    SLICE_R14C15D   D0_TO_F0_DELAY   0.450        20.318  3       
TIMER_EN_N_22                                             NET DELAY        2.172        22.490  3       
i1_2_lut_adj_42/A->i1_2_lut_adj_42/Z      SLICE_R14C14D   D1_TO_F1_DELAY   0.450        22.940  1       
n492                                                      NET DELAY        2.556        25.496  1       
i1_4_lut/A->i1_4_lut/Z                    SLICE_R14C14A   A1_TO_F1_DELAY   0.450        25.946  2       
PREV_KEY[1]                                               NET DELAY        3.086        29.032  2       
mux_23_i1_4_lut/D->mux_23_i1_4_lut/Z      SLICE_R14C16B   B0_TO_F0_DELAY   0.477        29.509  1       
Snext_1__N_12[0]                                          NET DELAY        0.305        29.814  1       
n2700_bdd_4_lut_4_lut/C->n2700_bdd_4_lut_4_lut/Z
                                          SLICE_R14C16B   C1_TO_F1_DELAY   0.477        30.291  2       
Snext_1__N_1[0]                                           NET DELAY        0.305        30.596  2       
i495_3_lut/B->i495_3_lut/Z                SLICE_R14C16C   C0_TO_F0_DELAY   0.450        31.046  2       
Snext[0]                                                  NET DELAY        2.172        33.218  2       
SLICE_44/D1->SLICE_44/F1                  SLICE_R15C16C   D1_TO_F1_DELAY   0.477        33.695  1       
Snext[0]$n1 ( DI1 )                                       NET DELAY        0.000        33.695  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.695  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.616  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R17C3A)
Path End         : STATE_OUT/serial/j__i29/D  (SLICE_R16C6B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.702 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R17C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R17C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1315                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R17C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3235                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R17C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1317                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R17C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3238                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R17C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1319                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R17C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3241                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R17C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1321                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R17C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3244                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R17C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1323                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R17C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3247                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R17C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1325                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R17C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3250                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R17C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1327                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R17C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3253                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R17C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1329                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R17C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3256                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R17C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1331                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R17C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3259                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R17C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1333                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R17C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3262                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R17C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1335                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R17C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3265                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R17C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1337                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R17C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3268                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R17C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1339                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R17C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3271                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R17C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1341                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R17C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3274                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R17C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1343                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R17C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.556        22.458  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R18C5A    A1_TO_F1_DELAY       0.450        22.908  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.398  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R18C5B    B1_TO_F1_DELAY       0.450        25.848  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        28.934  1       
STATE_OUT.serial.i137_4_lut/B->STATE_OUT.serial.i137_4_lut/Z
                                          SLICE_R18C4B    B0_TO_F0_DELAY       0.450        29.384  31      
STATE_OUT/serial/n174                                     NET DELAY            3.748        33.132  31      
i399_2_lut/A->i399_2_lut/Z                SLICE_R16C6B    A1_TO_F1_DELAY       0.477        33.609  1       
STATE_OUT/serial/n526 ( DI1 )                             NET DELAY            0.000        33.609  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.609  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.702  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R17C3A)
Path End         : STATE_OUT/serial/j__i30/D  (SLICE_R16C6A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 57.9% (route), 42.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.768 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R17C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R17C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1315                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R17C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3235                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R17C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1317                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R17C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3238                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R17C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1319                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R17C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3241                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R17C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1321                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R17C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3244                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R17C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1323                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R17C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3247                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R17C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1325                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R17C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3250                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R17C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1327                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R17C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3253                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R17C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1329                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R17C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3256                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R17C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1331                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R17C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3259                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R17C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1333                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R17C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3262                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R17C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1335                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R17C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3265                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R17C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1337                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R17C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3268                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R17C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1339                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R17C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3271                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R17C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1341                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R17C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3274                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R17C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1343                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R17C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.556        22.458  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R18C5A    A1_TO_F1_DELAY       0.450        22.908  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.398  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R18C5B    B1_TO_F1_DELAY       0.450        25.848  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        28.934  1       
STATE_OUT.serial.i137_4_lut/B->STATE_OUT.serial.i137_4_lut/Z
                                          SLICE_R18C4B    B0_TO_F0_DELAY       0.450        29.384  31      
STATE_OUT/serial/n174                                     NET DELAY            3.682        33.066  31      
i398_2_lut/A->i398_2_lut/Z                SLICE_R16C6A    B0_TO_F0_DELAY       0.477        33.543  1       
STATE_OUT/serial/n525 ( DI0 )                             NET DELAY            0.000        33.543  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.543  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.768  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R17C3A)
Path End         : STATE_OUT/serial/j__i18/D  (SLICE_R16C5B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 57.9% (route), 42.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.781 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R17C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R17C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1315                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R17C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3235                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R17C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1317                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R17C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3238                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R17C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1319                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R17C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3241                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R17C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1321                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R17C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3244                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R17C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1323                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R17C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3247                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R17C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1325                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R17C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3250                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R17C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1327                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R17C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3253                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R17C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1329                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R17C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3256                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R17C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1331                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R17C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3259                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R17C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1333                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R17C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3262                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R17C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1335                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R17C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3265                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R17C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1337                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R17C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3268                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R17C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1339                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R17C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3271                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R17C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1341                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R17C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3274                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R17C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1343                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R17C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.556        22.458  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R18C5A    A1_TO_F1_DELAY       0.450        22.908  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.398  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R18C5B    B1_TO_F1_DELAY       0.450        25.848  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        28.934  1       
STATE_OUT.serial.i137_4_lut/B->STATE_OUT.serial.i137_4_lut/Z
                                          SLICE_R18C4B    B0_TO_F0_DELAY       0.450        29.384  31      
STATE_OUT/serial/n174                                     NET DELAY            3.669        33.053  31      
i410_2_lut/A->i410_2_lut/Z                SLICE_R16C5B    A0_TO_F0_DELAY       0.477        33.530  1       
STATE_OUT/serial/n537 ( DI0 )                             NET DELAY            0.000        33.530  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.530  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.781  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R17C3A)
Path End         : STATE_OUT/serial/j__i20/D  (SLICE_R16C5C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 57.9% (route), 42.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.781 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R17C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R17C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1315                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R17C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3235                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R17C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1317                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R17C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3238                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R17C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1319                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R17C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3241                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R17C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1321                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R17C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3244                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R17C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1323                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R17C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3247                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R17C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1325                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R17C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3250                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R17C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1327                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R17C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3253                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R17C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1329                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R17C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3256                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R17C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1331                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R17C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3259                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R17C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1333                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R17C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3262                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R17C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1335                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R17C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3265                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R17C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1337                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R17C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3268                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R17C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1339                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R17C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3271                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R17C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1341                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R17C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3274                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R17C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1343                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R17C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.556        22.458  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R18C5A    A1_TO_F1_DELAY       0.450        22.908  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.398  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R18C5B    B1_TO_F1_DELAY       0.450        25.848  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        28.934  1       
STATE_OUT.serial.i137_4_lut/B->STATE_OUT.serial.i137_4_lut/Z
                                          SLICE_R18C4B    B0_TO_F0_DELAY       0.450        29.384  31      
STATE_OUT/serial/n174                                     NET DELAY            3.669        33.053  31      
i408_2_lut/A->i408_2_lut/Z                SLICE_R16C5C    A0_TO_F0_DELAY       0.477        33.530  1       
STATE_OUT/serial/n535 ( DI0 )                             NET DELAY            0.000        33.530  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.530  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.781  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R17C3A)
Path End         : STATE_OUT/serial/j__i19/D  (SLICE_R16C5B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.847 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R17C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R17C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1315                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R17C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3235                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R17C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1317                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R17C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3238                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R17C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1319                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R17C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3241                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R17C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1321                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R17C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3244                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R17C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1323                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R17C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3247                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R17C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1325                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R17C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3250                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R17C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1327                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R17C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3253                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R17C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1329                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R17C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3256                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R17C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1331                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R17C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3259                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R17C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1333                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R17C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3262                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R17C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1335                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R17C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3265                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R17C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1337                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R17C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3268                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R17C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1339                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R17C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3271                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R17C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1341                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R17C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3274                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R17C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1343                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R17C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.556        22.458  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R18C5A    A1_TO_F1_DELAY       0.450        22.908  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.398  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R18C5B    B1_TO_F1_DELAY       0.450        25.848  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        28.934  1       
STATE_OUT.serial.i137_4_lut/B->STATE_OUT.serial.i137_4_lut/Z
                                          SLICE_R18C4B    B0_TO_F0_DELAY       0.450        29.384  31      
STATE_OUT/serial/n174                                     NET DELAY            3.603        32.987  31      
i409_2_lut/A->i409_2_lut/Z                SLICE_R16C5B    B1_TO_F1_DELAY       0.477        33.464  1       
STATE_OUT/serial/n536 ( DI1 )                             NET DELAY            0.000        33.464  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.464  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.847  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R17C3A)
Path End         : STATE_OUT/serial/j__i16/D  (SLICE_R16C5D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 57.7% (route), 42.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.900 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R17C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R17C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1315                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R17C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3235                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R17C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1317                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R17C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3238                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R17C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1319                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R17C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3241                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R17C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1321                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R17C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3244                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R17C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1323                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R17C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3247                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R17C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1325                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R17C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3250                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R17C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1327                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R17C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3253                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R17C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1329                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R17C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3256                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R17C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1331                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R17C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3259                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R17C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1333                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R17C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3262                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R17C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1335                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R17C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3265                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R17C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1337                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R17C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3268                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R17C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1339                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R17C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3271                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R17C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1341                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R17C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3274                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R17C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1343                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R17C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.556        22.458  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R18C5A    A1_TO_F1_DELAY       0.450        22.908  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.398  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R18C5B    B1_TO_F1_DELAY       0.450        25.848  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        28.934  1       
STATE_OUT.serial.i137_4_lut/B->STATE_OUT.serial.i137_4_lut/Z
                                          SLICE_R18C4B    B0_TO_F0_DELAY       0.450        29.384  31      
STATE_OUT/serial/n174                                     NET DELAY            3.550        32.934  31      
i412_2_lut/A->i412_2_lut/Z                SLICE_R16C5D    C0_TO_F0_DELAY       0.477        33.411  1       
STATE_OUT/serial/n539 ( DI0 )                             NET DELAY            0.000        33.411  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.411  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.900  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R17C3A)
Path End         : STATE_OUT/serial/j__i25/D  (SLICE_R18C5C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 57.7% (route), 42.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.900 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R17C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R17C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1315                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R17C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3235                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R17C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1317                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R17C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3238                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R17C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1319                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R17C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3241                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R17C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1321                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R17C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3244                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R17C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1323                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R17C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3247                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R17C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1325                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R17C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3250                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R17C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1327                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R17C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3253                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R17C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1329                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R17C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3256                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R17C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1331                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R17C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3259                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R17C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1333                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R17C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3262                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R17C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1335                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R17C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3265                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R17C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1337                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R17C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3268                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R17C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1339                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R17C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3271                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R17C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1341                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R17C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3274                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R17C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1343                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R17C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.556        22.458  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R18C5A    A1_TO_F1_DELAY       0.450        22.908  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.398  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R18C5B    B1_TO_F1_DELAY       0.450        25.848  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        28.934  1       
STATE_OUT.serial.i137_4_lut/B->STATE_OUT.serial.i137_4_lut/Z
                                          SLICE_R18C4B    B0_TO_F0_DELAY       0.450        29.384  31      
STATE_OUT/serial/n174                                     NET DELAY            3.550        32.934  31      
i403_2_lut/A->i403_2_lut/Z                SLICE_R18C5C    C1_TO_F1_DELAY       0.477        33.411  1       
STATE_OUT/serial/n530 ( DI1 )                             NET DELAY            0.000        33.411  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.411  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.900  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R17C3A)
Path End         : STATE_OUT/serial/j__i28/D  (SLICE_R16C6B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 57.4% (route), 42.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99972.086 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R17C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R17C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1315                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R17C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3235                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R17C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1317                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R17C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3238                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R17C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1319                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R17C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3241                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R17C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1321                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R17C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3244                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R17C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1323                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R17C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3247                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R17C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1325                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R17C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3250                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R17C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1327                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R17C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3253                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R17C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1329                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R17C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3256                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R17C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1331                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R17C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3259                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R17C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1333                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R17C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3262                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R17C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1335                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R17C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3265                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R17C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1337                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R17C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3268                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R17C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1339                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R17C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3271                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R17C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1341                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R17C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3274                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R17C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1343                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R17C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.556        22.458  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R18C5A    A1_TO_F1_DELAY       0.450        22.908  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.398  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R18C5B    B1_TO_F1_DELAY       0.450        25.848  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        28.934  1       
STATE_OUT.serial.i137_4_lut/B->STATE_OUT.serial.i137_4_lut/Z
                                          SLICE_R18C4B    B0_TO_F0_DELAY       0.450        29.384  31      
STATE_OUT/serial/n174                                     NET DELAY            3.364        32.748  31      
i400_2_lut/A->i400_2_lut/Z                SLICE_R16C6B    D0_TO_F0_DELAY       0.477        33.225  1       
STATE_OUT/serial/n527 ( DI0 )                             NET DELAY            0.000        33.225  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.225  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99972.086  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R17C3A)
Path End         : STATE_OUT/serial/j__i21/D  (SLICE_R16C5C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 57.3% (route), 42.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99972.165 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R17C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R17C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1315                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R17C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3235                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R17C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1317                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R17C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3238                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R17C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1319                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R17C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3241                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R17C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1321                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R17C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3244                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R17C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1323                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R17C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3247                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R17C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1325                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R17C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3250                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R17C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1327                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R17C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3253                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R17C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1329                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R17C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3256                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R17C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1331                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R17C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3259                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R17C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1333                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R17C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3262                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R17C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1335                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R17C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3265                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R17C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1337                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R17C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3268                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R17C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1339                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R17C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3271                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R17C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1341                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R17C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3274                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R17C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1343                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R17C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.556        22.458  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R18C5A    A1_TO_F1_DELAY       0.450        22.908  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.398  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R18C5B    B1_TO_F1_DELAY       0.450        25.848  1       
STATE_OUT/serial/n55                                      NET DELAY            3.086        28.934  1       
STATE_OUT.serial.i137_4_lut/B->STATE_OUT.serial.i137_4_lut/Z
                                          SLICE_R18C4B    B0_TO_F0_DELAY       0.450        29.384  31      
STATE_OUT/serial/n174                                     NET DELAY            3.285        32.669  31      
i407_2_lut/A->i407_2_lut/Z                SLICE_R16C5C    D1_TO_F1_DELAY       0.477        33.146  1       
STATE_OUT/serial/n534 ( DI1 )                             NET DELAY            0.000        33.146  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.146  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99972.165  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i31/Q  (SLICE_R22C8B)
Path End         : STATE_OUT/j__i31/D  (SLICE_R22C8B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i31/CK->STATE_OUT/j__i31/Q   SLICE_R22C8B    CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/j[31]                                           NET DELAY        0.702         4.511  2       
i468_4_lut_4_lut/C->i468_4_lut_4_lut/Z    SLICE_R22C8B    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n595 ( DI0 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i18/Q  (SLICE_R21C6D)
Path End         : STATE_OUT/j__i18/D  (SLICE_R21C6D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i18/CK->STATE_OUT/j__i18/Q   SLICE_R21C6D    CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/j[18]                                           NET DELAY        0.702         4.511  2       
i442_4_lut_4_lut/C->i442_4_lut_4_lut/Z    SLICE_R21C6D    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n569 ( DI0 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i16/Q  (SLICE_R24C6A)
Path End         : STATE_OUT/j__i16/D  (SLICE_R24C6A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i16/CK->STATE_OUT/j__i16/Q   SLICE_R24C6A    CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/j[16]                                           NET DELAY        0.702         4.511  2       
i438_4_lut_4_lut/C->i438_4_lut_4_lut/Z    SLICE_R24C6A    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n565 ( DI0 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i15/Q  (SLICE_R21C5C)
Path End         : STATE_OUT/j__i15/D  (SLICE_R21C5C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i15/CK->STATE_OUT/j__i15/Q   SLICE_R21C5C    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/j[15]                                           NET DELAY        0.702         4.511  2       
i436_4_lut_4_lut/C->i436_4_lut_4_lut/Z    SLICE_R21C5C    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n563 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_152__i1/Q  (SLICE_R24C4A)
Path End         : STATE_OUT/cont_152__i1/D  (SLICE_R24C4A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/cont_152__i1/CK->STATE_OUT/cont_152__i1/Q
                                          SLICE_R24C4A    CLK_TO_Q1_DELAY  0.768         3.809  4       
STATE_OUT/cont[1]                                         NET DELAY        0.702         4.511  4       
STATE_OUT/i1098_2_lut/A->STATE_OUT/i1098_2_lut/Z
                                          SLICE_R24C4A    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[1] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i10/Q  (SLICE_R23C5D)
Path End         : STATE_OUT/j__i10/D  (SLICE_R23C5D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i10/CK->STATE_OUT/j__i10/Q   SLICE_R23C5D    CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/j[10]                                           NET DELAY        0.702         4.511  2       
i393_4_lut_4_lut/C->i393_4_lut_4_lut/Z    SLICE_R23C5D    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n520 ( DI0 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE_R23C4C)
Path End         : STATE_OUT/j__i2/D  (SLICE_R23C4A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  59      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE_R23C4C    CLK_TO_Q1_DELAY  0.768         3.809  34      
STATE_OUT/waiting                                         NET DELAY        0.702         4.511  34      
i395_4_lut_4_lut/A->i395_4_lut_4_lut/Z    SLICE_R23C4A    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n522 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE_R23C4C)
Path End         : STATE_OUT/j__i9/D  (SLICE_R23C4B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  59      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE_R23C4C    CLK_TO_Q1_DELAY  0.768         3.809  34      
STATE_OUT/waiting                                         NET DELAY        0.702         4.511  34      
i379_4_lut_4_lut/A->i379_4_lut_4_lut/Z    SLICE_R23C4B    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n506 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (SLICE_R15C14C)
Path End         : mainTimer/clkCont_i12/D  (SLICE_R15C13A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  59      



mainTimer/state/CK->mainTimer/state/Q     SLICE_R15C14C   CLK_TO_Q1_DELAY  0.768         3.809  25      
mainTimer/TIME_OUT                                        NET DELAY        0.702         4.511  25      
mainTimer/i861_2_lut/B->mainTimer/i861_2_lut/Z
                                          SLICE_R15C13A   D1_TO_F1_DELAY   0.249         4.760  1       
mainTimer/clkCont_17__N_31[12] ( DI1 )                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (SLICE_R15C14C)
Path End         : mainTimer/clkCont_i16/D  (SLICE_R16C14C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  59      



mainTimer/state/CK->mainTimer/state/Q     SLICE_R15C14C   CLK_TO_Q1_DELAY  0.768         3.809  25      
mainTimer/TIME_OUT                                        NET DELAY        0.702         4.511  25      
mainTimer/i857_2_lut/B->mainTimer/i857_2_lut/Z
                                          SLICE_R16C14C   D1_TO_F1_DELAY   0.249         4.760  1       
mainTimer/clkCont_17__N_31[16] ( DI1 )                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

