// Seed: 2647011367
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  supply1 id_4;
  wand id_5;
  assign id_3 = id_4;
  wire id_6;
  assign id_5 = -1 - -1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign id_2 = (id_4);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    input tri0 id_0,
    output wor id_1,
    input uwire id_2,
    input uwire id_3,
    input wire id_4,
    input wor id_5,
    input uwire id_6,
    output uwire id_7,
    input tri1 id_8,
    output wor id_9,
    input supply0 id_10,
    input wand id_11,
    input tri0 id_12,
    input wor id_13
);
  assign id_9 = id_10;
  always id_9 = -1 & -1 == id_8;
  wire id_15;
  assign id_1 = 1;
  assign {-1 - id_13} = -1;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
endmodule
