Analysis & Synthesis report for TrafficLights
Tue Mar 02 20:03:33 2021
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages
  5. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Mar 02 20:03:33 2021        ;
; Quartus II Version                 ; 7.1 Build 156 04/30/2007 SJ Full Version ;
; Revision Name                      ; TrafficLights                            ;
; Top-level Entity Name              ; TrafficLights                            ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; N/A until Partition Merge                ;
;     Total combinational functions  ; N/A until Partition Merge                ;
;     Dedicated logic registers      ; N/A until Partition Merge                ;
; Total registers                    ; N/A until Partition Merge                ;
; Total pins                         ; N/A until Partition Merge                ;
; Total virtual pins                 ; N/A until Partition Merge                ;
; Total memory bits                  ; N/A until Partition Merge                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                ;
; Total PLLs                         ; N/A until Partition Merge                ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                          ; TrafficLights      ; TrafficLights      ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Use smart compilation                                                          ; Off                ; Off                ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Tue Mar 02 20:03:33 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLights -c TrafficLights
Info: Found 1 design units, including 1 entities, in source file TrafficLights.v
    Info: Found entity 1: TrafficLights
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(97): object "road_lights1" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 97
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(98): object "road_lights2" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 98
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(99): object "train_lights1" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 99
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(100): object "train_lights1" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 100
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(101): object "crossing_signals" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 101
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(106): object "road_lights1" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 106
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(107): object "road_lights2" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 107
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(108): object "train_lights1" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 108
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(109): object "train_lights1" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 109
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(110): object "crossing_signals" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 110
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(115): object "road_lights1" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 115
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(116): object "road_lights2" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 116
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(117): object "train_lights1" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 117
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(118): object "train_lights1" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 118
Error (10161): Verilog HDL error at TrafficLights.v(119): object "crossing_signal" is not declared File: H:/Traffic Lights/TrafficLights.v Line: 119
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(124): object "road_lights1" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 124
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(125): object "road_lights2" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 125
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(126): object "train_lights1" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 126
Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(127): object "train_lights1" on left-hand side of assignment must have a variable data type File: H:/Traffic Lights/TrafficLights.v Line: 127
Info: Generated suppressed messages file H:/Traffic Lights/TrafficLights.map.smsg
Error: Quartus II Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings
    Info: Allocated 195 megabytes of memory during processing
    Error: Processing ended: Tue Mar 02 20:03:33 2021
    Error: Elapsed time: 00:00:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/Traffic Lights/TrafficLights.map.smsg.


