//
// Module mopshub_lib.elink_to_fifo.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 14:27:41 08/10/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module elink_to_fifo #(
   // synopsys template
   parameter serialized_input = 0,
   parameter GENERATE_FEI4B   = 0
)
( 
   // Port Declarations
   input   wire           DATA1bitIN, 
   input   wire           bitCLKx2, 
   input   wire           swap_tx_bits, 
   input   wire           bitCLK, 
   output  wire           efifoEmpty, 
   input   wire           fifo_flush, 
   output  wire           efifoFull, 
   output  wire    [9:0]  fifo_dout, 
   input   wire    [1:0]  rx_elink2bit, 
   output  reg            wr_en_dbg            = 0, 
   output  wire    [9:0]  dout_dbg, 
   input   wire           bitCLKx4, 
   output  reg     [9:0]  din_dbg              = 10'b0, 
   output  wire    [9:0]  din_fifo_dbg, 
   output  wire           wr_en_fifo_dbg, 
   input   wire           rst, 
   input   wire           reverse_stream_10b, 
   input   wire           fifo_rd_en, 
   input   wire           fifo_wr_clk
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [9:0] dec8bOut;
reg   [1:0] DATA2bitIN  = 2'b0;
reg   [1:0] shreg2bit   = 2'b0;
wire        DATA_RDY;


// Instances 
elink_proc_in_dec8b10b #(GENERATE_FEI4B) elink_proc_in_dec8b10b0( 
   .DATA_IN            (DATA2bitIN), 
   .bitCLK             (bitCLK), 
   .bitCLKx4           (bitCLKx4), 
   .rst                (rst), 
   .swap_tx_bits       (swap_tx_bits), 
   .reverse_stream_10b (reverse_stream_10b), 
   .dout_dbg           (dout_dbg), 
   .data_rdy           (DATA_RDY), 
   .HGFEDCBA           (dec8bOut[7:0]), 
   .ISK                (dec8bOut[9:8])
); 

fifo_RXelink_wrap fifo_RXelink_wrap0( 
   .bitClk         (bitCLK), 
   .din            (dec8bOut), 
   .din_rdy        (DATA_RDY), 
   .fifo_rd_clk    (bitCLK), 
   .fifo_wr_clk    (fifo_wr_clk), 
   .flush_fifo     (fifo_flush), 
   .rd_en_elink    (fifo_rd_en), 
   .rst            (rst), 
   .din_fifo_dbg   (din_fifo_dbg), 
   .dout_elink     (fifo_dout), 
   .empty_elink    (efifoEmpty), 
   .full_elink     (efifoFull), 
   .wr_en_fifo_dbg (wr_en_fifo_dbg)
); 

// HDL Embedded Text Block 1 eb1
// eb1 1                                   
always@(posedge bitCLK)
if (rst)
  begin
    wr_en_dbg <= 0;
    din_dbg   <= 10'b0; 
  end
else
  begin
    din_dbg   <= dec8bOut; 
    wr_en_dbg <= DATA_RDY;
  end  





















// HDL Embedded Text Block 4 eb4
// Serialization
if (serialized_input == 0)begin:GBT_frame_case
  always@(posedge bitCLK)
  if (rst)
    begin
     DATA2bitIN <= 2'b0;
    end
  else
    begin
      if(swap_tx_bits)
      DATA2bitIN <= {rx_elink2bit[0],rx_elink2bit[1]}; 
      else
      DATA2bitIN <= rx_elink2bit;
    end 
  end
else begin:actual_elink_case
  always@(posedge bitCLKx2)
    if (rst)
       shreg2bit <= 2'b0;
    else
      shreg2bit <= {DATA1bitIN,shreg2bit[1]};
    
    
  always@(posedge bitCLK)
    if (rst)
      DATA2bitIN <= 2'b0;
  else
    begin
      if(swap_tx_bits)
        DATA2bitIN <= {shreg2bit[0],shreg2bit[1]}; 
      else
        DATA2bitIN <= shreg2bit;
    end  
end                                       
 













endmodule // elink_to_fifo

