# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../round/round.srcs/sources_1/new/round.vhd" \

# Do not sort compile order
nosort
