$date
	Thu Jun 19 07:50:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TPI_tb $end
$var wire 1 ! singreso $end
$var wire 1 " segreso $end
$var parameter 32 # DURATION $end
$var reg 1 $ sa $end
$var reg 1 % sb $end
$var reg 1 & sclk $end
$var reg 1 ' sreset $end
$scope module UUT $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var parameter 3 ( S0 $end
$var parameter 3 ) S1 $end
$var parameter 3 * S2 $end
$var parameter 3 + S3 $end
$var parameter 3 , S4 $end
$var parameter 3 - S5 $end
$var parameter 3 . S6 $end
$var reg 2 / ab [1:0] $end
$var reg 3 0 current_state [2:0] $end
$var reg 1 " egreso $end
$var reg 1 ! ingreso $end
$var reg 3 1 next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 .
b101 -
b100 ,
b11 +
b10 *
b1 )
b0 (
b1010 #
$end
#0
$dumpvars
b0 1
b0 0
b0 /
1'
0&
0%
0$
0"
0!
$end
#50000
1&
#100000
0&
#150000
1&
#200000
0&
#250000
1&
#300000
0&
#350000
1&
#400000
0&
#450000
1&
#500000
0&
0'
#550000
1&
#600000
0&
1%
#650000
b100 1
b1 /
1&
#700000
0&
1$
#750000
b101 1
b11 /
b100 0
1&
#800000
0&
0%
#850000
b110 1
b10 /
b101 0
1&
#900000
0&
0$
#950000
1"
b0 1
b0 /
b110 0
1&
#1000000
0&
1$
#1050000
b1 1
0"
b10 /
b0 0
1&
#1100000
0&
1%
#1150000
b10 1
b11 /
b1 0
1&
#1200000
0&
0$
#1250000
b11 1
b1 /
b10 0
1&
#1300000
0&
0%
#1350000
1!
b0 1
b0 /
b11 0
1&
#1400000
0&
#1450000
0!
b0 0
1&
#1500000
0&
#1550000
1&
#1600000
0&
#1650000
1&
#1700000
0&
#1750000
1&
#1800000
0&
#1850000
1&
#1900000
0&
#1950000
1&
#2000000
0&
#2050000
1&
#2100000
0&
#2150000
1&
#2200000
0&
#2250000
1&
#2300000
0&
#2350000
1&
#2400000
0&
#2450000
1&
#2500000
0&
#2550000
1&
#2600000
0&
#2650000
1&
#2700000
0&
#2750000
1&
#2800000
0&
