vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/test/RandomDigitGenerator.v
source_file = 1, C:/intelFPGA_lite/test/Waveform.vwf
source_file = 1, C:/intelFPGA_lite/test/db/RandomDigitGenerator.cbx.xml
design_name = RandomDigitGenerator
instance = comp, \rand_num[0]~output , rand_num[0]~output, RandomDigitGenerator, 1
instance = comp, \rand_num[1]~output , rand_num[1]~output, RandomDigitGenerator, 1
instance = comp, \clk~input , clk~input, RandomDigitGenerator, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, RandomDigitGenerator, 1
instance = comp, \reset~input , reset~input, RandomDigitGenerator, 1
instance = comp, \lfsr[0]~DUPLICATE , lfsr[0]~DUPLICATE, RandomDigitGenerator, 1
instance = comp, \lfsr[1]~1 , lfsr[1]~1, RandomDigitGenerator, 1
instance = comp, \lfsr[1]~DUPLICATE , lfsr[1]~DUPLICATE, RandomDigitGenerator, 1
instance = comp, \lfsr[2] , lfsr[2], RandomDigitGenerator, 1
instance = comp, \lfsr[2]~DUPLICATE , lfsr[2]~DUPLICATE, RandomDigitGenerator, 1
instance = comp, \lfsr[3]~2 , lfsr[3]~2, RandomDigitGenerator, 1
instance = comp, \lfsr[3] , lfsr[3], RandomDigitGenerator, 1
instance = comp, \lfsr[0] , lfsr[0], RandomDigitGenerator, 1
instance = comp, \rand_num[0]~0 , rand_num[0]~0, RandomDigitGenerator, 1
instance = comp, \lfsr[1] , lfsr[1], RandomDigitGenerator, 1
instance = comp, \prev_rand_num[1] , prev_rand_num[1], RandomDigitGenerator, 1
instance = comp, \prev_rand_num[0]~0 , prev_rand_num[0]~0, RandomDigitGenerator, 1
instance = comp, \prev_rand_num[0] , prev_rand_num[0], RandomDigitGenerator, 1
instance = comp, \Equal0~0 , Equal0~0, RandomDigitGenerator, 1
instance = comp, \rand_num[0]~reg0 , rand_num[0]~reg0, RandomDigitGenerator, 1
instance = comp, \rand_num[1]~reg0 , rand_num[1]~reg0, RandomDigitGenerator, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, RandomDigitGenerator, 1
