{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607242023614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607242023614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 02:07:03 2020 " "Processing started: Sun Dec 06 02:07:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607242023614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242023614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microalu -c microalu " "Command: quartus_map --read_settings_files=on --write_settings_files=off microalu -c microalu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242023614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607242023920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607242023920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp-arqdis " "Found design unit 1: disp-arqdis" {  } { { "disp.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/disp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029888 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp " "Found entity 1: disp" {  } { { "disp.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/disp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miromnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miromnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miromNT-arqmiromNT " "Found design unit 1: miromNT-arqmiromNT" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029889 ""} { "Info" "ISGN_ENTITY_NAME" "1 miromNT " "Found entity 1: miromNT" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta-arqconta " "Found design unit 1: conta-arqconta" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029891 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta " "Found entity 1: conta" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-arqfetch " "Found design unit 1: fetch-arqfetch" {  } { { "fetch.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/fetch.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029892 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_lento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj_lento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_lento-arqrelojlento " "Found design unit 1: reloj_lento-arqrelojlento" {  } { { "reloj_lento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/reloj_lento.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029893 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_lento " "Found entity 1: reloj_lento" {  } { { "reloj_lento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/reloj_lento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec-arqdec " "Found design unit 1: dec-arqdec" {  } { { "dec.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/dec.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029894 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec " "Found entity 1: dec" {  } { { "dec.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miroma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miroma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miromA-arqmiromA " "Found design unit 1: miromA-arqmiromA" {  } { { "miromA.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029895 ""} { "Info" "ISGN_ENTITY_NAME" "1 miromA " "Found entity 1: miromA" {  } { { "miromA.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miromb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miromb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miromB-arqmiromB " "Found design unit 1: miromB-arqmiromB" {  } { { "miromB.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromB.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029896 ""} { "Info" "ISGN_ENTITY_NAME" "1 miromB " "Found entity 1: miromB" {  } { { "miromB.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-arqmem " "Found design unit 1: mem-arqmem" {  } { { "mem.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/mem.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029898 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-arqmux " "Found design unit 1: mux4x1-arqmux" {  } { { "mux4x1.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/mux4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029899 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum-arqsum " "Found design unit 1: sum-arqsum" {  } { { "sum.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/sum.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029900 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/sum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UA-arq_UA " "Found design unit 1: UA-arq_UA" {  } { { "UA.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/UA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029901 ""} { "Info" "ISGN_ENTITY_NAME" "1 UA " "Found entity 1: UA" {  } { { "UA.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/UA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UL-arq_UL " "Found design unit 1: UL-arq_UL" {  } { { "UL.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/UL.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029902 ""} { "Info" "ISGN_ENTITY_NAME" "1 UL " "Found entity 1: UL" {  } { { "UL.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/UL.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arq_alu " "Found design unit 1: ALU-arq_alu" {  } { { "ALU.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029903 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/ALU.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arqtop " "Found design unit 1: top-arqtop" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029904 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arq_disp " "Found design unit 1: display-arq_disp" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029906 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genMhz-arqgenMhz " "Found design unit 1: genMhz-arqgenMhz" {  } { { "genMhz.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/genMhz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029907 ""} { "Info" "ISGN_ENTITY_NAME" "1 genMhz " "Found entity 1: genMhz" {  } { { "genMhz.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/genMhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/vga_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029908 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029910 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607242029910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607242029941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "genMhz genMhz:genMHz A:arqgenmhz " "Elaborating entity \"genMhz\" using architecture \"A:arqgenmhz\" for hierarchy \"genMhz:genMHz\"" {  } { { "top.vhd" "genMHz" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:vga_contr A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"vga_controller:vga_contr\"" {  } { { "top.vhd" "vga_contr" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029943 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_blank vga_controller.vhd(47) " "VHDL Signal Declaration warning at vga_controller.vhd(47): used implicit default value for signal \"n_blank\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/vga_controller.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607242029944 "|top|vga_controller:vga_contr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_sync vga_controller.vhd(48) " "VHDL Signal Declaration warning at vga_controller.vhd(48): used implicit default value for signal \"n_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/vga_controller.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607242029944 "|top|vga_controller:vga_contr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fetch fetch:fetch A:arqfetch " "Elaborating entity \"fetch\" using architecture \"A:arqfetch\" for hierarchy \"fetch:fetch\"" {  } { { "top.vhd" "fetch" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reloj_lento fetch:fetch\|reloj_lento:u1 A:arqrelojlento " "Elaborating entity \"reloj_lento\" using architecture \"A:arqrelojlento\" for hierarchy \"fetch:fetch\|reloj_lento:u1\"" {  } { { "fetch.vhd" "u1" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/fetch.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "conta fetch:fetch\|conta:u2 A:arqconta " "Elaborating entity \"conta\" using architecture \"A:arqconta\" for hierarchy \"fetch:fetch\|conta:u2\"" {  } { { "fetch.vhd" "u2" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/fetch.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "miromNT fetch:fetch\|miromNT:u3 A:arqmiromnt " "Elaborating entity \"miromNT\" using architecture \"A:arqmiromnt\" for hierarchy \"fetch:fetch\|miromNT:u3\"" {  } { { "fetch.vhd" "u3" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/fetch.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029947 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom miromNT.vhd(16) " "VHDL Signal Declaration warning at miromNT.vhd(16): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607242029947 "|top|fetch:fetch|miromNT:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom miromNT.vhd(25) " "VHDL Process Statement warning at miromNT.vhd(25): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029947 "|top|fetch:fetch|miromNT:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dec dec:dec A:arqdec " "Elaborating entity \"dec\" using architecture \"A:arqdec\" for hierarchy \"dec:dec\"" {  } { { "top.vhd" "dec" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "miromA dec:dec\|miromA:u1 A:arqmiroma " "Elaborating entity \"miromA\" using architecture \"A:arqmiroma\" for hierarchy \"dec:dec\|miromA:u1\"" {  } { { "dec.vhd" "u1" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/dec.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029949 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom miromA.vhd(15) " "VHDL Signal Declaration warning at miromA.vhd(15): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miromA.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromA.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607242029949 "|top|dec:dec|miromA:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom miromA.vhd(23) " "VHDL Process Statement warning at miromA.vhd(23): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miromA.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromA.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029949 "|top|dec:dec|miromA:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "miromB dec:dec\|miromB:u2 A:arqmiromb " "Elaborating entity \"miromB\" using architecture \"A:arqmiromb\" for hierarchy \"dec:dec\|miromB:u2\"" {  } { { "dec.vhd" "u2" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/dec.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029949 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom miromB.vhd(15) " "VHDL Signal Declaration warning at miromB.vhd(15): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miromB.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromB.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607242029950 "|top|dec:dec|miromB:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom miromB.vhd(23) " "VHDL Process Statement warning at miromB.vhd(23): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miromB.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromB.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029950 "|top|dec:dec|miromB:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU ALU:ALU A:arq_alu " "Elaborating entity \"ALU\" using architecture \"A:arq_alu\" for hierarchy \"ALU:ALU\"" {  } { { "top.vhd" "ALU" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UA ALU:ALU\|UA:arit A:arq_ua " "Elaborating entity \"UA\" using architecture \"A:arq_ua\" for hierarchy \"ALU:ALU\|UA:arit\"" {  } { { "ALU.vhd" "arit" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/ALU.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux4x1 ALU:ALU\|UA:arit\|mux4x1:u1 A:arqmux " "Elaborating entity \"mux4x1\" using architecture \"A:arqmux\" for hierarchy \"ALU:ALU\|UA:arit\|mux4x1:u1\"" {  } { { "UA.vhd" "u1" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/UA.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sum ALU:ALU\|UA:arit\|sum:u2 A:arqsum " "Elaborating entity \"sum\" using architecture \"A:arqsum\" for hierarchy \"ALU:ALU\|UA:arit\|sum:u2\"" {  } { { "UA.vhd" "u2" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/UA.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UL ALU:ALU\|UL:log A:arq_ul " "Elaborating entity \"UL\" using architecture \"A:arq_ul\" for hierarchy \"ALU:ALU\|UL:log\"" {  } { { "ALU.vhd" "log" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/ALU.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "display ALU:ALU\|display:disp_sal A:arq_disp " "Elaborating entity \"display\" using architecture \"A:arq_disp\" for hierarchy \"ALU:ALU\|display:disp_sal\"" {  } { { "ALU.vhd" "disp_sal" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/ALU.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029954 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial display.vhd(25) " "VHDL Process Statement warning at display.vhd(25): signal \"uaparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial display.vhd(47) " "VHDL Process Statement warning at display.vhd(47): signal \"uaparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial2 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): signal \"uaparcial2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial2 display.vhd(72) " "VHDL Process Statement warning at display.vhd(72): signal \"uaparcial2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial2 display.vhd(94) " "VHDL Process Statement warning at display.vhd(94): signal \"uaparcial2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ulparcial display.vhd(100) " "VHDL Process Statement warning at display.vhd(100): signal \"ulparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ulparcial display.vhd(105) " "VHDL Process Statement warning at display.vhd(105): signal \"ulparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ulparcial display.vhd(110) " "VHDL Process Statement warning at display.vhd(110): signal \"ulparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "uaparcial display.vhd(17) " "VHDL Process Statement warning at display.vhd(17): inferring latch(es) for signal or variable \"uaparcial\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "uaparcial2 display.vhd(17) " "VHDL Process Statement warning at display.vhd(17): inferring latch(es) for signal or variable \"uaparcial2\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulparcial display.vhd(17) " "VHDL Process Statement warning at display.vhd(17): inferring latch(es) for signal or variable \"ulparcial\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulparcial\[0\] display.vhd(17) " "Inferred latch for \"ulparcial\[0\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulparcial\[1\] display.vhd(17) " "Inferred latch for \"ulparcial\[1\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulparcial\[2\] display.vhd(17) " "Inferred latch for \"ulparcial\[2\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial2\[0\] display.vhd(17) " "Inferred latch for \"uaparcial2\[0\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial2\[1\] display.vhd(17) " "Inferred latch for \"uaparcial2\[1\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial2\[2\] display.vhd(17) " "Inferred latch for \"uaparcial2\[2\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial2\[3\] display.vhd(17) " "Inferred latch for \"uaparcial2\[3\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial\[0\] display.vhd(17) " "Inferred latch for \"uaparcial\[0\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial\[1\] display.vhd(17) " "Inferred latch for \"uaparcial\[1\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial\[2\] display.vhd(17) " "Inferred latch for \"uaparcial\[2\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial\[3\] display.vhd(17) " "Inferred latch for \"uaparcial\[3\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242029955 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "disp disp:dispA A:arqdis " "Elaborating entity \"disp\" using architecture \"A:arqdis\" for hierarchy \"disp:dispA\"" {  } { { "top.vhd" "dispA" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mem mem:cache A:arqmem " "Elaborating entity \"mem\" using architecture \"A:arqmem\" for hierarchy \"mem:cache\"" {  } { { "top.vhd" "cache" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029957 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WrEN mem.vhd(29) " "VHDL Process Statement warning at mem.vhd(29): signal \"WrEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/mem.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029957 "|top|mem:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator hw_image_generator:generator_vga A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"hw_image_generator:generator_vga\"" {  } { { "top.vhd" "generator_vga" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242029958 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(220) " "VHDL Process Statement warning at hw_image_generator.vhd(220): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029960 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(231) " "VHDL Process Statement warning at hw_image_generator.vhd(231): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029960 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(242) " "VHDL Process Statement warning at hw_image_generator.vhd(242): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029960 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(253) " "VHDL Process Statement warning at hw_image_generator.vhd(253): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029960 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(264) " "VHDL Process Statement warning at hw_image_generator.vhd(264): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029960 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(275) " "VHDL Process Statement warning at hw_image_generator.vhd(275): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029960 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(286) " "VHDL Process Statement warning at hw_image_generator.vhd(286): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029960 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(327) " "VHDL Process Statement warning at hw_image_generator.vhd(327): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029961 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(338) " "VHDL Process Statement warning at hw_image_generator.vhd(338): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029961 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(349) " "VHDL Process Statement warning at hw_image_generator.vhd(349): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029961 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(360) " "VHDL Process Statement warning at hw_image_generator.vhd(360): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029961 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(371) " "VHDL Process Statement warning at hw_image_generator.vhd(371): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029961 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(382) " "VHDL Process Statement warning at hw_image_generator.vhd(382): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029961 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(393) " "VHDL Process Statement warning at hw_image_generator.vhd(393): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029961 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(409) " "VHDL Process Statement warning at hw_image_generator.vhd(409): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029961 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(420) " "VHDL Process Statement warning at hw_image_generator.vhd(420): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029961 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(431) " "VHDL Process Statement warning at hw_image_generator.vhd(431): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029962 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(442) " "VHDL Process Statement warning at hw_image_generator.vhd(442): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029962 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(453) " "VHDL Process Statement warning at hw_image_generator.vhd(453): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029962 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(464) " "VHDL Process Statement warning at hw_image_generator.vhd(464): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029962 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(475) " "VHDL Process Statement warning at hw_image_generator.vhd(475): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029962 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(493) " "VHDL Process Statement warning at hw_image_generator.vhd(493): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029962 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(504) " "VHDL Process Statement warning at hw_image_generator.vhd(504): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029962 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(515) " "VHDL Process Statement warning at hw_image_generator.vhd(515): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029962 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(526) " "VHDL Process Statement warning at hw_image_generator.vhd(526): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029962 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(537) " "VHDL Process Statement warning at hw_image_generator.vhd(537): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029962 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(548) " "VHDL Process Statement warning at hw_image_generator.vhd(548): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029963 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(559) " "VHDL Process Statement warning at hw_image_generator.vhd(559): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607242029963 "|top|hw_image_generator:generator_vga"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromB:u2\|bus_datos\[0\] " "Converted tri-state buffer \"dec:dec\|miromB:u2\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "miromB.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromB.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromB:u2\|bus_datos\[1\] " "Converted tri-state buffer \"dec:dec\|miromB:u2\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "miromB.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromB.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromB:u2\|bus_datos\[2\] " "Converted tri-state buffer \"dec:dec\|miromB:u2\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "miromB.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromB.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromA:u1\|bus_datos\[0\] " "Converted tri-state buffer \"dec:dec\|miromA:u1\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "miromA.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromA.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromA:u1\|bus_datos\[1\] " "Converted tri-state buffer \"dec:dec\|miromA:u1\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "miromA.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromA.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromA:u1\|bus_datos\[2\] " "Converted tri-state buffer \"dec:dec\|miromA:u1\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "miromA.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromA.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[0\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[1\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[2\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[3\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[3\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[4\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[4\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[5\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[5\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[6\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[6\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[7\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[7\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[8\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[8\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[9\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[9\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[10\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[10\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[11\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[11\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[12\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[12\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[13\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[13\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1607242030148 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1607242030148 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "fetch:fetch\|miromNT:u3\|mem_rom " "RAM logic \"fetch:fetch\|miromNT:u3\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "miromNT.vhd" "mem_rom" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 16 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1607242030245 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "dec:dec\|miromB:u2\|mem_rom " "RAM logic \"dec:dec\|miromB:u2\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "miromB.vhd" "mem_rom" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromB.vhd" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1607242030245 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "dec:dec\|miromA:u1\|mem_rom " "RAM logic \"dec:dec\|miromA:u1\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "miromA.vhd" "mem_rom" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromA.vhd" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1607242030245 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem:cache\|memory " "RAM logic \"mem:cache\|memory\" is uninferred due to inappropriate RAM size" {  } { { "mem.vhd" "memory" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/mem.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1607242030245 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1607242030245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial\[1\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607242030575 ""}  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607242030575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial\[0\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607242030575 ""}  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607242030575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial\[2\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607242030575 ""}  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607242030575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial2\[1\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607242030575 ""}  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607242030575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial2\[0\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607242030575 ""}  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607242030575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial2\[2\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607242030575 ""}  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607242030575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ulparcial\[0\] " "Latch ALU:ALU\|display:disp_sal\|ulparcial\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607242030575 ""}  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607242030575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ulparcial\[1\] " "Latch ALU:ALU\|display:disp_sal\|ulparcial\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607242030575 ""}  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607242030575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ulparcial\[2\] " "Latch ALU:ALU\|display:disp_sal\|ulparcial\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607242030576 ""}  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607242030576 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[3\] GND " "Pin \"dataOut\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607242030887 "|top|dataOut[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607242030887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607242030936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607242031602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607242031602 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cs " "No output dependent on input pin \"cs\"" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607242031661 "|top|cs"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607242031661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "517 " "Implemented 517 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607242031662 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607242031662 ""} { "Info" "ICUT_CUT_TM_LCELLS" "485 " "Implemented 485 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607242031662 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607242031662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607242031691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 02:07:11 2020 " "Processing ended: Sun Dec 06 02:07:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607242031691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607242031691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607242031691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607242031691 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607242032757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607242032758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 02:07:12 2020 " "Processing started: Sun Dec 06 02:07:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607242032758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607242032758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microalu -c microalu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off microalu -c microalu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607242032758 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607242032832 ""}
{ "Info" "0" "" "Project  = microalu" {  } {  } 0 0 "Project  = microalu" 0 0 "Fitter" 0 0 1607242032832 ""}
{ "Info" "0" "" "Revision = microalu" {  } {  } 0 0 "Revision = microalu" 0 0 "Fitter" 0 0 1607242032833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607242032910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607242032910 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microalu 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"microalu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607242032917 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607242032951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607242032951 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607242033112 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607242033117 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607242033223 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607242033223 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607242033225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607242033225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607242033225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607242033225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607242033225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607242033225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607242033225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607242033225 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607242033225 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1607242033226 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1607242033226 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1607242033226 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1607242033226 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607242033226 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1607242033806 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microalu.sdc " "Synopsys Design Constraints File file not found: 'microalu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607242033807 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607242033807 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU\|disp_sal\|disp0\[0\]~0  from: datac  to: combout " "Cell: ALU\|disp_sal\|disp0\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607242033809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU\|disp_sal\|uaparcial\[0\]~0  from: datab  to: combout " "Cell: ALU\|disp_sal\|uaparcial\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607242033809 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1607242033809 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1607242033811 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1607242033811 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607242033812 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607242033836 ""}  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607242033836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reloj_lento:reloj\|led  " "Automatically promoted node reloj_lento:reloj\|led " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607242033836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reloj_lento:reloj\|led~0 " "Destination node reloj_lento:reloj\|led~0" {  } { { "reloj_lento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/reloj_lento.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033836 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607242033836 ""}  } { { "reloj_lento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/reloj_lento.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607242033836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "genMhz:genMHz\|clk25mhz  " "Automatically promoted node genMhz:genMHz\|clk25mhz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607242033836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "genMhz:genMHz\|clk25mhz~0 " "Destination node genMhz:genMHz\|clk25mhz~0" {  } { { "genMhz.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/genMhz.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033836 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607242033836 ""}  } { { "genMhz.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/genMhz.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607242033836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|display:disp_sal\|disp0\[0\]~0  " "Automatically promoted node ALU:ALU\|display:disp_sal\|disp0\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607242033836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:ALU\|display:disp_sal\|disp0\[0\]~1 " "Destination node ALU:ALU\|display:disp_sal\|disp0\[0\]~1" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033836 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607242033836 ""}  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607242033836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|display:disp_sal\|uaparcial\[0\]~0  " "Automatically promoted node ALU:ALU\|display:disp_sal\|uaparcial\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607242033837 ""}  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607242033837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fetch:fetch\|miromNT:u3\|mem_rom~0  " "Automatically promoted node fetch:fetch\|miromNT:u3\|mem_rom~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem:cache\|dataInBuf\[0\] " "Destination node mem:cache\|dataInBuf\[0\]" {  } { { "mem.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/mem.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem:cache\|dataInBuf\[1\] " "Destination node mem:cache\|dataInBuf\[1\]" {  } { { "mem.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/mem.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem:cache\|dataInBuf\[2\] " "Destination node mem:cache\|dataInBuf\[2\]" {  } { { "mem.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/mem.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:ALU\|display:disp_sal\|disp0\[0\]~3 " "Destination node ALU:ALU\|display:disp_sal\|disp0\[0\]~3" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:generator_vga\|red~13 " "Destination node hw_image_generator:generator_vga\|red~13" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:generator_vga\|red~14 " "Destination node hw_image_generator:generator_vga\|red~14" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:generator_vga\|red~17 " "Destination node hw_image_generator:generator_vga\|red~17" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:ALU\|display:disp_sal\|disp0\[6\]~5 " "Destination node ALU:ALU\|display:disp_sal\|disp0\[6\]~5" {  } { { "display.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/display.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:generator_vga\|red~25 " "Destination node hw_image_generator:generator_vga\|red~25" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:generator_vga\|red~29 " "Destination node hw_image_generator:generator_vga\|red~29" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/hw_image_generator.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1607242033837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607242033837 ""}  } { { "miromNT.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/miromNT.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607242033837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fetch:fetch\|reloj_lento:u1\|led  " "Automatically promoted node fetch:fetch\|reloj_lento:u1\|led " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:fetch\|conta:u2\|present_state\[1\] " "Destination node fetch:fetch\|conta:u2\|present_state\[1\]" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:fetch\|conta:u2\|present_state\[2\] " "Destination node fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/conta.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:fetch\|reloj_lento:u1\|led~0 " "Destination node fetch:fetch\|reloj_lento:u1\|led~0" {  } { { "reloj_lento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/reloj_lento.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led~output " "Destination node led~output" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607242033837 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607242033837 ""}  } { { "reloj_lento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/reloj_lento.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607242033837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607242034170 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607242034171 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607242034171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607242034172 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607242034173 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607242034173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607242034173 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607242034174 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607242034191 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1607242034192 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607242034192 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disA\[0\] " "Node \"disA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disA\[1\] " "Node \"disA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disA\[2\] " "Node \"disA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disA\[3\] " "Node \"disA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disA\[4\] " "Node \"disA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disA\[5\] " "Node \"disA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disA\[6\] " "Node \"disA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disB\[0\] " "Node \"disB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disB\[1\] " "Node \"disB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disB\[2\] " "Node \"disB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disB\[3\] " "Node \"disB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disB\[4\] " "Node \"disB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disB\[5\] " "Node \"disB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disB\[6\] " "Node \"disB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp0\[0\] " "Node \"disp0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp0\[1\] " "Node \"disp0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp0\[2\] " "Node \"disp0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp0\[3\] " "Node \"disp0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp0\[4\] " "Node \"disp0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp0\[5\] " "Node \"disp0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp0\[6\] " "Node \"disp0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp1\[0\] " "Node \"disp1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp1\[1\] " "Node \"disp1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp1\[2\] " "Node \"disp1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp1\[3\] " "Node \"disp1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp1\[4\] " "Node \"disp1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp1\[5\] " "Node \"disp1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp1\[6\] " "Node \"disp1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp2\[0\] " "Node \"disp2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp2\[1\] " "Node \"disp2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp2\[2\] " "Node \"disp2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp2\[3\] " "Node \"disp2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp2\[4\] " "Node \"disp2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp2\[5\] " "Node \"disp2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp2\[6\] " "Node \"disp2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leddecode\[0\] " "Node \"leddecode\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leddecode\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leddecode\[1\] " "Node \"leddecode\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leddecode\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leddecode\[2\] " "Node \"leddecode\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leddecode\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leddecode\[3\] " "Node \"leddecode\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leddecode\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leddecode\[4\] " "Node \"leddecode\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leddecode\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leddecode\[5\] " "Node \"leddecode\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leddecode\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leddecode\[6\] " "Node \"leddecode\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leddecode\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607242034255 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1607242034255 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607242034257 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1607242034263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607242035239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607242035339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607242035358 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607242037198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607242037199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607242037592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607242038812 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607242038812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607242039662 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607242039662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607242039665 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607242039819 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607242039825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607242040093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607242040094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607242040480 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607242040919 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1607242041134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/output_files/microalu.fit.smsg " "Generated suppressed messages file C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/7_MicroALU_VGA/MicroALU/output_files/microalu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607242041197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 49 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5788 " "Peak virtual memory: 5788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607242041636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 02:07:21 2020 " "Processing ended: Sun Dec 06 02:07:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607242041636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607242041636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607242041636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607242041636 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607242042587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607242042588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 02:07:22 2020 " "Processing started: Sun Dec 06 02:07:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607242042588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607242042588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microalu -c microalu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off microalu -c microalu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607242042588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607242042819 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607242044089 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607242044189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607242044981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 02:07:24 2020 " "Processing ended: Sun Dec 06 02:07:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607242044981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607242044981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607242044981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607242044981 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607242045624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607242046080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607242046081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 02:07:25 2020 " "Processing started: Sun Dec 06 02:07:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607242046081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607242046081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta microalu -c microalu " "Command: quartus_sta microalu -c microalu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607242046081 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607242046160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607242046314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607242046314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607242046345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607242046345 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1607242046535 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microalu.sdc " "Synopsys Design Constraints File file not found: 'microalu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1607242046563 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607242046563 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name genMhz:genMHz\|clk25mhz genMhz:genMHz\|clk25mhz " "create_clock -period 1.000 -name genMhz:genMHz\|clk25mhz genMhz:genMHz\|clk25mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607242046564 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607242046564 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj_lento:reloj\|led reloj_lento:reloj\|led " "create_clock -period 1.000 -name reloj_lento:reloj\|led reloj_lento:reloj\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607242046564 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fetch:fetch\|reloj_lento:u1\|led fetch:fetch\|reloj_lento:u1\|led " "create_clock -period 1.000 -name fetch:fetch\|reloj_lento:u1\|led fetch:fetch\|reloj_lento:u1\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607242046564 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fetch:fetch\|conta:u2\|present_state\[0\] fetch:fetch\|conta:u2\|present_state\[0\] " "create_clock -period 1.000 -name fetch:fetch\|conta:u2\|present_state\[0\] fetch:fetch\|conta:u2\|present_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607242046564 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607242046564 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU\|disp_sal\|disp0\[0\]~0  from: datab  to: combout " "Cell: ALU\|disp_sal\|disp0\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607242046565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU\|disp_sal\|uaparcial\[0\]~0  from: datab  to: combout " "Cell: ALU\|disp_sal\|uaparcial\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607242046565 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607242046565 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1607242046566 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607242046567 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607242046568 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607242046577 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1607242046585 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607242046588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.079 " "Worst-case setup slack is -4.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.079            -117.137 genMhz:genMHz\|clk25mhz  " "   -4.079            -117.137 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.847             -19.810 fetch:fetch\|conta:u2\|present_state\[0\]  " "   -2.847             -19.810 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.779             -52.710 clk  " "   -2.779             -52.710 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.526            -101.851 reloj_lento:reloj\|led  " "   -2.526            -101.851 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.115              -6.428 fetch:fetch\|reloj_lento:u1\|led  " "   -2.115              -6.428 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607242046592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 genMhz:genMHz\|clk25mhz  " "    0.340               0.000 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    0.388               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 clk  " "    0.631               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.690               0.000 reloj_lento:reloj\|led  " "    0.690               0.000 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156               0.000 fetch:fetch\|reloj_lento:u1\|led  " "    1.156               0.000 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607242046600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607242046608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607242046622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 clk  " "   -3.000             -42.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -86.986 reloj_lento:reloj\|led  " "   -1.403             -86.986 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 genMhz:genMHz\|clk25mhz  " "   -1.403             -61.732 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 fetch:fetch\|reloj_lento:u1\|led  " "   -1.403              -5.612 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    0.330               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242046626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607242046626 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607242046657 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607242046674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607242047092 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU\|disp_sal\|disp0\[0\]~0  from: datab  to: combout " "Cell: ALU\|disp_sal\|disp0\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607242047163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU\|disp_sal\|uaparcial\[0\]~0  from: datab  to: combout " "Cell: ALU\|disp_sal\|uaparcial\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607242047163 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607242047163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607242047164 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607242047174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.702 " "Worst-case setup slack is -3.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.702            -104.006 genMhz:genMHz\|clk25mhz  " "   -3.702            -104.006 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.628             -18.269 fetch:fetch\|conta:u2\|present_state\[0\]  " "   -2.628             -18.269 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.488             -45.593 clk  " "   -2.488             -45.593 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.249             -90.091 reloj_lento:reloj\|led  " "   -2.249             -90.091 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.849              -5.633 fetch:fetch\|reloj_lento:u1\|led  " "   -1.849              -5.633 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607242047179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 genMhz:genMHz\|clk25mhz  " "    0.306               0.000 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    0.326               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 clk  " "    0.582               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 reloj_lento:reloj\|led  " "    0.639               0.000 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.044               0.000 fetch:fetch\|reloj_lento:u1\|led  " "    1.044               0.000 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607242047185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607242047191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607242047196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 clk  " "   -3.000             -42.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -86.986 reloj_lento:reloj\|led  " "   -1.403             -86.986 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 genMhz:genMHz\|clk25mhz  " "   -1.403             -61.732 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 fetch:fetch\|reloj_lento:u1\|led  " "   -1.403              -5.612 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    0.387               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607242047200 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607242047213 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU\|disp_sal\|disp0\[0\]~0  from: datab  to: combout " "Cell: ALU\|disp_sal\|disp0\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607242047352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU\|disp_sal\|uaparcial\[0\]~0  from: datab  to: combout " "Cell: ALU\|disp_sal\|uaparcial\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607242047352 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607242047352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607242047352 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607242047354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.169 " "Worst-case setup slack is -1.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.169             -23.016 genMhz:genMHz\|clk25mhz  " "   -1.169             -23.016 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070              -6.363 fetch:fetch\|conta:u2\|present_state\[0\]  " "   -1.070              -6.363 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843              -1.893 fetch:fetch\|reloj_lento:u1\|led  " "   -0.843              -1.893 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.789             -15.004 reloj_lento:reloj\|led  " "   -0.789             -15.004 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626              -7.278 clk  " "   -0.626              -7.278 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607242047359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 genMhz:genMHz\|clk25mhz  " "    0.147               0.000 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    0.150               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 clk  " "    0.243               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 reloj_lento:reloj\|led  " "    0.275               0.000 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 fetch:fetch\|reloj_lento:u1\|led  " "    0.364               0.000 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607242047366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607242047371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607242047376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.143 clk  " "   -3.000             -32.143 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -62.000 reloj_lento:reloj\|led  " "   -1.000             -62.000 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 genMhz:genMHz\|clk25mhz  " "   -1.000             -44.000 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 fetch:fetch\|reloj_lento:u1\|led  " "   -1.000              -4.000 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    0.309               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607242047381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607242047381 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607242048053 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607242048055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607242048118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 02:07:28 2020 " "Processing ended: Sun Dec 06 02:07:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607242048118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607242048118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607242048118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607242048118 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 148 s " "Quartus Prime Full Compilation was successful. 0 errors, 148 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607242048813 ""}
