 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: counter                             Date:  5-29-2025, 11:26AM
Device Used: XC9536-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
9  /36  ( 25%) 30  /180  ( 17%) 23 /72  ( 32%)   9  /36  ( 25%) 20 /34  ( 59%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1           5/18       10/36       10          18/90       5/17
FB2           4/18       13/36       13          12/90       4/17
             -----       -----                   -----       -----     
              9/36       23/72                   30/180      9/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
The complement of 'rst_n' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    9           9    |  I/O              :    18      28
Output        :    0           0    |  GCK/IO           :     1       3
Bidirectional :    9           9    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     20          20

** Power Data **

There are 9 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'counter.ise'.
*************************  Summary of Mapped Logic  ************************

** 9 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
rem<1>              5     7     FB1_2   3    I/O     I/O     STD  FAST RESET
rem<0>              4     7     FB1_6   8    I/O     I/O     STD  FAST RESET
rem<2>              4     7     FB1_10  12   I/O     I/O     STD  FAST RESET
rem<3>              3     7     FB1_13  18   I/O     I/O     STD  FAST RESET
busy                2     5     FB1_16  22   I/O     I/O     STD  FAST RESET
num<0>              3     7     FB2_2   44   I/O     I/O     STD  FAST RESET
num<1>              3     7     FB2_8   37   I/O     I/O     STD  FAST RESET
num<2>              3     7     FB2_12  33   I/O     I/O     STD  FAST RESET
num<3>              3     7     FB2_16  26   I/O     I/O     STD  FAST RESET

** 11 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
clk                 FB1_3   5~   GCK/I/O GCK
ld                  FB1_8   9    I/O     I
dn<0>               FB1_9   11   I/O     I
dt<1>               FB1_11  13   I/O     I
dt<2>               FB1_12  14   I/O     I
rst_n               FB2_6   39~  GSR/I/O GSR
dt<0>               FB2_7   38   I/O     I
dn<1>               FB2_9   36   I/O     I
dn<2>               FB2_10  35   I/O     I
dn<3>               FB2_11  34   I/O     I
dt<3>               FB2_13  29   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               10/26
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   2     I/O     
rem<1>                5       0     0   0     FB1_2   3     I/O     I/O
(unused)              0       0     0   5     FB1_3   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_4   4     I/O     
(unused)              0       0     0   5     FB1_5   6     GCK/I/O 
rem<0>                4       0     0   1     FB1_6   8     I/O     I/O
(unused)              0       0     0   5     FB1_7   7     GCK/I/O 
(unused)              0       0     0   5     FB1_8   9     I/O     I
(unused)              0       0     0   5     FB1_9   11    I/O     I
rem<2>                4       0     0   1     FB1_10  12    I/O     I/O
(unused)              0       0     0   5     FB1_11  13    I/O     I
(unused)              0       0     0   5     FB1_12  14    I/O     I
rem<3>                3       0     0   2     FB1_13  18    I/O     I/O
(unused)              0       0     0   5     FB1_14  19    I/O     
(unused)              0       0     0   5     FB1_15  20    I/O     
busy                  2       0     0   3     FB1_16  22    I/O     I/O
(unused)              0       0     0   5     FB1_17  24    I/O     
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: busy.PIN           5: dt<3>              8: rem<1>.PIN 
  2: dt<0>              6: ld                 9: rem<2>.PIN 
  3: dt<1>              7: rem<0>.PIN        10: rem<3>.PIN 
  4: dt<2>            

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
rem<1>               X.X..XXXXX.............................. 7       7
rem<0>               XX...XXXXX.............................. 7       7
rem<2>               X..X.XXXXX.............................. 7       7
rem<3>               X...XXXXXX.............................. 7       7
busy                 X....X.XXX.............................. 5       5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               13/23
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   1     I/O     
num<0>                3       0     0   2     FB2_2   44    I/O     I/O
(unused)              0       0     0   5     FB2_3   42    GTS/I/O 
(unused)              0       0     0   5     FB2_4   43    I/O     
(unused)              0       0     0   5     FB2_5   40    GTS/I/O 
(unused)              0       0     0   5     FB2_6   39    GSR/I/O GSR
(unused)              0       0     0   5     FB2_7   38    I/O     I
num<1>                3       0     0   2     FB2_8   37    I/O     I/O
(unused)              0       0     0   5     FB2_9   36    I/O     I
(unused)              0       0     0   5     FB2_10  35    I/O     I
(unused)              0       0     0   5     FB2_11  34    I/O     I
num<2>                3       0     0   2     FB2_12  33    I/O     I/O
(unused)              0       0     0   5     FB2_13  29    I/O     I
(unused)              0       0     0   5     FB2_14  28    I/O     
(unused)              0       0     0   5     FB2_15  27    I/O     
num<3>                3       0     0   2     FB2_16  26    I/O     I/O
(unused)              0       0     0   5     FB2_17  25    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: busy.PIN           6: ld                10: num<3>.PIN 
  2: dn<0>              7: num<0>.PIN        11: rem<1>.PIN 
  3: dn<1>              8: num<1>.PIN        12: rem<2>.PIN 
  4: dn<2>              9: num<2>.PIN        13: rem<3>.PIN 
  5: dn<3>            

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
num<0>               XX...XX...XXX........................... 7       7
num<1>               X.X..X.X..XXX........................... 7       7
num<2>               X..X.X..X.XXX........................... 7       7
num<3>               X...XX...XXXX........................... 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_busy: FDCPE port map (busy,busy_D,clk,NOT rst_n,'0');
busy_D <= ((NOT ld AND NOT busy.PIN)
	OR (NOT ld AND NOT rem(1).PIN AND NOT rem(2).PIN AND NOT rem(3).PIN));

FDCPE_num0: FDCPE port map (num(0),num_D(0),clk,NOT rst_n,'0');
num_D(0) <= ((ld AND NOT dn(0))
	OR (NOT ld AND NOT num(0).PIN)
	OR (NOT ld AND busy.PIN AND NOT rem(1).PIN AND NOT rem(2).PIN AND 
	NOT rem(3).PIN));

FDCPE_num1: FDCPE port map (num(1),num_D(1),clk,NOT rst_n,'0');
num_D(1) <= ((ld AND NOT dn(1))
	OR (NOT ld AND NOT num(1).PIN)
	OR (NOT ld AND busy.PIN AND NOT rem(1).PIN AND NOT rem(2).PIN AND 
	NOT rem(3).PIN));

FDCPE_num2: FDCPE port map (num(2),num_D(2),clk,NOT rst_n,'0');
num_D(2) <= ((ld AND NOT dn(2))
	OR (NOT ld AND NOT num(2).PIN)
	OR (NOT ld AND busy.PIN AND NOT rem(1).PIN AND NOT rem(2).PIN AND 
	NOT rem(3).PIN));

FDCPE_num3: FDCPE port map (num(3),num_D(3),clk,NOT rst_n,'0');
num_D(3) <= ((ld AND NOT dn(3))
	OR (NOT ld AND NOT num(3).PIN)
	OR (NOT ld AND busy.PIN AND NOT rem(1).PIN AND NOT rem(2).PIN AND 
	NOT rem(3).PIN));

FDCPE_rem0: FDCPE port map (rem(0),rem_D(0),clk,NOT rst_n,'0');
rem_D(0) <= ((ld AND NOT dt(0))
	OR (NOT ld AND busy.PIN AND rem(0).PIN)
	OR (NOT ld AND NOT busy.PIN AND NOT rem(0).PIN)
	OR (NOT ld AND busy.PIN AND NOT rem(1).PIN AND NOT rem(2).PIN AND 
	NOT rem(3).PIN));

FDCPE_rem1: FDCPE port map (rem(1),rem_D(1),clk,NOT rst_n,'0');
rem_D(1) <= ((ld AND dt(1))
	OR (NOT ld AND NOT busy.PIN AND rem(1).PIN)
	OR (NOT ld AND rem(0).PIN AND rem(1).PIN)
	OR (NOT ld AND busy.PIN AND NOT rem(0).PIN AND NOT rem(1).PIN AND 
	rem(2).PIN)
	OR (NOT ld AND busy.PIN AND NOT rem(0).PIN AND NOT rem(1).PIN AND 
	rem(3).PIN));

FTCPE_rem2: FTCPE port map (rem(2),rem_T(2),clk,NOT rst_n,'0');
rem_T(2) <= ((ld AND dt(2) AND NOT rem(2).PIN)
	OR (ld AND NOT dt(2) AND rem(2).PIN)
	OR (NOT ld AND busy.PIN AND NOT rem(0).PIN AND NOT rem(1).PIN AND 
	rem(2).PIN)
	OR (NOT ld AND busy.PIN AND NOT rem(0).PIN AND NOT rem(1).PIN AND 
	rem(3).PIN));

FDCPE_rem3: FDCPE port map (rem(3),rem_D(3),clk,NOT rst_n,'0');
rem_D(3) <= ((ld AND NOT dt(3))
	OR (NOT ld AND NOT rem(3).PIN)
	OR (NOT ld AND busy.PIN AND NOT rem(0).PIN AND NOT rem(1).PIN AND 
	NOT rem(2).PIN));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11         XC9536-5-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 TIE                              23 GND                           
  2 TIE                              24 TIE                           
  3 rem<1>                           25 TIE                           
  4 TIE                              26 num<3>                        
  5 clk                              27 TIE                           
  6 TIE                              28 TIE                           
  7 TIE                              29 dt<3>                         
  8 rem<0>                           30 TDO                           
  9 ld                               31 GND                           
 10 GND                              32 VCC                           
 11 dn<0>                            33 num<2>                        
 12 rem<2>                           34 dn<3>                         
 13 dt<1>                            35 dn<2>                         
 14 dt<2>                            36 dn<1>                         
 15 TDI                              37 num<1>                        
 16 TMS                              38 dt<0>                         
 17 TCK                              39 rst_n                         
 18 rem<3>                           40 TIE                           
 19 TIE                              41 VCC                           
 20 TIE                              42 TIE                           
 21 VCC                              43 TIE                           
 22 busy                             44 num<0>                        


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95*-*-*
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
