module fullsub_tb;
   reg a;
   reg b;
   reg c;
   wire sum;
   wire carry;
   
  
   fullsub uut(
     .a(a),
     .b(b),
     .c(c),
     .sum(sum),
     .carry(carry)
   );
   
   integer i;
   
   initial begin
      
       a = 0;
       b = 0;
       c = 0;
       
       
       for (i = 0; i < 8; i = i + 1) begin
           {a, b, c} = i;  
           #10;            
       end
       
      
       $finish;
    end

endmodule
