<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Violation Multi Corner Report Min Delay Analysis
</title>
<text>SmartTime Version 2022.1.0.10</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</text>
<text>Date: Wed Aug 16 15:59:09 2023
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300TS_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_ht, slow_lv_lt, fast_hv_lt</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.388</cell>
 <cell>-5.348</cell>
 <cell>1.649</cell>
 <cell>6.997</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.377</cell>
 <cell>-5.339</cell>
 <cell>1.691</cell>
 <cell>7.030</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.391</cell>
 <cell>-5.325</cell>
 <cell>1.705</cell>
 <cell>7.030</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.470</cell>
 <cell>-5.266</cell>
 <cell>1.731</cell>
 <cell>6.997</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.501</cell>
 <cell>-5.201</cell>
 <cell>1.835</cell>
 <cell>7.036</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 6</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.514</cell>
 <cell>-5.188</cell>
 <cell>1.848</cell>
 <cell>7.036</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 7</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.542</cell>
 <cell>-5.164</cell>
 <cell>1.833</cell>
 <cell>6.997</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 8</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.542</cell>
 <cell>-5.152</cell>
 <cell>1.847</cell>
 <cell>6.999</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 9</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.546</cell>
 <cell>-5.148</cell>
 <cell>1.851</cell>
 <cell>6.999</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 10</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.558</cell>
 <cell>-5.148</cell>
 <cell>1.849</cell>
 <cell>6.997</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 11</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.712</cell>
 <cell>-5.032</cell>
 <cell>1.994</cell>
 <cell>7.026</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 12</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.785</cell>
 <cell>-4.959</cell>
 <cell>2.067</cell>
 <cell>7.026</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 13</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell>0.274</cell>
 <cell>-4.493</cell>
 <cell>3.794</cell>
 <cell>8.287</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 14</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[0]:ALn</cell>
 <cell>0.275</cell>
 <cell>-4.491</cell>
 <cell>3.795</cell>
 <cell>8.286</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 15</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[1]:ALn</cell>
 <cell>0.505</cell>
 <cell>-0.552</cell>
 <cell>5.987</cell>
 <cell>6.539</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 16</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[0]:ALn</cell>
 <cell>0.505</cell>
 <cell>-0.552</cell>
 <cell>5.987</cell>
 <cell>6.539</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 17</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>2.889</cell>
 <cell>-0.545</cell>
 <cell>3.781</cell>
 <cell>4.326</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 18</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>2.938</cell>
 <cell>-0.508</cell>
 <cell>3.818</cell>
 <cell>4.326</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 19</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>2.966</cell>
 <cell>-0.469</cell>
 <cell>3.858</cell>
 <cell>4.327</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 20</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>2.972</cell>
 <cell>-0.457</cell>
 <cell>3.864</cell>
 <cell>4.321</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
</doc>
