Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 14:27:41 2025
| Host         : DESKTOP-I99LGQ1 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/flashattn_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------+
|      Characteristics      |                  Path #1                 |
+---------------------------+------------------------------------------+
| Requirement               | 10.000                                   |
| Path Delay                | 2.635                                    |
| Logic Delay               | 0.813(31%)                               |
| Net Delay                 | 1.822(69%)                               |
| Clock Skew                | -0.049                                   |
| Slack                     | 1.724                                    |
| Clock Uncertainty         | 0.035                                    |
| Clock Relationship        | Timed                                    |
| Clock Delay Group         | Same Clock                               |
| Logic Levels              | 1                                        |
| Routes                    | NA                                       |
| Logical Path              | FDRE/C-(18)-LUT6-(2)-DSP48E1/INMODE[1]   |
| Start Point Clock         | ap_clk                                   |
| End Point Clock           | ap_clk                                   |
| DSP Block                 | Seq                                      |
| RAM Registers             | None-None                                |
| IO Crossings              | 0                                        |
| Config Crossings          | 0                                        |
| SLR Crossings             | 0                                        |
| PBlocks                   | 0                                        |
| High Fanout               | 18                                       |
| Dont Touch                | 0                                        |
| Mark Debug                | 0                                        |
| Start Point Pin Primitive | FDRE/C                                   |
| End Point Pin Primitive   | DSP48E1/INMODE[1]                        |
| Start Point Pin           | opt_has_pipe.first_q_reg[5]/C            |
| End Point Pin             | i_no_versal_es1_workaround.DSP/INMODE[1] |
+---------------------------+------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+-----+----+----+----+---+---+
| End Point Clock | Requirement | 0 |  1  |  2  |  3 |  4 |  5 | 6 | 7 |
+-----------------+-------------+---+-----+-----+----+----+----+---+---+
| ap_clk          | 10.000ns    | 4 | 684 | 134 | 98 | 60 | 10 | 8 | 2 |
+-----------------+-------------+---+-----+-----+----+----+----+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


