set ::env(PROJECT_NAME) and2_latch
set ::env(DESIGN_TOP) and2_latch
set ::env(DESIGN_DIR) RTL_Benchmark/ql_designs/and2_latch
set ::env(TOP_VERILOG) RTL_Benchmark/ql_designs/and2_latch/and2_latch.v
set ::env(CLOCK_PORT) clk
set ::env(DOMAIN) digital_design
