;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	SUB 0, @20
	SUB @-127, 100
	SPL 0, <402
	ADD 100, 0
	ADD 30, 9
	SUB -207, <-120
	ADD 100, 0
	SUB 0, 402
	SUB @121, 103
	SUB @127, 106
	CMP -207, <-120
	ADD 100, 0
	ADD @121, 106
	ADD 100, 0
	SUB @121, 106
	SUB @13, 0
	CMP 3, @20
	SUB @0, 9
	ADD @121, 106
	DJN 0, #420
	SLT 20, @12
	ADD 100, 0
	SPL <-127, 100
	SPL 0, <402
	ADD 30, 9
	SUB @10, 0
	ADD #270, <1
	SUB 0, -2
	SUB 0, -2
	SUB 0, -2
	SPL 0, <-2
	ADD @210, 60
	MOV -1, <-20
	CMP 3, @20
	ADD @13, 0
	SUB 70, @17
	SPL 0, <-2
	ADD #270, <1
	MOV -1, <-20
	ADD 210, 60
	MOV -1, <-20
	CMP 3, @20
	CMP 3, @20
	ADD @0, @2
	SUB 70, @17
	ADD -16, 6
