#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 26 10:47:59 2018
# Process ID: 5124
# Current directory: C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log fading_led.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fading_led.tcl -notrace
# Log file: C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.runs/impl_1/fading_led.vdi
# Journal file: C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source fading_led.tcl -notrace
Command: link_design -top fading_led -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'Seg[0]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[1]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[2]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[3]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[4]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[5]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[6]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg[7]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[0]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[1]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[2]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[3]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[4]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[5]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[6]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'An[7]'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rst'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Up'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Mode'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Down'. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.srcs/constrs_1/imports/Proiect/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 583.691 ; gain = 326.570
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 595.348 ; gain = 11.656
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1716a47eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1134.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1716a47eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1134.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15b15273b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1134.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15b15273b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1134.516 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15b15273b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1134.516 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1134.516 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15b15273b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1134.516 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f31bddb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1134.516 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.516 ; gain = 550.824
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1134.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.runs/impl_1/fading_led_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fading_led_drc_opted.rpt -pb fading_led_drc_opted.pb -rpx fading_led_drc_opted.rpx
Command: report_drc -file fading_led_drc_opted.rpt -pb fading_led_drc_opted.pb -rpx fading_led_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.runs/impl_1/fading_led_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1134.516 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: de1a30a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1134.516 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.516 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a71986ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1134.516 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cd11c8ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1134.516 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cd11c8ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1134.516 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1cd11c8ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1134.516 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 21c8b463c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1134.516 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21c8b463c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1134.516 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c449a105

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1134.516 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bfd66135

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1134.516 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bfd66135

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1134.516 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cdf895c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1134.516 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2134605a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1134.516 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2134605a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1134.516 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2134605a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1134.516 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c165fcc4

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c165fcc4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1148.434 ; gain = 13.918
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.695. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1faba744f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1148.434 ; gain = 13.918
Phase 4.1 Post Commit Optimization | Checksum: 1faba744f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1148.434 ; gain = 13.918

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1faba744f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1148.434 ; gain = 13.918

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1faba744f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1148.434 ; gain = 13.918

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d7bffe90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1148.434 ; gain = 13.918
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d7bffe90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1148.434 ; gain = 13.918
Ending Placer Task | Checksum: 1973e36f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1148.434 ; gain = 13.918
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1148.742 ; gain = 0.309
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.runs/impl_1/fading_led_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fading_led_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1148.742 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fading_led_utilization_placed.rpt -pb fading_led_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1148.742 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fading_led_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1148.742 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cb118fe5 ConstDB: 0 ShapeSum: cc2ca70d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9b85b2c5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.664 ; gain = 155.242
Post Restoration Checksum: NetGraph: 5e48d0ca NumContArr: 3d3ce1fb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9b85b2c5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.664 ; gain = 155.242

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9b85b2c5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.664 ; gain = 155.242

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9b85b2c5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.664 ; gain = 155.242
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10dbf270d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1305.711 ; gain = 156.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.782  | TNS=0.000  | WHS=-0.124 | THS=-0.518 |

Phase 2 Router Initialization | Checksum: 1e2b68590

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1305.711 ; gain = 156.289

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1655863c7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.749  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21d5c593a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289
Phase 4 Rip-up And Reroute | Checksum: 21d5c593a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c54ea840

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.749  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c54ea840

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c54ea840

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289
Phase 5 Delay and Skew Optimization | Checksum: 1c54ea840

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 225c1e4e6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.749  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1aa7de919

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289
Phase 6 Post Hold Fix | Checksum: 1aa7de919

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00443922 %
  Global Horizontal Routing Utilization  = 0.00184712 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bb4e5112

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bb4e5112

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 195fb6c0f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.749  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 195fb6c0f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1305.711 ; gain = 156.289

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1305.711 ; gain = 156.969
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1305.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.runs/impl_1/fading_led_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fading_led_drc_routed.rpt -pb fading_led_drc_routed.pb -rpx fading_led_drc_routed.rpx
Command: report_drc -file fading_led_drc_routed.rpt -pb fading_led_drc_routed.pb -rpx fading_led_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.runs/impl_1/fading_led_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fading_led_methodology_drc_routed.rpt -pb fading_led_methodology_drc_routed.pb -rpx fading_led_methodology_drc_routed.rpx
Command: report_methodology -file fading_led_methodology_drc_routed.rpt -pb fading_led_methodology_drc_routed.pb -rpx fading_led_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Student/Desktop/Proiect/Proiect/project_1/project_1.runs/impl_1/fading_led_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fading_led_power_routed.rpt -pb fading_led_power_summary_routed.pb -rpx fading_led_power_routed.rpx
Command: report_power -file fading_led_power_routed.rpt -pb fading_led_power_summary_routed.pb -rpx fading_led_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fading_led_route_status.rpt -pb fading_led_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fading_led_timing_summary_routed.rpt -rpx fading_led_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fading_led_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file fading_led_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Mar 26 10:49:06 2018...
