
Dynamics.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab04  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  0800acd8  0800acd8  0000bcd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b184  0800b184  0000d1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b184  0800b184  0000c184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b18c  0800b18c  0000d1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b18c  0800b18c  0000c18c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b190  0800b190  0000c190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800b194  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000588  200001e0  0800b374  0000d1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000768  0800b374  0000d768  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011780  00000000  00000000  0000d210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026b8  00000000  00000000  0001e990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001050  00000000  00000000  00021048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cd6  00000000  00000000  00022098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000223d8  00000000  00000000  00022d6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012adb  00000000  00000000  00045146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d377c  00000000  00000000  00057c21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012b39d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005aac  00000000  00000000  0012b3e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  00130e8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800acbc 	.word	0x0800acbc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800acbc 	.word	0x0800acbc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <_write>:
static void MX_TIM13_Init(void);
static void MX_TIM14_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *data, int len)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)data, len, HAL_MAX_DELAY);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	b29a      	uxth	r2, r3
 8001070:	f04f 33ff 	mov.w	r3, #4294967295
 8001074:	68b9      	ldr	r1, [r7, #8]
 8001076:	4804      	ldr	r0, [pc, #16]	@ (8001088 <_write+0x28>)
 8001078:	f004 feeb 	bl	8005e52 <HAL_UART_Transmit>
  return len;
 800107c:	687b      	ldr	r3, [r7, #4]
}
 800107e:	4618      	mov	r0, r3
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000384 	.word	0x20000384

0800108c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800108c:	b5b0      	push	{r4, r5, r7, lr}
 800108e:	b096      	sub	sp, #88	@ 0x58
 8001090:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001092:	f001 fc57 	bl	8002944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001096:	f000 f9f1 	bl	800147c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800109a:	f000 fc2f 	bl	80018fc <MX_GPIO_Init>
  MX_DMA_Init();
 800109e:	f000 fc0d 	bl	80018bc <MX_DMA_Init>
  MX_ADC1_Init();
 80010a2:	f000 fa55 	bl	8001550 <MX_ADC1_Init>
  MX_CAN1_Init();
 80010a6:	f000 facf 	bl	8001648 <MX_CAN1_Init>
  MX_CAN2_Init();
 80010aa:	f000 fb0d 	bl	80016c8 <MX_CAN2_Init>
  MX_TIM13_Init();
 80010ae:	f000 fb4b 	bl	8001748 <MX_TIM13_Init>
  MX_TIM14_Init();
 80010b2:	f000 fb91 	bl	80017d8 <MX_TIM14_Init>
  MX_USART1_UART_Init();
 80010b6:	f000 fbd7 	bl	8001868 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  for (int i = 0; i < MAX_Speed_Measures; i++) {
 80010ba:	2300      	movs	r3, #0
 80010bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010be:	e00c      	b.n	80010da <main+0x4e>
    speed_measures_left[i] = 0;
 80010c0:	4a11      	ldr	r2, [pc, #68]	@ (8001108 <main+0x7c>)
 80010c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010c4:	2100      	movs	r1, #0
 80010c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    speed_measures_right[i] = 0;
 80010ca:	4a10      	ldr	r2, [pc, #64]	@ (800110c <main+0x80>)
 80010cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010ce:	2100      	movs	r1, #0
 80010d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (int i = 0; i < MAX_Speed_Measures; i++) {
 80010d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010d6:	3301      	adds	r3, #1
 80010d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010dc:	2b09      	cmp	r3, #9
 80010de:	ddef      	ble.n	80010c0 <main+0x34>
  }
  HAL_ADC_Start_DMA(&hadc1, ADC_VALUE, 4);    // Start ADC DMA for reading values
 80010e0:	2204      	movs	r2, #4
 80010e2:	490b      	ldr	r1, [pc, #44]	@ (8001110 <main+0x84>)
 80010e4:	480b      	ldr	r0, [pc, #44]	@ (8001114 <main+0x88>)
 80010e6:	f001 fce3 	bl	8002ab0 <HAL_ADC_Start_DMA>
  // Start Timer Interruptions for Input Captures
  HAL_TIM_IC_Start_IT(&htim13, TIM_CHANNEL_1);
 80010ea:	2100      	movs	r1, #0
 80010ec:	480a      	ldr	r0, [pc, #40]	@ (8001118 <main+0x8c>)
 80010ee:	f004 f937 	bl	8005360 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim14, TIM_CHANNEL_1);
 80010f2:	2100      	movs	r1, #0
 80010f4:	4809      	ldr	r0, [pc, #36]	@ (800111c <main+0x90>)
 80010f6:	f004 f933 	bl	8005360 <HAL_TIM_IC_Start_IT>

  // Initialize moving average buffers with zeros
  for (int i = 0; i < 4; i++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80010fe:	e027      	b.n	8001150 <main+0xc4>
  {
    for (int j = 0; j < ADC_BUFFER_SIZE; j++)
 8001100:	2300      	movs	r3, #0
 8001102:	647b      	str	r3, [r7, #68]	@ 0x44
 8001104:	e019      	b.n	800113a <main+0xae>
 8001106:	bf00      	nop
 8001108:	20000584 	.word	0x20000584
 800110c:	200005ac 	.word	0x200005ac
 8001110:	200003d0 	.word	0x200003d0
 8001114:	200001fc 	.word	0x200001fc
 8001118:	200002f4 	.word	0x200002f4
 800111c:	2000033c 	.word	0x2000033c
    {
      adc_buffers[i][j] = 0;
 8001120:	49b3      	ldr	r1, [pc, #716]	@ (80013f0 <main+0x364>)
 8001122:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001124:	2232      	movs	r2, #50	@ 0x32
 8001126:	fb03 f202 	mul.w	r2, r3, r2
 800112a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800112c:	4413      	add	r3, r2
 800112e:	2200      	movs	r2, #0
 8001130:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (int j = 0; j < ADC_BUFFER_SIZE; j++)
 8001134:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001136:	3301      	adds	r3, #1
 8001138:	647b      	str	r3, [r7, #68]	@ 0x44
 800113a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800113c:	2b31      	cmp	r3, #49	@ 0x31
 800113e:	ddef      	ble.n	8001120 <main+0x94>
    }
    adc_filtered[i] = 0;
 8001140:	4aac      	ldr	r2, [pc, #688]	@ (80013f4 <main+0x368>)
 8001142:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001144:	2100      	movs	r1, #0
 8001146:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i = 0; i < 4; i++)
 800114a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800114c:	3301      	adds	r3, #1
 800114e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001150:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001152:	2b03      	cmp	r3, #3
 8001154:	ddd4      	ble.n	8001100 <main+0x74>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // LED HEARTBEAT
    int32_t current_time = HAL_GetTick();
 8001156:	f001 fc5b 	bl	8002a10 <HAL_GetTick>
 800115a:	4603      	mov	r3, r0
 800115c:	63bb      	str	r3, [r7, #56]	@ 0x38
    if ((current_time - previus_blink) >= blink_time)
 800115e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001160:	4ba5      	ldr	r3, [pc, #660]	@ (80013f8 <main+0x36c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	1ad2      	subs	r2, r2, r3
 8001166:	4ba5      	ldr	r3, [pc, #660]	@ (80013fc <main+0x370>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	429a      	cmp	r2, r3
 800116c:	d307      	bcc.n	800117e <main+0xf2>
    {
      previus_blink = current_time;
 800116e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001170:	4aa1      	ldr	r2, [pc, #644]	@ (80013f8 <main+0x36c>)
 8001172:	6013      	str	r3, [r2, #0]
      HAL_GPIO_TogglePin(LED_HEARTBEAT_GPIO_Port, LED_HEARTBEAT_Pin);
 8001174:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001178:	48a1      	ldr	r0, [pc, #644]	@ (8001400 <main+0x374>)
 800117a:	f003 fb8a 	bl	8004892 <HAL_GPIO_TogglePin>
    }
    // LED HEARTBEAT END

    // Update ADC moving averages
    ADC_UpdateMovingAverage();
 800117e:	f000 fd2d 	bl	8001bdc <ADC_UpdateMovingAverage>

// ADC VARIABLES
#ifdef DYNAMICS_FRONT
    uint16_t adcST_Angle = adc_filtered[0];         // Steering Angle (Only Dynamics Front) - Filtered
 8001182:	4b9c      	ldr	r3, [pc, #624]	@ (80013f4 <main+0x368>)
 8001184:	881b      	ldrh	r3, [r3, #0]
 8001186:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif
#ifdef DYNAMICS_REAR
    uint16_t adcBRK_PRESS = adc_filtered[1];        // Brake Pressure (Only Dynamics Rear) - Filtered
#endif
    uint16_t adcSuspL = adc_filtered[2];            // Suspension Left - Filtered
 8001188:	4b9a      	ldr	r3, [pc, #616]	@ (80013f4 <main+0x368>)
 800118a:	889b      	ldrh	r3, [r3, #4]
 800118c:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint16_t adcSuspR = adc_filtered[3];            // Suspension Right - Filtered
 800118e:	4b99      	ldr	r3, [pc, #612]	@ (80013f4 <main+0x368>)
 8001190:	88db      	ldrh	r3, [r3, #6]
 8001192:	867b      	strh	r3, [r7, #50]	@ 0x32

// Steering Angle
#ifdef DYNAMICS_FRONT
    float ST_ANGLE;
    ST_ANGLE=MeasureSteeringAngle(adcST_Angle);
 8001194:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001196:	4618      	mov	r0, r3
 8001198:	f000 fc68 	bl	8001a6c <MeasureSteeringAngle>
 800119c:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
#endif
    // End Brake Pressure

    // Suspension Right
    float SUSP_R;
    SUSP_R = MeasureSuspensionPosition(adcSuspR);
 80011a0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 fcd2 	bl	8001b4c <MeasureSuspensionPosition>
 80011a8:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    // End Suspension Right

    // Suspension Left
    float SUSP_L;
    SUSP_L = MeasureSuspensionPosition(adcSuspL);
 80011ac:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 fccc 	bl	8001b4c <MeasureSuspensionPosition>
 80011b4:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    // End Suspension Left

    // Input Capture processing starts here
    float filtered_time_left, filtered_time_right;
    float speed_km_left, speed_km_right;
    Speed_Measures();
 80011b8:	f000 fe16 	bl	8001de8 <Speed_Measures>
    filtered_time_left = Moving_Average_Filter_Left();
 80011bc:	f000 fe54 	bl	8001e68 <Moving_Average_Filter_Left>
 80011c0:	ed87 0a08 	vstr	s0, [r7, #32]
    filtered_time_right = Moving_Average_Filter_Right();
 80011c4:	f000 fe7e 	bl	8001ec4 <Moving_Average_Filter_Right>
 80011c8:	ed87 0a07 	vstr	s0, [r7, #28]
    float time_R = filtered_time_right * Timer_Period;
 80011cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80011d0:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8001404 <main+0x378>
 80011d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d8:	edc7 7a06 	vstr	s15, [r7, #24]
    float time_L = filtered_time_left * Timer_Period;
 80011dc:	edd7 7a08 	vldr	s15, [r7, #32]
 80011e0:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8001404 <main+0x378>
 80011e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011e8:	edc7 7a05 	vstr	s15, [r7, #20]
    speed_km_left = Calculate_Speed_in_Wheel(time_L, last_capture_time_L);
 80011ec:	4b86      	ldr	r3, [pc, #536]	@ (8001408 <main+0x37c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4618      	mov	r0, r3
 80011f2:	ed97 0a05 	vldr	s0, [r7, #20]
 80011f6:	f000 fe93 	bl	8001f20 <Calculate_Speed_in_Wheel>
 80011fa:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
    speed_km_right = Calculate_Speed_in_Wheel(time_R, last_capture_time_R);
 80011fe:	4b83      	ldr	r3, [pc, #524]	@ (800140c <main+0x380>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	ed97 0a06 	vldr	s0, [r7, #24]
 8001208:	f000 fe8a 	bl	8001f20 <Calculate_Speed_in_Wheel>
 800120c:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
    if (speed_km_left < 0.1f) speed_km_left = 0.0f;
 8001210:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001214:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8001410 <main+0x384>
 8001218:	eef4 7ac7 	vcmpe.f32	s15, s14
 800121c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001220:	d502      	bpl.n	8001228 <main+0x19c>
 8001222:	f04f 0300 	mov.w	r3, #0
 8001226:	643b      	str	r3, [r7, #64]	@ 0x40
    if (speed_km_right < 0.1f) speed_km_right = 0.0f;
 8001228:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800122c:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8001410 <main+0x384>
 8001230:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001238:	d502      	bpl.n	8001240 <main+0x1b4>
 800123a:	f04f 0300 	mov.w	r3, #0
 800123e:	63fb      	str	r3, [r7, #60]	@ 0x3c

// Input Capture processing ends here

// CAN communication starts here
#ifdef DYNAMICS_FRONT
    uint32_t now = HAL_GetTick();
 8001240:	f001 fbe6 	bl	8002a10 <HAL_GetTick>
 8001244:	6138      	str	r0, [r7, #16]
    if ((now - last_can_send) >= can_send_interval)
 8001246:	4b73      	ldr	r3, [pc, #460]	@ (8001414 <main+0x388>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	693a      	ldr	r2, [r7, #16]
 800124c:	1ad2      	subs	r2, r2, r3
 800124e:	4b72      	ldr	r3, [pc, #456]	@ (8001418 <main+0x38c>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	429a      	cmp	r2, r3
 8001254:	f0c0 80ad 	bcc.w	80013b2 <main+0x326>
    {
      last_can_send = now;
 8001258:	4a6e      	ldr	r2, [pc, #440]	@ (8001414 <main+0x388>)
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	6013      	str	r3, [r2, #0]

      int16_t angle = (int16_t)(ST_ANGLE * 10);
 800125e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001262:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001266:	ee67 7a87 	vmul.f32	s15, s15, s14
 800126a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800126e:	ee17 3a90 	vmov	r3, s15
 8001272:	81fb      	strh	r3, [r7, #14]
      uint16_t susp_r = (uint16_t)(SUSP_R * 10);
 8001274:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001278:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800127c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001280:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001284:	ee17 3a90 	vmov	r3, s15
 8001288:	81bb      	strh	r3, [r7, #12]
      uint16_t susp_l = (uint16_t)(SUSP_L * 10);
 800128a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800128e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001292:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001296:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800129a:	ee17 3a90 	vmov	r3, s15
 800129e:	817b      	strh	r3, [r7, #10]
      uint16_t spd_left = (uint16_t)(speed_km_left * 10);
 80012a0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80012a4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80012a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012b0:	ee17 3a90 	vmov	r3, s15
 80012b4:	813b      	strh	r3, [r7, #8]
      uint16_t spd_right = (uint16_t)(speed_km_right * 10);
 80012b6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80012ba:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80012be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012c6:	ee17 3a90 	vmov	r3, s15
 80012ca:	80fb      	strh	r3, [r7, #6]

      TxHeader.IDE = CAN_ID_STD;
 80012cc:	4b53      	ldr	r3, [pc, #332]	@ (800141c <main+0x390>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	609a      	str	r2, [r3, #8]
      TxHeader.StdId = 0x446;                       // Confirm ID
 80012d2:	4b52      	ldr	r3, [pc, #328]	@ (800141c <main+0x390>)
 80012d4:	f240 4246 	movw	r2, #1094	@ 0x446
 80012d8:	601a      	str	r2, [r3, #0]
      TxHeader.RTR = CAN_RTR_DATA;
 80012da:	4b50      	ldr	r3, [pc, #320]	@ (800141c <main+0x390>)
 80012dc:	2200      	movs	r2, #0
 80012de:	60da      	str	r2, [r3, #12]
      TxHeader.DLC = 6;
 80012e0:	4b4e      	ldr	r3, [pc, #312]	@ (800141c <main+0x390>)
 80012e2:	2206      	movs	r2, #6
 80012e4:	611a      	str	r2, [r3, #16]

      TxData[0] = angle & 0xFF;                     // Least significant byte first
 80012e6:	89fb      	ldrh	r3, [r7, #14]
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	4b4d      	ldr	r3, [pc, #308]	@ (8001420 <main+0x394>)
 80012ec:	701a      	strb	r2, [r3, #0]
      TxData[1] = (angle >> 8) & 0xFF;              // Most significant byte
 80012ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012f2:	121b      	asrs	r3, r3, #8
 80012f4:	b21b      	sxth	r3, r3
 80012f6:	b2da      	uxtb	r2, r3
 80012f8:	4b49      	ldr	r3, [pc, #292]	@ (8001420 <main+0x394>)
 80012fa:	705a      	strb	r2, [r3, #1]
      TxData[2] = susp_r & 0xFF;
 80012fc:	89bb      	ldrh	r3, [r7, #12]
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	4b47      	ldr	r3, [pc, #284]	@ (8001420 <main+0x394>)
 8001302:	709a      	strb	r2, [r3, #2]
      TxData[3] = (susp_r >> 8) & 0xFF;
 8001304:	89bb      	ldrh	r3, [r7, #12]
 8001306:	0a1b      	lsrs	r3, r3, #8
 8001308:	b29b      	uxth	r3, r3
 800130a:	b2da      	uxtb	r2, r3
 800130c:	4b44      	ldr	r3, [pc, #272]	@ (8001420 <main+0x394>)
 800130e:	70da      	strb	r2, [r3, #3]
      TxData[4] = susp_l & 0xFF;
 8001310:	897b      	ldrh	r3, [r7, #10]
 8001312:	b2da      	uxtb	r2, r3
 8001314:	4b42      	ldr	r3, [pc, #264]	@ (8001420 <main+0x394>)
 8001316:	711a      	strb	r2, [r3, #4]
      TxData[5] = (susp_l >> 8) & 0xFF;
 8001318:	897b      	ldrh	r3, [r7, #10]
 800131a:	0a1b      	lsrs	r3, r3, #8
 800131c:	b29b      	uxth	r3, r3
 800131e:	b2da      	uxtb	r2, r3
 8001320:	4b3f      	ldr	r3, [pc, #252]	@ (8001420 <main+0x394>)
 8001322:	715a      	strb	r2, [r3, #5]

      if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 8001324:	4b3f      	ldr	r3, [pc, #252]	@ (8001424 <main+0x398>)
 8001326:	4a3e      	ldr	r2, [pc, #248]	@ (8001420 <main+0x394>)
 8001328:	493c      	ldr	r1, [pc, #240]	@ (800141c <main+0x390>)
 800132a:	483f      	ldr	r0, [pc, #252]	@ (8001428 <main+0x39c>)
 800132c:	f002 f990 	bl	8003650 <HAL_CAN_AddTxMessage>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <main+0x2ae>
      {
        Error_Handler();
 8001336:	f000 fee7 	bl	8002108 <Error_Handler>
      }
      if (HAL_CAN_AddTxMessage(&hcan2, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 800133a:	4b3a      	ldr	r3, [pc, #232]	@ (8001424 <main+0x398>)
 800133c:	4a38      	ldr	r2, [pc, #224]	@ (8001420 <main+0x394>)
 800133e:	4937      	ldr	r1, [pc, #220]	@ (800141c <main+0x390>)
 8001340:	483a      	ldr	r0, [pc, #232]	@ (800142c <main+0x3a0>)
 8001342:	f002 f985 	bl	8003650 <HAL_CAN_AddTxMessage>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <main+0x2c4>
      {
        Error_Handler();
 800134c:	f000 fedc 	bl	8002108 <Error_Handler>
      }

      TxHeader.StdId = 0x456;
 8001350:	4b32      	ldr	r3, [pc, #200]	@ (800141c <main+0x390>)
 8001352:	f240 4256 	movw	r2, #1110	@ 0x456
 8001356:	601a      	str	r2, [r3, #0]
      TxHeader.DLC = 4;
 8001358:	4b30      	ldr	r3, [pc, #192]	@ (800141c <main+0x390>)
 800135a:	2204      	movs	r2, #4
 800135c:	611a      	str	r2, [r3, #16]

      TxData[0] = spd_left & 0xFF;
 800135e:	893b      	ldrh	r3, [r7, #8]
 8001360:	b2da      	uxtb	r2, r3
 8001362:	4b2f      	ldr	r3, [pc, #188]	@ (8001420 <main+0x394>)
 8001364:	701a      	strb	r2, [r3, #0]
      TxData[1] = (spd_left >> 8) & 0xFF;
 8001366:	893b      	ldrh	r3, [r7, #8]
 8001368:	0a1b      	lsrs	r3, r3, #8
 800136a:	b29b      	uxth	r3, r3
 800136c:	b2da      	uxtb	r2, r3
 800136e:	4b2c      	ldr	r3, [pc, #176]	@ (8001420 <main+0x394>)
 8001370:	705a      	strb	r2, [r3, #1]
      TxData[2] = spd_right & 0xFF;
 8001372:	88fb      	ldrh	r3, [r7, #6]
 8001374:	b2da      	uxtb	r2, r3
 8001376:	4b2a      	ldr	r3, [pc, #168]	@ (8001420 <main+0x394>)
 8001378:	709a      	strb	r2, [r3, #2]
      TxData[3] = (spd_right >> 8) & 0xFF;
 800137a:	88fb      	ldrh	r3, [r7, #6]
 800137c:	0a1b      	lsrs	r3, r3, #8
 800137e:	b29b      	uxth	r3, r3
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4b27      	ldr	r3, [pc, #156]	@ (8001420 <main+0x394>)
 8001384:	70da      	strb	r2, [r3, #3]

      if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 8001386:	4b27      	ldr	r3, [pc, #156]	@ (8001424 <main+0x398>)
 8001388:	4a25      	ldr	r2, [pc, #148]	@ (8001420 <main+0x394>)
 800138a:	4924      	ldr	r1, [pc, #144]	@ (800141c <main+0x390>)
 800138c:	4826      	ldr	r0, [pc, #152]	@ (8001428 <main+0x39c>)
 800138e:	f002 f95f 	bl	8003650 <HAL_CAN_AddTxMessage>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <main+0x310>
      {
        Error_Handler();
 8001398:	f000 feb6 	bl	8002108 <Error_Handler>
      }
      if (HAL_CAN_AddTxMessage(&hcan2, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 800139c:	4b21      	ldr	r3, [pc, #132]	@ (8001424 <main+0x398>)
 800139e:	4a20      	ldr	r2, [pc, #128]	@ (8001420 <main+0x394>)
 80013a0:	491e      	ldr	r1, [pc, #120]	@ (800141c <main+0x390>)
 80013a2:	4822      	ldr	r0, [pc, #136]	@ (800142c <main+0x3a0>)
 80013a4:	f002 f954 	bl	8003650 <HAL_CAN_AddTxMessage>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <main+0x326>
      {
        Error_Handler();
 80013ae:	f000 feab 	bl	8002108 <Error_Handler>
#endif
// CAN communication ends here

// Bluetooth messages
static uint32_t last_debug_time = 0;
uint32_t current_debug_time = HAL_GetTick();
 80013b2:	f001 fb2d 	bl	8002a10 <HAL_GetTick>
 80013b6:	6038      	str	r0, [r7, #0]

// Imprimir apenas a cada 500ms
if ((current_debug_time - last_debug_time) >= 500) {
 80013b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001430 <main+0x3a4>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	683a      	ldr	r2, [r7, #0]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80013c4:	f4ff aec7 	bcc.w	8001156 <main+0xca>
    last_debug_time = current_debug_time;
 80013c8:	4a19      	ldr	r2, [pc, #100]	@ (8001430 <main+0x3a4>)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	6013      	str	r3, [r2, #0]
    
    #ifdef DYNAMICS_FRONT
    printf("Steering Angle: %.2f ADC: %u \n", ST_ANGLE, adcST_Angle);
 80013ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80013d0:	f7ff f8da 	bl	8000588 <__aeabi_f2d>
 80013d4:	4602      	mov	r2, r0
 80013d6:	460b      	mov	r3, r1
 80013d8:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 80013da:	9100      	str	r1, [sp, #0]
 80013dc:	4815      	ldr	r0, [pc, #84]	@ (8001434 <main+0x3a8>)
 80013de:	f006 f819 	bl	8007414 <iprintf>
    #endif
    #ifdef DYNAMICS_REAR
    printf("Pressure Brake %.2f bar  ADC: %u \n", BRK_PRESS, adcBRK_PRESS);
    #endif
    printf("Susp R: %.2fmm Susp L: %.2fmm\n", SUSP_R, SUSP_L);
 80013e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80013e4:	f7ff f8d0 	bl	8000588 <__aeabi_f2d>
 80013e8:	4604      	mov	r4, r0
 80013ea:	460d      	mov	r5, r1
 80013ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013ee:	e023      	b.n	8001438 <main+0x3ac>
 80013f0:	200003e8 	.word	0x200003e8
 80013f4:	2000057c 	.word	0x2000057c
 80013f8:	200003cc 	.word	0x200003cc
 80013fc:	20000000 	.word	0x20000000
 8001400:	40020800 	.word	0x40020800
 8001404:	3785492a 	.word	0x3785492a
 8001408:	200003e0 	.word	0x200003e0
 800140c:	200003e4 	.word	0x200003e4
 8001410:	3dcccccd 	.word	0x3dcccccd
 8001414:	200005dc 	.word	0x200005dc
 8001418:	20000004 	.word	0x20000004
 800141c:	200005e0 	.word	0x200005e0
 8001420:	200005f8 	.word	0x200005f8
 8001424:	20000600 	.word	0x20000600
 8001428:	200002a4 	.word	0x200002a4
 800142c:	200002cc 	.word	0x200002cc
 8001430:	20000604 	.word	0x20000604
 8001434:	0800acd8 	.word	0x0800acd8
 8001438:	f7ff f8a6 	bl	8000588 <__aeabi_f2d>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	e9cd 2300 	strd	r2, r3, [sp]
 8001444:	4622      	mov	r2, r4
 8001446:	462b      	mov	r3, r5
 8001448:	480a      	ldr	r0, [pc, #40]	@ (8001474 <main+0x3e8>)
 800144a:	f005 ffe3 	bl	8007414 <iprintf>
    printf("Speed L: %.2f Speed R: %.2f km/h\n", speed_km_left, speed_km_right);
 800144e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001450:	f7ff f89a 	bl	8000588 <__aeabi_f2d>
 8001454:	4604      	mov	r4, r0
 8001456:	460d      	mov	r5, r1
 8001458:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800145a:	f7ff f895 	bl	8000588 <__aeabi_f2d>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	e9cd 2300 	strd	r2, r3, [sp]
 8001466:	4622      	mov	r2, r4
 8001468:	462b      	mov	r3, r5
 800146a:	4803      	ldr	r0, [pc, #12]	@ (8001478 <main+0x3ec>)
 800146c:	f005 ffd2 	bl	8007414 <iprintf>
  {
 8001470:	e671      	b.n	8001156 <main+0xca>
 8001472:	bf00      	nop
 8001474:	0800acf8 	.word	0x0800acf8
 8001478:	0800ad18 	.word	0x0800ad18

0800147c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b094      	sub	sp, #80	@ 0x50
 8001480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001482:	f107 031c 	add.w	r3, r7, #28
 8001486:	2234      	movs	r2, #52	@ 0x34
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f006 f839 	bl	8007502 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001490:	f107 0308 	add.w	r3, r7, #8
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
 800149e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a0:	2300      	movs	r3, #0
 80014a2:	607b      	str	r3, [r7, #4]
 80014a4:	4b28      	ldr	r3, [pc, #160]	@ (8001548 <SystemClock_Config+0xcc>)
 80014a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a8:	4a27      	ldr	r2, [pc, #156]	@ (8001548 <SystemClock_Config+0xcc>)
 80014aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80014b0:	4b25      	ldr	r3, [pc, #148]	@ (8001548 <SystemClock_Config+0xcc>)
 80014b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014b8:	607b      	str	r3, [r7, #4]
 80014ba:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014bc:	2300      	movs	r3, #0
 80014be:	603b      	str	r3, [r7, #0]
 80014c0:	4b22      	ldr	r3, [pc, #136]	@ (800154c <SystemClock_Config+0xd0>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a21      	ldr	r2, [pc, #132]	@ (800154c <SystemClock_Config+0xd0>)
 80014c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014ca:	6013      	str	r3, [r2, #0]
 80014cc:	4b1f      	ldr	r3, [pc, #124]	@ (800154c <SystemClock_Config+0xd0>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014d4:	603b      	str	r3, [r7, #0]
 80014d6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014d8:	2301      	movs	r3, #1
 80014da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014e0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e2:	2302      	movs	r3, #2
 80014e4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80014ec:	2304      	movs	r3, #4
 80014ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 80014f0:	2348      	movs	r3, #72	@ 0x48
 80014f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014f4:	2302      	movs	r3, #2
 80014f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014f8:	2302      	movs	r3, #2
 80014fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014fc:	2302      	movs	r3, #2
 80014fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001500:	f107 031c 	add.w	r3, r7, #28
 8001504:	4618      	mov	r0, r3
 8001506:	f003 fbff 	bl	8004d08 <HAL_RCC_OscConfig>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001510:	f000 fdfa 	bl	8002108 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001514:	230f      	movs	r3, #15
 8001516:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001518:	2302      	movs	r3, #2
 800151a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800151c:	2300      	movs	r3, #0
 800151e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001520:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001524:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001526:	2300      	movs	r3, #0
 8001528:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800152a:	f107 0308 	add.w	r3, r7, #8
 800152e:	2102      	movs	r1, #2
 8001530:	4618      	mov	r0, r3
 8001532:	f003 f9c9 	bl	80048c8 <HAL_RCC_ClockConfig>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800153c:	f000 fde4 	bl	8002108 <Error_Handler>
  }
}
 8001540:	bf00      	nop
 8001542:	3750      	adds	r7, #80	@ 0x50
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40023800 	.word	0x40023800
 800154c:	40007000 	.word	0x40007000

08001550 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001556:	463b      	mov	r3, r7
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001562:	4b36      	ldr	r3, [pc, #216]	@ (800163c <MX_ADC1_Init+0xec>)
 8001564:	4a36      	ldr	r2, [pc, #216]	@ (8001640 <MX_ADC1_Init+0xf0>)
 8001566:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001568:	4b34      	ldr	r3, [pc, #208]	@ (800163c <MX_ADC1_Init+0xec>)
 800156a:	2200      	movs	r2, #0
 800156c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800156e:	4b33      	ldr	r3, [pc, #204]	@ (800163c <MX_ADC1_Init+0xec>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001574:	4b31      	ldr	r3, [pc, #196]	@ (800163c <MX_ADC1_Init+0xec>)
 8001576:	2201      	movs	r2, #1
 8001578:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800157a:	4b30      	ldr	r3, [pc, #192]	@ (800163c <MX_ADC1_Init+0xec>)
 800157c:	2201      	movs	r2, #1
 800157e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001580:	4b2e      	ldr	r3, [pc, #184]	@ (800163c <MX_ADC1_Init+0xec>)
 8001582:	2200      	movs	r2, #0
 8001584:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001588:	4b2c      	ldr	r3, [pc, #176]	@ (800163c <MX_ADC1_Init+0xec>)
 800158a:	2200      	movs	r2, #0
 800158c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800158e:	4b2b      	ldr	r3, [pc, #172]	@ (800163c <MX_ADC1_Init+0xec>)
 8001590:	4a2c      	ldr	r2, [pc, #176]	@ (8001644 <MX_ADC1_Init+0xf4>)
 8001592:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001594:	4b29      	ldr	r3, [pc, #164]	@ (800163c <MX_ADC1_Init+0xec>)
 8001596:	2200      	movs	r2, #0
 8001598:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 800159a:	4b28      	ldr	r3, [pc, #160]	@ (800163c <MX_ADC1_Init+0xec>)
 800159c:	2204      	movs	r2, #4
 800159e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80015a0:	4b26      	ldr	r3, [pc, #152]	@ (800163c <MX_ADC1_Init+0xec>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015a8:	4b24      	ldr	r3, [pc, #144]	@ (800163c <MX_ADC1_Init+0xec>)
 80015aa:	2201      	movs	r2, #1
 80015ac:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015ae:	4823      	ldr	r0, [pc, #140]	@ (800163c <MX_ADC1_Init+0xec>)
 80015b0:	f001 fa3a 	bl	8002a28 <HAL_ADC_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80015ba:	f000 fda5 	bl	8002108 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80015be:	2301      	movs	r3, #1
 80015c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015c2:	2301      	movs	r3, #1
 80015c4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80015c6:	2307      	movs	r3, #7
 80015c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ca:	463b      	mov	r3, r7
 80015cc:	4619      	mov	r1, r3
 80015ce:	481b      	ldr	r0, [pc, #108]	@ (800163c <MX_ADC1_Init+0xec>)
 80015d0:	f001 fb80 	bl	8002cd4 <HAL_ADC_ConfigChannel>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80015da:	f000 fd95 	bl	8002108 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80015de:	2302      	movs	r3, #2
 80015e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80015e2:	2302      	movs	r3, #2
 80015e4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015e6:	463b      	mov	r3, r7
 80015e8:	4619      	mov	r1, r3
 80015ea:	4814      	ldr	r0, [pc, #80]	@ (800163c <MX_ADC1_Init+0xec>)
 80015ec:	f001 fb72 	bl	8002cd4 <HAL_ADC_ConfigChannel>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80015f6:	f000 fd87 	bl	8002108 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80015fa:	2308      	movs	r3, #8
 80015fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80015fe:	2303      	movs	r3, #3
 8001600:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001602:	463b      	mov	r3, r7
 8001604:	4619      	mov	r1, r3
 8001606:	480d      	ldr	r0, [pc, #52]	@ (800163c <MX_ADC1_Init+0xec>)
 8001608:	f001 fb64 	bl	8002cd4 <HAL_ADC_ConfigChannel>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001612:	f000 fd79 	bl	8002108 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001616:	2309      	movs	r3, #9
 8001618:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800161a:	2304      	movs	r3, #4
 800161c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800161e:	463b      	mov	r3, r7
 8001620:	4619      	mov	r1, r3
 8001622:	4806      	ldr	r0, [pc, #24]	@ (800163c <MX_ADC1_Init+0xec>)
 8001624:	f001 fb56 	bl	8002cd4 <HAL_ADC_ConfigChannel>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800162e:	f000 fd6b 	bl	8002108 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001632:	bf00      	nop
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200001fc 	.word	0x200001fc
 8001640:	40012000 	.word	0x40012000
 8001644:	0f000001 	.word	0x0f000001

08001648 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800164c:	4b1c      	ldr	r3, [pc, #112]	@ (80016c0 <MX_CAN1_Init+0x78>)
 800164e:	4a1d      	ldr	r2, [pc, #116]	@ (80016c4 <MX_CAN1_Init+0x7c>)
 8001650:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 8001652:	4b1b      	ldr	r3, [pc, #108]	@ (80016c0 <MX_CAN1_Init+0x78>)
 8001654:	2204      	movs	r2, #4
 8001656:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001658:	4b19      	ldr	r3, [pc, #100]	@ (80016c0 <MX_CAN1_Init+0x78>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800165e:	4b18      	ldr	r3, [pc, #96]	@ (80016c0 <MX_CAN1_Init+0x78>)
 8001660:	2200      	movs	r2, #0
 8001662:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 8001664:	4b16      	ldr	r3, [pc, #88]	@ (80016c0 <MX_CAN1_Init+0x78>)
 8001666:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 800166a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800166c:	4b14      	ldr	r3, [pc, #80]	@ (80016c0 <MX_CAN1_Init+0x78>)
 800166e:	2200      	movs	r2, #0
 8001670:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001672:	4b13      	ldr	r3, [pc, #76]	@ (80016c0 <MX_CAN1_Init+0x78>)
 8001674:	2200      	movs	r2, #0
 8001676:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8001678:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <MX_CAN1_Init+0x78>)
 800167a:	2201      	movs	r2, #1
 800167c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800167e:	4b10      	ldr	r3, [pc, #64]	@ (80016c0 <MX_CAN1_Init+0x78>)
 8001680:	2200      	movs	r2, #0
 8001682:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001684:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <MX_CAN1_Init+0x78>)
 8001686:	2200      	movs	r2, #0
 8001688:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800168a:	4b0d      	ldr	r3, [pc, #52]	@ (80016c0 <MX_CAN1_Init+0x78>)
 800168c:	2200      	movs	r2, #0
 800168e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001690:	4b0b      	ldr	r3, [pc, #44]	@ (80016c0 <MX_CAN1_Init+0x78>)
 8001692:	2200      	movs	r2, #0
 8001694:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001696:	480a      	ldr	r0, [pc, #40]	@ (80016c0 <MX_CAN1_Init+0x78>)
 8001698:	f001 fdbc 	bl	8003214 <HAL_CAN_Init>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 80016a2:	f000 fd31 	bl	8002108 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterConfig1();
 80016a6:	f000 fccd 	bl	8002044 <CAN_FilterConfig1>
  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 80016aa:	4805      	ldr	r0, [pc, #20]	@ (80016c0 <MX_CAN1_Init+0x78>)
 80016ac:	f001 ff8c 	bl	80035c8 <HAL_CAN_Start>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_CAN1_Init+0x72>
  {
    Error_Handler();
 80016b6:	f000 fd27 	bl	8002108 <Error_Handler>
  }
  /* USER CODE END CAN1_Init 2 */

}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	200002a4 	.word	0x200002a4
 80016c4:	40006400 	.word	0x40006400

080016c8 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80016cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001740 <MX_CAN2_Init+0x78>)
 80016ce:	4a1d      	ldr	r2, [pc, #116]	@ (8001744 <MX_CAN2_Init+0x7c>)
 80016d0:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 4;
 80016d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001740 <MX_CAN2_Init+0x78>)
 80016d4:	2204      	movs	r2, #4
 80016d6:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80016d8:	4b19      	ldr	r3, [pc, #100]	@ (8001740 <MX_CAN2_Init+0x78>)
 80016da:	2200      	movs	r2, #0
 80016dc:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80016de:	4b18      	ldr	r3, [pc, #96]	@ (8001740 <MX_CAN2_Init+0x78>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_7TQ;
 80016e4:	4b16      	ldr	r3, [pc, #88]	@ (8001740 <MX_CAN2_Init+0x78>)
 80016e6:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 80016ea:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80016ec:	4b14      	ldr	r3, [pc, #80]	@ (8001740 <MX_CAN2_Init+0x78>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80016f2:	4b13      	ldr	r3, [pc, #76]	@ (8001740 <MX_CAN2_Init+0x78>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 80016f8:	4b11      	ldr	r3, [pc, #68]	@ (8001740 <MX_CAN2_Init+0x78>)
 80016fa:	2201      	movs	r2, #1
 80016fc:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80016fe:	4b10      	ldr	r3, [pc, #64]	@ (8001740 <MX_CAN2_Init+0x78>)
 8001700:	2200      	movs	r2, #0
 8001702:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001704:	4b0e      	ldr	r3, [pc, #56]	@ (8001740 <MX_CAN2_Init+0x78>)
 8001706:	2200      	movs	r2, #0
 8001708:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800170a:	4b0d      	ldr	r3, [pc, #52]	@ (8001740 <MX_CAN2_Init+0x78>)
 800170c:	2200      	movs	r2, #0
 800170e:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001710:	4b0b      	ldr	r3, [pc, #44]	@ (8001740 <MX_CAN2_Init+0x78>)
 8001712:	2200      	movs	r2, #0
 8001714:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001716:	480a      	ldr	r0, [pc, #40]	@ (8001740 <MX_CAN2_Init+0x78>)
 8001718:	f001 fd7c 	bl	8003214 <HAL_CAN_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 8001722:	f000 fcf1 	bl	8002108 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  CAN_FilterConfig2();
 8001726:	f000 fcbf 	bl	80020a8 <CAN_FilterConfig2>
  if (HAL_CAN_Start(&hcan2) != HAL_OK)
 800172a:	4805      	ldr	r0, [pc, #20]	@ (8001740 <MX_CAN2_Init+0x78>)
 800172c:	f001 ff4c 	bl	80035c8 <HAL_CAN_Start>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_CAN2_Init+0x72>
  {
    Error_Handler();
 8001736:	f000 fce7 	bl	8002108 <Error_Handler>
  }
  /* USER CODE END CAN2_Init 2 */

}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	200002cc 	.word	0x200002cc
 8001744:	40006800 	.word	0x40006800

08001748 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 800174e:	463b      	mov	r3, r7
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800175a:	4b1d      	ldr	r3, [pc, #116]	@ (80017d0 <MX_TIM13_Init+0x88>)
 800175c:	4a1d      	ldr	r2, [pc, #116]	@ (80017d4 <MX_TIM13_Init+0x8c>)
 800175e:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 1143;
 8001760:	4b1b      	ldr	r3, [pc, #108]	@ (80017d0 <MX_TIM13_Init+0x88>)
 8001762:	f240 4277 	movw	r2, #1143	@ 0x477
 8001766:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001768:	4b19      	ldr	r3, [pc, #100]	@ (80017d0 <MX_TIM13_Init+0x88>)
 800176a:	2200      	movs	r2, #0
 800176c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 800176e:	4b18      	ldr	r3, [pc, #96]	@ (80017d0 <MX_TIM13_Init+0x88>)
 8001770:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001774:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001776:	4b16      	ldr	r3, [pc, #88]	@ (80017d0 <MX_TIM13_Init+0x88>)
 8001778:	2200      	movs	r2, #0
 800177a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800177c:	4b14      	ldr	r3, [pc, #80]	@ (80017d0 <MX_TIM13_Init+0x88>)
 800177e:	2200      	movs	r2, #0
 8001780:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001782:	4813      	ldr	r0, [pc, #76]	@ (80017d0 <MX_TIM13_Init+0x88>)
 8001784:	f003 fd44 	bl	8005210 <HAL_TIM_Base_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM13_Init+0x4a>
  {
    Error_Handler();
 800178e:	f000 fcbb 	bl	8002108 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim13) != HAL_OK)
 8001792:	480f      	ldr	r0, [pc, #60]	@ (80017d0 <MX_TIM13_Init+0x88>)
 8001794:	f003 fd8b 	bl	80052ae <HAL_TIM_IC_Init>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_TIM13_Init+0x5a>
  {
    Error_Handler();
 800179e:	f000 fcb3 	bl	8002108 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80017a2:	2302      	movs	r3, #2
 80017a4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80017a6:	2301      	movs	r3, #1
 80017a8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80017aa:	2300      	movs	r3, #0
 80017ac:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim13, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80017b2:	463b      	mov	r3, r7
 80017b4:	2200      	movs	r2, #0
 80017b6:	4619      	mov	r1, r3
 80017b8:	4805      	ldr	r0, [pc, #20]	@ (80017d0 <MX_TIM13_Init+0x88>)
 80017ba:	f003 ffe9 	bl	8005790 <HAL_TIM_IC_ConfigChannel>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_TIM13_Init+0x80>
  {
    Error_Handler();
 80017c4:	f000 fca0 	bl	8002108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80017c8:	bf00      	nop
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	200002f4 	.word	0x200002f4
 80017d4:	40001c00 	.word	0x40001c00

080017d8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 80017de:	463b      	mov	r3, r7
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80017ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001860 <MX_TIM14_Init+0x88>)
 80017ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001864 <MX_TIM14_Init+0x8c>)
 80017ee:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 1143;
 80017f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001860 <MX_TIM14_Init+0x88>)
 80017f2:	f240 4277 	movw	r2, #1143	@ 0x477
 80017f6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017f8:	4b19      	ldr	r3, [pc, #100]	@ (8001860 <MX_TIM14_Init+0x88>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80017fe:	4b18      	ldr	r3, [pc, #96]	@ (8001860 <MX_TIM14_Init+0x88>)
 8001800:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001804:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001806:	4b16      	ldr	r3, [pc, #88]	@ (8001860 <MX_TIM14_Init+0x88>)
 8001808:	2200      	movs	r2, #0
 800180a:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800180c:	4b14      	ldr	r3, [pc, #80]	@ (8001860 <MX_TIM14_Init+0x88>)
 800180e:	2200      	movs	r2, #0
 8001810:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001812:	4813      	ldr	r0, [pc, #76]	@ (8001860 <MX_TIM14_Init+0x88>)
 8001814:	f003 fcfc 	bl	8005210 <HAL_TIM_Base_Init>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_TIM14_Init+0x4a>
  {
    Error_Handler();
 800181e:	f000 fc73 	bl	8002108 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim14) != HAL_OK)
 8001822:	480f      	ldr	r0, [pc, #60]	@ (8001860 <MX_TIM14_Init+0x88>)
 8001824:	f003 fd43 	bl	80052ae <HAL_TIM_IC_Init>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_TIM14_Init+0x5a>
  {
    Error_Handler();
 800182e:	f000 fc6b 	bl	8002108 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001832:	2302      	movs	r3, #2
 8001834:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001836:	2301      	movs	r3, #1
 8001838:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800183a:	2300      	movs	r3, #0
 800183c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim14, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001842:	463b      	mov	r3, r7
 8001844:	2200      	movs	r2, #0
 8001846:	4619      	mov	r1, r3
 8001848:	4805      	ldr	r0, [pc, #20]	@ (8001860 <MX_TIM14_Init+0x88>)
 800184a:	f003 ffa1 	bl	8005790 <HAL_TIM_IC_ConfigChannel>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_TIM14_Init+0x80>
  {
    Error_Handler();
 8001854:	f000 fc58 	bl	8002108 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001858:	bf00      	nop
 800185a:	3710      	adds	r7, #16
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	2000033c 	.word	0x2000033c
 8001864:	40002000 	.word	0x40002000

08001868 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800186c:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <MX_USART1_UART_Init+0x4c>)
 800186e:	4a12      	ldr	r2, [pc, #72]	@ (80018b8 <MX_USART1_UART_Init+0x50>)
 8001870:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001872:	4b10      	ldr	r3, [pc, #64]	@ (80018b4 <MX_USART1_UART_Init+0x4c>)
 8001874:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001878:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800187a:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <MX_USART1_UART_Init+0x4c>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001880:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <MX_USART1_UART_Init+0x4c>)
 8001882:	2200      	movs	r2, #0
 8001884:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001886:	4b0b      	ldr	r3, [pc, #44]	@ (80018b4 <MX_USART1_UART_Init+0x4c>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800188c:	4b09      	ldr	r3, [pc, #36]	@ (80018b4 <MX_USART1_UART_Init+0x4c>)
 800188e:	220c      	movs	r2, #12
 8001890:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001892:	4b08      	ldr	r3, [pc, #32]	@ (80018b4 <MX_USART1_UART_Init+0x4c>)
 8001894:	2200      	movs	r2, #0
 8001896:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001898:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <MX_USART1_UART_Init+0x4c>)
 800189a:	2200      	movs	r2, #0
 800189c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800189e:	4805      	ldr	r0, [pc, #20]	@ (80018b4 <MX_USART1_UART_Init+0x4c>)
 80018a0:	f004 fa87 	bl	8005db2 <HAL_UART_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80018aa:	f000 fc2d 	bl	8002108 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20000384 	.word	0x20000384
 80018b8:	40011000 	.word	0x40011000

080018bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	607b      	str	r3, [r7, #4]
 80018c6:	4b0c      	ldr	r3, [pc, #48]	@ (80018f8 <MX_DMA_Init+0x3c>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	4a0b      	ldr	r2, [pc, #44]	@ (80018f8 <MX_DMA_Init+0x3c>)
 80018cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d2:	4b09      	ldr	r3, [pc, #36]	@ (80018f8 <MX_DMA_Init+0x3c>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80018de:	2200      	movs	r2, #0
 80018e0:	2100      	movs	r1, #0
 80018e2:	2038      	movs	r0, #56	@ 0x38
 80018e4:	f002 fa99 	bl	8003e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018e8:	2038      	movs	r0, #56	@ 0x38
 80018ea:	f002 fab2 	bl	8003e52 <HAL_NVIC_EnableIRQ>

}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40023800 	.word	0x40023800

080018fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08a      	sub	sp, #40	@ 0x28
 8001900:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]
 800190e:	60da      	str	r2, [r3, #12]
 8001910:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
 8001916:	4b51      	ldr	r3, [pc, #324]	@ (8001a5c <MX_GPIO_Init+0x160>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191a:	4a50      	ldr	r2, [pc, #320]	@ (8001a5c <MX_GPIO_Init+0x160>)
 800191c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001920:	6313      	str	r3, [r2, #48]	@ 0x30
 8001922:	4b4e      	ldr	r3, [pc, #312]	@ (8001a5c <MX_GPIO_Init+0x160>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800192a:	613b      	str	r3, [r7, #16]
 800192c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	60fb      	str	r3, [r7, #12]
 8001932:	4b4a      	ldr	r3, [pc, #296]	@ (8001a5c <MX_GPIO_Init+0x160>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001936:	4a49      	ldr	r2, [pc, #292]	@ (8001a5c <MX_GPIO_Init+0x160>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	6313      	str	r3, [r2, #48]	@ 0x30
 800193e:	4b47      	ldr	r3, [pc, #284]	@ (8001a5c <MX_GPIO_Init+0x160>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	4b43      	ldr	r3, [pc, #268]	@ (8001a5c <MX_GPIO_Init+0x160>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001952:	4a42      	ldr	r2, [pc, #264]	@ (8001a5c <MX_GPIO_Init+0x160>)
 8001954:	f043 0304 	orr.w	r3, r3, #4
 8001958:	6313      	str	r3, [r2, #48]	@ 0x30
 800195a:	4b40      	ldr	r3, [pc, #256]	@ (8001a5c <MX_GPIO_Init+0x160>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195e:	f003 0304 	and.w	r3, r3, #4
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	607b      	str	r3, [r7, #4]
 800196a:	4b3c      	ldr	r3, [pc, #240]	@ (8001a5c <MX_GPIO_Init+0x160>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196e:	4a3b      	ldr	r2, [pc, #236]	@ (8001a5c <MX_GPIO_Init+0x160>)
 8001970:	f043 0302 	orr.w	r3, r3, #2
 8001974:	6313      	str	r3, [r2, #48]	@ 0x30
 8001976:	4b39      	ldr	r3, [pc, #228]	@ (8001a5c <MX_GPIO_Init+0x160>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	607b      	str	r3, [r7, #4]
 8001980:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_HEARTBEAT_GPIO_Port, LED_HEARTBEAT_Pin, GPIO_PIN_RESET);
 8001982:	2200      	movs	r2, #0
 8001984:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001988:	4835      	ldr	r0, [pc, #212]	@ (8001a60 <MX_GPIO_Init+0x164>)
 800198a:	f002 ff69 	bl	8004860 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GPS_RX_Pin */
  GPIO_InitStruct.Pin = GPS_RX_Pin;
 800198e:	2320      	movs	r3, #32
 8001990:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001992:	2302      	movs	r3, #2
 8001994:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001996:	2300      	movs	r3, #0
 8001998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199a:	2303      	movs	r3, #3
 800199c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800199e:	2307      	movs	r3, #7
 80019a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPS_RX_GPIO_Port, &GPIO_InitStruct);
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	4619      	mov	r1, r3
 80019a8:	482d      	ldr	r0, [pc, #180]	@ (8001a60 <MX_GPIO_Init+0x164>)
 80019aa:	f002 fddd 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPS_TX_Pin */
  GPIO_InitStruct.Pin = GPS_TX_Pin;
 80019ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b4:	2302      	movs	r3, #2
 80019b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019bc:	2303      	movs	r3, #3
 80019be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019c0:	2307      	movs	r3, #7
 80019c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPS_TX_GPIO_Port, &GPIO_InitStruct);
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	4619      	mov	r1, r3
 80019ca:	4826      	ldr	r0, [pc, #152]	@ (8001a64 <MX_GPIO_Init+0x168>)
 80019cc:	f002 fdcc 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPS_SDA_Pin */
  GPIO_InitStruct.Pin = GPS_SDA_Pin;
 80019d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019d6:	2312      	movs	r3, #18
 80019d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019de:	2303      	movs	r3, #3
 80019e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80019e2:	2304      	movs	r3, #4
 80019e4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPS_SDA_GPIO_Port, &GPIO_InitStruct);
 80019e6:	f107 0314 	add.w	r3, r7, #20
 80019ea:	4619      	mov	r1, r3
 80019ec:	481c      	ldr	r0, [pc, #112]	@ (8001a60 <MX_GPIO_Init+0x164>)
 80019ee:	f002 fdbb 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPS_SCL_Pin */
  GPIO_InitStruct.Pin = GPS_SCL_Pin;
 80019f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019f8:	2312      	movs	r3, #18
 80019fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a00:	2303      	movs	r3, #3
 8001a02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001a04:	2304      	movs	r3, #4
 8001a06:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPS_SCL_GPIO_Port, &GPIO_InitStruct);
 8001a08:	f107 0314 	add.w	r3, r7, #20
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4816      	ldr	r0, [pc, #88]	@ (8001a68 <MX_GPIO_Init+0x16c>)
 8001a10:	f002 fdaa 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_HEARTBEAT_Pin */
  GPIO_InitStruct.Pin = LED_HEARTBEAT_Pin;
 8001a14:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001a18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a22:	2300      	movs	r3, #0
 8001a24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_HEARTBEAT_GPIO_Port, &GPIO_InitStruct);
 8001a26:	f107 0314 	add.w	r3, r7, #20
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	480c      	ldr	r0, [pc, #48]	@ (8001a60 <MX_GPIO_Init+0x164>)
 8001a2e:	f002 fd9b 	bl	8004568 <HAL_GPIO_Init>

  /*Configure GPIO pins : EEPROM_SCL_Pin EEPROM_SDA_Pin */
  GPIO_InitStruct.Pin = EEPROM_SCL_Pin|EEPROM_SDA_Pin;
 8001a32:	23c0      	movs	r3, #192	@ 0xc0
 8001a34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a36:	2312      	movs	r3, #18
 8001a38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a42:	2304      	movs	r3, #4
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a46:	f107 0314 	add.w	r3, r7, #20
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4805      	ldr	r0, [pc, #20]	@ (8001a64 <MX_GPIO_Init+0x168>)
 8001a4e:	f002 fd8b 	bl	8004568 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a52:	bf00      	nop
 8001a54:	3728      	adds	r7, #40	@ 0x28
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40020800 	.word	0x40020800
 8001a64:	40020400 	.word	0x40020400
 8001a68:	40020000 	.word	0x40020000

08001a6c <MeasureSteeringAngle>:

/* USER CODE BEGIN 4 */
float MeasureSteeringAngle(uint16_t bits)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b08f      	sub	sp, #60	@ 0x3c
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	80fb      	strh	r3, [r7, #6]
// Constants and variables
  const float ADC_MAX = 4095.0f;
 8001a76:	4b2d      	ldr	r3, [pc, #180]	@ (8001b2c <MeasureSteeringAngle+0xc0>)
 8001a78:	637b      	str	r3, [r7, #52]	@ 0x34
  const float MCU_VREF = 3.3f;                    // MCU reference voltage
 8001a7a:	4b2d      	ldr	r3, [pc, #180]	@ (8001b30 <MeasureSteeringAngle+0xc4>)
 8001a7c:	633b      	str	r3, [r7, #48]	@ 0x30
  const float SENSOR_VREF_Max = 4.5f;             // Maximum sensor reference voltage
 8001a7e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b34 <MeasureSteeringAngle+0xc8>)
 8001a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const float SENSOR_VREF_Min = 0.5f;             // Minimum sensor reference voltage
 8001a82:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001a86:	62bb      	str	r3, [r7, #40]	@ 0x28
  const float Resolution = 180.0f;                // Resolution of sensor -180 to 180
 8001a88:	4b2b      	ldr	r3, [pc, #172]	@ (8001b38 <MeasureSteeringAngle+0xcc>)
 8001a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  const float OFFSET = -31.3f;                    // In case of mechanical problems, put offset angle
 8001a8c:	4b2b      	ldr	r3, [pc, #172]	@ (8001b3c <MeasureSteeringAngle+0xd0>)
 8001a8e:	623b      	str	r3, [r7, #32]
  
  // Calculate Function Slope
  float max_v = SENSOR_VREF_Max * 0.67f;
 8001a90:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001a94:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001b40 <MeasureSteeringAngle+0xd4>
 8001a98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a9c:	edc7 7a07 	vstr	s15, [r7, #28]
  float min_v = SENSOR_VREF_Min * 0.67f;
 8001aa0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001aa4:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001b40 <MeasureSteeringAngle+0xd4>
 8001aa8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aac:	edc7 7a06 	vstr	s15, [r7, #24]
  float inclination = 360.0f / (max_v - min_v);
 8001ab0:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ab4:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ab8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001abc:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001b44 <MeasureSteeringAngle+0xd8>
 8001ac0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ac4:	edc7 7a05 	vstr	s15, [r7, #20]
  
  // Calculate Steering Angle
  float V_STA = (MCU_VREF * bits) / ADC_MAX;
 8001ac8:	88fb      	ldrh	r3, [r7, #6]
 8001aca:	ee07 3a90 	vmov	s15, r3
 8001ace:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ad2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001ad6:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001ada:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001ade:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ae2:	edc7 7a04 	vstr	s15, [r7, #16]
  float ST_Angle = inclination * V_STA - 45 - Resolution;
 8001ae6:	ed97 7a05 	vldr	s14, [r7, #20]
 8001aea:	edd7 7a04 	vldr	s15, [r7, #16]
 8001aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001af2:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001b48 <MeasureSteeringAngle+0xdc>
 8001af6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001afa:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001afe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b02:	edc7 7a03 	vstr	s15, [r7, #12]

  // If necessary add OFFSET
  ST_Angle += OFFSET;
 8001b06:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b0a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b12:	edc7 7a03 	vstr	s15, [r7, #12]
  return ST_Angle;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	ee07 3a90 	vmov	s15, r3
}
 8001b1c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b20:	373c      	adds	r7, #60	@ 0x3c
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	457ff000 	.word	0x457ff000
 8001b30:	40533333 	.word	0x40533333
 8001b34:	40900000 	.word	0x40900000
 8001b38:	43340000 	.word	0x43340000
 8001b3c:	c1fa6666 	.word	0xc1fa6666
 8001b40:	3f2b851f 	.word	0x3f2b851f
 8001b44:	43b40000 	.word	0x43b40000
 8001b48:	42340000 	.word	0x42340000

08001b4c <MeasureSuspensionPosition>:

  return pressure; // Return the brake pressure in bar
}

float MeasureSuspensionPosition(uint16_t bits)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b08b      	sub	sp, #44	@ 0x2c
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	80fb      	strh	r3, [r7, #6]
  // Constants and Variables
  float V_SUSP;                                    // Voltage Signal from sensor
  float sensor_voltage = 5;                       // MAX Voltage level from sensor
 8001b56:	4b1d      	ldr	r3, [pc, #116]	@ (8001bcc <MeasureSuspensionPosition+0x80>)
 8001b58:	627b      	str	r3, [r7, #36]	@ 0x24
  float MCU_voltage = 3.3;                        // MAX MCU voltage level
 8001b5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001bd0 <MeasureSuspensionPosition+0x84>)
 8001b5c:	623b      	str	r3, [r7, #32]
  float Electrical_stroke = 75;                   // mm
 8001b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8001bd4 <MeasureSuspensionPosition+0x88>)
 8001b60:	61fb      	str	r3, [r7, #28]
  float SUSPENSION_POSITION;                      // Suspension level in mm
  float Conversion_Factor = MCU_voltage / sensor_voltage;
 8001b62:	edd7 6a08 	vldr	s13, [r7, #32]
 8001b66:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001b6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b6e:	edc7 7a06 	vstr	s15, [r7, #24]
  float volts;                                    // converted voltage
  // Calculate Voltage from ADC
  V_SUSP = (MCU_voltage * bits) / 4095;
 8001b72:	88fb      	ldrh	r3, [r7, #6]
 8001b74:	ee07 3a90 	vmov	s15, r3
 8001b78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b7c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b84:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001bd8 <MeasureSuspensionPosition+0x8c>
 8001b88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b8c:	edc7 7a05 	vstr	s15, [r7, #20]
  volts = V_SUSP / Conversion_Factor;
 8001b90:	edd7 6a05 	vldr	s13, [r7, #20]
 8001b94:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b9c:	edc7 7a04 	vstr	s15, [r7, #16]
  // Calculate Position
  SUSPENSION_POSITION = (Electrical_stroke * volts) / sensor_voltage;
 8001ba0:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ba4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ba8:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001bac:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001bb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bb4:	edc7 7a03 	vstr	s15, [r7, #12]

  return SUSPENSION_POSITION;                     // return suspension level in millimeters
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	ee07 3a90 	vmov	s15, r3
}
 8001bbe:	eeb0 0a67 	vmov.f32	s0, s15
 8001bc2:	372c      	adds	r7, #44	@ 0x2c
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr
 8001bcc:	40a00000 	.word	0x40a00000
 8001bd0:	40533333 	.word	0x40533333
 8001bd4:	42960000 	.word	0x42960000
 8001bd8:	457ff000 	.word	0x457ff000

08001bdc <ADC_UpdateMovingAverage>:
/**
 * @brief  Updates the moving average for all ADC channels
 * @retval None
 */
void ADC_UpdateMovingAverage(void)
{
 8001bdc:	b490      	push	{r4, r7}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
  // For each ADC channel
  for (int channel = 0; channel < 4; channel++)
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	e034      	b.n	8001c52 <ADC_UpdateMovingAverage+0x76>
  {
    // Add the new value to the circular buffer
    adc_buffers[channel][adc_buffer_index] = ADC_VALUE[channel];
 8001be8:	4b26      	ldr	r3, [pc, #152]	@ (8001c84 <ADC_UpdateMovingAverage+0xa8>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	461c      	mov	r4, r3
 8001bee:	4a26      	ldr	r2, [pc, #152]	@ (8001c88 <ADC_UpdateMovingAverage+0xac>)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8001bf6:	4a25      	ldr	r2, [pc, #148]	@ (8001c8c <ADC_UpdateMovingAverage+0xb0>)
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2132      	movs	r1, #50	@ 0x32
 8001bfc:	fb01 f303 	mul.w	r3, r1, r3
 8001c00:	4423      	add	r3, r4
 8001c02:	4601      	mov	r1, r0
 8001c04:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

    // Calculate sum of all values in the buffer
    uint32_t sum = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60bb      	str	r3, [r7, #8]
    for (int i = 0; i < ADC_BUFFER_SIZE; i++)
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	607b      	str	r3, [r7, #4]
 8001c10:	e00f      	b.n	8001c32 <ADC_UpdateMovingAverage+0x56>
    {
      sum += adc_buffers[channel][i];
 8001c12:	491e      	ldr	r1, [pc, #120]	@ (8001c8c <ADC_UpdateMovingAverage+0xb0>)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2232      	movs	r2, #50	@ 0x32
 8001c18:	fb03 f202 	mul.w	r2, r3, r2
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4413      	add	r3, r2
 8001c20:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001c24:	461a      	mov	r2, r3
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	4413      	add	r3, r2
 8001c2a:	60bb      	str	r3, [r7, #8]
    for (int i = 0; i < ADC_BUFFER_SIZE; i++)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	607b      	str	r3, [r7, #4]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2b31      	cmp	r3, #49	@ 0x31
 8001c36:	ddec      	ble.n	8001c12 <ADC_UpdateMovingAverage+0x36>
    }

    // Calculate average and update the filtered value
    adc_filtered[channel] = (uint16_t)(sum / ADC_BUFFER_SIZE);
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	4a15      	ldr	r2, [pc, #84]	@ (8001c90 <ADC_UpdateMovingAverage+0xb4>)
 8001c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c40:	091b      	lsrs	r3, r3, #4
 8001c42:	b299      	uxth	r1, r3
 8001c44:	4a13      	ldr	r2, [pc, #76]	@ (8001c94 <ADC_UpdateMovingAverage+0xb8>)
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int channel = 0; channel < 4; channel++)
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	60fb      	str	r3, [r7, #12]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	2b03      	cmp	r3, #3
 8001c56:	ddc7      	ble.n	8001be8 <ADC_UpdateMovingAverage+0xc>
  }

  // Update circular index
  adc_buffer_index = (adc_buffer_index + 1) % ADC_BUFFER_SIZE;
 8001c58:	4b0a      	ldr	r3, [pc, #40]	@ (8001c84 <ADC_UpdateMovingAverage+0xa8>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	4a0c      	ldr	r2, [pc, #48]	@ (8001c90 <ADC_UpdateMovingAverage+0xb4>)
 8001c60:	fb82 1203 	smull	r1, r2, r2, r3
 8001c64:	1111      	asrs	r1, r2, #4
 8001c66:	17da      	asrs	r2, r3, #31
 8001c68:	1a8a      	subs	r2, r1, r2
 8001c6a:	2132      	movs	r1, #50	@ 0x32
 8001c6c:	fb01 f202 	mul.w	r2, r1, r2
 8001c70:	1a9a      	subs	r2, r3, r2
 8001c72:	b2d2      	uxtb	r2, r2
 8001c74:	4b03      	ldr	r3, [pc, #12]	@ (8001c84 <ADC_UpdateMovingAverage+0xa8>)
 8001c76:	701a      	strb	r2, [r3, #0]
}
 8001c78:	bf00      	nop
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bc90      	pop	{r4, r7}
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	20000578 	.word	0x20000578
 8001c88:	200003d0 	.word	0x200003d0
 8001c8c:	200003e8 	.word	0x200003e8
 8001c90:	51eb851f 	.word	0x51eb851f
 8001c94:	2000057c 	.word	0x2000057c

08001c98 <HAL_TIM_IC_CaptureCallback>:
 *         TIM13 - Left wheel speed sensor (Hall sensor or encoder)
 *         TIM14 - Right wheel speed sensor (Hall sensor or encoder)
 * @retval None
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  static uint32_t lastCapture_R = 0;               // Previous capture value for right wheel
  static uint8_t firstCapture_L = 1;               // Flag for first capture on left wheel
  static uint8_t firstCapture_R = 1;               // Flag for first capture on right wheel

  // Left wheel speed sensor processing (TIM13)
  if (htim->Instance == TIM13 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a46      	ldr	r2, [pc, #280]	@ (8001dc0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d140      	bne.n	8001d2c <HAL_TIM_IC_CaptureCallback+0x94>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	7f1b      	ldrb	r3, [r3, #28]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d13c      	bne.n	8001d2c <HAL_TIM_IC_CaptureCallback+0x94>
  {
    uint32_t currentCapture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f003 fe07 	bl	80058c8 <HAL_TIM_ReadCapturedValue>
 8001cba:	60f8      	str	r0, [r7, #12]
    uint32_t calculated_period;
    
    // Update timestamp for timeout detection
    last_capture_time_L = HAL_GetTick();
 8001cbc:	f000 fea8 	bl	8002a10 <HAL_GetTick>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	4a40      	ldr	r2, [pc, #256]	@ (8001dc4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001cc4:	6013      	str	r3, [r2, #0]

    // Handle first capture - just store the value for reference
    if (firstCapture_L)
 8001cc6:	4b40      	ldr	r3, [pc, #256]	@ (8001dc8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d009      	beq.n	8001ce2 <HAL_TIM_IC_CaptureCallback+0x4a>
    {
      lastCapture_L = currentCapture;
 8001cce:	4a3f      	ldr	r2, [pc, #252]	@ (8001dcc <HAL_TIM_IC_CaptureCallback+0x134>)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6013      	str	r3, [r2, #0]
      firstCapture_L = 0;
 8001cd4:	4b3c      	ldr	r3, [pc, #240]	@ (8001dc8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	701a      	strb	r2, [r3, #0]
      time_capture_L = 0;                          // No valid period yet
 8001cda:	4b3d      	ldr	r3, [pc, #244]	@ (8001dd0 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
  {
 8001ce0:	e06a      	b.n	8001db8 <HAL_TIM_IC_CaptureCallback+0x120>
    }
    else
    {
      // Calculate period between consecutive pulses
      // Handle timer overflow case (16-bit timer with 65535 max value)
      if (currentCapture >= lastCapture_L)
 8001ce2:	4b3a      	ldr	r3, [pc, #232]	@ (8001dcc <HAL_TIM_IC_CaptureCallback+0x134>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d305      	bcc.n	8001cf8 <HAL_TIM_IC_CaptureCallback+0x60>
      {
        calculated_period = currentCapture - lastCapture_L;
 8001cec:	4b37      	ldr	r3, [pc, #220]	@ (8001dcc <HAL_TIM_IC_CaptureCallback+0x134>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	e006      	b.n	8001d06 <HAL_TIM_IC_CaptureCallback+0x6e>
      }
      else
      {
        // Timer overflow occurred
        calculated_period = (65535 - lastCapture_L) + currentCapture + 1;
 8001cf8:	4b34      	ldr	r3, [pc, #208]	@ (8001dcc <HAL_TIM_IC_CaptureCallback+0x134>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	68fa      	ldr	r2, [r7, #12]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001d04:	617b      	str	r3, [r7, #20]
      }

      // Validate period is within acceptable range
      if (calculated_period > 0 && calculated_period <= MAX_VALID_PERIOD)
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d008      	beq.n	8001d1e <HAL_TIM_IC_CaptureCallback+0x86>
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d803      	bhi.n	8001d1e <HAL_TIM_IC_CaptureCallback+0x86>
      {
        time_capture_L = calculated_period;        // Store valid period
 8001d16:	4a2e      	ldr	r2, [pc, #184]	@ (8001dd0 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	6013      	str	r3, [r2, #0]
 8001d1c:	e002      	b.n	8001d24 <HAL_TIM_IC_CaptureCallback+0x8c>
      }
      else
      {
        time_capture_L = 0;                        // Invalid period, likely noise
 8001d1e:	4b2c      	ldr	r3, [pc, #176]	@ (8001dd0 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
      }

      lastCapture_L = currentCapture;              // Update reference for next capture
 8001d24:	4a29      	ldr	r2, [pc, #164]	@ (8001dcc <HAL_TIM_IC_CaptureCallback+0x134>)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	6013      	str	r3, [r2, #0]
  {
 8001d2a:	e045      	b.n	8001db8 <HAL_TIM_IC_CaptureCallback+0x120>
    }
  }

  // Right wheel speed sensor processing (TIM14)
  else if (htim->Instance == TIM14 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a28      	ldr	r2, [pc, #160]	@ (8001dd4 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d140      	bne.n	8001db8 <HAL_TIM_IC_CaptureCallback+0x120>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	7f1b      	ldrb	r3, [r3, #28]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d13c      	bne.n	8001db8 <HAL_TIM_IC_CaptureCallback+0x120>
  {
    uint32_t currentCapture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001d3e:	2100      	movs	r1, #0
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f003 fdc1 	bl	80058c8 <HAL_TIM_ReadCapturedValue>
 8001d46:	60b8      	str	r0, [r7, #8]
    uint32_t calculated_period;
    
    // Update timestamp for timeout detection
    last_capture_time_R = HAL_GetTick();
 8001d48:	f000 fe62 	bl	8002a10 <HAL_GetTick>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	4a22      	ldr	r2, [pc, #136]	@ (8001dd8 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001d50:	6013      	str	r3, [r2, #0]

    // Handle first capture - just store the value for reference
    if (firstCapture_R)
 8001d52:	4b22      	ldr	r3, [pc, #136]	@ (8001ddc <HAL_TIM_IC_CaptureCallback+0x144>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d009      	beq.n	8001d6e <HAL_TIM_IC_CaptureCallback+0xd6>
    {
      lastCapture_R = currentCapture;
 8001d5a:	4a21      	ldr	r2, [pc, #132]	@ (8001de0 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	6013      	str	r3, [r2, #0]
      firstCapture_R = 0;
 8001d60:	4b1e      	ldr	r3, [pc, #120]	@ (8001ddc <HAL_TIM_IC_CaptureCallback+0x144>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]
      time_capture_R = 0;                          // No valid period yet
 8001d66:	4b1f      	ldr	r3, [pc, #124]	@ (8001de4 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
      }
      
      lastCapture_R = currentCapture;              // Update reference for next capture
    }
  }
}
 8001d6c:	e024      	b.n	8001db8 <HAL_TIM_IC_CaptureCallback+0x120>
      if (currentCapture >= lastCapture_R)
 8001d6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001de0 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	68ba      	ldr	r2, [r7, #8]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d305      	bcc.n	8001d84 <HAL_TIM_IC_CaptureCallback+0xec>
        calculated_period = currentCapture - lastCapture_R;
 8001d78:	4b19      	ldr	r3, [pc, #100]	@ (8001de0 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	68ba      	ldr	r2, [r7, #8]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	613b      	str	r3, [r7, #16]
 8001d82:	e006      	b.n	8001d92 <HAL_TIM_IC_CaptureCallback+0xfa>
        calculated_period = (65535 - lastCapture_R) + currentCapture + 1;
 8001d84:	4b16      	ldr	r3, [pc, #88]	@ (8001de0 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68ba      	ldr	r2, [r7, #8]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001d90:	613b      	str	r3, [r7, #16]
      if (calculated_period > 0 && calculated_period <= MAX_VALID_PERIOD)
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d008      	beq.n	8001daa <HAL_TIM_IC_CaptureCallback+0x112>
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d803      	bhi.n	8001daa <HAL_TIM_IC_CaptureCallback+0x112>
        time_capture_R = calculated_period;        // Store valid period
 8001da2:	4a10      	ldr	r2, [pc, #64]	@ (8001de4 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	6013      	str	r3, [r2, #0]
 8001da8:	e002      	b.n	8001db0 <HAL_TIM_IC_CaptureCallback+0x118>
        time_capture_R = 0;                        // Invalid period, likely noise
 8001daa:	4b0e      	ldr	r3, [pc, #56]	@ (8001de4 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
      lastCapture_R = currentCapture;              // Update reference for next capture
 8001db0:	4a0b      	ldr	r2, [pc, #44]	@ (8001de0 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	6013      	str	r3, [r2, #0]
}
 8001db6:	e7ff      	b.n	8001db8 <HAL_TIM_IC_CaptureCallback+0x120>
 8001db8:	bf00      	nop
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40001c00 	.word	0x40001c00
 8001dc4:	200003e0 	.word	0x200003e0
 8001dc8:	20000008 	.word	0x20000008
 8001dcc:	20000608 	.word	0x20000608
 8001dd0:	200003d8 	.word	0x200003d8
 8001dd4:	40002000 	.word	0x40002000
 8001dd8:	200003e4 	.word	0x200003e4
 8001ddc:	20000009 	.word	0x20000009
 8001de0:	2000060c 	.word	0x2000060c
 8001de4:	200003dc 	.word	0x200003dc

08001de8 <Speed_Measures>:

void Speed_Measures()
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  speed_measures_left[posL] = time_capture_L;
 8001dec:	4b17      	ldr	r3, [pc, #92]	@ (8001e4c <Speed_Measures+0x64>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a17      	ldr	r2, [pc, #92]	@ (8001e50 <Speed_Measures+0x68>)
 8001df2:	6812      	ldr	r2, [r2, #0]
 8001df4:	4917      	ldr	r1, [pc, #92]	@ (8001e54 <Speed_Measures+0x6c>)
 8001df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  speed_measures_right[posR] = time_capture_R;
 8001dfa:	4b17      	ldr	r3, [pc, #92]	@ (8001e58 <Speed_Measures+0x70>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a17      	ldr	r2, [pc, #92]	@ (8001e5c <Speed_Measures+0x74>)
 8001e00:	6812      	ldr	r2, [r2, #0]
 8001e02:	4917      	ldr	r1, [pc, #92]	@ (8001e60 <Speed_Measures+0x78>)
 8001e04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  posL = (posL + 1) % MAX_Speed_Measures;
 8001e08:	4b10      	ldr	r3, [pc, #64]	@ (8001e4c <Speed_Measures+0x64>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	1c59      	adds	r1, r3, #1
 8001e0e:	4b15      	ldr	r3, [pc, #84]	@ (8001e64 <Speed_Measures+0x7c>)
 8001e10:	fba3 2301 	umull	r2, r3, r3, r1
 8001e14:	08da      	lsrs	r2, r3, #3
 8001e16:	4613      	mov	r3, r2
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	1aca      	subs	r2, r1, r3
 8001e20:	4b0a      	ldr	r3, [pc, #40]	@ (8001e4c <Speed_Measures+0x64>)
 8001e22:	601a      	str	r2, [r3, #0]
  posR = (posR + 1) % MAX_Speed_Measures;
 8001e24:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <Speed_Measures+0x70>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	1c59      	adds	r1, r3, #1
 8001e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e64 <Speed_Measures+0x7c>)
 8001e2c:	fba3 2301 	umull	r2, r3, r3, r1
 8001e30:	08da      	lsrs	r2, r3, #3
 8001e32:	4613      	mov	r3, r2
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	4413      	add	r3, r2
 8001e38:	005b      	lsls	r3, r3, #1
 8001e3a:	1aca      	subs	r2, r1, r3
 8001e3c:	4b06      	ldr	r3, [pc, #24]	@ (8001e58 <Speed_Measures+0x70>)
 8001e3e:	601a      	str	r2, [r3, #0]
}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	200005d4 	.word	0x200005d4
 8001e50:	200003d8 	.word	0x200003d8
 8001e54:	20000584 	.word	0x20000584
 8001e58:	200005d8 	.word	0x200005d8
 8001e5c:	200003dc 	.word	0x200003dc
 8001e60:	200005ac 	.word	0x200005ac
 8001e64:	cccccccd 	.word	0xcccccccd

08001e68 <Moving_Average_Filter_Left>:
float Moving_Average_Filter_Left(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0
  uint32_t sum = 0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60fb      	str	r3, [r7, #12]
  float filtered_speed_left;
  for (int i = 0; i < MAX_Speed_Measures; i++)
 8001e72:	2300      	movs	r3, #0
 8001e74:	60bb      	str	r3, [r7, #8]
 8001e76:	e009      	b.n	8001e8c <Moving_Average_Filter_Left+0x24>
  {
    sum += speed_measures_left[i];
 8001e78:	4a10      	ldr	r2, [pc, #64]	@ (8001ebc <Moving_Average_Filter_Left+0x54>)
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e80:	68fa      	ldr	r2, [r7, #12]
 8001e82:	4413      	add	r3, r2
 8001e84:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < MAX_Speed_Measures; i++)
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	60bb      	str	r3, [r7, #8]
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	2b09      	cmp	r3, #9
 8001e90:	ddf2      	ble.n	8001e78 <Moving_Average_Filter_Left+0x10>
  }
  filtered_speed_left = sum / MAX_Speed_Measures;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec0 <Moving_Average_Filter_Left+0x58>)
 8001e96:	fba2 2303 	umull	r2, r3, r2, r3
 8001e9a:	08db      	lsrs	r3, r3, #3
 8001e9c:	ee07 3a90 	vmov	s15, r3
 8001ea0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ea4:	edc7 7a01 	vstr	s15, [r7, #4]
  return filtered_speed_left;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	ee07 3a90 	vmov	s15, r3
}
 8001eae:	eeb0 0a67 	vmov.f32	s0, s15
 8001eb2:	3714      	adds	r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	20000584 	.word	0x20000584
 8001ec0:	cccccccd 	.word	0xcccccccd

08001ec4 <Moving_Average_Filter_Right>:
float Moving_Average_Filter_Right(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
  uint32_t sum = 0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
  float filtered_speed_right;
  for (int i = 0; i < MAX_Speed_Measures; i++)
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60bb      	str	r3, [r7, #8]
 8001ed2:	e009      	b.n	8001ee8 <Moving_Average_Filter_Right+0x24>
  {
    sum += speed_measures_right[i];
 8001ed4:	4a10      	ldr	r2, [pc, #64]	@ (8001f18 <Moving_Average_Filter_Right+0x54>)
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	4413      	add	r3, r2
 8001ee0:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < MAX_Speed_Measures; i++)
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	60bb      	str	r3, [r7, #8]
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	2b09      	cmp	r3, #9
 8001eec:	ddf2      	ble.n	8001ed4 <Moving_Average_Filter_Right+0x10>
  }
  filtered_speed_right = sum / MAX_Speed_Measures;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	4a0a      	ldr	r2, [pc, #40]	@ (8001f1c <Moving_Average_Filter_Right+0x58>)
 8001ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef6:	08db      	lsrs	r3, r3, #3
 8001ef8:	ee07 3a90 	vmov	s15, r3
 8001efc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f00:	edc7 7a01 	vstr	s15, [r7, #4]
  return filtered_speed_right;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	ee07 3a90 	vmov	s15, r3
}
 8001f0a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	200005ac 	.word	0x200005ac
 8001f1c:	cccccccd 	.word	0xcccccccd

08001f20 <Calculate_Speed_in_Wheel>:
float Calculate_Speed_in_Wheel(float time, uint32_t last_capture_time)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08c      	sub	sp, #48	@ 0x30
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	ed87 0a01 	vstr	s0, [r7, #4]
 8001f2a:	6038      	str	r0, [r7, #0]
  // Constants and Variables
  const int teeth = 36;                            // Number of teeth in CogWheel
 8001f2c:	2324      	movs	r3, #36	@ 0x24
 8001f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const float inches_diameter = 20.5;              // Diameter of Wheels in inches
 8001f30:	4b41      	ldr	r3, [pc, #260]	@ (8002038 <Calculate_Speed_in_Wheel+0x118>)
 8001f32:	62bb      	str	r3, [r7, #40]	@ 0x28
  const float diameter = 25.4 * inches_diameter;   // Diameter of Wheels in mm
 8001f34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001f36:	f7fe fb27 	bl	8000588 <__aeabi_f2d>
 8001f3a:	a339      	add	r3, pc, #228	@ (adr r3, 8002020 <Calculate_Speed_in_Wheel+0x100>)
 8001f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f40:	f7fe fb7a 	bl	8000638 <__aeabi_dmul>
 8001f44:	4602      	mov	r2, r0
 8001f46:	460b      	mov	r3, r1
 8001f48:	4610      	mov	r0, r2
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	f7fe fe6c 	bl	8000c28 <__aeabi_d2f>
 8001f50:	4603      	mov	r3, r0
 8001f52:	627b      	str	r3, [r7, #36]	@ 0x24
  const float perimeter = diameter * 3.141592;     // Perimeter of wheel in mm
 8001f54:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001f56:	f7fe fb17 	bl	8000588 <__aeabi_f2d>
 8001f5a:	a333      	add	r3, pc, #204	@ (adr r3, 8002028 <Calculate_Speed_in_Wheel+0x108>)
 8001f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f60:	f7fe fb6a 	bl	8000638 <__aeabi_dmul>
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	4610      	mov	r0, r2
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	f7fe fe5c 	bl	8000c28 <__aeabi_d2f>
 8001f70:	4603      	mov	r3, r0
 8001f72:	623b      	str	r3, [r7, #32]
  const float perimeter_m = perimeter / 1000.0f;   // Perimeter in Meters
 8001f74:	ed97 7a08 	vldr	s14, [r7, #32]
 8001f78:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800203c <Calculate_Speed_in_Wheel+0x11c>
 8001f7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f80:	edc7 7a07 	vstr	s15, [r7, #28]
  
  uint32_t current_time = HAL_GetTick();
 8001f84:	f000 fd44 	bl	8002a10 <HAL_GetTick>
 8001f88:	61b8      	str	r0, [r7, #24]
  if ((current_time - last_capture_time) > WHEEL_TIMEOUT_MS)
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d902      	bls.n	8001f9e <Calculate_Speed_in_Wheel+0x7e>
  {
    return 0.0f;                                   // Wheel stopped by timeout
 8001f98:	f04f 0300 	mov.w	r3, #0
 8001f9c:	e038      	b.n	8002010 <Calculate_Speed_in_Wheel+0xf0>
  }

   if (time <= 0)
 8001f9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fa2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001faa:	d802      	bhi.n	8001fb2 <Calculate_Speed_in_Wheel+0x92>
  {
    return 0.0f;                                   // Stopped Wheel
 8001fac:	f04f 0300 	mov.w	r3, #0
 8001fb0:	e02e      	b.n	8002010 <Calculate_Speed_in_Wheel+0xf0>
  }
  
  // Calculate Frequency
  float frequency = 1.0f / time;                   // Hz
 8001fb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001fb6:	ed97 7a01 	vldr	s14, [r7, #4]
 8001fba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fbe:	edc7 7a05 	vstr	s15, [r7, #20]

  // Calculate Wheel RPM
  float wheel_rpm = (frequency * 60) / teeth;
 8001fc2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fc6:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002040 <Calculate_Speed_in_Wheel+0x120>
 8001fca:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fd0:	ee07 3a90 	vmov	s15, r3
 8001fd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fdc:	edc7 7a04 	vstr	s15, [r7, #16]

  // Calculate Speed
  float speed_km_per_hour = (perimeter_m * wheel_rpm) * 0.06;
 8001fe0:	ed97 7a07 	vldr	s14, [r7, #28]
 8001fe4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fec:	ee17 0a90 	vmov	r0, s15
 8001ff0:	f7fe faca 	bl	8000588 <__aeabi_f2d>
 8001ff4:	a30e      	add	r3, pc, #56	@ (adr r3, 8002030 <Calculate_Speed_in_Wheel+0x110>)
 8001ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffa:	f7fe fb1d 	bl	8000638 <__aeabi_dmul>
 8001ffe:	4602      	mov	r2, r0
 8002000:	460b      	mov	r3, r1
 8002002:	4610      	mov	r0, r2
 8002004:	4619      	mov	r1, r3
 8002006:	f7fe fe0f 	bl	8000c28 <__aeabi_d2f>
 800200a:	4603      	mov	r3, r0
 800200c:	60fb      	str	r3, [r7, #12]

  return speed_km_per_hour;                        // Return value of Speed in Km/h
 800200e:	68fb      	ldr	r3, [r7, #12]
}
 8002010:	ee07 3a90 	vmov	s15, r3
 8002014:	eeb0 0a67 	vmov.f32	s0, s15
 8002018:	3730      	adds	r7, #48	@ 0x30
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	66666666 	.word	0x66666666
 8002024:	40396666 	.word	0x40396666
 8002028:	fc8b007a 	.word	0xfc8b007a
 800202c:	400921fa 	.word	0x400921fa
 8002030:	eb851eb8 	.word	0xeb851eb8
 8002034:	3faeb851 	.word	0x3faeb851
 8002038:	41a40000 	.word	0x41a40000
 800203c:	447a0000 	.word	0x447a0000
 8002040:	42700000 	.word	0x42700000

08002044 <CAN_FilterConfig1>:

void CAN_FilterConfig1()
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b08a      	sub	sp, #40	@ 0x28
 8002048:	af00      	add	r7, sp, #0
#ifdef DYNAMICS_FRONT
  CAN_FilterTypeDef canfilterconfig;

  // Filter for 0x446
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 800204a:	2301      	movs	r3, #1
 800204c:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 0;                  // which filter bank to use from the assigned ones
 800204e:	2300      	movs	r3, #0
 8002050:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002052:	2300      	movs	r3, #0
 8002054:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x446 << 5;
 8002056:	f648 03c0 	movw	r3, #35008	@ 0x88c0
 800205a:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 800205c:	2300      	movs	r3, #0
 800205e:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x446 << 5;
 8002060:	f648 03c0 	movw	r3, #35008	@ 0x88c0
 8002064:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 8002066:	2300      	movs	r3, #0
 8002068:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800206a:	2300      	movs	r3, #0
 800206c:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800206e:	2301      	movs	r3, #1
 8002070:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 18;       // how many filters to assign to the CAN1 (master can)
 8002072:	2312      	movs	r3, #18
 8002074:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8002076:	463b      	mov	r3, r7
 8002078:	4619      	mov	r1, r3
 800207a:	480a      	ldr	r0, [pc, #40]	@ (80020a4 <CAN_FilterConfig1+0x60>)
 800207c:	f001 f9c6 	bl	800340c <HAL_CAN_ConfigFilter>
  
  // Filter for 0x456
   canfilterconfig.FilterBank = 1;
 8002080:	2301      	movs	r3, #1
 8002082:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterIdHigh = 0x456 << 5;
 8002084:	f648 23c0 	movw	r3, #35520	@ 0x8ac0
 8002088:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterMaskIdHigh = 0x7FF << 5;
 800208a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800208e:	60bb      	str	r3, [r7, #8]
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8002090:	463b      	mov	r3, r7
 8002092:	4619      	mov	r1, r3
 8002094:	4803      	ldr	r0, [pc, #12]	@ (80020a4 <CAN_FilterConfig1+0x60>)
 8002096:	f001 f9b9 	bl	800340c <HAL_CAN_ConfigFilter>
   canfilterconfig.FilterBank = 1;
  canfilterconfig.FilterIdHigh = 0x556 << 5;
  canfilterconfig.FilterMaskIdHigh = 0x7FF << 5;
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
#endif
}
 800209a:	bf00      	nop
 800209c:	3728      	adds	r7, #40	@ 0x28
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	200002a4 	.word	0x200002a4

080020a8 <CAN_FilterConfig2>:
void CAN_FilterConfig2()
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b08a      	sub	sp, #40	@ 0x28
 80020ac:	af00      	add	r7, sp, #0
#ifdef DYNAMICS_FRONT
  CAN_FilterTypeDef canfilterconfig;

  // Filter for 0x446
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80020ae:	2301      	movs	r3, #1
 80020b0:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 18;                 // which filter bank to use from the assigned ones
 80020b2:	2312      	movs	r3, #18
 80020b4:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80020b6:	2300      	movs	r3, #0
 80020b8:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x446 << 5;
 80020ba:	f648 03c0 	movw	r3, #35008	@ 0x88c0
 80020be:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 80020c0:	2300      	movs	r3, #0
 80020c2:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x446 << 5;
 80020c4:	f648 03c0 	movw	r3, #35008	@ 0x88c0
 80020c8:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 80020ca:	2300      	movs	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80020ce:	2300      	movs	r3, #0
 80020d0:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80020d2:	2301      	movs	r3, #1
 80020d4:	61fb      	str	r3, [r7, #28]

  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig);
 80020d6:	463b      	mov	r3, r7
 80020d8:	4619      	mov	r1, r3
 80020da:	480a      	ldr	r0, [pc, #40]	@ (8002104 <CAN_FilterConfig2+0x5c>)
 80020dc:	f001 f996 	bl	800340c <HAL_CAN_ConfigFilter>

  // Filter for 0x456
  canfilterconfig.FilterBank = 19;                 // Different bank for CAN2
 80020e0:	2313      	movs	r3, #19
 80020e2:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterIdHigh = 0x456 << 5;
 80020e4:	f648 23c0 	movw	r3, #35520	@ 0x8ac0
 80020e8:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterMaskIdHigh = 0x7FF << 5;
 80020ea:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80020ee:	60bb      	str	r3, [r7, #8]
  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig);
 80020f0:	463b      	mov	r3, r7
 80020f2:	4619      	mov	r1, r3
 80020f4:	4803      	ldr	r0, [pc, #12]	@ (8002104 <CAN_FilterConfig2+0x5c>)
 80020f6:	f001 f989 	bl	800340c <HAL_CAN_ConfigFilter>
  canfilterconfig.FilterBank = 19;
  canfilterconfig.FilterIdHigh = 0x556 << 5;
  canfilterconfig.FilterMaskIdHigh = 0x7FF << 5;
  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig);
#endif
}
 80020fa:	bf00      	nop
 80020fc:	3728      	adds	r7, #40	@ 0x28
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	200002cc 	.word	0x200002cc

08002108 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800210c:	b672      	cpsid	i
}
 800210e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002110:	bf00      	nop
 8002112:	e7fd      	b.n	8002110 <Error_Handler+0x8>

08002114 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	607b      	str	r3, [r7, #4]
 800211e:	4b10      	ldr	r3, [pc, #64]	@ (8002160 <HAL_MspInit+0x4c>)
 8002120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002122:	4a0f      	ldr	r2, [pc, #60]	@ (8002160 <HAL_MspInit+0x4c>)
 8002124:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002128:	6453      	str	r3, [r2, #68]	@ 0x44
 800212a:	4b0d      	ldr	r3, [pc, #52]	@ (8002160 <HAL_MspInit+0x4c>)
 800212c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800212e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002132:	607b      	str	r3, [r7, #4]
 8002134:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	603b      	str	r3, [r7, #0]
 800213a:	4b09      	ldr	r3, [pc, #36]	@ (8002160 <HAL_MspInit+0x4c>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213e:	4a08      	ldr	r2, [pc, #32]	@ (8002160 <HAL_MspInit+0x4c>)
 8002140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002144:	6413      	str	r3, [r2, #64]	@ 0x40
 8002146:	4b06      	ldr	r3, [pc, #24]	@ (8002160 <HAL_MspInit+0x4c>)
 8002148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800214e:	603b      	str	r3, [r7, #0]
 8002150:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40023800 	.word	0x40023800

08002164 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b08a      	sub	sp, #40	@ 0x28
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800216c:	f107 0314 	add.w	r3, r7, #20
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	605a      	str	r2, [r3, #4]
 8002176:	609a      	str	r2, [r3, #8]
 8002178:	60da      	str	r2, [r3, #12]
 800217a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a3c      	ldr	r2, [pc, #240]	@ (8002274 <HAL_ADC_MspInit+0x110>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d171      	bne.n	800226a <HAL_ADC_MspInit+0x106>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	4b3b      	ldr	r3, [pc, #236]	@ (8002278 <HAL_ADC_MspInit+0x114>)
 800218c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800218e:	4a3a      	ldr	r2, [pc, #232]	@ (8002278 <HAL_ADC_MspInit+0x114>)
 8002190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002194:	6453      	str	r3, [r2, #68]	@ 0x44
 8002196:	4b38      	ldr	r3, [pc, #224]	@ (8002278 <HAL_ADC_MspInit+0x114>)
 8002198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	4b34      	ldr	r3, [pc, #208]	@ (8002278 <HAL_ADC_MspInit+0x114>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021aa:	4a33      	ldr	r2, [pc, #204]	@ (8002278 <HAL_ADC_MspInit+0x114>)
 80021ac:	f043 0301 	orr.w	r3, r3, #1
 80021b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b2:	4b31      	ldr	r3, [pc, #196]	@ (8002278 <HAL_ADC_MspInit+0x114>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b6:	f003 0301 	and.w	r3, r3, #1
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002278 <HAL_ADC_MspInit+0x114>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	4a2c      	ldr	r2, [pc, #176]	@ (8002278 <HAL_ADC_MspInit+0x114>)
 80021c8:	f043 0302 	orr.w	r3, r3, #2
 80021cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ce:	4b2a      	ldr	r3, [pc, #168]	@ (8002278 <HAL_ADC_MspInit+0x114>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	60bb      	str	r3, [r7, #8]
 80021d8:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ST_ANGLE_Pin|BRK_PRESS_Pin;
 80021da:	2306      	movs	r3, #6
 80021dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021de:	2303      	movs	r3, #3
 80021e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	2300      	movs	r3, #0
 80021e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e6:	f107 0314 	add.w	r3, r7, #20
 80021ea:	4619      	mov	r1, r3
 80021ec:	4823      	ldr	r0, [pc, #140]	@ (800227c <HAL_ADC_MspInit+0x118>)
 80021ee:	f002 f9bb 	bl	8004568 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SUSP_R_Pin|SUSP_L_Pin;
 80021f2:	2303      	movs	r3, #3
 80021f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021f6:	2303      	movs	r3, #3
 80021f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021fe:	f107 0314 	add.w	r3, r7, #20
 8002202:	4619      	mov	r1, r3
 8002204:	481e      	ldr	r0, [pc, #120]	@ (8002280 <HAL_ADC_MspInit+0x11c>)
 8002206:	f002 f9af 	bl	8004568 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800220a:	4b1e      	ldr	r3, [pc, #120]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 800220c:	4a1e      	ldr	r2, [pc, #120]	@ (8002288 <HAL_ADC_MspInit+0x124>)
 800220e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002210:	4b1c      	ldr	r3, [pc, #112]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 8002212:	2200      	movs	r2, #0
 8002214:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002216:	4b1b      	ldr	r3, [pc, #108]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 8002218:	2200      	movs	r2, #0
 800221a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800221c:	4b19      	ldr	r3, [pc, #100]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 800221e:	2200      	movs	r2, #0
 8002220:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002222:	4b18      	ldr	r3, [pc, #96]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 8002224:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002228:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800222a:	4b16      	ldr	r3, [pc, #88]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 800222c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002230:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002232:	4b14      	ldr	r3, [pc, #80]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 8002234:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002238:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800223a:	4b12      	ldr	r3, [pc, #72]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 800223c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002240:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002242:	4b10      	ldr	r3, [pc, #64]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 8002244:	2200      	movs	r2, #0
 8002246:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002248:	4b0e      	ldr	r3, [pc, #56]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 800224a:	2200      	movs	r2, #0
 800224c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800224e:	480d      	ldr	r0, [pc, #52]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 8002250:	f001 fe1a 	bl	8003e88 <HAL_DMA_Init>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800225a:	f7ff ff55 	bl	8002108 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a08      	ldr	r2, [pc, #32]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 8002262:	639a      	str	r2, [r3, #56]	@ 0x38
 8002264:	4a07      	ldr	r2, [pc, #28]	@ (8002284 <HAL_ADC_MspInit+0x120>)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800226a:	bf00      	nop
 800226c:	3728      	adds	r7, #40	@ 0x28
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40012000 	.word	0x40012000
 8002278:	40023800 	.word	0x40023800
 800227c:	40020000 	.word	0x40020000
 8002280:	40020400 	.word	0x40020400
 8002284:	20000244 	.word	0x20000244
 8002288:	40026410 	.word	0x40026410

0800228c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b08c      	sub	sp, #48	@ 0x30
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002294:	f107 031c 	add.w	r3, r7, #28
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	60da      	str	r2, [r3, #12]
 80022a2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a74      	ldr	r2, [pc, #464]	@ (800247c <HAL_CAN_MspInit+0x1f0>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d167      	bne.n	800237e <HAL_CAN_MspInit+0xf2>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80022ae:	4b74      	ldr	r3, [pc, #464]	@ (8002480 <HAL_CAN_MspInit+0x1f4>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	3301      	adds	r3, #1
 80022b4:	4a72      	ldr	r2, [pc, #456]	@ (8002480 <HAL_CAN_MspInit+0x1f4>)
 80022b6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80022b8:	4b71      	ldr	r3, [pc, #452]	@ (8002480 <HAL_CAN_MspInit+0x1f4>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d10d      	bne.n	80022dc <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80022c0:	2300      	movs	r3, #0
 80022c2:	61bb      	str	r3, [r7, #24]
 80022c4:	4b6f      	ldr	r3, [pc, #444]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80022c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c8:	4a6e      	ldr	r2, [pc, #440]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80022ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80022ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80022d0:	4b6c      	ldr	r3, [pc, #432]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80022d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022d8:	61bb      	str	r3, [r7, #24]
 80022da:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022dc:	2300      	movs	r3, #0
 80022de:	617b      	str	r3, [r7, #20]
 80022e0:	4b68      	ldr	r3, [pc, #416]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80022e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e4:	4a67      	ldr	r2, [pc, #412]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80022e6:	f043 0301 	orr.w	r3, r3, #1
 80022ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ec:	4b65      	ldr	r3, [pc, #404]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80022ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f0:	f003 0301 	and.w	r3, r3, #1
 80022f4:	617b      	str	r3, [r7, #20]
 80022f6:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80022f8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80022fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fe:	2302      	movs	r3, #2
 8002300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002302:	2301      	movs	r3, #1
 8002304:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002306:	2303      	movs	r3, #3
 8002308:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800230a:	2309      	movs	r3, #9
 800230c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800230e:	f107 031c 	add.w	r3, r7, #28
 8002312:	4619      	mov	r1, r3
 8002314:	485c      	ldr	r0, [pc, #368]	@ (8002488 <HAL_CAN_MspInit+0x1fc>)
 8002316:	f002 f927 	bl	8004568 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CH1_TX_Pin;
 800231a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800231e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002320:	2302      	movs	r3, #2
 8002322:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002324:	2300      	movs	r3, #0
 8002326:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002328:	2303      	movs	r3, #3
 800232a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800232c:	2309      	movs	r3, #9
 800232e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(CH1_TX_GPIO_Port, &GPIO_InitStruct);
 8002330:	f107 031c 	add.w	r3, r7, #28
 8002334:	4619      	mov	r1, r3
 8002336:	4854      	ldr	r0, [pc, #336]	@ (8002488 <HAL_CAN_MspInit+0x1fc>)
 8002338:	f002 f916 	bl	8004568 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 800233c:	2200      	movs	r2, #0
 800233e:	2100      	movs	r1, #0
 8002340:	2013      	movs	r0, #19
 8002342:	f001 fd6a 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002346:	2013      	movs	r0, #19
 8002348:	f001 fd83 	bl	8003e52 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800234c:	2200      	movs	r2, #0
 800234e:	2100      	movs	r1, #0
 8002350:	2014      	movs	r0, #20
 8002352:	f001 fd62 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002356:	2014      	movs	r0, #20
 8002358:	f001 fd7b 	bl	8003e52 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800235c:	2200      	movs	r2, #0
 800235e:	2100      	movs	r1, #0
 8002360:	2015      	movs	r0, #21
 8002362:	f001 fd5a 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002366:	2015      	movs	r0, #21
 8002368:	f001 fd73 	bl	8003e52 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 800236c:	2200      	movs	r2, #0
 800236e:	2100      	movs	r1, #0
 8002370:	2016      	movs	r0, #22
 8002372:	f001 fd52 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8002376:	2016      	movs	r0, #22
 8002378:	f001 fd6b 	bl	8003e52 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 800237c:	e079      	b.n	8002472 <HAL_CAN_MspInit+0x1e6>
  else if(hcan->Instance==CAN2)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a42      	ldr	r2, [pc, #264]	@ (800248c <HAL_CAN_MspInit+0x200>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d174      	bne.n	8002472 <HAL_CAN_MspInit+0x1e6>
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002388:	4b3d      	ldr	r3, [pc, #244]	@ (8002480 <HAL_CAN_MspInit+0x1f4>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	3301      	adds	r3, #1
 800238e:	4a3c      	ldr	r2, [pc, #240]	@ (8002480 <HAL_CAN_MspInit+0x1f4>)
 8002390:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002392:	4b3b      	ldr	r3, [pc, #236]	@ (8002480 <HAL_CAN_MspInit+0x1f4>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d10d      	bne.n	80023b6 <HAL_CAN_MspInit+0x12a>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	613b      	str	r3, [r7, #16]
 800239e:	4b39      	ldr	r3, [pc, #228]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80023a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a2:	4a38      	ldr	r2, [pc, #224]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80023a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80023aa:	4b36      	ldr	r3, [pc, #216]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80023ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023b2:	613b      	str	r3, [r7, #16]
 80023b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN2_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	60fb      	str	r3, [r7, #12]
 80023ba:	4b32      	ldr	r3, [pc, #200]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80023bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023be:	4a31      	ldr	r2, [pc, #196]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80023c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80023c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80023c6:	4b2f      	ldr	r3, [pc, #188]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023da:	4a2a      	ldr	r2, [pc, #168]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80023dc:	f043 0302 	orr.w	r3, r3, #2
 80023e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023e2:	4b28      	ldr	r3, [pc, #160]	@ (8002484 <HAL_CAN_MspInit+0x1f8>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	60bb      	str	r3, [r7, #8]
 80023ec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CH2_RX_Pin;
 80023ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f4:	2302      	movs	r3, #2
 80023f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023f8:	2301      	movs	r3, #1
 80023fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023fc:	2303      	movs	r3, #3
 80023fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002400:	2309      	movs	r3, #9
 8002402:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(CH2_RX_GPIO_Port, &GPIO_InitStruct);
 8002404:	f107 031c 	add.w	r3, r7, #28
 8002408:	4619      	mov	r1, r3
 800240a:	4821      	ldr	r0, [pc, #132]	@ (8002490 <HAL_CAN_MspInit+0x204>)
 800240c:	f002 f8ac 	bl	8004568 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = CH2_TX_Pin;
 8002410:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002414:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800241e:	2303      	movs	r3, #3
 8002420:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002422:	2309      	movs	r3, #9
 8002424:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(CH2_TX_GPIO_Port, &GPIO_InitStruct);
 8002426:	f107 031c 	add.w	r3, r7, #28
 800242a:	4619      	mov	r1, r3
 800242c:	4818      	ldr	r0, [pc, #96]	@ (8002490 <HAL_CAN_MspInit+0x204>)
 800242e:	f002 f89b 	bl	8004568 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8002432:	2200      	movs	r2, #0
 8002434:	2100      	movs	r1, #0
 8002436:	203f      	movs	r0, #63	@ 0x3f
 8002438:	f001 fcef 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 800243c:	203f      	movs	r0, #63	@ 0x3f
 800243e:	f001 fd08 	bl	8003e52 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8002442:	2200      	movs	r2, #0
 8002444:	2100      	movs	r1, #0
 8002446:	2040      	movs	r0, #64	@ 0x40
 8002448:	f001 fce7 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800244c:	2040      	movs	r0, #64	@ 0x40
 800244e:	f001 fd00 	bl	8003e52 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8002452:	2200      	movs	r2, #0
 8002454:	2100      	movs	r1, #0
 8002456:	2041      	movs	r0, #65	@ 0x41
 8002458:	f001 fcdf 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 800245c:	2041      	movs	r0, #65	@ 0x41
 800245e:	f001 fcf8 	bl	8003e52 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_SCE_IRQn, 0, 0);
 8002462:	2200      	movs	r2, #0
 8002464:	2100      	movs	r1, #0
 8002466:	2042      	movs	r0, #66	@ 0x42
 8002468:	f001 fcd7 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_SCE_IRQn);
 800246c:	2042      	movs	r0, #66	@ 0x42
 800246e:	f001 fcf0 	bl	8003e52 <HAL_NVIC_EnableIRQ>
}
 8002472:	bf00      	nop
 8002474:	3730      	adds	r7, #48	@ 0x30
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40006400 	.word	0x40006400
 8002480:	20000610 	.word	0x20000610
 8002484:	40023800 	.word	0x40023800
 8002488:	40020000 	.word	0x40020000
 800248c:	40006800 	.word	0x40006800
 8002490:	40020400 	.word	0x40020400

08002494 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b08c      	sub	sp, #48	@ 0x30
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800249c:	f107 031c 	add.w	r3, r7, #28
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	605a      	str	r2, [r3, #4]
 80024a6:	609a      	str	r2, [r3, #8]
 80024a8:	60da      	str	r2, [r3, #12]
 80024aa:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM13)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a3a      	ldr	r2, [pc, #232]	@ (800259c <HAL_TIM_Base_MspInit+0x108>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d134      	bne.n	8002520 <HAL_TIM_Base_MspInit+0x8c>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 80024b6:	2300      	movs	r3, #0
 80024b8:	61bb      	str	r3, [r7, #24]
 80024ba:	4b39      	ldr	r3, [pc, #228]	@ (80025a0 <HAL_TIM_Base_MspInit+0x10c>)
 80024bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024be:	4a38      	ldr	r2, [pc, #224]	@ (80025a0 <HAL_TIM_Base_MspInit+0x10c>)
 80024c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80024c6:	4b36      	ldr	r3, [pc, #216]	@ (80025a0 <HAL_TIM_Base_MspInit+0x10c>)
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024ce:	61bb      	str	r3, [r7, #24]
 80024d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	617b      	str	r3, [r7, #20]
 80024d6:	4b32      	ldr	r3, [pc, #200]	@ (80025a0 <HAL_TIM_Base_MspInit+0x10c>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	4a31      	ldr	r2, [pc, #196]	@ (80025a0 <HAL_TIM_Base_MspInit+0x10c>)
 80024dc:	f043 0301 	orr.w	r3, r3, #1
 80024e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e2:	4b2f      	ldr	r3, [pc, #188]	@ (80025a0 <HAL_TIM_Base_MspInit+0x10c>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	617b      	str	r3, [r7, #20]
 80024ec:	697b      	ldr	r3, [r7, #20]
    /**TIM13 GPIO Configuration
    PA6     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = SPEED_L_Pin;
 80024ee:	2340      	movs	r3, #64	@ 0x40
 80024f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f2:	2302      	movs	r3, #2
 80024f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024fa:	2300      	movs	r3, #0
 80024fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80024fe:	2309      	movs	r3, #9
 8002500:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SPEED_L_GPIO_Port, &GPIO_InitStruct);
 8002502:	f107 031c 	add.w	r3, r7, #28
 8002506:	4619      	mov	r1, r3
 8002508:	4826      	ldr	r0, [pc, #152]	@ (80025a4 <HAL_TIM_Base_MspInit+0x110>)
 800250a:	f002 f82d 	bl	8004568 <HAL_GPIO_Init>

    /* TIM13 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800250e:	2200      	movs	r2, #0
 8002510:	2100      	movs	r1, #0
 8002512:	202c      	movs	r0, #44	@ 0x2c
 8002514:	f001 fc81 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002518:	202c      	movs	r0, #44	@ 0x2c
 800251a:	f001 fc9a 	bl	8003e52 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 800251e:	e038      	b.n	8002592 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM14)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a20      	ldr	r2, [pc, #128]	@ (80025a8 <HAL_TIM_Base_MspInit+0x114>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d133      	bne.n	8002592 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800252a:	2300      	movs	r3, #0
 800252c:	613b      	str	r3, [r7, #16]
 800252e:	4b1c      	ldr	r3, [pc, #112]	@ (80025a0 <HAL_TIM_Base_MspInit+0x10c>)
 8002530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002532:	4a1b      	ldr	r2, [pc, #108]	@ (80025a0 <HAL_TIM_Base_MspInit+0x10c>)
 8002534:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002538:	6413      	str	r3, [r2, #64]	@ 0x40
 800253a:	4b19      	ldr	r3, [pc, #100]	@ (80025a0 <HAL_TIM_Base_MspInit+0x10c>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002542:	613b      	str	r3, [r7, #16]
 8002544:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	4b15      	ldr	r3, [pc, #84]	@ (80025a0 <HAL_TIM_Base_MspInit+0x10c>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254e:	4a14      	ldr	r2, [pc, #80]	@ (80025a0 <HAL_TIM_Base_MspInit+0x10c>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	6313      	str	r3, [r2, #48]	@ 0x30
 8002556:	4b12      	ldr	r3, [pc, #72]	@ (80025a0 <HAL_TIM_Base_MspInit+0x10c>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPEED_R_Pin;
 8002562:	2380      	movs	r3, #128	@ 0x80
 8002564:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002566:	2302      	movs	r3, #2
 8002568:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256a:	2300      	movs	r3, #0
 800256c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256e:	2300      	movs	r3, #0
 8002570:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8002572:	2309      	movs	r3, #9
 8002574:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SPEED_R_GPIO_Port, &GPIO_InitStruct);
 8002576:	f107 031c 	add.w	r3, r7, #28
 800257a:	4619      	mov	r1, r3
 800257c:	4809      	ldr	r0, [pc, #36]	@ (80025a4 <HAL_TIM_Base_MspInit+0x110>)
 800257e:	f001 fff3 	bl	8004568 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002582:	2200      	movs	r2, #0
 8002584:	2100      	movs	r1, #0
 8002586:	202d      	movs	r0, #45	@ 0x2d
 8002588:	f001 fc47 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800258c:	202d      	movs	r0, #45	@ 0x2d
 800258e:	f001 fc60 	bl	8003e52 <HAL_NVIC_EnableIRQ>
}
 8002592:	bf00      	nop
 8002594:	3730      	adds	r7, #48	@ 0x30
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	40001c00 	.word	0x40001c00
 80025a0:	40023800 	.word	0x40023800
 80025a4:	40020000 	.word	0x40020000
 80025a8:	40002000 	.word	0x40002000

080025ac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08a      	sub	sp, #40	@ 0x28
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b4:	f107 0314 	add.w	r3, r7, #20
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	605a      	str	r2, [r3, #4]
 80025be:	609a      	str	r2, [r3, #8]
 80025c0:	60da      	str	r2, [r3, #12]
 80025c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a19      	ldr	r2, [pc, #100]	@ (8002630 <HAL_UART_MspInit+0x84>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d12c      	bne.n	8002628 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	613b      	str	r3, [r7, #16]
 80025d2:	4b18      	ldr	r3, [pc, #96]	@ (8002634 <HAL_UART_MspInit+0x88>)
 80025d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d6:	4a17      	ldr	r2, [pc, #92]	@ (8002634 <HAL_UART_MspInit+0x88>)
 80025d8:	f043 0310 	orr.w	r3, r3, #16
 80025dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80025de:	4b15      	ldr	r3, [pc, #84]	@ (8002634 <HAL_UART_MspInit+0x88>)
 80025e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e2:	f003 0310 	and.w	r3, r3, #16
 80025e6:	613b      	str	r3, [r7, #16]
 80025e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	60fb      	str	r3, [r7, #12]
 80025ee:	4b11      	ldr	r3, [pc, #68]	@ (8002634 <HAL_UART_MspInit+0x88>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	4a10      	ldr	r2, [pc, #64]	@ (8002634 <HAL_UART_MspInit+0x88>)
 80025f4:	f043 0301 	orr.w	r3, r3, #1
 80025f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002634 <HAL_UART_MspInit+0x88>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BL_TX_Pin|BL_RX_Pin;
 8002606:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800260a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260c:	2302      	movs	r3, #2
 800260e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002610:	2300      	movs	r3, #0
 8002612:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002614:	2303      	movs	r3, #3
 8002616:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002618:	2307      	movs	r3, #7
 800261a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800261c:	f107 0314 	add.w	r3, r7, #20
 8002620:	4619      	mov	r1, r3
 8002622:	4805      	ldr	r0, [pc, #20]	@ (8002638 <HAL_UART_MspInit+0x8c>)
 8002624:	f001 ffa0 	bl	8004568 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002628:	bf00      	nop
 800262a:	3728      	adds	r7, #40	@ 0x28
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40011000 	.word	0x40011000
 8002634:	40023800 	.word	0x40023800
 8002638:	40020000 	.word	0x40020000

0800263c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002640:	bf00      	nop
 8002642:	e7fd      	b.n	8002640 <NMI_Handler+0x4>

08002644 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002648:	bf00      	nop
 800264a:	e7fd      	b.n	8002648 <HardFault_Handler+0x4>

0800264c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002650:	bf00      	nop
 8002652:	e7fd      	b.n	8002650 <MemManage_Handler+0x4>

08002654 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002658:	bf00      	nop
 800265a:	e7fd      	b.n	8002658 <BusFault_Handler+0x4>

0800265c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002660:	bf00      	nop
 8002662:	e7fd      	b.n	8002660 <UsageFault_Handler+0x4>

08002664 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002668:	bf00      	nop
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr

08002672 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002672:	b480      	push	{r7}
 8002674:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002676:	bf00      	nop
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002684:	bf00      	nop
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002692:	f000 f9a9 	bl	80029e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002696:	bf00      	nop
 8002698:	bd80      	pop	{r7, pc}
	...

0800269c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80026a0:	4802      	ldr	r0, [pc, #8]	@ (80026ac <CAN1_TX_IRQHandler+0x10>)
 80026a2:	f001 f8a5 	bl	80037f0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	200002a4 	.word	0x200002a4

080026b0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80026b4:	4802      	ldr	r0, [pc, #8]	@ (80026c0 <CAN1_RX0_IRQHandler+0x10>)
 80026b6:	f001 f89b 	bl	80037f0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	200002a4 	.word	0x200002a4

080026c4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80026c8:	4802      	ldr	r0, [pc, #8]	@ (80026d4 <CAN1_RX1_IRQHandler+0x10>)
 80026ca:	f001 f891 	bl	80037f0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80026ce:	bf00      	nop
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	200002a4 	.word	0x200002a4

080026d8 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80026dc:	4802      	ldr	r0, [pc, #8]	@ (80026e8 <CAN1_SCE_IRQHandler+0x10>)
 80026de:	f001 f887 	bl	80037f0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 80026e2:	bf00      	nop
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	200002a4 	.word	0x200002a4

080026ec <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 80026f0:	4802      	ldr	r0, [pc, #8]	@ (80026fc <TIM8_UP_TIM13_IRQHandler+0x10>)
 80026f2:	f002 ff5d 	bl	80055b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	200002f4 	.word	0x200002f4

08002700 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002704:	4802      	ldr	r0, [pc, #8]	@ (8002710 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8002706:	f002 ff53 	bl	80055b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	2000033c 	.word	0x2000033c

08002714 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002718:	4802      	ldr	r0, [pc, #8]	@ (8002724 <DMA2_Stream0_IRQHandler+0x10>)
 800271a:	f001 fcbb 	bl	8004094 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800271e:	bf00      	nop
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20000244 	.word	0x20000244

08002728 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800272c:	4802      	ldr	r0, [pc, #8]	@ (8002738 <CAN2_TX_IRQHandler+0x10>)
 800272e:	f001 f85f 	bl	80037f0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8002732:	bf00      	nop
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	200002cc 	.word	0x200002cc

0800273c <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002740:	4802      	ldr	r0, [pc, #8]	@ (800274c <CAN2_RX0_IRQHandler+0x10>)
 8002742:	f001 f855 	bl	80037f0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8002746:	bf00      	nop
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	200002cc 	.word	0x200002cc

08002750 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002754:	4802      	ldr	r0, [pc, #8]	@ (8002760 <CAN2_RX1_IRQHandler+0x10>)
 8002756:	f001 f84b 	bl	80037f0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 800275a:	bf00      	nop
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	200002cc 	.word	0x200002cc

08002764 <CAN2_SCE_IRQHandler>:

/**
  * @brief This function handles CAN2 SCE interrupt.
  */
void CAN2_SCE_IRQHandler(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_SCE_IRQn 0 */

  /* USER CODE END CAN2_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002768:	4802      	ldr	r0, [pc, #8]	@ (8002774 <CAN2_SCE_IRQHandler+0x10>)
 800276a:	f001 f841 	bl	80037f0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_SCE_IRQn 1 */

  /* USER CODE END CAN2_SCE_IRQn 1 */
}
 800276e:	bf00      	nop
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	200002cc 	.word	0x200002cc

08002778 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  return 1;
 800277c:	2301      	movs	r3, #1
}
 800277e:	4618      	mov	r0, r3
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <_kill>:

int _kill(int pid, int sig)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002792:	f004 ff09 	bl	80075a8 <__errno>
 8002796:	4603      	mov	r3, r0
 8002798:	2216      	movs	r2, #22
 800279a:	601a      	str	r2, [r3, #0]
  return -1;
 800279c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <_exit>:

void _exit (int status)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027b0:	f04f 31ff 	mov.w	r1, #4294967295
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f7ff ffe7 	bl	8002788 <_kill>
  while (1) {}    /* Make sure we hang here */
 80027ba:	bf00      	nop
 80027bc:	e7fd      	b.n	80027ba <_exit+0x12>

080027be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b086      	sub	sp, #24
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	60f8      	str	r0, [r7, #12]
 80027c6:	60b9      	str	r1, [r7, #8]
 80027c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ca:	2300      	movs	r3, #0
 80027cc:	617b      	str	r3, [r7, #20]
 80027ce:	e00a      	b.n	80027e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027d0:	f3af 8000 	nop.w
 80027d4:	4601      	mov	r1, r0
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	1c5a      	adds	r2, r3, #1
 80027da:	60ba      	str	r2, [r7, #8]
 80027dc:	b2ca      	uxtb	r2, r1
 80027de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	3301      	adds	r3, #1
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	697a      	ldr	r2, [r7, #20]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	dbf0      	blt.n	80027d0 <_read+0x12>
  }

  return len;
 80027ee:	687b      	ldr	r3, [r7, #4]
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002800:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002804:	4618      	mov	r0, r3
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002820:	605a      	str	r2, [r3, #4]
  return 0;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr

08002830 <_isatty>:

int _isatty(int file)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002838:	2301      	movs	r3, #1
}
 800283a:	4618      	mov	r0, r3
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002846:	b480      	push	{r7}
 8002848:	b085      	sub	sp, #20
 800284a:	af00      	add	r7, sp, #0
 800284c:	60f8      	str	r0, [r7, #12]
 800284e:	60b9      	str	r1, [r7, #8]
 8002850:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002852:	2300      	movs	r3, #0
}
 8002854:	4618      	mov	r0, r3
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b086      	sub	sp, #24
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002868:	4a14      	ldr	r2, [pc, #80]	@ (80028bc <_sbrk+0x5c>)
 800286a:	4b15      	ldr	r3, [pc, #84]	@ (80028c0 <_sbrk+0x60>)
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002874:	4b13      	ldr	r3, [pc, #76]	@ (80028c4 <_sbrk+0x64>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d102      	bne.n	8002882 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800287c:	4b11      	ldr	r3, [pc, #68]	@ (80028c4 <_sbrk+0x64>)
 800287e:	4a12      	ldr	r2, [pc, #72]	@ (80028c8 <_sbrk+0x68>)
 8002880:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002882:	4b10      	ldr	r3, [pc, #64]	@ (80028c4 <_sbrk+0x64>)
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4413      	add	r3, r2
 800288a:	693a      	ldr	r2, [r7, #16]
 800288c:	429a      	cmp	r2, r3
 800288e:	d207      	bcs.n	80028a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002890:	f004 fe8a 	bl	80075a8 <__errno>
 8002894:	4603      	mov	r3, r0
 8002896:	220c      	movs	r2, #12
 8002898:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800289a:	f04f 33ff 	mov.w	r3, #4294967295
 800289e:	e009      	b.n	80028b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028a0:	4b08      	ldr	r3, [pc, #32]	@ (80028c4 <_sbrk+0x64>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028a6:	4b07      	ldr	r3, [pc, #28]	@ (80028c4 <_sbrk+0x64>)
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4413      	add	r3, r2
 80028ae:	4a05      	ldr	r2, [pc, #20]	@ (80028c4 <_sbrk+0x64>)
 80028b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028b2:	68fb      	ldr	r3, [r7, #12]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3718      	adds	r7, #24
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	20040000 	.word	0x20040000
 80028c0:	00000400 	.word	0x00000400
 80028c4:	20000614 	.word	0x20000614
 80028c8:	20000768 	.word	0x20000768

080028cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028d0:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <SystemInit+0x20>)
 80028d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028d6:	4a05      	ldr	r2, [pc, #20]	@ (80028ec <SystemInit+0x20>)
 80028d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028e0:	bf00      	nop
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	e000ed00 	.word	0xe000ed00

080028f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80028f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002928 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80028f4:	f7ff ffea 	bl	80028cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028f8:	480c      	ldr	r0, [pc, #48]	@ (800292c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028fa:	490d      	ldr	r1, [pc, #52]	@ (8002930 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002934 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002900:	e002      	b.n	8002908 <LoopCopyDataInit>

08002902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002906:	3304      	adds	r3, #4

08002908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800290a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800290c:	d3f9      	bcc.n	8002902 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800290e:	4a0a      	ldr	r2, [pc, #40]	@ (8002938 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002910:	4c0a      	ldr	r4, [pc, #40]	@ (800293c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002914:	e001      	b.n	800291a <LoopFillZerobss>

08002916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002918:	3204      	adds	r2, #4

0800291a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800291a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800291c:	d3fb      	bcc.n	8002916 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800291e:	f004 fe49 	bl	80075b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002922:	f7fe fbb3 	bl	800108c <main>
  bx  lr    
 8002926:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002928:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 800292c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002930:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002934:	0800b194 	.word	0x0800b194
  ldr r2, =_sbss
 8002938:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800293c:	20000768 	.word	0x20000768

08002940 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002940:	e7fe      	b.n	8002940 <ADC_IRQHandler>
	...

08002944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002948:	4b0e      	ldr	r3, [pc, #56]	@ (8002984 <HAL_Init+0x40>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a0d      	ldr	r2, [pc, #52]	@ (8002984 <HAL_Init+0x40>)
 800294e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002952:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002954:	4b0b      	ldr	r3, [pc, #44]	@ (8002984 <HAL_Init+0x40>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a0a      	ldr	r2, [pc, #40]	@ (8002984 <HAL_Init+0x40>)
 800295a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800295e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002960:	4b08      	ldr	r3, [pc, #32]	@ (8002984 <HAL_Init+0x40>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a07      	ldr	r2, [pc, #28]	@ (8002984 <HAL_Init+0x40>)
 8002966:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800296a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800296c:	2003      	movs	r0, #3
 800296e:	f001 fa49 	bl	8003e04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002972:	200f      	movs	r0, #15
 8002974:	f000 f808 	bl	8002988 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002978:	f7ff fbcc 	bl	8002114 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40023c00 	.word	0x40023c00

08002988 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002990:	4b12      	ldr	r3, [pc, #72]	@ (80029dc <HAL_InitTick+0x54>)
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	4b12      	ldr	r3, [pc, #72]	@ (80029e0 <HAL_InitTick+0x58>)
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	4619      	mov	r1, r3
 800299a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800299e:	fbb3 f3f1 	udiv	r3, r3, r1
 80029a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029a6:	4618      	mov	r0, r3
 80029a8:	f001 fa61 	bl	8003e6e <HAL_SYSTICK_Config>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e00e      	b.n	80029d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2b0f      	cmp	r3, #15
 80029ba:	d80a      	bhi.n	80029d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029bc:	2200      	movs	r2, #0
 80029be:	6879      	ldr	r1, [r7, #4]
 80029c0:	f04f 30ff 	mov.w	r0, #4294967295
 80029c4:	f001 fa29 	bl	8003e1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029c8:	4a06      	ldr	r2, [pc, #24]	@ (80029e4 <HAL_InitTick+0x5c>)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
 80029d0:	e000      	b.n	80029d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	2000000c 	.word	0x2000000c
 80029e0:	20000014 	.word	0x20000014
 80029e4:	20000010 	.word	0x20000010

080029e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029ec:	4b06      	ldr	r3, [pc, #24]	@ (8002a08 <HAL_IncTick+0x20>)
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	461a      	mov	r2, r3
 80029f2:	4b06      	ldr	r3, [pc, #24]	@ (8002a0c <HAL_IncTick+0x24>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4413      	add	r3, r2
 80029f8:	4a04      	ldr	r2, [pc, #16]	@ (8002a0c <HAL_IncTick+0x24>)
 80029fa:	6013      	str	r3, [r2, #0]
}
 80029fc:	bf00      	nop
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	20000014 	.word	0x20000014
 8002a0c:	20000618 	.word	0x20000618

08002a10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  return uwTick;
 8002a14:	4b03      	ldr	r3, [pc, #12]	@ (8002a24 <HAL_GetTick+0x14>)
 8002a16:	681b      	ldr	r3, [r3, #0]
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	20000618 	.word	0x20000618

08002a28 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a30:	2300      	movs	r3, #0
 8002a32:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e033      	b.n	8002aa6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d109      	bne.n	8002a5a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7ff fb8c 	bl	8002164 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5e:	f003 0310 	and.w	r3, r3, #16
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d118      	bne.n	8002a98 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a6e:	f023 0302 	bic.w	r3, r3, #2
 8002a72:	f043 0202 	orr.w	r2, r3, #2
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 fa4c 	bl	8002f18 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8a:	f023 0303 	bic.w	r3, r3, #3
 8002a8e:	f043 0201 	orr.w	r2, r3, #1
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a96:	e001      	b.n	8002a9c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
	...

08002ab0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b088      	sub	sp, #32
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d101      	bne.n	8002ad2 <HAL_ADC_Start_DMA+0x22>
 8002ace:	2302      	movs	r3, #2
 8002ad0:	e0d0      	b.n	8002c74 <HAL_ADC_Start_DMA+0x1c4>
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d018      	beq.n	8002b1a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f042 0201 	orr.w	r2, r2, #1
 8002af6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002af8:	4b60      	ldr	r3, [pc, #384]	@ (8002c7c <HAL_ADC_Start_DMA+0x1cc>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a60      	ldr	r2, [pc, #384]	@ (8002c80 <HAL_ADC_Start_DMA+0x1d0>)
 8002afe:	fba2 2303 	umull	r2, r3, r2, r3
 8002b02:	0c9a      	lsrs	r2, r3, #18
 8002b04:	4613      	mov	r3, r2
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	4413      	add	r3, r2
 8002b0a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002b0c:	e002      	b.n	8002b14 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	3b01      	subs	r3, #1
 8002b12:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1f9      	bne.n	8002b0e <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b28:	d107      	bne.n	8002b3a <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b38:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	f040 8088 	bne.w	8002c5a <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002b52:	f023 0301 	bic.w	r3, r3, #1
 8002b56:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d007      	beq.n	8002b7c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b70:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b74:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b88:	d106      	bne.n	8002b98 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b8e:	f023 0206 	bic.w	r2, r3, #6
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	645a      	str	r2, [r3, #68]	@ 0x44
 8002b96:	e002      	b.n	8002b9e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ba6:	4b37      	ldr	r3, [pc, #220]	@ (8002c84 <HAL_ADC_Start_DMA+0x1d4>)
 8002ba8:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bae:	4a36      	ldr	r2, [pc, #216]	@ (8002c88 <HAL_ADC_Start_DMA+0x1d8>)
 8002bb0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bb6:	4a35      	ldr	r2, [pc, #212]	@ (8002c8c <HAL_ADC_Start_DMA+0x1dc>)
 8002bb8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bbe:	4a34      	ldr	r2, [pc, #208]	@ (8002c90 <HAL_ADC_Start_DMA+0x1e0>)
 8002bc0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002bca:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002bda:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689a      	ldr	r2, [r3, #8]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002bea:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	334c      	adds	r3, #76	@ 0x4c
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	68ba      	ldr	r2, [r7, #8]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f001 f9f2 	bl	8003fe4 <HAL_DMA_Start_IT>
 8002c00:	4603      	mov	r3, r0
 8002c02:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c04:	69bb      	ldr	r3, [r7, #24]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f003 031f 	and.w	r3, r3, #31
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10f      	bne.n	8002c30 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d129      	bne.n	8002c72 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	689a      	ldr	r2, [r3, #8]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c2c:	609a      	str	r2, [r3, #8]
 8002c2e:	e020      	b.n	8002c72 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a17      	ldr	r2, [pc, #92]	@ (8002c94 <HAL_ADC_Start_DMA+0x1e4>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d11b      	bne.n	8002c72 <HAL_ADC_Start_DMA+0x1c2>
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d114      	bne.n	8002c72 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	689a      	ldr	r2, [r3, #8]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c56:	609a      	str	r2, [r3, #8]
 8002c58:	e00b      	b.n	8002c72 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5e:	f043 0210 	orr.w	r2, r3, #16
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c6a:	f043 0201 	orr.w	r2, r3, #1
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002c72:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3720      	adds	r7, #32
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	2000000c 	.word	0x2000000c
 8002c80:	431bde83 	.word	0x431bde83
 8002c84:	40012300 	.word	0x40012300
 8002c88:	08003111 	.word	0x08003111
 8002c8c:	080031cb 	.word	0x080031cb
 8002c90:	080031e7 	.word	0x080031e7
 8002c94:	40012000 	.word	0x40012000

08002c98 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002ca0:	bf00      	nop
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002cb4:	bf00      	nop
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d101      	bne.n	8002cf0 <HAL_ADC_ConfigChannel+0x1c>
 8002cec:	2302      	movs	r3, #2
 8002cee:	e105      	b.n	8002efc <HAL_ADC_ConfigChannel+0x228>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2b09      	cmp	r3, #9
 8002cfe:	d925      	bls.n	8002d4c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68d9      	ldr	r1, [r3, #12]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	4613      	mov	r3, r2
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	4413      	add	r3, r2
 8002d14:	3b1e      	subs	r3, #30
 8002d16:	2207      	movs	r2, #7
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	43da      	mvns	r2, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	400a      	ands	r2, r1
 8002d24:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68d9      	ldr	r1, [r3, #12]
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	689a      	ldr	r2, [r3, #8]
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	4618      	mov	r0, r3
 8002d38:	4603      	mov	r3, r0
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	4403      	add	r3, r0
 8002d3e:	3b1e      	subs	r3, #30
 8002d40:	409a      	lsls	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	430a      	orrs	r2, r1
 8002d48:	60da      	str	r2, [r3, #12]
 8002d4a:	e022      	b.n	8002d92 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	6919      	ldr	r1, [r3, #16]
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	461a      	mov	r2, r3
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	4413      	add	r3, r2
 8002d60:	2207      	movs	r2, #7
 8002d62:	fa02 f303 	lsl.w	r3, r2, r3
 8002d66:	43da      	mvns	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	400a      	ands	r2, r1
 8002d6e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6919      	ldr	r1, [r3, #16]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	689a      	ldr	r2, [r3, #8]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	4618      	mov	r0, r3
 8002d82:	4603      	mov	r3, r0
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4403      	add	r3, r0
 8002d88:	409a      	lsls	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b06      	cmp	r3, #6
 8002d98:	d824      	bhi.n	8002de4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	4613      	mov	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	4413      	add	r3, r2
 8002daa:	3b05      	subs	r3, #5
 8002dac:	221f      	movs	r2, #31
 8002dae:	fa02 f303 	lsl.w	r3, r2, r3
 8002db2:	43da      	mvns	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	400a      	ands	r2, r1
 8002dba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	4618      	mov	r0, r3
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685a      	ldr	r2, [r3, #4]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	4413      	add	r3, r2
 8002dd4:	3b05      	subs	r3, #5
 8002dd6:	fa00 f203 	lsl.w	r2, r0, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002de2:	e04c      	b.n	8002e7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	2b0c      	cmp	r3, #12
 8002dea:	d824      	bhi.n	8002e36 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	4413      	add	r3, r2
 8002dfc:	3b23      	subs	r3, #35	@ 0x23
 8002dfe:	221f      	movs	r2, #31
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	43da      	mvns	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	400a      	ands	r2, r1
 8002e0c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685a      	ldr	r2, [r3, #4]
 8002e20:	4613      	mov	r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	4413      	add	r3, r2
 8002e26:	3b23      	subs	r3, #35	@ 0x23
 8002e28:	fa00 f203 	lsl.w	r2, r0, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	430a      	orrs	r2, r1
 8002e32:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e34:	e023      	b.n	8002e7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	685a      	ldr	r2, [r3, #4]
 8002e40:	4613      	mov	r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	4413      	add	r3, r2
 8002e46:	3b41      	subs	r3, #65	@ 0x41
 8002e48:	221f      	movs	r2, #31
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	43da      	mvns	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	400a      	ands	r2, r1
 8002e56:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	4618      	mov	r0, r3
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	4413      	add	r3, r2
 8002e70:	3b41      	subs	r3, #65	@ 0x41
 8002e72:	fa00 f203 	lsl.w	r2, r0, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e7e:	4b22      	ldr	r3, [pc, #136]	@ (8002f08 <HAL_ADC_ConfigChannel+0x234>)
 8002e80:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a21      	ldr	r2, [pc, #132]	@ (8002f0c <HAL_ADC_ConfigChannel+0x238>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d109      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x1cc>
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	2b12      	cmp	r3, #18
 8002e92:	d105      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a19      	ldr	r2, [pc, #100]	@ (8002f0c <HAL_ADC_ConfigChannel+0x238>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d123      	bne.n	8002ef2 <HAL_ADC_ConfigChannel+0x21e>
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2b10      	cmp	r3, #16
 8002eb0:	d003      	beq.n	8002eba <HAL_ADC_ConfigChannel+0x1e6>
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2b11      	cmp	r3, #17
 8002eb8:	d11b      	bne.n	8002ef2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2b10      	cmp	r3, #16
 8002ecc:	d111      	bne.n	8002ef2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ece:	4b10      	ldr	r3, [pc, #64]	@ (8002f10 <HAL_ADC_ConfigChannel+0x23c>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a10      	ldr	r2, [pc, #64]	@ (8002f14 <HAL_ADC_ConfigChannel+0x240>)
 8002ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed8:	0c9a      	lsrs	r2, r3, #18
 8002eda:	4613      	mov	r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	4413      	add	r3, r2
 8002ee0:	005b      	lsls	r3, r3, #1
 8002ee2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ee4:	e002      	b.n	8002eec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1f9      	bne.n	8002ee6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3714      	adds	r7, #20
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr
 8002f08:	40012300 	.word	0x40012300
 8002f0c:	40012000 	.word	0x40012000
 8002f10:	2000000c 	.word	0x2000000c
 8002f14:	431bde83 	.word	0x431bde83

08002f18 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f20:	4b79      	ldr	r3, [pc, #484]	@ (8003108 <ADC_Init+0x1f0>)
 8002f22:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	685a      	ldr	r2, [r3, #4]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	431a      	orrs	r2, r3
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	6859      	ldr	r1, [r3, #4]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	021a      	lsls	r2, r3, #8
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002f70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6859      	ldr	r1, [r3, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689a      	ldr	r2, [r3, #8]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	689a      	ldr	r2, [r3, #8]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6899      	ldr	r1, [r3, #8]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	68da      	ldr	r2, [r3, #12]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002faa:	4a58      	ldr	r2, [pc, #352]	@ (800310c <ADC_Init+0x1f4>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d022      	beq.n	8002ff6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	689a      	ldr	r2, [r3, #8]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002fbe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	6899      	ldr	r1, [r3, #8]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002fe0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6899      	ldr	r1, [r3, #8]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	609a      	str	r2, [r3, #8]
 8002ff4:	e00f      	b.n	8003016 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003004:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003014:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	689a      	ldr	r2, [r3, #8]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f022 0202 	bic.w	r2, r2, #2
 8003024:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	6899      	ldr	r1, [r3, #8]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	7e1b      	ldrb	r3, [r3, #24]
 8003030:	005a      	lsls	r2, r3, #1
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	430a      	orrs	r2, r1
 8003038:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d01b      	beq.n	800307c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	685a      	ldr	r2, [r3, #4]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003052:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003062:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6859      	ldr	r1, [r3, #4]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306e:	3b01      	subs	r3, #1
 8003070:	035a      	lsls	r2, r3, #13
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	430a      	orrs	r2, r1
 8003078:	605a      	str	r2, [r3, #4]
 800307a:	e007      	b.n	800308c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800308a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800309a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	3b01      	subs	r3, #1
 80030a8:	051a      	lsls	r2, r3, #20
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80030c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	6899      	ldr	r1, [r3, #8]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80030ce:	025a      	lsls	r2, r3, #9
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	430a      	orrs	r2, r1
 80030d6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	689a      	ldr	r2, [r3, #8]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	6899      	ldr	r1, [r3, #8]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	029a      	lsls	r2, r3, #10
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	609a      	str	r2, [r3, #8]
}
 80030fc:	bf00      	nop
 80030fe:	3714      	adds	r7, #20
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr
 8003108:	40012300 	.word	0x40012300
 800310c:	0f000001 	.word	0x0f000001

08003110 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800311c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003122:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003126:	2b00      	cmp	r3, #0
 8003128:	d13c      	bne.n	80031a4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d12b      	bne.n	800319c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003148:	2b00      	cmp	r3, #0
 800314a:	d127      	bne.n	800319c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003152:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003156:	2b00      	cmp	r3, #0
 8003158:	d006      	beq.n	8003168 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003164:	2b00      	cmp	r3, #0
 8003166:	d119      	bne.n	800319c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 0220 	bic.w	r2, r2, #32
 8003176:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003188:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d105      	bne.n	800319c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003194:	f043 0201 	orr.w	r2, r3, #1
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f7ff fd7b 	bl	8002c98 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80031a2:	e00e      	b.n	80031c2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a8:	f003 0310 	and.w	r3, r3, #16
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d003      	beq.n	80031b8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f7ff fd85 	bl	8002cc0 <HAL_ADC_ErrorCallback>
}
 80031b6:	e004      	b.n	80031c2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	4798      	blx	r3
}
 80031c2:	bf00      	nop
 80031c4:	3710      	adds	r7, #16
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b084      	sub	sp, #16
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031d6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f7ff fd67 	bl	8002cac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031de:	bf00      	nop
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b084      	sub	sp, #16
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031f2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2240      	movs	r2, #64	@ 0x40
 80031f8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fe:	f043 0204 	orr.w	r2, r3, #4
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003206:	68f8      	ldr	r0, [r7, #12]
 8003208:	f7ff fd5a 	bl	8002cc0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800320c:	bf00      	nop
 800320e:	3710      	adds	r7, #16
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e0ed      	b.n	8003402 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f893 3020 	ldrb.w	r3, [r3, #32]
 800322c:	b2db      	uxtb	r3, r3
 800322e:	2b00      	cmp	r3, #0
 8003230:	d102      	bne.n	8003238 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f7ff f82a 	bl	800228c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f042 0201 	orr.w	r2, r2, #1
 8003246:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003248:	f7ff fbe2 	bl	8002a10 <HAL_GetTick>
 800324c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800324e:	e012      	b.n	8003276 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003250:	f7ff fbde 	bl	8002a10 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b0a      	cmp	r3, #10
 800325c:	d90b      	bls.n	8003276 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003262:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2205      	movs	r2, #5
 800326e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e0c5      	b.n	8003402 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f003 0301 	and.w	r3, r3, #1
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0e5      	beq.n	8003250 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f022 0202 	bic.w	r2, r2, #2
 8003292:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003294:	f7ff fbbc 	bl	8002a10 <HAL_GetTick>
 8003298:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800329a:	e012      	b.n	80032c2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800329c:	f7ff fbb8 	bl	8002a10 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b0a      	cmp	r3, #10
 80032a8:	d90b      	bls.n	80032c2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ae:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2205      	movs	r2, #5
 80032ba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e09f      	b.n	8003402 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1e5      	bne.n	800329c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	7e1b      	ldrb	r3, [r3, #24]
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d108      	bne.n	80032ea <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	e007      	b.n	80032fa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	7e5b      	ldrb	r3, [r3, #25]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d108      	bne.n	8003314 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003310:	601a      	str	r2, [r3, #0]
 8003312:	e007      	b.n	8003324 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003322:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	7e9b      	ldrb	r3, [r3, #26]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d108      	bne.n	800333e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 0220 	orr.w	r2, r2, #32
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	e007      	b.n	800334e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f022 0220 	bic.w	r2, r2, #32
 800334c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	7edb      	ldrb	r3, [r3, #27]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d108      	bne.n	8003368 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f022 0210 	bic.w	r2, r2, #16
 8003364:	601a      	str	r2, [r3, #0]
 8003366:	e007      	b.n	8003378 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 0210 	orr.w	r2, r2, #16
 8003376:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	7f1b      	ldrb	r3, [r3, #28]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d108      	bne.n	8003392 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f042 0208 	orr.w	r2, r2, #8
 800338e:	601a      	str	r2, [r3, #0]
 8003390:	e007      	b.n	80033a2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f022 0208 	bic.w	r2, r2, #8
 80033a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	7f5b      	ldrb	r3, [r3, #29]
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d108      	bne.n	80033bc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f042 0204 	orr.w	r2, r2, #4
 80033b8:	601a      	str	r2, [r3, #0]
 80033ba:	e007      	b.n	80033cc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f022 0204 	bic.w	r2, r2, #4
 80033ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	431a      	orrs	r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	691b      	ldr	r3, [r3, #16]
 80033da:	431a      	orrs	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	ea42 0103 	orr.w	r1, r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	1e5a      	subs	r2, r3, #1
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
	...

0800340c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800340c:	b480      	push	{r7}
 800340e:	b087      	sub	sp, #28
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 3020 	ldrb.w	r3, [r3, #32]
 800341c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 800341e:	7dfb      	ldrb	r3, [r7, #23]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d003      	beq.n	800342c <HAL_CAN_ConfigFilter+0x20>
 8003424:	7dfb      	ldrb	r3, [r7, #23]
 8003426:	2b02      	cmp	r3, #2
 8003428:	f040 80be 	bne.w	80035a8 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800342c:	4b65      	ldr	r3, [pc, #404]	@ (80035c4 <HAL_CAN_ConfigFilter+0x1b8>)
 800342e:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003436:	f043 0201 	orr.w	r2, r3, #1
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003446:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345a:	021b      	lsls	r3, r3, #8
 800345c:	431a      	orrs	r2, r3
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	695b      	ldr	r3, [r3, #20]
 8003468:	f003 031f 	and.w	r3, r3, #31
 800346c:	2201      	movs	r2, #1
 800346e:	fa02 f303 	lsl.w	r3, r2, r3
 8003472:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	43db      	mvns	r3, r3
 800347e:	401a      	ands	r2, r3
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	69db      	ldr	r3, [r3, #28]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d123      	bne.n	80034d6 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	43db      	mvns	r3, r3
 8003498:	401a      	ands	r2, r3
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80034ac:	683a      	ldr	r2, [r7, #0]
 80034ae:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80034b0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	3248      	adds	r2, #72	@ 0x48
 80034b6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80034ca:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80034cc:	6939      	ldr	r1, [r7, #16]
 80034ce:	3348      	adds	r3, #72	@ 0x48
 80034d0:	00db      	lsls	r3, r3, #3
 80034d2:	440b      	add	r3, r1
 80034d4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	69db      	ldr	r3, [r3, #28]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d122      	bne.n	8003524 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	431a      	orrs	r2, r3
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80034fa:	683a      	ldr	r2, [r7, #0]
 80034fc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80034fe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	3248      	adds	r2, #72	@ 0x48
 8003504:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003518:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800351a:	6939      	ldr	r1, [r7, #16]
 800351c:	3348      	adds	r3, #72	@ 0x48
 800351e:	00db      	lsls	r3, r3, #3
 8003520:	440b      	add	r3, r1
 8003522:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d109      	bne.n	8003540 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	43db      	mvns	r3, r3
 8003536:	401a      	ands	r2, r3
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800353e:	e007      	b.n	8003550 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	431a      	orrs	r2, r3
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d109      	bne.n	800356c <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	43db      	mvns	r3, r3
 8003562:	401a      	ands	r2, r3
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800356a:	e007      	b.n	800357c <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	431a      	orrs	r2, r3
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	6a1b      	ldr	r3, [r3, #32]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d107      	bne.n	8003594 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	431a      	orrs	r2, r3
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800359a:	f023 0201 	bic.w	r2, r3, #1
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80035a4:	2300      	movs	r3, #0
 80035a6:	e006      	b.n	80035b6 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ac:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
  }
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	371c      	adds	r7, #28
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	40006400 	.word	0x40006400

080035c8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d12e      	bne.n	800363a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2202      	movs	r2, #2
 80035e0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f022 0201 	bic.w	r2, r2, #1
 80035f2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80035f4:	f7ff fa0c 	bl	8002a10 <HAL_GetTick>
 80035f8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80035fa:	e012      	b.n	8003622 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80035fc:	f7ff fa08 	bl	8002a10 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b0a      	cmp	r3, #10
 8003608:	d90b      	bls.n	8003622 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2205      	movs	r2, #5
 800361a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e012      	b.n	8003648 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d1e5      	bne.n	80035fc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003636:	2300      	movs	r3, #0
 8003638:	e006      	b.n	8003648 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
  }
}
 8003648:	4618      	mov	r0, r3
 800364a:	3710      	adds	r7, #16
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}

08003650 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003650:	b480      	push	{r7}
 8003652:	b089      	sub	sp, #36	@ 0x24
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
 800365c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003664:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800366e:	7ffb      	ldrb	r3, [r7, #31]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d003      	beq.n	800367c <HAL_CAN_AddTxMessage+0x2c>
 8003674:	7ffb      	ldrb	r3, [r7, #31]
 8003676:	2b02      	cmp	r3, #2
 8003678:	f040 80ad 	bne.w	80037d6 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800367c:	69bb      	ldr	r3, [r7, #24]
 800367e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d10a      	bne.n	800369c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800368c:	2b00      	cmp	r3, #0
 800368e:	d105      	bne.n	800369c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003696:	2b00      	cmp	r3, #0
 8003698:	f000 8095 	beq.w	80037c6 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	0e1b      	lsrs	r3, r3, #24
 80036a0:	f003 0303 	and.w	r3, r3, #3
 80036a4:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80036a6:	2201      	movs	r2, #1
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	409a      	lsls	r2, r3
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d10d      	bne.n	80036d4 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80036c2:	68f9      	ldr	r1, [r7, #12]
 80036c4:	6809      	ldr	r1, [r1, #0]
 80036c6:	431a      	orrs	r2, r3
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	3318      	adds	r3, #24
 80036cc:	011b      	lsls	r3, r3, #4
 80036ce:	440b      	add	r3, r1
 80036d0:	601a      	str	r2, [r3, #0]
 80036d2:	e00f      	b.n	80036f4 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80036de:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80036e4:	68f9      	ldr	r1, [r7, #12]
 80036e6:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80036e8:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	3318      	adds	r3, #24
 80036ee:	011b      	lsls	r3, r3, #4
 80036f0:	440b      	add	r3, r1
 80036f2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6819      	ldr	r1, [r3, #0]
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	691a      	ldr	r2, [r3, #16]
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	3318      	adds	r3, #24
 8003700:	011b      	lsls	r3, r3, #4
 8003702:	440b      	add	r3, r1
 8003704:	3304      	adds	r3, #4
 8003706:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	7d1b      	ldrb	r3, [r3, #20]
 800370c:	2b01      	cmp	r3, #1
 800370e:	d111      	bne.n	8003734 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	3318      	adds	r3, #24
 8003718:	011b      	lsls	r3, r3, #4
 800371a:	4413      	add	r3, r2
 800371c:	3304      	adds	r3, #4
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	6811      	ldr	r1, [r2, #0]
 8003724:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	3318      	adds	r3, #24
 800372c:	011b      	lsls	r3, r3, #4
 800372e:	440b      	add	r3, r1
 8003730:	3304      	adds	r3, #4
 8003732:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3307      	adds	r3, #7
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	061a      	lsls	r2, r3, #24
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	3306      	adds	r3, #6
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	041b      	lsls	r3, r3, #16
 8003744:	431a      	orrs	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	3305      	adds	r3, #5
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	021b      	lsls	r3, r3, #8
 800374e:	4313      	orrs	r3, r2
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	3204      	adds	r2, #4
 8003754:	7812      	ldrb	r2, [r2, #0]
 8003756:	4610      	mov	r0, r2
 8003758:	68fa      	ldr	r2, [r7, #12]
 800375a:	6811      	ldr	r1, [r2, #0]
 800375c:	ea43 0200 	orr.w	r2, r3, r0
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	011b      	lsls	r3, r3, #4
 8003764:	440b      	add	r3, r1
 8003766:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800376a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	3303      	adds	r3, #3
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	061a      	lsls	r2, r3, #24
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3302      	adds	r3, #2
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	041b      	lsls	r3, r3, #16
 800377c:	431a      	orrs	r2, r3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	3301      	adds	r3, #1
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	021b      	lsls	r3, r3, #8
 8003786:	4313      	orrs	r3, r2
 8003788:	687a      	ldr	r2, [r7, #4]
 800378a:	7812      	ldrb	r2, [r2, #0]
 800378c:	4610      	mov	r0, r2
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	6811      	ldr	r1, [r2, #0]
 8003792:	ea43 0200 	orr.w	r2, r3, r0
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	011b      	lsls	r3, r3, #4
 800379a:	440b      	add	r3, r1
 800379c:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80037a0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	3318      	adds	r3, #24
 80037aa:	011b      	lsls	r3, r3, #4
 80037ac:	4413      	add	r3, r2
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	6811      	ldr	r1, [r2, #0]
 80037b4:	f043 0201 	orr.w	r2, r3, #1
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	3318      	adds	r3, #24
 80037bc:	011b      	lsls	r3, r3, #4
 80037be:	440b      	add	r3, r1
 80037c0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80037c2:	2300      	movs	r3, #0
 80037c4:	e00e      	b.n	80037e4 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ca:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e006      	b.n	80037e4 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037da:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
  }
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3724      	adds	r7, #36	@ 0x24
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b08a      	sub	sp, #40	@ 0x28
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80037f8:	2300      	movs	r3, #0
 80037fa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800382c:	6a3b      	ldr	r3, [r7, #32]
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b00      	cmp	r3, #0
 8003834:	d07c      	beq.n	8003930 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	2b00      	cmp	r3, #0
 800383e:	d023      	beq.n	8003888 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2201      	movs	r2, #1
 8003846:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d003      	beq.n	800385a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 f983 	bl	8003b5e <HAL_CAN_TxMailbox0CompleteCallback>
 8003858:	e016      	b.n	8003888 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	f003 0304 	and.w	r3, r3, #4
 8003860:	2b00      	cmp	r3, #0
 8003862:	d004      	beq.n	800386e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003866:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800386a:	627b      	str	r3, [r7, #36]	@ 0x24
 800386c:	e00c      	b.n	8003888 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	f003 0308 	and.w	r3, r3, #8
 8003874:	2b00      	cmp	r3, #0
 8003876:	d004      	beq.n	8003882 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800387e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003880:	e002      	b.n	8003888 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f000 f989 	bl	8003b9a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800388e:	2b00      	cmp	r3, #0
 8003890:	d024      	beq.n	80038dc <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800389a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f963 	bl	8003b72 <HAL_CAN_TxMailbox1CompleteCallback>
 80038ac:	e016      	b.n	80038dc <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80038ae:	69bb      	ldr	r3, [r7, #24]
 80038b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d004      	beq.n	80038c2 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80038b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80038be:	627b      	str	r3, [r7, #36]	@ 0x24
 80038c0:	e00c      	b.n	80038dc <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d004      	beq.n	80038d6 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80038cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80038d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80038d4:	e002      	b.n	80038dc <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 f969 	bl	8003bae <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d024      	beq.n	8003930 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80038ee:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80038f0:	69bb      	ldr	r3, [r7, #24]
 80038f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d003      	beq.n	8003902 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 f943 	bl	8003b86 <HAL_CAN_TxMailbox2CompleteCallback>
 8003900:	e016      	b.n	8003930 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d004      	beq.n	8003916 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800390c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003912:	627b      	str	r3, [r7, #36]	@ 0x24
 8003914:	e00c      	b.n	8003930 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d004      	beq.n	800392a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003922:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003926:	627b      	str	r3, [r7, #36]	@ 0x24
 8003928:	e002      	b.n	8003930 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 f949 	bl	8003bc2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003930:	6a3b      	ldr	r3, [r7, #32]
 8003932:	f003 0308 	and.w	r3, r3, #8
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00c      	beq.n	8003954 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	f003 0310 	and.w	r3, r3, #16
 8003940:	2b00      	cmp	r3, #0
 8003942:	d007      	beq.n	8003954 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003946:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800394a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2210      	movs	r2, #16
 8003952:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003954:	6a3b      	ldr	r3, [r7, #32]
 8003956:	f003 0304 	and.w	r3, r3, #4
 800395a:	2b00      	cmp	r3, #0
 800395c:	d00b      	beq.n	8003976 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f003 0308 	and.w	r3, r3, #8
 8003964:	2b00      	cmp	r3, #0
 8003966:	d006      	beq.n	8003976 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2208      	movs	r2, #8
 800396e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f000 f93a 	bl	8003bea <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	f003 0302 	and.w	r3, r3, #2
 800397c:	2b00      	cmp	r3, #0
 800397e:	d009      	beq.n	8003994 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	f003 0303 	and.w	r3, r3, #3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d002      	beq.n	8003994 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 f921 	bl	8003bd6 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003994:	6a3b      	ldr	r3, [r7, #32]
 8003996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00c      	beq.n	80039b8 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	f003 0310 	and.w	r3, r3, #16
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d007      	beq.n	80039b8 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80039a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80039ae:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	2210      	movs	r2, #16
 80039b6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80039b8:	6a3b      	ldr	r3, [r7, #32]
 80039ba:	f003 0320 	and.w	r3, r3, #32
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00b      	beq.n	80039da <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	f003 0308 	and.w	r3, r3, #8
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d006      	beq.n	80039da <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2208      	movs	r2, #8
 80039d2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f000 f91c 	bl	8003c12 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80039da:	6a3b      	ldr	r3, [r7, #32]
 80039dc:	f003 0310 	and.w	r3, r3, #16
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d009      	beq.n	80039f8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	f003 0303 	and.w	r3, r3, #3
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d002      	beq.n	80039f8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 f903 	bl	8003bfe <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80039f8:	6a3b      	ldr	r3, [r7, #32]
 80039fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00b      	beq.n	8003a1a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	f003 0310 	and.w	r3, r3, #16
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d006      	beq.n	8003a1a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2210      	movs	r2, #16
 8003a12:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f000 f906 	bl	8003c26 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003a1a:	6a3b      	ldr	r3, [r7, #32]
 8003a1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d00b      	beq.n	8003a3c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	f003 0308 	and.w	r3, r3, #8
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d006      	beq.n	8003a3c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2208      	movs	r2, #8
 8003a34:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 f8ff 	bl	8003c3a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003a3c:	6a3b      	ldr	r3, [r7, #32]
 8003a3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d07b      	beq.n	8003b3e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	f003 0304 	and.w	r3, r3, #4
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d072      	beq.n	8003b36 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003a50:	6a3b      	ldr	r3, [r7, #32]
 8003a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d008      	beq.n	8003a6c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d003      	beq.n	8003a6c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a66:	f043 0301 	orr.w	r3, r3, #1
 8003a6a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003a6c:	6a3b      	ldr	r3, [r7, #32]
 8003a6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d008      	beq.n	8003a88 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d003      	beq.n	8003a88 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a82:	f043 0302 	orr.w	r3, r3, #2
 8003a86:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d008      	beq.n	8003aa4 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d003      	beq.n	8003aa4 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9e:	f043 0304 	orr.w	r3, r3, #4
 8003aa2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003aa4:	6a3b      	ldr	r3, [r7, #32]
 8003aa6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d043      	beq.n	8003b36 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d03e      	beq.n	8003b36 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003abe:	2b60      	cmp	r3, #96	@ 0x60
 8003ac0:	d02b      	beq.n	8003b1a <HAL_CAN_IRQHandler+0x32a>
 8003ac2:	2b60      	cmp	r3, #96	@ 0x60
 8003ac4:	d82e      	bhi.n	8003b24 <HAL_CAN_IRQHandler+0x334>
 8003ac6:	2b50      	cmp	r3, #80	@ 0x50
 8003ac8:	d022      	beq.n	8003b10 <HAL_CAN_IRQHandler+0x320>
 8003aca:	2b50      	cmp	r3, #80	@ 0x50
 8003acc:	d82a      	bhi.n	8003b24 <HAL_CAN_IRQHandler+0x334>
 8003ace:	2b40      	cmp	r3, #64	@ 0x40
 8003ad0:	d019      	beq.n	8003b06 <HAL_CAN_IRQHandler+0x316>
 8003ad2:	2b40      	cmp	r3, #64	@ 0x40
 8003ad4:	d826      	bhi.n	8003b24 <HAL_CAN_IRQHandler+0x334>
 8003ad6:	2b30      	cmp	r3, #48	@ 0x30
 8003ad8:	d010      	beq.n	8003afc <HAL_CAN_IRQHandler+0x30c>
 8003ada:	2b30      	cmp	r3, #48	@ 0x30
 8003adc:	d822      	bhi.n	8003b24 <HAL_CAN_IRQHandler+0x334>
 8003ade:	2b10      	cmp	r3, #16
 8003ae0:	d002      	beq.n	8003ae8 <HAL_CAN_IRQHandler+0x2f8>
 8003ae2:	2b20      	cmp	r3, #32
 8003ae4:	d005      	beq.n	8003af2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003ae6:	e01d      	b.n	8003b24 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aea:	f043 0308 	orr.w	r3, r3, #8
 8003aee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003af0:	e019      	b.n	8003b26 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af4:	f043 0310 	orr.w	r3, r3, #16
 8003af8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003afa:	e014      	b.n	8003b26 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afe:	f043 0320 	orr.w	r3, r3, #32
 8003b02:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003b04:	e00f      	b.n	8003b26 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b0c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003b0e:	e00a      	b.n	8003b26 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b16:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003b18:	e005      	b.n	8003b26 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b20:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003b22:	e000      	b.n	8003b26 <HAL_CAN_IRQHandler+0x336>
            break;
 8003b24:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	699a      	ldr	r2, [r3, #24]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003b34:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2204      	movs	r2, #4
 8003b3c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d008      	beq.n	8003b56 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b4a:	431a      	orrs	r2, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 f87c 	bl	8003c4e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003b56:	bf00      	nop
 8003b58:	3728      	adds	r7, #40	@ 0x28
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b5e:	b480      	push	{r7}
 8003b60:	b083      	sub	sp, #12
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003b66:	bf00      	nop
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr

08003b72 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b72:	b480      	push	{r7}
 8003b74:	b083      	sub	sp, #12
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003b7a:	bf00      	nop
 8003b7c:	370c      	adds	r7, #12
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr

08003b86 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b86:	b480      	push	{r7}
 8003b88:	b083      	sub	sp, #12
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003b8e:	bf00      	nop
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr

08003b9a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b083      	sub	sp, #12
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003ba2:	bf00      	nop
 8003ba4:	370c      	adds	r7, #12
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr

08003bae <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b083      	sub	sp, #12
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003bb6:	bf00      	nop
 8003bb8:	370c      	adds	r7, #12
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr

08003bc2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003bc2:	b480      	push	{r7}
 8003bc4:	b083      	sub	sp, #12
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003bca:	bf00      	nop
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr

08003bd6 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003bd6:	b480      	push	{r7}
 8003bd8:	b083      	sub	sp, #12
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003bde:	bf00      	nop
 8003be0:	370c      	adds	r7, #12
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr

08003bea <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003bea:	b480      	push	{r7}
 8003bec:	b083      	sub	sp, #12
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003bf2:	bf00      	nop
 8003bf4:	370c      	adds	r7, #12
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr

08003bfe <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003bfe:	b480      	push	{r7}
 8003c00:	b083      	sub	sp, #12
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003c06:	bf00      	nop
 8003c08:	370c      	adds	r7, #12
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr

08003c12 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003c12:	b480      	push	{r7}
 8003c14:	b083      	sub	sp, #12
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003c1a:	bf00      	nop
 8003c1c:	370c      	adds	r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr

08003c26 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003c26:	b480      	push	{r7}
 8003c28:	b083      	sub	sp, #12
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003c2e:	bf00      	nop
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr

08003c3a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr

08003c4e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003c4e:	b480      	push	{r7}
 8003c50:	b083      	sub	sp, #12
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003c56:	bf00      	nop
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
	...

08003c64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b085      	sub	sp, #20
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c74:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c7a:	68ba      	ldr	r2, [r7, #8]
 8003c7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c80:	4013      	ands	r3, r2
 8003c82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c96:	4a04      	ldr	r2, [pc, #16]	@ (8003ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	60d3      	str	r3, [r2, #12]
}
 8003c9c:	bf00      	nop
 8003c9e:	3714      	adds	r7, #20
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	e000ed00 	.word	0xe000ed00

08003cac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cb0:	4b04      	ldr	r3, [pc, #16]	@ (8003cc4 <__NVIC_GetPriorityGrouping+0x18>)
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	0a1b      	lsrs	r3, r3, #8
 8003cb6:	f003 0307 	and.w	r3, r3, #7
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	e000ed00 	.word	0xe000ed00

08003cc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	4603      	mov	r3, r0
 8003cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	db0b      	blt.n	8003cf2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	f003 021f 	and.w	r2, r3, #31
 8003ce0:	4907      	ldr	r1, [pc, #28]	@ (8003d00 <__NVIC_EnableIRQ+0x38>)
 8003ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce6:	095b      	lsrs	r3, r3, #5
 8003ce8:	2001      	movs	r0, #1
 8003cea:	fa00 f202 	lsl.w	r2, r0, r2
 8003cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	e000e100 	.word	0xe000e100

08003d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	6039      	str	r1, [r7, #0]
 8003d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	db0a      	blt.n	8003d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	490c      	ldr	r1, [pc, #48]	@ (8003d50 <__NVIC_SetPriority+0x4c>)
 8003d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d22:	0112      	lsls	r2, r2, #4
 8003d24:	b2d2      	uxtb	r2, r2
 8003d26:	440b      	add	r3, r1
 8003d28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d2c:	e00a      	b.n	8003d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	b2da      	uxtb	r2, r3
 8003d32:	4908      	ldr	r1, [pc, #32]	@ (8003d54 <__NVIC_SetPriority+0x50>)
 8003d34:	79fb      	ldrb	r3, [r7, #7]
 8003d36:	f003 030f 	and.w	r3, r3, #15
 8003d3a:	3b04      	subs	r3, #4
 8003d3c:	0112      	lsls	r2, r2, #4
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	440b      	add	r3, r1
 8003d42:	761a      	strb	r2, [r3, #24]
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	e000e100 	.word	0xe000e100
 8003d54:	e000ed00 	.word	0xe000ed00

08003d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b089      	sub	sp, #36	@ 0x24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	f1c3 0307 	rsb	r3, r3, #7
 8003d72:	2b04      	cmp	r3, #4
 8003d74:	bf28      	it	cs
 8003d76:	2304      	movcs	r3, #4
 8003d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	3304      	adds	r3, #4
 8003d7e:	2b06      	cmp	r3, #6
 8003d80:	d902      	bls.n	8003d88 <NVIC_EncodePriority+0x30>
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	3b03      	subs	r3, #3
 8003d86:	e000      	b.n	8003d8a <NVIC_EncodePriority+0x32>
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	43da      	mvns	r2, r3
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	401a      	ands	r2, r3
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003da0:	f04f 31ff 	mov.w	r1, #4294967295
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	fa01 f303 	lsl.w	r3, r1, r3
 8003daa:	43d9      	mvns	r1, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003db0:	4313      	orrs	r3, r2
         );
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3724      	adds	r7, #36	@ 0x24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
	...

08003dc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003dd0:	d301      	bcc.n	8003dd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e00f      	b.n	8003df6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8003e00 <SysTick_Config+0x40>)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dde:	210f      	movs	r1, #15
 8003de0:	f04f 30ff 	mov.w	r0, #4294967295
 8003de4:	f7ff ff8e 	bl	8003d04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003de8:	4b05      	ldr	r3, [pc, #20]	@ (8003e00 <SysTick_Config+0x40>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dee:	4b04      	ldr	r3, [pc, #16]	@ (8003e00 <SysTick_Config+0x40>)
 8003df0:	2207      	movs	r2, #7
 8003df2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	e000e010 	.word	0xe000e010

08003e04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f7ff ff29 	bl	8003c64 <__NVIC_SetPriorityGrouping>
}
 8003e12:	bf00      	nop
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}

08003e1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e1a:	b580      	push	{r7, lr}
 8003e1c:	b086      	sub	sp, #24
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	4603      	mov	r3, r0
 8003e22:	60b9      	str	r1, [r7, #8]
 8003e24:	607a      	str	r2, [r7, #4]
 8003e26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e2c:	f7ff ff3e 	bl	8003cac <__NVIC_GetPriorityGrouping>
 8003e30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	68b9      	ldr	r1, [r7, #8]
 8003e36:	6978      	ldr	r0, [r7, #20]
 8003e38:	f7ff ff8e 	bl	8003d58 <NVIC_EncodePriority>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e42:	4611      	mov	r1, r2
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7ff ff5d 	bl	8003d04 <__NVIC_SetPriority>
}
 8003e4a:	bf00      	nop
 8003e4c:	3718      	adds	r7, #24
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b082      	sub	sp, #8
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	4603      	mov	r3, r0
 8003e5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7ff ff31 	bl	8003cc8 <__NVIC_EnableIRQ>
}
 8003e66:	bf00      	nop
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b082      	sub	sp, #8
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7ff ffa2 	bl	8003dc0 <SysTick_Config>
 8003e7c:	4603      	mov	r3, r0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3708      	adds	r7, #8
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
	...

08003e88 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b086      	sub	sp, #24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e90:	2300      	movs	r3, #0
 8003e92:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e94:	f7fe fdbc 	bl	8002a10 <HAL_GetTick>
 8003e98:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e099      	b.n	8003fd8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f022 0201 	bic.w	r2, r2, #1
 8003ec2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ec4:	e00f      	b.n	8003ee6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ec6:	f7fe fda3 	bl	8002a10 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	2b05      	cmp	r3, #5
 8003ed2:	d908      	bls.n	8003ee6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2203      	movs	r2, #3
 8003ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e078      	b.n	8003fd8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d1e8      	bne.n	8003ec6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	4b38      	ldr	r3, [pc, #224]	@ (8003fe0 <HAL_DMA_Init+0x158>)
 8003f00:	4013      	ands	r3, r2
 8003f02:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685a      	ldr	r2, [r3, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f12:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	699b      	ldr	r3, [r3, #24]
 8003f24:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f2a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3c:	2b04      	cmp	r3, #4
 8003f3e:	d107      	bne.n	8003f50 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	695b      	ldr	r3, [r3, #20]
 8003f5e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f023 0307 	bic.w	r3, r3, #7
 8003f66:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f76:	2b04      	cmp	r3, #4
 8003f78:	d117      	bne.n	8003faa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00e      	beq.n	8003faa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f000 fa6f 	bl	8004470 <DMA_CheckFifoParam>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d008      	beq.n	8003faa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2240      	movs	r2, #64	@ 0x40
 8003f9c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e016      	b.n	8003fd8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 fa26 	bl	8004404 <DMA_CalcBaseAndBitshift>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc0:	223f      	movs	r2, #63	@ 0x3f
 8003fc2:	409a      	lsls	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3718      	adds	r7, #24
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	f010803f 	.word	0xf010803f

08003fe4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b086      	sub	sp, #24
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
 8003ff0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ffa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004002:	2b01      	cmp	r3, #1
 8004004:	d101      	bne.n	800400a <HAL_DMA_Start_IT+0x26>
 8004006:	2302      	movs	r3, #2
 8004008:	e040      	b.n	800408c <HAL_DMA_Start_IT+0xa8>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b01      	cmp	r3, #1
 800401c:	d12f      	bne.n	800407e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2202      	movs	r2, #2
 8004022:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	68b9      	ldr	r1, [r7, #8]
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f000 f9b8 	bl	80043a8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800403c:	223f      	movs	r2, #63	@ 0x3f
 800403e:	409a      	lsls	r2, r3
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0216 	orr.w	r2, r2, #22
 8004052:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004058:	2b00      	cmp	r3, #0
 800405a:	d007      	beq.n	800406c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0208 	orr.w	r2, r2, #8
 800406a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0201 	orr.w	r2, r2, #1
 800407a:	601a      	str	r2, [r3, #0]
 800407c:	e005      	b.n	800408a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004086:	2302      	movs	r3, #2
 8004088:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800408a:	7dfb      	ldrb	r3, [r7, #23]
}
 800408c:	4618      	mov	r0, r3
 800408e:	3718      	adds	r7, #24
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800409c:	2300      	movs	r3, #0
 800409e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80040a0:	4b8e      	ldr	r3, [pc, #568]	@ (80042dc <HAL_DMA_IRQHandler+0x248>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a8e      	ldr	r2, [pc, #568]	@ (80042e0 <HAL_DMA_IRQHandler+0x24c>)
 80040a6:	fba2 2303 	umull	r2, r3, r2, r3
 80040aa:	0a9b      	lsrs	r3, r3, #10
 80040ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040be:	2208      	movs	r2, #8
 80040c0:	409a      	lsls	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	4013      	ands	r3, r2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d01a      	beq.n	8004100 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0304 	and.w	r3, r3, #4
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d013      	beq.n	8004100 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0204 	bic.w	r2, r2, #4
 80040e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ec:	2208      	movs	r2, #8
 80040ee:	409a      	lsls	r2, r3
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f8:	f043 0201 	orr.w	r2, r3, #1
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004104:	2201      	movs	r2, #1
 8004106:	409a      	lsls	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	4013      	ands	r3, r2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d012      	beq.n	8004136 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	695b      	ldr	r3, [r3, #20]
 8004116:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00b      	beq.n	8004136 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004122:	2201      	movs	r2, #1
 8004124:	409a      	lsls	r2, r3
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800412e:	f043 0202 	orr.w	r2, r3, #2
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800413a:	2204      	movs	r2, #4
 800413c:	409a      	lsls	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	4013      	ands	r3, r2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d012      	beq.n	800416c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0302 	and.w	r3, r3, #2
 8004150:	2b00      	cmp	r3, #0
 8004152:	d00b      	beq.n	800416c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004158:	2204      	movs	r2, #4
 800415a:	409a      	lsls	r2, r3
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004164:	f043 0204 	orr.w	r2, r3, #4
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004170:	2210      	movs	r2, #16
 8004172:	409a      	lsls	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	4013      	ands	r3, r2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d043      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0308 	and.w	r3, r3, #8
 8004186:	2b00      	cmp	r3, #0
 8004188:	d03c      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800418e:	2210      	movs	r2, #16
 8004190:	409a      	lsls	r2, r3
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d018      	beq.n	80041d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d108      	bne.n	80041c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d024      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	4798      	blx	r3
 80041c2:	e01f      	b.n	8004204 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d01b      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	4798      	blx	r3
 80041d4:	e016      	b.n	8004204 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d107      	bne.n	80041f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0208 	bic.w	r2, r2, #8
 80041f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d003      	beq.n	8004204 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004208:	2220      	movs	r2, #32
 800420a:	409a      	lsls	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4013      	ands	r3, r2
 8004210:	2b00      	cmp	r3, #0
 8004212:	f000 808f 	beq.w	8004334 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0310 	and.w	r3, r3, #16
 8004220:	2b00      	cmp	r3, #0
 8004222:	f000 8087 	beq.w	8004334 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800422a:	2220      	movs	r2, #32
 800422c:	409a      	lsls	r2, r3
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b05      	cmp	r3, #5
 800423c:	d136      	bne.n	80042ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f022 0216 	bic.w	r2, r2, #22
 800424c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	695a      	ldr	r2, [r3, #20]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800425c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004262:	2b00      	cmp	r3, #0
 8004264:	d103      	bne.n	800426e <HAL_DMA_IRQHandler+0x1da>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800426a:	2b00      	cmp	r3, #0
 800426c:	d007      	beq.n	800427e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 0208 	bic.w	r2, r2, #8
 800427c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004282:	223f      	movs	r2, #63	@ 0x3f
 8004284:	409a      	lsls	r2, r3
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d07e      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	4798      	blx	r3
        }
        return;
 80042aa:	e079      	b.n	80043a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d01d      	beq.n	80042f6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d10d      	bne.n	80042e4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d031      	beq.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	4798      	blx	r3
 80042d8:	e02c      	b.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
 80042da:	bf00      	nop
 80042dc:	2000000c 	.word	0x2000000c
 80042e0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d023      	beq.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	4798      	blx	r3
 80042f4:	e01e      	b.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10f      	bne.n	8004324 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f022 0210 	bic.w	r2, r2, #16
 8004312:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004328:	2b00      	cmp	r3, #0
 800432a:	d003      	beq.n	8004334 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004338:	2b00      	cmp	r3, #0
 800433a:	d032      	beq.n	80043a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	2b00      	cmp	r3, #0
 8004346:	d022      	beq.n	800438e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2205      	movs	r2, #5
 800434c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f022 0201 	bic.w	r2, r2, #1
 800435e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	3301      	adds	r3, #1
 8004364:	60bb      	str	r3, [r7, #8]
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	429a      	cmp	r2, r3
 800436a:	d307      	bcc.n	800437c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0301 	and.w	r3, r3, #1
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1f2      	bne.n	8004360 <HAL_DMA_IRQHandler+0x2cc>
 800437a:	e000      	b.n	800437e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800437c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004392:	2b00      	cmp	r3, #0
 8004394:	d005      	beq.n	80043a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	4798      	blx	r3
 800439e:	e000      	b.n	80043a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80043a0:	bf00      	nop
    }
  }
}
 80043a2:	3718      	adds	r7, #24
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b085      	sub	sp, #20
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
 80043b4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80043c4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	2b40      	cmp	r3, #64	@ 0x40
 80043d4:	d108      	bne.n	80043e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68ba      	ldr	r2, [r7, #8]
 80043e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80043e6:	e007      	b.n	80043f8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68ba      	ldr	r2, [r7, #8]
 80043ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	60da      	str	r2, [r3, #12]
}
 80043f8:	bf00      	nop
 80043fa:	3714      	adds	r7, #20
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004404:	b480      	push	{r7}
 8004406:	b085      	sub	sp, #20
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	3b10      	subs	r3, #16
 8004414:	4a14      	ldr	r2, [pc, #80]	@ (8004468 <DMA_CalcBaseAndBitshift+0x64>)
 8004416:	fba2 2303 	umull	r2, r3, r2, r3
 800441a:	091b      	lsrs	r3, r3, #4
 800441c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800441e:	4a13      	ldr	r2, [pc, #76]	@ (800446c <DMA_CalcBaseAndBitshift+0x68>)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	4413      	add	r3, r2
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	461a      	mov	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2b03      	cmp	r3, #3
 8004430:	d909      	bls.n	8004446 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800443a:	f023 0303 	bic.w	r3, r3, #3
 800443e:	1d1a      	adds	r2, r3, #4
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	659a      	str	r2, [r3, #88]	@ 0x58
 8004444:	e007      	b.n	8004456 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800444e:	f023 0303 	bic.w	r3, r3, #3
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800445a:	4618      	mov	r0, r3
 800445c:	3714      	adds	r7, #20
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	aaaaaaab 	.word	0xaaaaaaab
 800446c:	0800ad54 	.word	0x0800ad54

08004470 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004478:	2300      	movs	r3, #0
 800447a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004480:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d11f      	bne.n	80044ca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	2b03      	cmp	r3, #3
 800448e:	d856      	bhi.n	800453e <DMA_CheckFifoParam+0xce>
 8004490:	a201      	add	r2, pc, #4	@ (adr r2, 8004498 <DMA_CheckFifoParam+0x28>)
 8004492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004496:	bf00      	nop
 8004498:	080044a9 	.word	0x080044a9
 800449c:	080044bb 	.word	0x080044bb
 80044a0:	080044a9 	.word	0x080044a9
 80044a4:	0800453f 	.word	0x0800453f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d046      	beq.n	8004542 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044b8:	e043      	b.n	8004542 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044be:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80044c2:	d140      	bne.n	8004546 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044c8:	e03d      	b.n	8004546 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044d2:	d121      	bne.n	8004518 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	2b03      	cmp	r3, #3
 80044d8:	d837      	bhi.n	800454a <DMA_CheckFifoParam+0xda>
 80044da:	a201      	add	r2, pc, #4	@ (adr r2, 80044e0 <DMA_CheckFifoParam+0x70>)
 80044dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e0:	080044f1 	.word	0x080044f1
 80044e4:	080044f7 	.word	0x080044f7
 80044e8:	080044f1 	.word	0x080044f1
 80044ec:	08004509 	.word	0x08004509
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	73fb      	strb	r3, [r7, #15]
      break;
 80044f4:	e030      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d025      	beq.n	800454e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004506:	e022      	b.n	800454e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004510:	d11f      	bne.n	8004552 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004516:	e01c      	b.n	8004552 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	2b02      	cmp	r3, #2
 800451c:	d903      	bls.n	8004526 <DMA_CheckFifoParam+0xb6>
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	2b03      	cmp	r3, #3
 8004522:	d003      	beq.n	800452c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004524:	e018      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	73fb      	strb	r3, [r7, #15]
      break;
 800452a:	e015      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004530:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00e      	beq.n	8004556 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	73fb      	strb	r3, [r7, #15]
      break;
 800453c:	e00b      	b.n	8004556 <DMA_CheckFifoParam+0xe6>
      break;
 800453e:	bf00      	nop
 8004540:	e00a      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 8004542:	bf00      	nop
 8004544:	e008      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 8004546:	bf00      	nop
 8004548:	e006      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 800454a:	bf00      	nop
 800454c:	e004      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 800454e:	bf00      	nop
 8004550:	e002      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;   
 8004552:	bf00      	nop
 8004554:	e000      	b.n	8004558 <DMA_CheckFifoParam+0xe8>
      break;
 8004556:	bf00      	nop
    }
  } 
  
  return status; 
 8004558:	7bfb      	ldrb	r3, [r7, #15]
}
 800455a:	4618      	mov	r0, r3
 800455c:	3714      	adds	r7, #20
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop

08004568 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004568:	b480      	push	{r7}
 800456a:	b089      	sub	sp, #36	@ 0x24
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004572:	2300      	movs	r3, #0
 8004574:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004576:	2300      	movs	r3, #0
 8004578:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800457a:	2300      	movs	r3, #0
 800457c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800457e:	2300      	movs	r3, #0
 8004580:	61fb      	str	r3, [r7, #28]
 8004582:	e153      	b.n	800482c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004584:	2201      	movs	r2, #1
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	fa02 f303 	lsl.w	r3, r2, r3
 800458c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	4013      	ands	r3, r2
 8004596:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	429a      	cmp	r2, r3
 800459e:	f040 8142 	bne.w	8004826 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f003 0303 	and.w	r3, r3, #3
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d005      	beq.n	80045ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d130      	bne.n	800461c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	005b      	lsls	r3, r3, #1
 80045c4:	2203      	movs	r2, #3
 80045c6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ca:	43db      	mvns	r3, r3
 80045cc:	69ba      	ldr	r2, [r7, #24]
 80045ce:	4013      	ands	r3, r2
 80045d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	68da      	ldr	r2, [r3, #12]
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	005b      	lsls	r3, r3, #1
 80045da:	fa02 f303 	lsl.w	r3, r2, r3
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	69ba      	ldr	r2, [r7, #24]
 80045e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045f0:	2201      	movs	r2, #1
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	fa02 f303 	lsl.w	r3, r2, r3
 80045f8:	43db      	mvns	r3, r3
 80045fa:	69ba      	ldr	r2, [r7, #24]
 80045fc:	4013      	ands	r3, r2
 80045fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	091b      	lsrs	r3, r3, #4
 8004606:	f003 0201 	and.w	r2, r3, #1
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	fa02 f303 	lsl.w	r3, r2, r3
 8004610:	69ba      	ldr	r2, [r7, #24]
 8004612:	4313      	orrs	r3, r2
 8004614:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	69ba      	ldr	r2, [r7, #24]
 800461a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f003 0303 	and.w	r3, r3, #3
 8004624:	2b03      	cmp	r3, #3
 8004626:	d017      	beq.n	8004658 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	005b      	lsls	r3, r3, #1
 8004632:	2203      	movs	r2, #3
 8004634:	fa02 f303 	lsl.w	r3, r2, r3
 8004638:	43db      	mvns	r3, r3
 800463a:	69ba      	ldr	r2, [r7, #24]
 800463c:	4013      	ands	r3, r2
 800463e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	689a      	ldr	r2, [r3, #8]
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	005b      	lsls	r3, r3, #1
 8004648:	fa02 f303 	lsl.w	r3, r2, r3
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	4313      	orrs	r3, r2
 8004650:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f003 0303 	and.w	r3, r3, #3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d123      	bne.n	80046ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	08da      	lsrs	r2, r3, #3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	3208      	adds	r2, #8
 800466c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004670:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	f003 0307 	and.w	r3, r3, #7
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	220f      	movs	r2, #15
 800467c:	fa02 f303 	lsl.w	r3, r2, r3
 8004680:	43db      	mvns	r3, r3
 8004682:	69ba      	ldr	r2, [r7, #24]
 8004684:	4013      	ands	r3, r2
 8004686:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	691a      	ldr	r2, [r3, #16]
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	f003 0307 	and.w	r3, r3, #7
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	4313      	orrs	r3, r2
 800469c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	08da      	lsrs	r2, r3, #3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	3208      	adds	r2, #8
 80046a6:	69b9      	ldr	r1, [r7, #24]
 80046a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	005b      	lsls	r3, r3, #1
 80046b6:	2203      	movs	r2, #3
 80046b8:	fa02 f303 	lsl.w	r3, r2, r3
 80046bc:	43db      	mvns	r3, r3
 80046be:	69ba      	ldr	r2, [r7, #24]
 80046c0:	4013      	ands	r3, r2
 80046c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f003 0203 	and.w	r2, r3, #3
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	fa02 f303 	lsl.w	r3, r2, r3
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	69ba      	ldr	r2, [r7, #24]
 80046de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	f000 809c 	beq.w	8004826 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046ee:	2300      	movs	r3, #0
 80046f0:	60fb      	str	r3, [r7, #12]
 80046f2:	4b54      	ldr	r3, [pc, #336]	@ (8004844 <HAL_GPIO_Init+0x2dc>)
 80046f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f6:	4a53      	ldr	r2, [pc, #332]	@ (8004844 <HAL_GPIO_Init+0x2dc>)
 80046f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80046fe:	4b51      	ldr	r3, [pc, #324]	@ (8004844 <HAL_GPIO_Init+0x2dc>)
 8004700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004702:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004706:	60fb      	str	r3, [r7, #12]
 8004708:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800470a:	4a4f      	ldr	r2, [pc, #316]	@ (8004848 <HAL_GPIO_Init+0x2e0>)
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	089b      	lsrs	r3, r3, #2
 8004710:	3302      	adds	r3, #2
 8004712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004716:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	f003 0303 	and.w	r3, r3, #3
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	220f      	movs	r2, #15
 8004722:	fa02 f303 	lsl.w	r3, r2, r3
 8004726:	43db      	mvns	r3, r3
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	4013      	ands	r3, r2
 800472c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a46      	ldr	r2, [pc, #280]	@ (800484c <HAL_GPIO_Init+0x2e4>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d013      	beq.n	800475e <HAL_GPIO_Init+0x1f6>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a45      	ldr	r2, [pc, #276]	@ (8004850 <HAL_GPIO_Init+0x2e8>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d00d      	beq.n	800475a <HAL_GPIO_Init+0x1f2>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a44      	ldr	r2, [pc, #272]	@ (8004854 <HAL_GPIO_Init+0x2ec>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d007      	beq.n	8004756 <HAL_GPIO_Init+0x1ee>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a43      	ldr	r2, [pc, #268]	@ (8004858 <HAL_GPIO_Init+0x2f0>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d101      	bne.n	8004752 <HAL_GPIO_Init+0x1ea>
 800474e:	2303      	movs	r3, #3
 8004750:	e006      	b.n	8004760 <HAL_GPIO_Init+0x1f8>
 8004752:	2307      	movs	r3, #7
 8004754:	e004      	b.n	8004760 <HAL_GPIO_Init+0x1f8>
 8004756:	2302      	movs	r3, #2
 8004758:	e002      	b.n	8004760 <HAL_GPIO_Init+0x1f8>
 800475a:	2301      	movs	r3, #1
 800475c:	e000      	b.n	8004760 <HAL_GPIO_Init+0x1f8>
 800475e:	2300      	movs	r3, #0
 8004760:	69fa      	ldr	r2, [r7, #28]
 8004762:	f002 0203 	and.w	r2, r2, #3
 8004766:	0092      	lsls	r2, r2, #2
 8004768:	4093      	lsls	r3, r2
 800476a:	69ba      	ldr	r2, [r7, #24]
 800476c:	4313      	orrs	r3, r2
 800476e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004770:	4935      	ldr	r1, [pc, #212]	@ (8004848 <HAL_GPIO_Init+0x2e0>)
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	089b      	lsrs	r3, r3, #2
 8004776:	3302      	adds	r3, #2
 8004778:	69ba      	ldr	r2, [r7, #24]
 800477a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800477e:	4b37      	ldr	r3, [pc, #220]	@ (800485c <HAL_GPIO_Init+0x2f4>)
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	43db      	mvns	r3, r3
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	4013      	ands	r3, r2
 800478c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d003      	beq.n	80047a2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	4313      	orrs	r3, r2
 80047a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047a2:	4a2e      	ldr	r2, [pc, #184]	@ (800485c <HAL_GPIO_Init+0x2f4>)
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047a8:	4b2c      	ldr	r3, [pc, #176]	@ (800485c <HAL_GPIO_Init+0x2f4>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	43db      	mvns	r3, r3
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	4013      	ands	r3, r2
 80047b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d003      	beq.n	80047cc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047cc:	4a23      	ldr	r2, [pc, #140]	@ (800485c <HAL_GPIO_Init+0x2f4>)
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80047d2:	4b22      	ldr	r3, [pc, #136]	@ (800485c <HAL_GPIO_Init+0x2f4>)
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	43db      	mvns	r3, r3
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	4013      	ands	r3, r2
 80047e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d003      	beq.n	80047f6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047f6:	4a19      	ldr	r2, [pc, #100]	@ (800485c <HAL_GPIO_Init+0x2f4>)
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047fc:	4b17      	ldr	r3, [pc, #92]	@ (800485c <HAL_GPIO_Init+0x2f4>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	43db      	mvns	r3, r3
 8004806:	69ba      	ldr	r2, [r7, #24]
 8004808:	4013      	ands	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d003      	beq.n	8004820 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	4313      	orrs	r3, r2
 800481e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004820:	4a0e      	ldr	r2, [pc, #56]	@ (800485c <HAL_GPIO_Init+0x2f4>)
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	3301      	adds	r3, #1
 800482a:	61fb      	str	r3, [r7, #28]
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	2b0f      	cmp	r3, #15
 8004830:	f67f aea8 	bls.w	8004584 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004834:	bf00      	nop
 8004836:	bf00      	nop
 8004838:	3724      	adds	r7, #36	@ 0x24
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	40023800 	.word	0x40023800
 8004848:	40013800 	.word	0x40013800
 800484c:	40020000 	.word	0x40020000
 8004850:	40020400 	.word	0x40020400
 8004854:	40020800 	.word	0x40020800
 8004858:	40020c00 	.word	0x40020c00
 800485c:	40013c00 	.word	0x40013c00

08004860 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	460b      	mov	r3, r1
 800486a:	807b      	strh	r3, [r7, #2]
 800486c:	4613      	mov	r3, r2
 800486e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004870:	787b      	ldrb	r3, [r7, #1]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d003      	beq.n	800487e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004876:	887a      	ldrh	r2, [r7, #2]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800487c:	e003      	b.n	8004886 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800487e:	887b      	ldrh	r3, [r7, #2]
 8004880:	041a      	lsls	r2, r3, #16
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	619a      	str	r2, [r3, #24]
}
 8004886:	bf00      	nop
 8004888:	370c      	adds	r7, #12
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr

08004892 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004892:	b480      	push	{r7}
 8004894:	b085      	sub	sp, #20
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
 800489a:	460b      	mov	r3, r1
 800489c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80048a4:	887a      	ldrh	r2, [r7, #2]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	4013      	ands	r3, r2
 80048aa:	041a      	lsls	r2, r3, #16
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	43d9      	mvns	r1, r3
 80048b0:	887b      	ldrh	r3, [r7, #2]
 80048b2:	400b      	ands	r3, r1
 80048b4:	431a      	orrs	r2, r3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	619a      	str	r2, [r3, #24]
}
 80048ba:	bf00      	nop
 80048bc:	3714      	adds	r7, #20
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
	...

080048c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d101      	bne.n	80048dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e0cc      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048dc:	4b68      	ldr	r3, [pc, #416]	@ (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0307 	and.w	r3, r3, #7
 80048e4:	683a      	ldr	r2, [r7, #0]
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d90c      	bls.n	8004904 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ea:	4b65      	ldr	r3, [pc, #404]	@ (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80048ec:	683a      	ldr	r2, [r7, #0]
 80048ee:	b2d2      	uxtb	r2, r2
 80048f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048f2:	4b63      	ldr	r3, [pc, #396]	@ (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0307 	and.w	r3, r3, #7
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d001      	beq.n	8004904 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e0b8      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0302 	and.w	r3, r3, #2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d020      	beq.n	8004952 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0304 	and.w	r3, r3, #4
 8004918:	2b00      	cmp	r3, #0
 800491a:	d005      	beq.n	8004928 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800491c:	4b59      	ldr	r3, [pc, #356]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	4a58      	ldr	r2, [pc, #352]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004922:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004926:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0308 	and.w	r3, r3, #8
 8004930:	2b00      	cmp	r3, #0
 8004932:	d005      	beq.n	8004940 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004934:	4b53      	ldr	r3, [pc, #332]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	4a52      	ldr	r2, [pc, #328]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 800493a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800493e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004940:	4b50      	ldr	r3, [pc, #320]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	494d      	ldr	r1, [pc, #308]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 800494e:	4313      	orrs	r3, r2
 8004950:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d044      	beq.n	80049e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d107      	bne.n	8004976 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004966:	4b47      	ldr	r3, [pc, #284]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d119      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e07f      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	2b02      	cmp	r3, #2
 800497c:	d003      	beq.n	8004986 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004982:	2b03      	cmp	r3, #3
 8004984:	d107      	bne.n	8004996 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004986:	4b3f      	ldr	r3, [pc, #252]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d109      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e06f      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004996:	4b3b      	ldr	r3, [pc, #236]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d101      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e067      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049a6:	4b37      	ldr	r3, [pc, #220]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f023 0203 	bic.w	r2, r3, #3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	4934      	ldr	r1, [pc, #208]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049b8:	f7fe f82a 	bl	8002a10 <HAL_GetTick>
 80049bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049be:	e00a      	b.n	80049d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049c0:	f7fe f826 	bl	8002a10 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e04f      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049d6:	4b2b      	ldr	r3, [pc, #172]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f003 020c 	and.w	r2, r3, #12
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d1eb      	bne.n	80049c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049e8:	4b25      	ldr	r3, [pc, #148]	@ (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0307 	and.w	r3, r3, #7
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d20c      	bcs.n	8004a10 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049f6:	4b22      	ldr	r3, [pc, #136]	@ (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 80049f8:	683a      	ldr	r2, [r7, #0]
 80049fa:	b2d2      	uxtb	r2, r2
 80049fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049fe:	4b20      	ldr	r3, [pc, #128]	@ (8004a80 <HAL_RCC_ClockConfig+0x1b8>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0307 	and.w	r3, r3, #7
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d001      	beq.n	8004a10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e032      	b.n	8004a76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0304 	and.w	r3, r3, #4
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d008      	beq.n	8004a2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a1c:	4b19      	ldr	r3, [pc, #100]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	4916      	ldr	r1, [pc, #88]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0308 	and.w	r3, r3, #8
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d009      	beq.n	8004a4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a3a:	4b12      	ldr	r3, [pc, #72]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	490e      	ldr	r1, [pc, #56]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a4e:	f000 f821 	bl	8004a94 <HAL_RCC_GetSysClockFreq>
 8004a52:	4602      	mov	r2, r0
 8004a54:	4b0b      	ldr	r3, [pc, #44]	@ (8004a84 <HAL_RCC_ClockConfig+0x1bc>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	091b      	lsrs	r3, r3, #4
 8004a5a:	f003 030f 	and.w	r3, r3, #15
 8004a5e:	490a      	ldr	r1, [pc, #40]	@ (8004a88 <HAL_RCC_ClockConfig+0x1c0>)
 8004a60:	5ccb      	ldrb	r3, [r1, r3]
 8004a62:	fa22 f303 	lsr.w	r3, r2, r3
 8004a66:	4a09      	ldr	r2, [pc, #36]	@ (8004a8c <HAL_RCC_ClockConfig+0x1c4>)
 8004a68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a6a:	4b09      	ldr	r3, [pc, #36]	@ (8004a90 <HAL_RCC_ClockConfig+0x1c8>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7fd ff8a 	bl	8002988 <HAL_InitTick>

  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3710      	adds	r7, #16
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	40023c00 	.word	0x40023c00
 8004a84:	40023800 	.word	0x40023800
 8004a88:	0800ad3c 	.word	0x0800ad3c
 8004a8c:	2000000c 	.word	0x2000000c
 8004a90:	20000010 	.word	0x20000010

08004a94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a98:	b094      	sub	sp, #80	@ 0x50
 8004a9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004aac:	4b79      	ldr	r3, [pc, #484]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f003 030c 	and.w	r3, r3, #12
 8004ab4:	2b08      	cmp	r3, #8
 8004ab6:	d00d      	beq.n	8004ad4 <HAL_RCC_GetSysClockFreq+0x40>
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	f200 80e1 	bhi.w	8004c80 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d002      	beq.n	8004ac8 <HAL_RCC_GetSysClockFreq+0x34>
 8004ac2:	2b04      	cmp	r3, #4
 8004ac4:	d003      	beq.n	8004ace <HAL_RCC_GetSysClockFreq+0x3a>
 8004ac6:	e0db      	b.n	8004c80 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ac8:	4b73      	ldr	r3, [pc, #460]	@ (8004c98 <HAL_RCC_GetSysClockFreq+0x204>)
 8004aca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004acc:	e0db      	b.n	8004c86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ace:	4b73      	ldr	r3, [pc, #460]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x208>)
 8004ad0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ad2:	e0d8      	b.n	8004c86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ad4:	4b6f      	ldr	r3, [pc, #444]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004adc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ade:	4b6d      	ldr	r3, [pc, #436]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d063      	beq.n	8004bb2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aea:	4b6a      	ldr	r3, [pc, #424]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	099b      	lsrs	r3, r3, #6
 8004af0:	2200      	movs	r2, #0
 8004af2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004af4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004af8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004afc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004afe:	2300      	movs	r3, #0
 8004b00:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b02:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b06:	4622      	mov	r2, r4
 8004b08:	462b      	mov	r3, r5
 8004b0a:	f04f 0000 	mov.w	r0, #0
 8004b0e:	f04f 0100 	mov.w	r1, #0
 8004b12:	0159      	lsls	r1, r3, #5
 8004b14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b18:	0150      	lsls	r0, r2, #5
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	4621      	mov	r1, r4
 8004b20:	1a51      	subs	r1, r2, r1
 8004b22:	6139      	str	r1, [r7, #16]
 8004b24:	4629      	mov	r1, r5
 8004b26:	eb63 0301 	sbc.w	r3, r3, r1
 8004b2a:	617b      	str	r3, [r7, #20]
 8004b2c:	f04f 0200 	mov.w	r2, #0
 8004b30:	f04f 0300 	mov.w	r3, #0
 8004b34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b38:	4659      	mov	r1, fp
 8004b3a:	018b      	lsls	r3, r1, #6
 8004b3c:	4651      	mov	r1, sl
 8004b3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b42:	4651      	mov	r1, sl
 8004b44:	018a      	lsls	r2, r1, #6
 8004b46:	4651      	mov	r1, sl
 8004b48:	ebb2 0801 	subs.w	r8, r2, r1
 8004b4c:	4659      	mov	r1, fp
 8004b4e:	eb63 0901 	sbc.w	r9, r3, r1
 8004b52:	f04f 0200 	mov.w	r2, #0
 8004b56:	f04f 0300 	mov.w	r3, #0
 8004b5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b66:	4690      	mov	r8, r2
 8004b68:	4699      	mov	r9, r3
 8004b6a:	4623      	mov	r3, r4
 8004b6c:	eb18 0303 	adds.w	r3, r8, r3
 8004b70:	60bb      	str	r3, [r7, #8]
 8004b72:	462b      	mov	r3, r5
 8004b74:	eb49 0303 	adc.w	r3, r9, r3
 8004b78:	60fb      	str	r3, [r7, #12]
 8004b7a:	f04f 0200 	mov.w	r2, #0
 8004b7e:	f04f 0300 	mov.w	r3, #0
 8004b82:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b86:	4629      	mov	r1, r5
 8004b88:	024b      	lsls	r3, r1, #9
 8004b8a:	4621      	mov	r1, r4
 8004b8c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b90:	4621      	mov	r1, r4
 8004b92:	024a      	lsls	r2, r1, #9
 8004b94:	4610      	mov	r0, r2
 8004b96:	4619      	mov	r1, r3
 8004b98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ba0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004ba4:	f7fc f890 	bl	8000cc8 <__aeabi_uldivmod>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	460b      	mov	r3, r1
 8004bac:	4613      	mov	r3, r2
 8004bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bb0:	e058      	b.n	8004c64 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bb2:	4b38      	ldr	r3, [pc, #224]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	099b      	lsrs	r3, r3, #6
 8004bb8:	2200      	movs	r2, #0
 8004bba:	4618      	mov	r0, r3
 8004bbc:	4611      	mov	r1, r2
 8004bbe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004bc2:	623b      	str	r3, [r7, #32]
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bc8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004bcc:	4642      	mov	r2, r8
 8004bce:	464b      	mov	r3, r9
 8004bd0:	f04f 0000 	mov.w	r0, #0
 8004bd4:	f04f 0100 	mov.w	r1, #0
 8004bd8:	0159      	lsls	r1, r3, #5
 8004bda:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bde:	0150      	lsls	r0, r2, #5
 8004be0:	4602      	mov	r2, r0
 8004be2:	460b      	mov	r3, r1
 8004be4:	4641      	mov	r1, r8
 8004be6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004bea:	4649      	mov	r1, r9
 8004bec:	eb63 0b01 	sbc.w	fp, r3, r1
 8004bf0:	f04f 0200 	mov.w	r2, #0
 8004bf4:	f04f 0300 	mov.w	r3, #0
 8004bf8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004bfc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c00:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c04:	ebb2 040a 	subs.w	r4, r2, sl
 8004c08:	eb63 050b 	sbc.w	r5, r3, fp
 8004c0c:	f04f 0200 	mov.w	r2, #0
 8004c10:	f04f 0300 	mov.w	r3, #0
 8004c14:	00eb      	lsls	r3, r5, #3
 8004c16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c1a:	00e2      	lsls	r2, r4, #3
 8004c1c:	4614      	mov	r4, r2
 8004c1e:	461d      	mov	r5, r3
 8004c20:	4643      	mov	r3, r8
 8004c22:	18e3      	adds	r3, r4, r3
 8004c24:	603b      	str	r3, [r7, #0]
 8004c26:	464b      	mov	r3, r9
 8004c28:	eb45 0303 	adc.w	r3, r5, r3
 8004c2c:	607b      	str	r3, [r7, #4]
 8004c2e:	f04f 0200 	mov.w	r2, #0
 8004c32:	f04f 0300 	mov.w	r3, #0
 8004c36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c3a:	4629      	mov	r1, r5
 8004c3c:	028b      	lsls	r3, r1, #10
 8004c3e:	4621      	mov	r1, r4
 8004c40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c44:	4621      	mov	r1, r4
 8004c46:	028a      	lsls	r2, r1, #10
 8004c48:	4610      	mov	r0, r2
 8004c4a:	4619      	mov	r1, r3
 8004c4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c4e:	2200      	movs	r2, #0
 8004c50:	61bb      	str	r3, [r7, #24]
 8004c52:	61fa      	str	r2, [r7, #28]
 8004c54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c58:	f7fc f836 	bl	8000cc8 <__aeabi_uldivmod>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	460b      	mov	r3, r1
 8004c60:	4613      	mov	r3, r2
 8004c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004c64:	4b0b      	ldr	r3, [pc, #44]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	0c1b      	lsrs	r3, r3, #16
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	3301      	adds	r3, #1
 8004c70:	005b      	lsls	r3, r3, #1
 8004c72:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004c74:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c7e:	e002      	b.n	8004c86 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c80:	4b05      	ldr	r3, [pc, #20]	@ (8004c98 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c82:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3750      	adds	r7, #80	@ 0x50
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c92:	bf00      	nop
 8004c94:	40023800 	.word	0x40023800
 8004c98:	00f42400 	.word	0x00f42400
 8004c9c:	007a1200 	.word	0x007a1200

08004ca0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ca4:	4b03      	ldr	r3, [pc, #12]	@ (8004cb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	2000000c 	.word	0x2000000c

08004cb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cbc:	f7ff fff0 	bl	8004ca0 <HAL_RCC_GetHCLKFreq>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	4b05      	ldr	r3, [pc, #20]	@ (8004cd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	0a9b      	lsrs	r3, r3, #10
 8004cc8:	f003 0307 	and.w	r3, r3, #7
 8004ccc:	4903      	ldr	r1, [pc, #12]	@ (8004cdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cce:	5ccb      	ldrb	r3, [r1, r3]
 8004cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	40023800 	.word	0x40023800
 8004cdc:	0800ad4c 	.word	0x0800ad4c

08004ce0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ce4:	f7ff ffdc 	bl	8004ca0 <HAL_RCC_GetHCLKFreq>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	4b05      	ldr	r3, [pc, #20]	@ (8004d00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	0b5b      	lsrs	r3, r3, #13
 8004cf0:	f003 0307 	and.w	r3, r3, #7
 8004cf4:	4903      	ldr	r1, [pc, #12]	@ (8004d04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004cf6:	5ccb      	ldrb	r3, [r1, r3]
 8004cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	40023800 	.word	0x40023800
 8004d04:	0800ad4c 	.word	0x0800ad4c

08004d08 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d101      	bne.n	8004d1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e273      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0301 	and.w	r3, r3, #1
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d075      	beq.n	8004e12 <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d26:	4b88      	ldr	r3, [pc, #544]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f003 030c 	and.w	r3, r3, #12
 8004d2e:	2b04      	cmp	r3, #4
 8004d30:	d00c      	beq.n	8004d4c <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d32:	4b85      	ldr	r3, [pc, #532]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f003 030c 	and.w	r3, r3, #12
        || \
 8004d3a:	2b08      	cmp	r3, #8
 8004d3c:	d112      	bne.n	8004d64 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d3e:	4b82      	ldr	r3, [pc, #520]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d4a:	d10b      	bne.n	8004d64 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d4c:	4b7e      	ldr	r3, [pc, #504]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d05b      	beq.n	8004e10 <HAL_RCC_OscConfig+0x108>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d157      	bne.n	8004e10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e24e      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d6c:	d106      	bne.n	8004d7c <HAL_RCC_OscConfig+0x74>
 8004d6e:	4b76      	ldr	r3, [pc, #472]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a75      	ldr	r2, [pc, #468]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d78:	6013      	str	r3, [r2, #0]
 8004d7a:	e01d      	b.n	8004db8 <HAL_RCC_OscConfig+0xb0>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d84:	d10c      	bne.n	8004da0 <HAL_RCC_OscConfig+0x98>
 8004d86:	4b70      	ldr	r3, [pc, #448]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a6f      	ldr	r2, [pc, #444]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d90:	6013      	str	r3, [r2, #0]
 8004d92:	4b6d      	ldr	r3, [pc, #436]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a6c      	ldr	r2, [pc, #432]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d9c:	6013      	str	r3, [r2, #0]
 8004d9e:	e00b      	b.n	8004db8 <HAL_RCC_OscConfig+0xb0>
 8004da0:	4b69      	ldr	r3, [pc, #420]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a68      	ldr	r2, [pc, #416]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004da6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004daa:	6013      	str	r3, [r2, #0]
 8004dac:	4b66      	ldr	r3, [pc, #408]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a65      	ldr	r2, [pc, #404]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004db2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004db6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d013      	beq.n	8004de8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dc0:	f7fd fe26 	bl	8002a10 <HAL_GetTick>
 8004dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dc6:	e008      	b.n	8004dda <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dc8:	f7fd fe22 	bl	8002a10 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	2b64      	cmp	r3, #100	@ 0x64
 8004dd4:	d901      	bls.n	8004dda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e213      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dda:	4b5b      	ldr	r3, [pc, #364]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d0f0      	beq.n	8004dc8 <HAL_RCC_OscConfig+0xc0>
 8004de6:	e014      	b.n	8004e12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004de8:	f7fd fe12 	bl	8002a10 <HAL_GetTick>
 8004dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dee:	e008      	b.n	8004e02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004df0:	f7fd fe0e 	bl	8002a10 <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b64      	cmp	r3, #100	@ 0x64
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e1ff      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e02:	4b51      	ldr	r3, [pc, #324]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1f0      	bne.n	8004df0 <HAL_RCC_OscConfig+0xe8>
 8004e0e:	e000      	b.n	8004e12 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0302 	and.w	r3, r3, #2
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d063      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e1e:	4b4a      	ldr	r3, [pc, #296]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f003 030c 	and.w	r3, r3, #12
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00b      	beq.n	8004e42 <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e2a:	4b47      	ldr	r3, [pc, #284]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f003 030c 	and.w	r3, r3, #12
        || \
 8004e32:	2b08      	cmp	r3, #8
 8004e34:	d11c      	bne.n	8004e70 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e36:	4b44      	ldr	r3, [pc, #272]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d116      	bne.n	8004e70 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e42:	4b41      	ldr	r3, [pc, #260]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0302 	and.w	r3, r3, #2
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d005      	beq.n	8004e5a <HAL_RCC_OscConfig+0x152>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d001      	beq.n	8004e5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e1d3      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e5a:	4b3b      	ldr	r3, [pc, #236]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	00db      	lsls	r3, r3, #3
 8004e68:	4937      	ldr	r1, [pc, #220]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e6e:	e03a      	b.n	8004ee6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d020      	beq.n	8004eba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e78:	4b34      	ldr	r3, [pc, #208]	@ (8004f4c <HAL_RCC_OscConfig+0x244>)
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e7e:	f7fd fdc7 	bl	8002a10 <HAL_GetTick>
 8004e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e84:	e008      	b.n	8004e98 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e86:	f7fd fdc3 	bl	8002a10 <HAL_GetTick>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d901      	bls.n	8004e98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e1b4      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e98:	4b2b      	ldr	r3, [pc, #172]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d0f0      	beq.n	8004e86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ea4:	4b28      	ldr	r3, [pc, #160]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	00db      	lsls	r3, r3, #3
 8004eb2:	4925      	ldr	r1, [pc, #148]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	600b      	str	r3, [r1, #0]
 8004eb8:	e015      	b.n	8004ee6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eba:	4b24      	ldr	r3, [pc, #144]	@ (8004f4c <HAL_RCC_OscConfig+0x244>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec0:	f7fd fda6 	bl	8002a10 <HAL_GetTick>
 8004ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ec6:	e008      	b.n	8004eda <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ec8:	f7fd fda2 	bl	8002a10 <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d901      	bls.n	8004eda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e193      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eda:	4b1b      	ldr	r3, [pc, #108]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0302 	and.w	r3, r3, #2
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1f0      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0308 	and.w	r3, r3, #8
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d036      	beq.n	8004f60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d016      	beq.n	8004f28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004efa:	4b15      	ldr	r3, [pc, #84]	@ (8004f50 <HAL_RCC_OscConfig+0x248>)
 8004efc:	2201      	movs	r2, #1
 8004efe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f00:	f7fd fd86 	bl	8002a10 <HAL_GetTick>
 8004f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f06:	e008      	b.n	8004f1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f08:	f7fd fd82 	bl	8002a10 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d901      	bls.n	8004f1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e173      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d0f0      	beq.n	8004f08 <HAL_RCC_OscConfig+0x200>
 8004f26:	e01b      	b.n	8004f60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f28:	4b09      	ldr	r3, [pc, #36]	@ (8004f50 <HAL_RCC_OscConfig+0x248>)
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f2e:	f7fd fd6f 	bl	8002a10 <HAL_GetTick>
 8004f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f34:	e00e      	b.n	8004f54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f36:	f7fd fd6b 	bl	8002a10 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d907      	bls.n	8004f54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e15c      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
 8004f48:	40023800 	.word	0x40023800
 8004f4c:	42470000 	.word	0x42470000
 8004f50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f54:	4b8a      	ldr	r3, [pc, #552]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8004f56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d1ea      	bne.n	8004f36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0304 	and.w	r3, r3, #4
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f000 8097 	beq.w	800509c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f72:	4b83      	ldr	r3, [pc, #524]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8004f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10f      	bne.n	8004f9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f7e:	2300      	movs	r3, #0
 8004f80:	60bb      	str	r3, [r7, #8]
 8004f82:	4b7f      	ldr	r3, [pc, #508]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8004f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f86:	4a7e      	ldr	r2, [pc, #504]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8004f88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f8e:	4b7c      	ldr	r3, [pc, #496]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8004f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f96:	60bb      	str	r3, [r7, #8]
 8004f98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f9e:	4b79      	ldr	r3, [pc, #484]	@ (8005184 <HAL_RCC_OscConfig+0x47c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d118      	bne.n	8004fdc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004faa:	4b76      	ldr	r3, [pc, #472]	@ (8005184 <HAL_RCC_OscConfig+0x47c>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a75      	ldr	r2, [pc, #468]	@ (8005184 <HAL_RCC_OscConfig+0x47c>)
 8004fb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fb6:	f7fd fd2b 	bl	8002a10 <HAL_GetTick>
 8004fba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fbc:	e008      	b.n	8004fd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fbe:	f7fd fd27 	bl	8002a10 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d901      	bls.n	8004fd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e118      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fd0:	4b6c      	ldr	r3, [pc, #432]	@ (8005184 <HAL_RCC_OscConfig+0x47c>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d0f0      	beq.n	8004fbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d106      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x2ea>
 8004fe4:	4b66      	ldr	r3, [pc, #408]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8004fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe8:	4a65      	ldr	r2, [pc, #404]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8004fea:	f043 0301 	orr.w	r3, r3, #1
 8004fee:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ff0:	e01c      	b.n	800502c <HAL_RCC_OscConfig+0x324>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	2b05      	cmp	r3, #5
 8004ff8:	d10c      	bne.n	8005014 <HAL_RCC_OscConfig+0x30c>
 8004ffa:	4b61      	ldr	r3, [pc, #388]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8004ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ffe:	4a60      	ldr	r2, [pc, #384]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005000:	f043 0304 	orr.w	r3, r3, #4
 8005004:	6713      	str	r3, [r2, #112]	@ 0x70
 8005006:	4b5e      	ldr	r3, [pc, #376]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500a:	4a5d      	ldr	r2, [pc, #372]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 800500c:	f043 0301 	orr.w	r3, r3, #1
 8005010:	6713      	str	r3, [r2, #112]	@ 0x70
 8005012:	e00b      	b.n	800502c <HAL_RCC_OscConfig+0x324>
 8005014:	4b5a      	ldr	r3, [pc, #360]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005018:	4a59      	ldr	r2, [pc, #356]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 800501a:	f023 0301 	bic.w	r3, r3, #1
 800501e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005020:	4b57      	ldr	r3, [pc, #348]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005024:	4a56      	ldr	r2, [pc, #344]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005026:	f023 0304 	bic.w	r3, r3, #4
 800502a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d015      	beq.n	8005060 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005034:	f7fd fcec 	bl	8002a10 <HAL_GetTick>
 8005038:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800503a:	e00a      	b.n	8005052 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800503c:	f7fd fce8 	bl	8002a10 <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	f241 3288 	movw	r2, #5000	@ 0x1388
 800504a:	4293      	cmp	r3, r2
 800504c:	d901      	bls.n	8005052 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e0d7      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005052:	4b4b      	ldr	r3, [pc, #300]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005056:	f003 0302 	and.w	r3, r3, #2
 800505a:	2b00      	cmp	r3, #0
 800505c:	d0ee      	beq.n	800503c <HAL_RCC_OscConfig+0x334>
 800505e:	e014      	b.n	800508a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005060:	f7fd fcd6 	bl	8002a10 <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005066:	e00a      	b.n	800507e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005068:	f7fd fcd2 	bl	8002a10 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005076:	4293      	cmp	r3, r2
 8005078:	d901      	bls.n	800507e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800507a:	2303      	movs	r3, #3
 800507c:	e0c1      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800507e:	4b40      	ldr	r3, [pc, #256]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	2b00      	cmp	r3, #0
 8005088:	d1ee      	bne.n	8005068 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800508a:	7dfb      	ldrb	r3, [r7, #23]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d105      	bne.n	800509c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005090:	4b3b      	ldr	r3, [pc, #236]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005094:	4a3a      	ldr	r2, [pc, #232]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005096:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800509a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	699b      	ldr	r3, [r3, #24]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	f000 80ad 	beq.w	8005200 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80050a6:	4b36      	ldr	r3, [pc, #216]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 030c 	and.w	r3, r3, #12
 80050ae:	2b08      	cmp	r3, #8
 80050b0:	d060      	beq.n	8005174 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	699b      	ldr	r3, [r3, #24]
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d145      	bne.n	8005146 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ba:	4b33      	ldr	r3, [pc, #204]	@ (8005188 <HAL_RCC_OscConfig+0x480>)
 80050bc:	2200      	movs	r2, #0
 80050be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c0:	f7fd fca6 	bl	8002a10 <HAL_GetTick>
 80050c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050c6:	e008      	b.n	80050da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050c8:	f7fd fca2 	bl	8002a10 <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d901      	bls.n	80050da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e093      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050da:	4b29      	ldr	r3, [pc, #164]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1f0      	bne.n	80050c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	69da      	ldr	r2, [r3, #28]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	431a      	orrs	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f4:	019b      	lsls	r3, r3, #6
 80050f6:	431a      	orrs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fc:	085b      	lsrs	r3, r3, #1
 80050fe:	3b01      	subs	r3, #1
 8005100:	041b      	lsls	r3, r3, #16
 8005102:	431a      	orrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005108:	061b      	lsls	r3, r3, #24
 800510a:	431a      	orrs	r2, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005110:	071b      	lsls	r3, r3, #28
 8005112:	491b      	ldr	r1, [pc, #108]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005114:	4313      	orrs	r3, r2
 8005116:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005118:	4b1b      	ldr	r3, [pc, #108]	@ (8005188 <HAL_RCC_OscConfig+0x480>)
 800511a:	2201      	movs	r2, #1
 800511c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800511e:	f7fd fc77 	bl	8002a10 <HAL_GetTick>
 8005122:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005124:	e008      	b.n	8005138 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005126:	f7fd fc73 	bl	8002a10 <HAL_GetTick>
 800512a:	4602      	mov	r2, r0
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	2b02      	cmp	r3, #2
 8005132:	d901      	bls.n	8005138 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8005134:	2303      	movs	r3, #3
 8005136:	e064      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005138:	4b11      	ldr	r3, [pc, #68]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005140:	2b00      	cmp	r3, #0
 8005142:	d0f0      	beq.n	8005126 <HAL_RCC_OscConfig+0x41e>
 8005144:	e05c      	b.n	8005200 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005146:	4b10      	ldr	r3, [pc, #64]	@ (8005188 <HAL_RCC_OscConfig+0x480>)
 8005148:	2200      	movs	r2, #0
 800514a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800514c:	f7fd fc60 	bl	8002a10 <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005152:	e008      	b.n	8005166 <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005154:	f7fd fc5c 	bl	8002a10 <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2b02      	cmp	r3, #2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e04d      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005166:	4b06      	ldr	r3, [pc, #24]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1f0      	bne.n	8005154 <HAL_RCC_OscConfig+0x44c>
 8005172:	e045      	b.n	8005200 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d107      	bne.n	800518c <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e040      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
 8005180:	40023800 	.word	0x40023800
 8005184:	40007000 	.word	0x40007000
 8005188:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800518c:	4b1f      	ldr	r3, [pc, #124]	@ (800520c <HAL_RCC_OscConfig+0x504>)
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	699b      	ldr	r3, [r3, #24]
 8005196:	2b01      	cmp	r3, #1
 8005198:	d030      	beq.n	80051fc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d129      	bne.n	80051fc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d122      	bne.n	80051fc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80051bc:	4013      	ands	r3, r2
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80051c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d119      	bne.n	80051fc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051d2:	085b      	lsrs	r3, r3, #1
 80051d4:	3b01      	subs	r3, #1
 80051d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051d8:	429a      	cmp	r2, r3
 80051da:	d10f      	bne.n	80051fc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d107      	bne.n	80051fc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051f6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d001      	beq.n	8005200 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e000      	b.n	8005202 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3718      	adds	r7, #24
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	40023800 	.word	0x40023800

08005210 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d101      	bne.n	8005222 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e041      	b.n	80052a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005228:	b2db      	uxtb	r3, r3
 800522a:	2b00      	cmp	r3, #0
 800522c:	d106      	bne.n	800523c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f7fd f92c 	bl	8002494 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2202      	movs	r2, #2
 8005240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	3304      	adds	r3, #4
 800524c:	4619      	mov	r1, r3
 800524e:	4610      	mov	r0, r2
 8005250:	f000 fba6 	bl	80059a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3708      	adds	r7, #8
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}

080052ae <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80052ae:	b580      	push	{r7, lr}
 80052b0:	b082      	sub	sp, #8
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d101      	bne.n	80052c0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e041      	b.n	8005344 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d106      	bne.n	80052da <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f000 f839 	bl	800534c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2202      	movs	r2, #2
 80052de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	3304      	adds	r3, #4
 80052ea:	4619      	mov	r1, r3
 80052ec:	4610      	mov	r0, r2
 80052ee:	f000 fb57 	bl	80059a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2201      	movs	r2, #1
 800530e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2201      	movs	r2, #1
 8005326:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2201      	movs	r2, #1
 800532e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005342:	2300      	movs	r3, #0
}
 8005344:	4618      	mov	r0, r3
 8005346:	3708      	adds	r7, #8
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800536a:	2300      	movs	r3, #0
 800536c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d104      	bne.n	800537e <HAL_TIM_IC_Start_IT+0x1e>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800537a:	b2db      	uxtb	r3, r3
 800537c:	e013      	b.n	80053a6 <HAL_TIM_IC_Start_IT+0x46>
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	2b04      	cmp	r3, #4
 8005382:	d104      	bne.n	800538e <HAL_TIM_IC_Start_IT+0x2e>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800538a:	b2db      	uxtb	r3, r3
 800538c:	e00b      	b.n	80053a6 <HAL_TIM_IC_Start_IT+0x46>
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	2b08      	cmp	r3, #8
 8005392:	d104      	bne.n	800539e <HAL_TIM_IC_Start_IT+0x3e>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800539a:	b2db      	uxtb	r3, r3
 800539c:	e003      	b.n	80053a6 <HAL_TIM_IC_Start_IT+0x46>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d104      	bne.n	80053b8 <HAL_TIM_IC_Start_IT+0x58>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	e013      	b.n	80053e0 <HAL_TIM_IC_Start_IT+0x80>
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	2b04      	cmp	r3, #4
 80053bc:	d104      	bne.n	80053c8 <HAL_TIM_IC_Start_IT+0x68>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	e00b      	b.n	80053e0 <HAL_TIM_IC_Start_IT+0x80>
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	2b08      	cmp	r3, #8
 80053cc:	d104      	bne.n	80053d8 <HAL_TIM_IC_Start_IT+0x78>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	e003      	b.n	80053e0 <HAL_TIM_IC_Start_IT+0x80>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80053e2:	7bbb      	ldrb	r3, [r7, #14]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d102      	bne.n	80053ee <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80053e8:	7b7b      	ldrb	r3, [r7, #13]
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d001      	beq.n	80053f2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e0cc      	b.n	800558c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d104      	bne.n	8005402 <HAL_TIM_IC_Start_IT+0xa2>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005400:	e013      	b.n	800542a <HAL_TIM_IC_Start_IT+0xca>
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	2b04      	cmp	r3, #4
 8005406:	d104      	bne.n	8005412 <HAL_TIM_IC_Start_IT+0xb2>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2202      	movs	r2, #2
 800540c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005410:	e00b      	b.n	800542a <HAL_TIM_IC_Start_IT+0xca>
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	2b08      	cmp	r3, #8
 8005416:	d104      	bne.n	8005422 <HAL_TIM_IC_Start_IT+0xc2>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2202      	movs	r2, #2
 800541c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005420:	e003      	b.n	800542a <HAL_TIM_IC_Start_IT+0xca>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2202      	movs	r2, #2
 8005426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d104      	bne.n	800543a <HAL_TIM_IC_Start_IT+0xda>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2202      	movs	r2, #2
 8005434:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005438:	e013      	b.n	8005462 <HAL_TIM_IC_Start_IT+0x102>
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	2b04      	cmp	r3, #4
 800543e:	d104      	bne.n	800544a <HAL_TIM_IC_Start_IT+0xea>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2202      	movs	r2, #2
 8005444:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005448:	e00b      	b.n	8005462 <HAL_TIM_IC_Start_IT+0x102>
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	2b08      	cmp	r3, #8
 800544e:	d104      	bne.n	800545a <HAL_TIM_IC_Start_IT+0xfa>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2202      	movs	r2, #2
 8005454:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005458:	e003      	b.n	8005462 <HAL_TIM_IC_Start_IT+0x102>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2202      	movs	r2, #2
 800545e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	2b0c      	cmp	r3, #12
 8005466:	d841      	bhi.n	80054ec <HAL_TIM_IC_Start_IT+0x18c>
 8005468:	a201      	add	r2, pc, #4	@ (adr r2, 8005470 <HAL_TIM_IC_Start_IT+0x110>)
 800546a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800546e:	bf00      	nop
 8005470:	080054a5 	.word	0x080054a5
 8005474:	080054ed 	.word	0x080054ed
 8005478:	080054ed 	.word	0x080054ed
 800547c:	080054ed 	.word	0x080054ed
 8005480:	080054b7 	.word	0x080054b7
 8005484:	080054ed 	.word	0x080054ed
 8005488:	080054ed 	.word	0x080054ed
 800548c:	080054ed 	.word	0x080054ed
 8005490:	080054c9 	.word	0x080054c9
 8005494:	080054ed 	.word	0x080054ed
 8005498:	080054ed 	.word	0x080054ed
 800549c:	080054ed 	.word	0x080054ed
 80054a0:	080054db 	.word	0x080054db
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68da      	ldr	r2, [r3, #12]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f042 0202 	orr.w	r2, r2, #2
 80054b2:	60da      	str	r2, [r3, #12]
      break;
 80054b4:	e01d      	b.n	80054f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	68da      	ldr	r2, [r3, #12]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f042 0204 	orr.w	r2, r2, #4
 80054c4:	60da      	str	r2, [r3, #12]
      break;
 80054c6:	e014      	b.n	80054f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68da      	ldr	r2, [r3, #12]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f042 0208 	orr.w	r2, r2, #8
 80054d6:	60da      	str	r2, [r3, #12]
      break;
 80054d8:	e00b      	b.n	80054f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68da      	ldr	r2, [r3, #12]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f042 0210 	orr.w	r2, r2, #16
 80054e8:	60da      	str	r2, [r3, #12]
      break;
 80054ea:	e002      	b.n	80054f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	73fb      	strb	r3, [r7, #15]
      break;
 80054f0:	bf00      	nop
  }

  if (status == HAL_OK)
 80054f2:	7bfb      	ldrb	r3, [r7, #15]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d148      	bne.n	800558a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2201      	movs	r2, #1
 80054fe:	6839      	ldr	r1, [r7, #0]
 8005500:	4618      	mov	r0, r3
 8005502:	f000 fc1d 	bl	8005d40 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a22      	ldr	r2, [pc, #136]	@ (8005594 <HAL_TIM_IC_Start_IT+0x234>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d022      	beq.n	8005556 <HAL_TIM_IC_Start_IT+0x1f6>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005518:	d01d      	beq.n	8005556 <HAL_TIM_IC_Start_IT+0x1f6>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a1e      	ldr	r2, [pc, #120]	@ (8005598 <HAL_TIM_IC_Start_IT+0x238>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d018      	beq.n	8005556 <HAL_TIM_IC_Start_IT+0x1f6>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a1c      	ldr	r2, [pc, #112]	@ (800559c <HAL_TIM_IC_Start_IT+0x23c>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d013      	beq.n	8005556 <HAL_TIM_IC_Start_IT+0x1f6>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a1b      	ldr	r2, [pc, #108]	@ (80055a0 <HAL_TIM_IC_Start_IT+0x240>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d00e      	beq.n	8005556 <HAL_TIM_IC_Start_IT+0x1f6>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a19      	ldr	r2, [pc, #100]	@ (80055a4 <HAL_TIM_IC_Start_IT+0x244>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d009      	beq.n	8005556 <HAL_TIM_IC_Start_IT+0x1f6>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a18      	ldr	r2, [pc, #96]	@ (80055a8 <HAL_TIM_IC_Start_IT+0x248>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d004      	beq.n	8005556 <HAL_TIM_IC_Start_IT+0x1f6>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a16      	ldr	r2, [pc, #88]	@ (80055ac <HAL_TIM_IC_Start_IT+0x24c>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d111      	bne.n	800557a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f003 0307 	and.w	r3, r3, #7
 8005560:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	2b06      	cmp	r3, #6
 8005566:	d010      	beq.n	800558a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f042 0201 	orr.w	r2, r2, #1
 8005576:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005578:	e007      	b.n	800558a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f042 0201 	orr.w	r2, r2, #1
 8005588:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800558a:	7bfb      	ldrb	r3, [r7, #15]
}
 800558c:	4618      	mov	r0, r3
 800558e:	3710      	adds	r7, #16
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	40010000 	.word	0x40010000
 8005598:	40000400 	.word	0x40000400
 800559c:	40000800 	.word	0x40000800
 80055a0:	40000c00 	.word	0x40000c00
 80055a4:	40010400 	.word	0x40010400
 80055a8:	40014000 	.word	0x40014000
 80055ac:	40001800 	.word	0x40001800

080055b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d020      	beq.n	8005614 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f003 0302 	and.w	r3, r3, #2
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d01b      	beq.n	8005614 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f06f 0202 	mvn.w	r2, #2
 80055e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	f003 0303 	and.w	r3, r3, #3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d003      	beq.n	8005602 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7fc fb4c 	bl	8001c98 <HAL_TIM_IC_CaptureCallback>
 8005600:	e005      	b.n	800560e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 f9ae 	bl	8005964 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f000 f9b5 	bl	8005978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	f003 0304 	and.w	r3, r3, #4
 800561a:	2b00      	cmp	r3, #0
 800561c:	d020      	beq.n	8005660 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f003 0304 	and.w	r3, r3, #4
 8005624:	2b00      	cmp	r3, #0
 8005626:	d01b      	beq.n	8005660 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f06f 0204 	mvn.w	r2, #4
 8005630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2202      	movs	r2, #2
 8005636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	699b      	ldr	r3, [r3, #24]
 800563e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005642:	2b00      	cmp	r3, #0
 8005644:	d003      	beq.n	800564e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f7fc fb26 	bl	8001c98 <HAL_TIM_IC_CaptureCallback>
 800564c:	e005      	b.n	800565a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 f988 	bl	8005964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 f98f 	bl	8005978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	f003 0308 	and.w	r3, r3, #8
 8005666:	2b00      	cmp	r3, #0
 8005668:	d020      	beq.n	80056ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f003 0308 	and.w	r3, r3, #8
 8005670:	2b00      	cmp	r3, #0
 8005672:	d01b      	beq.n	80056ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f06f 0208 	mvn.w	r2, #8
 800567c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2204      	movs	r2, #4
 8005682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	69db      	ldr	r3, [r3, #28]
 800568a:	f003 0303 	and.w	r3, r3, #3
 800568e:	2b00      	cmp	r3, #0
 8005690:	d003      	beq.n	800569a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f7fc fb00 	bl	8001c98 <HAL_TIM_IC_CaptureCallback>
 8005698:	e005      	b.n	80056a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 f962 	bl	8005964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f000 f969 	bl	8005978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2200      	movs	r2, #0
 80056aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	f003 0310 	and.w	r3, r3, #16
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d020      	beq.n	80056f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f003 0310 	and.w	r3, r3, #16
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d01b      	beq.n	80056f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f06f 0210 	mvn.w	r2, #16
 80056c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2208      	movs	r2, #8
 80056ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	69db      	ldr	r3, [r3, #28]
 80056d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d003      	beq.n	80056e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f7fc fada 	bl	8001c98 <HAL_TIM_IC_CaptureCallback>
 80056e4:	e005      	b.n	80056f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 f93c 	bl	8005964 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 f943 	bl	8005978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	f003 0301 	and.w	r3, r3, #1
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d00c      	beq.n	800571c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f003 0301 	and.w	r3, r3, #1
 8005708:	2b00      	cmp	r3, #0
 800570a:	d007      	beq.n	800571c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f06f 0201 	mvn.w	r2, #1
 8005714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 f91a 	bl	8005950 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00c      	beq.n	8005740 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800572c:	2b00      	cmp	r3, #0
 800572e:	d007      	beq.n	8005740 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 fb2f 	bl	8005d9e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00c      	beq.n	8005764 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005750:	2b00      	cmp	r3, #0
 8005752:	d007      	beq.n	8005764 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800575c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f914 	bl	800598c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	f003 0320 	and.w	r3, r3, #32
 800576a:	2b00      	cmp	r3, #0
 800576c:	d00c      	beq.n	8005788 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f003 0320 	and.w	r3, r3, #32
 8005774:	2b00      	cmp	r3, #0
 8005776:	d007      	beq.n	8005788 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f06f 0220 	mvn.w	r2, #32
 8005780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 fb01 	bl	8005d8a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005788:	bf00      	nop
 800578a:	3710      	adds	r7, #16
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b086      	sub	sp, #24
 8005794:	af00      	add	r7, sp, #0
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800579c:	2300      	movs	r3, #0
 800579e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d101      	bne.n	80057ae <HAL_TIM_IC_ConfigChannel+0x1e>
 80057aa:	2302      	movs	r3, #2
 80057ac:	e088      	b.n	80058c0 <HAL_TIM_IC_ConfigChannel+0x130>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2201      	movs	r2, #1
 80057b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d11b      	bne.n	80057f4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80057cc:	f000 f98e 	bl	8005aec <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	699a      	ldr	r2, [r3, #24]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f022 020c 	bic.w	r2, r2, #12
 80057de:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	6999      	ldr	r1, [r3, #24]
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	689a      	ldr	r2, [r3, #8]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	430a      	orrs	r2, r1
 80057f0:	619a      	str	r2, [r3, #24]
 80057f2:	e060      	b.n	80058b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2b04      	cmp	r3, #4
 80057f8:	d11c      	bne.n	8005834 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800580a:	f000 f9e3 	bl	8005bd4 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	699a      	ldr	r2, [r3, #24]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800581c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	6999      	ldr	r1, [r3, #24]
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	021a      	lsls	r2, r3, #8
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	430a      	orrs	r2, r1
 8005830:	619a      	str	r2, [r3, #24]
 8005832:	e040      	b.n	80058b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2b08      	cmp	r3, #8
 8005838:	d11b      	bne.n	8005872 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800584a:	f000 fa00 	bl	8005c4e <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	69da      	ldr	r2, [r3, #28]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f022 020c 	bic.w	r2, r2, #12
 800585c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	69d9      	ldr	r1, [r3, #28]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	689a      	ldr	r2, [r3, #8]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	61da      	str	r2, [r3, #28]
 8005870:	e021      	b.n	80058b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2b0c      	cmp	r3, #12
 8005876:	d11c      	bne.n	80058b2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005888:	f000 fa1d 	bl	8005cc6 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	69da      	ldr	r2, [r3, #28]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800589a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	69d9      	ldr	r1, [r3, #28]
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	021a      	lsls	r2, r3, #8
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	430a      	orrs	r2, r1
 80058ae:	61da      	str	r2, [r3, #28]
 80058b0:	e001      	b.n	80058b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058be:	7dfb      	ldrb	r3, [r7, #23]
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3718      	adds	r7, #24
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b085      	sub	sp, #20
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80058d2:	2300      	movs	r3, #0
 80058d4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	2b0c      	cmp	r3, #12
 80058da:	d831      	bhi.n	8005940 <HAL_TIM_ReadCapturedValue+0x78>
 80058dc:	a201      	add	r2, pc, #4	@ (adr r2, 80058e4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80058de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e2:	bf00      	nop
 80058e4:	08005919 	.word	0x08005919
 80058e8:	08005941 	.word	0x08005941
 80058ec:	08005941 	.word	0x08005941
 80058f0:	08005941 	.word	0x08005941
 80058f4:	08005923 	.word	0x08005923
 80058f8:	08005941 	.word	0x08005941
 80058fc:	08005941 	.word	0x08005941
 8005900:	08005941 	.word	0x08005941
 8005904:	0800592d 	.word	0x0800592d
 8005908:	08005941 	.word	0x08005941
 800590c:	08005941 	.word	0x08005941
 8005910:	08005941 	.word	0x08005941
 8005914:	08005937 	.word	0x08005937
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800591e:	60fb      	str	r3, [r7, #12]

      break;
 8005920:	e00f      	b.n	8005942 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005928:	60fb      	str	r3, [r7, #12]

      break;
 800592a:	e00a      	b.n	8005942 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005932:	60fb      	str	r3, [r7, #12]

      break;
 8005934:	e005      	b.n	8005942 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593c:	60fb      	str	r3, [r7, #12]

      break;
 800593e:	e000      	b.n	8005942 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005940:	bf00      	nop
  }

  return tmpreg;
 8005942:	68fb      	ldr	r3, [r7, #12]
}
 8005944:	4618      	mov	r0, r3
 8005946:	3714      	adds	r7, #20
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800596c:	bf00      	nop
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a43      	ldr	r2, [pc, #268]	@ (8005ac0 <TIM_Base_SetConfig+0x120>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d013      	beq.n	80059e0 <TIM_Base_SetConfig+0x40>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059be:	d00f      	beq.n	80059e0 <TIM_Base_SetConfig+0x40>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a40      	ldr	r2, [pc, #256]	@ (8005ac4 <TIM_Base_SetConfig+0x124>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d00b      	beq.n	80059e0 <TIM_Base_SetConfig+0x40>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a3f      	ldr	r2, [pc, #252]	@ (8005ac8 <TIM_Base_SetConfig+0x128>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d007      	beq.n	80059e0 <TIM_Base_SetConfig+0x40>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a3e      	ldr	r2, [pc, #248]	@ (8005acc <TIM_Base_SetConfig+0x12c>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d003      	beq.n	80059e0 <TIM_Base_SetConfig+0x40>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a3d      	ldr	r2, [pc, #244]	@ (8005ad0 <TIM_Base_SetConfig+0x130>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d108      	bne.n	80059f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a32      	ldr	r2, [pc, #200]	@ (8005ac0 <TIM_Base_SetConfig+0x120>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d02b      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a00:	d027      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a2f      	ldr	r2, [pc, #188]	@ (8005ac4 <TIM_Base_SetConfig+0x124>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d023      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ac8 <TIM_Base_SetConfig+0x128>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d01f      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a2d      	ldr	r2, [pc, #180]	@ (8005acc <TIM_Base_SetConfig+0x12c>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d01b      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a2c      	ldr	r2, [pc, #176]	@ (8005ad0 <TIM_Base_SetConfig+0x130>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d017      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a2b      	ldr	r2, [pc, #172]	@ (8005ad4 <TIM_Base_SetConfig+0x134>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d013      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a2a      	ldr	r2, [pc, #168]	@ (8005ad8 <TIM_Base_SetConfig+0x138>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d00f      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a29      	ldr	r2, [pc, #164]	@ (8005adc <TIM_Base_SetConfig+0x13c>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d00b      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a28      	ldr	r2, [pc, #160]	@ (8005ae0 <TIM_Base_SetConfig+0x140>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d007      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a27      	ldr	r2, [pc, #156]	@ (8005ae4 <TIM_Base_SetConfig+0x144>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d003      	beq.n	8005a52 <TIM_Base_SetConfig+0xb2>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a26      	ldr	r2, [pc, #152]	@ (8005ae8 <TIM_Base_SetConfig+0x148>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d108      	bne.n	8005a64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	689a      	ldr	r2, [r3, #8]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a0e      	ldr	r2, [pc, #56]	@ (8005ac0 <TIM_Base_SetConfig+0x120>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d003      	beq.n	8005a92 <TIM_Base_SetConfig+0xf2>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a10      	ldr	r2, [pc, #64]	@ (8005ad0 <TIM_Base_SetConfig+0x130>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d103      	bne.n	8005a9a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	691a      	ldr	r2, [r3, #16]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f043 0204 	orr.w	r2, r3, #4
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	68fa      	ldr	r2, [r7, #12]
 8005ab0:	601a      	str	r2, [r3, #0]
}
 8005ab2:	bf00      	nop
 8005ab4:	3714      	adds	r7, #20
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	40010000 	.word	0x40010000
 8005ac4:	40000400 	.word	0x40000400
 8005ac8:	40000800 	.word	0x40000800
 8005acc:	40000c00 	.word	0x40000c00
 8005ad0:	40010400 	.word	0x40010400
 8005ad4:	40014000 	.word	0x40014000
 8005ad8:	40014400 	.word	0x40014400
 8005adc:	40014800 	.word	0x40014800
 8005ae0:	40001800 	.word	0x40001800
 8005ae4:	40001c00 	.word	0x40001c00
 8005ae8:	40002000 	.word	0x40002000

08005aec <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b087      	sub	sp, #28
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
 8005af8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6a1b      	ldr	r3, [r3, #32]
 8005afe:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6a1b      	ldr	r3, [r3, #32]
 8005b04:	f023 0201 	bic.w	r2, r3, #1
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	4a28      	ldr	r2, [pc, #160]	@ (8005bb8 <TIM_TI1_SetConfig+0xcc>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d01b      	beq.n	8005b52 <TIM_TI1_SetConfig+0x66>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b20:	d017      	beq.n	8005b52 <TIM_TI1_SetConfig+0x66>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	4a25      	ldr	r2, [pc, #148]	@ (8005bbc <TIM_TI1_SetConfig+0xd0>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d013      	beq.n	8005b52 <TIM_TI1_SetConfig+0x66>
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	4a24      	ldr	r2, [pc, #144]	@ (8005bc0 <TIM_TI1_SetConfig+0xd4>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d00f      	beq.n	8005b52 <TIM_TI1_SetConfig+0x66>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	4a23      	ldr	r2, [pc, #140]	@ (8005bc4 <TIM_TI1_SetConfig+0xd8>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d00b      	beq.n	8005b52 <TIM_TI1_SetConfig+0x66>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	4a22      	ldr	r2, [pc, #136]	@ (8005bc8 <TIM_TI1_SetConfig+0xdc>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d007      	beq.n	8005b52 <TIM_TI1_SetConfig+0x66>
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	4a21      	ldr	r2, [pc, #132]	@ (8005bcc <TIM_TI1_SetConfig+0xe0>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d003      	beq.n	8005b52 <TIM_TI1_SetConfig+0x66>
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	4a20      	ldr	r2, [pc, #128]	@ (8005bd0 <TIM_TI1_SetConfig+0xe4>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d101      	bne.n	8005b56 <TIM_TI1_SetConfig+0x6a>
 8005b52:	2301      	movs	r3, #1
 8005b54:	e000      	b.n	8005b58 <TIM_TI1_SetConfig+0x6c>
 8005b56:	2300      	movs	r3, #0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d008      	beq.n	8005b6e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	f023 0303 	bic.w	r3, r3, #3
 8005b62:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005b64:	697a      	ldr	r2, [r7, #20]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	617b      	str	r3, [r7, #20]
 8005b6c:	e003      	b.n	8005b76 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f043 0301 	orr.w	r3, r3, #1
 8005b74:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	011b      	lsls	r3, r3, #4
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	697a      	ldr	r2, [r7, #20]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	f023 030a 	bic.w	r3, r3, #10
 8005b90:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	f003 030a 	and.w	r3, r3, #10
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	697a      	ldr	r2, [r7, #20]
 8005ba2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	693a      	ldr	r2, [r7, #16]
 8005ba8:	621a      	str	r2, [r3, #32]
}
 8005baa:	bf00      	nop
 8005bac:	371c      	adds	r7, #28
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop
 8005bb8:	40010000 	.word	0x40010000
 8005bbc:	40000400 	.word	0x40000400
 8005bc0:	40000800 	.word	0x40000800
 8005bc4:	40000c00 	.word	0x40000c00
 8005bc8:	40010400 	.word	0x40010400
 8005bcc:	40014000 	.word	0x40014000
 8005bd0:	40001800 	.word	0x40001800

08005bd4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b087      	sub	sp, #28
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	607a      	str	r2, [r7, #4]
 8005be0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6a1b      	ldr	r3, [r3, #32]
 8005be6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6a1b      	ldr	r3, [r3, #32]
 8005bec:	f023 0210 	bic.w	r2, r3, #16
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	699b      	ldr	r3, [r3, #24]
 8005bf8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	021b      	lsls	r3, r3, #8
 8005c06:	693a      	ldr	r2, [r7, #16]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	031b      	lsls	r3, r3, #12
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	693a      	ldr	r2, [r7, #16]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005c26:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	011b      	lsls	r3, r3, #4
 8005c2c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005c30:	697a      	ldr	r2, [r7, #20]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	693a      	ldr	r2, [r7, #16]
 8005c3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	621a      	str	r2, [r3, #32]
}
 8005c42:	bf00      	nop
 8005c44:	371c      	adds	r7, #28
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b087      	sub	sp, #28
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	60f8      	str	r0, [r7, #12]
 8005c56:	60b9      	str	r1, [r7, #8]
 8005c58:	607a      	str	r2, [r7, #4]
 8005c5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6a1b      	ldr	r3, [r3, #32]
 8005c60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f023 0303 	bic.w	r3, r3, #3
 8005c7a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c8a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	011b      	lsls	r3, r3, #4
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005c9e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	021b      	lsls	r3, r3, #8
 8005ca4:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005ca8:	697a      	ldr	r2, [r7, #20]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	621a      	str	r2, [r3, #32]
}
 8005cba:	bf00      	nop
 8005cbc:	371c      	adds	r7, #28
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr

08005cc6 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b087      	sub	sp, #28
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	60f8      	str	r0, [r7, #12]
 8005cce:	60b9      	str	r1, [r7, #8]
 8005cd0:	607a      	str	r2, [r7, #4]
 8005cd2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cf2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	021b      	lsls	r3, r3, #8
 8005cf8:	693a      	ldr	r2, [r7, #16]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d04:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	031b      	lsls	r3, r3, #12
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	693a      	ldr	r2, [r7, #16]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005d18:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	031b      	lsls	r3, r3, #12
 8005d1e:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005d22:	697a      	ldr	r2, [r7, #20]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	693a      	ldr	r2, [r7, #16]
 8005d2c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	621a      	str	r2, [r3, #32]
}
 8005d34:	bf00      	nop
 8005d36:	371c      	adds	r7, #28
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b087      	sub	sp, #28
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	60f8      	str	r0, [r7, #12]
 8005d48:	60b9      	str	r1, [r7, #8]
 8005d4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	f003 031f 	and.w	r3, r3, #31
 8005d52:	2201      	movs	r2, #1
 8005d54:	fa02 f303 	lsl.w	r3, r2, r3
 8005d58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6a1a      	ldr	r2, [r3, #32]
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	43db      	mvns	r3, r3
 8005d62:	401a      	ands	r2, r3
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6a1a      	ldr	r2, [r3, #32]
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	f003 031f 	and.w	r3, r3, #31
 8005d72:	6879      	ldr	r1, [r7, #4]
 8005d74:	fa01 f303 	lsl.w	r3, r1, r3
 8005d78:	431a      	orrs	r2, r3
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	621a      	str	r2, [r3, #32]
}
 8005d7e:	bf00      	nop
 8005d80:	371c      	adds	r7, #28
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr

08005d8a <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d8a:	b480      	push	{r7}
 8005d8c:	b083      	sub	sp, #12
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d92:	bf00      	nop
 8005d94:	370c      	adds	r7, #12
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr

08005d9e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d9e:	b480      	push	{r7}
 8005da0:	b083      	sub	sp, #12
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005da6:	bf00      	nop
 8005da8:	370c      	adds	r7, #12
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr

08005db2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005db2:	b580      	push	{r7, lr}
 8005db4:	b082      	sub	sp, #8
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d101      	bne.n	8005dc4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e042      	b.n	8005e4a <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d106      	bne.n	8005dde <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f7fc fbe7 	bl	80025ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2224      	movs	r2, #36	@ 0x24
 8005de2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68da      	ldr	r2, [r3, #12]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005df4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f000 f972 	bl	80060e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	691a      	ldr	r2, [r3, #16]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e0a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	695a      	ldr	r2, [r3, #20]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e1a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68da      	ldr	r2, [r3, #12]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e2a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2220      	movs	r2, #32
 8005e36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2220      	movs	r2, #32
 8005e3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005e48:	2300      	movs	r3, #0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3708      	adds	r7, #8
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e52:	b580      	push	{r7, lr}
 8005e54:	b08a      	sub	sp, #40	@ 0x28
 8005e56:	af02      	add	r7, sp, #8
 8005e58:	60f8      	str	r0, [r7, #12]
 8005e5a:	60b9      	str	r1, [r7, #8]
 8005e5c:	603b      	str	r3, [r7, #0]
 8005e5e:	4613      	mov	r3, r2
 8005e60:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e62:	2300      	movs	r3, #0
 8005e64:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	2b20      	cmp	r3, #32
 8005e70:	d175      	bne.n	8005f5e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d002      	beq.n	8005e7e <HAL_UART_Transmit+0x2c>
 8005e78:	88fb      	ldrh	r3, [r7, #6]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e06e      	b.n	8005f60 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2200      	movs	r2, #0
 8005e86:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2221      	movs	r2, #33	@ 0x21
 8005e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e90:	f7fc fdbe 	bl	8002a10 <HAL_GetTick>
 8005e94:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	88fa      	ldrh	r2, [r7, #6]
 8005e9a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	88fa      	ldrh	r2, [r7, #6]
 8005ea0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eaa:	d108      	bne.n	8005ebe <HAL_UART_Transmit+0x6c>
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	691b      	ldr	r3, [r3, #16]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d104      	bne.n	8005ebe <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	61bb      	str	r3, [r7, #24]
 8005ebc:	e003      	b.n	8005ec6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ec6:	e02e      	b.n	8005f26 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	9300      	str	r3, [sp, #0]
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	2180      	movs	r1, #128	@ 0x80
 8005ed2:	68f8      	ldr	r0, [r7, #12]
 8005ed4:	f000 f848 	bl	8005f68 <UART_WaitOnFlagUntilTimeout>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d005      	beq.n	8005eea <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2220      	movs	r2, #32
 8005ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e03a      	b.n	8005f60 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005eea:	69fb      	ldr	r3, [r7, #28]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d10b      	bne.n	8005f08 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ef0:	69bb      	ldr	r3, [r7, #24]
 8005ef2:	881b      	ldrh	r3, [r3, #0]
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005efe:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	3302      	adds	r3, #2
 8005f04:	61bb      	str	r3, [r7, #24]
 8005f06:	e007      	b.n	8005f18 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	781a      	ldrb	r2, [r3, #0]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	3301      	adds	r3, #1
 8005f16:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	b29a      	uxth	r2, r3
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d1cb      	bne.n	8005ec8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	9300      	str	r3, [sp, #0]
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	2200      	movs	r2, #0
 8005f38:	2140      	movs	r1, #64	@ 0x40
 8005f3a:	68f8      	ldr	r0, [r7, #12]
 8005f3c:	f000 f814 	bl	8005f68 <UART_WaitOnFlagUntilTimeout>
 8005f40:	4603      	mov	r3, r0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d005      	beq.n	8005f52 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2220      	movs	r2, #32
 8005f4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e006      	b.n	8005f60 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2220      	movs	r2, #32
 8005f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	e000      	b.n	8005f60 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005f5e:	2302      	movs	r3, #2
  }
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3720      	adds	r7, #32
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b086      	sub	sp, #24
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	603b      	str	r3, [r7, #0]
 8005f74:	4613      	mov	r3, r2
 8005f76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f78:	e03b      	b.n	8005ff2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f7a:	6a3b      	ldr	r3, [r7, #32]
 8005f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f80:	d037      	beq.n	8005ff2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f82:	f7fc fd45 	bl	8002a10 <HAL_GetTick>
 8005f86:	4602      	mov	r2, r0
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	6a3a      	ldr	r2, [r7, #32]
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d302      	bcc.n	8005f98 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f92:	6a3b      	ldr	r3, [r7, #32]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d101      	bne.n	8005f9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f98:	2303      	movs	r3, #3
 8005f9a:	e03a      	b.n	8006012 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	f003 0304 	and.w	r3, r3, #4
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d023      	beq.n	8005ff2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	2b80      	cmp	r3, #128	@ 0x80
 8005fae:	d020      	beq.n	8005ff2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	2b40      	cmp	r3, #64	@ 0x40
 8005fb4:	d01d      	beq.n	8005ff2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0308 	and.w	r3, r3, #8
 8005fc0:	2b08      	cmp	r3, #8
 8005fc2:	d116      	bne.n	8005ff2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	617b      	str	r3, [r7, #20]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	617b      	str	r3, [r7, #20]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	617b      	str	r3, [r7, #20]
 8005fd8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fda:	68f8      	ldr	r0, [r7, #12]
 8005fdc:	f000 f81d 	bl	800601a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2208      	movs	r2, #8
 8005fe4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e00f      	b.n	8006012 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	4013      	ands	r3, r2
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	bf0c      	ite	eq
 8006002:	2301      	moveq	r3, #1
 8006004:	2300      	movne	r3, #0
 8006006:	b2db      	uxtb	r3, r3
 8006008:	461a      	mov	r2, r3
 800600a:	79fb      	ldrb	r3, [r7, #7]
 800600c:	429a      	cmp	r2, r3
 800600e:	d0b4      	beq.n	8005f7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3718      	adds	r7, #24
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}

0800601a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800601a:	b480      	push	{r7}
 800601c:	b095      	sub	sp, #84	@ 0x54
 800601e:	af00      	add	r7, sp, #0
 8006020:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	330c      	adds	r3, #12
 8006028:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800602c:	e853 3f00 	ldrex	r3, [r3]
 8006030:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006034:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006038:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	330c      	adds	r3, #12
 8006040:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006042:	643a      	str	r2, [r7, #64]	@ 0x40
 8006044:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006046:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006048:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800604a:	e841 2300 	strex	r3, r2, [r1]
 800604e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1e5      	bne.n	8006022 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	3314      	adds	r3, #20
 800605c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800605e:	6a3b      	ldr	r3, [r7, #32]
 8006060:	e853 3f00 	ldrex	r3, [r3]
 8006064:	61fb      	str	r3, [r7, #28]
   return(result);
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	f023 0301 	bic.w	r3, r3, #1
 800606c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	3314      	adds	r3, #20
 8006074:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006076:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006078:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800607a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800607c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800607e:	e841 2300 	strex	r3, r2, [r1]
 8006082:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006086:	2b00      	cmp	r3, #0
 8006088:	d1e5      	bne.n	8006056 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800608e:	2b01      	cmp	r3, #1
 8006090:	d119      	bne.n	80060c6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	330c      	adds	r3, #12
 8006098:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	e853 3f00 	ldrex	r3, [r3]
 80060a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	f023 0310 	bic.w	r3, r3, #16
 80060a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	330c      	adds	r3, #12
 80060b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060b2:	61ba      	str	r2, [r7, #24]
 80060b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b6:	6979      	ldr	r1, [r7, #20]
 80060b8:	69ba      	ldr	r2, [r7, #24]
 80060ba:	e841 2300 	strex	r3, r2, [r1]
 80060be:	613b      	str	r3, [r7, #16]
   return(result);
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d1e5      	bne.n	8006092 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2220      	movs	r2, #32
 80060ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80060d4:	bf00      	nop
 80060d6:	3754      	adds	r7, #84	@ 0x54
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060e4:	b0c0      	sub	sp, #256	@ 0x100
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80060f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060fc:	68d9      	ldr	r1, [r3, #12]
 80060fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	ea40 0301 	orr.w	r3, r0, r1
 8006108:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800610a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800610e:	689a      	ldr	r2, [r3, #8]
 8006110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006114:	691b      	ldr	r3, [r3, #16]
 8006116:	431a      	orrs	r2, r3
 8006118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800611c:	695b      	ldr	r3, [r3, #20]
 800611e:	431a      	orrs	r2, r3
 8006120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006124:	69db      	ldr	r3, [r3, #28]
 8006126:	4313      	orrs	r3, r2
 8006128:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800612c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68db      	ldr	r3, [r3, #12]
 8006134:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006138:	f021 010c 	bic.w	r1, r1, #12
 800613c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006146:	430b      	orrs	r3, r1
 8006148:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800614a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	695b      	ldr	r3, [r3, #20]
 8006152:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800615a:	6999      	ldr	r1, [r3, #24]
 800615c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	ea40 0301 	orr.w	r3, r0, r1
 8006166:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	4b8f      	ldr	r3, [pc, #572]	@ (80063ac <UART_SetConfig+0x2cc>)
 8006170:	429a      	cmp	r2, r3
 8006172:	d005      	beq.n	8006180 <UART_SetConfig+0xa0>
 8006174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	4b8d      	ldr	r3, [pc, #564]	@ (80063b0 <UART_SetConfig+0x2d0>)
 800617c:	429a      	cmp	r2, r3
 800617e:	d104      	bne.n	800618a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006180:	f7fe fdae 	bl	8004ce0 <HAL_RCC_GetPCLK2Freq>
 8006184:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006188:	e003      	b.n	8006192 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800618a:	f7fe fd95 	bl	8004cb8 <HAL_RCC_GetPCLK1Freq>
 800618e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006196:	69db      	ldr	r3, [r3, #28]
 8006198:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800619c:	f040 810c 	bne.w	80063b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80061a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061a4:	2200      	movs	r2, #0
 80061a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80061aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80061ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80061b2:	4622      	mov	r2, r4
 80061b4:	462b      	mov	r3, r5
 80061b6:	1891      	adds	r1, r2, r2
 80061b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80061ba:	415b      	adcs	r3, r3
 80061bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80061be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80061c2:	4621      	mov	r1, r4
 80061c4:	eb12 0801 	adds.w	r8, r2, r1
 80061c8:	4629      	mov	r1, r5
 80061ca:	eb43 0901 	adc.w	r9, r3, r1
 80061ce:	f04f 0200 	mov.w	r2, #0
 80061d2:	f04f 0300 	mov.w	r3, #0
 80061d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80061da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80061de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061e2:	4690      	mov	r8, r2
 80061e4:	4699      	mov	r9, r3
 80061e6:	4623      	mov	r3, r4
 80061e8:	eb18 0303 	adds.w	r3, r8, r3
 80061ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80061f0:	462b      	mov	r3, r5
 80061f2:	eb49 0303 	adc.w	r3, r9, r3
 80061f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80061fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006206:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800620a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800620e:	460b      	mov	r3, r1
 8006210:	18db      	adds	r3, r3, r3
 8006212:	653b      	str	r3, [r7, #80]	@ 0x50
 8006214:	4613      	mov	r3, r2
 8006216:	eb42 0303 	adc.w	r3, r2, r3
 800621a:	657b      	str	r3, [r7, #84]	@ 0x54
 800621c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006220:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006224:	f7fa fd50 	bl	8000cc8 <__aeabi_uldivmod>
 8006228:	4602      	mov	r2, r0
 800622a:	460b      	mov	r3, r1
 800622c:	4b61      	ldr	r3, [pc, #388]	@ (80063b4 <UART_SetConfig+0x2d4>)
 800622e:	fba3 2302 	umull	r2, r3, r3, r2
 8006232:	095b      	lsrs	r3, r3, #5
 8006234:	011c      	lsls	r4, r3, #4
 8006236:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800623a:	2200      	movs	r2, #0
 800623c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006240:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006244:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006248:	4642      	mov	r2, r8
 800624a:	464b      	mov	r3, r9
 800624c:	1891      	adds	r1, r2, r2
 800624e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006250:	415b      	adcs	r3, r3
 8006252:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006254:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006258:	4641      	mov	r1, r8
 800625a:	eb12 0a01 	adds.w	sl, r2, r1
 800625e:	4649      	mov	r1, r9
 8006260:	eb43 0b01 	adc.w	fp, r3, r1
 8006264:	f04f 0200 	mov.w	r2, #0
 8006268:	f04f 0300 	mov.w	r3, #0
 800626c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006270:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006274:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006278:	4692      	mov	sl, r2
 800627a:	469b      	mov	fp, r3
 800627c:	4643      	mov	r3, r8
 800627e:	eb1a 0303 	adds.w	r3, sl, r3
 8006282:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006286:	464b      	mov	r3, r9
 8006288:	eb4b 0303 	adc.w	r3, fp, r3
 800628c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800629c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80062a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80062a4:	460b      	mov	r3, r1
 80062a6:	18db      	adds	r3, r3, r3
 80062a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80062aa:	4613      	mov	r3, r2
 80062ac:	eb42 0303 	adc.w	r3, r2, r3
 80062b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80062b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80062b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80062ba:	f7fa fd05 	bl	8000cc8 <__aeabi_uldivmod>
 80062be:	4602      	mov	r2, r0
 80062c0:	460b      	mov	r3, r1
 80062c2:	4611      	mov	r1, r2
 80062c4:	4b3b      	ldr	r3, [pc, #236]	@ (80063b4 <UART_SetConfig+0x2d4>)
 80062c6:	fba3 2301 	umull	r2, r3, r3, r1
 80062ca:	095b      	lsrs	r3, r3, #5
 80062cc:	2264      	movs	r2, #100	@ 0x64
 80062ce:	fb02 f303 	mul.w	r3, r2, r3
 80062d2:	1acb      	subs	r3, r1, r3
 80062d4:	00db      	lsls	r3, r3, #3
 80062d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80062da:	4b36      	ldr	r3, [pc, #216]	@ (80063b4 <UART_SetConfig+0x2d4>)
 80062dc:	fba3 2302 	umull	r2, r3, r3, r2
 80062e0:	095b      	lsrs	r3, r3, #5
 80062e2:	005b      	lsls	r3, r3, #1
 80062e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80062e8:	441c      	add	r4, r3
 80062ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062ee:	2200      	movs	r2, #0
 80062f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80062f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80062f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80062fc:	4642      	mov	r2, r8
 80062fe:	464b      	mov	r3, r9
 8006300:	1891      	adds	r1, r2, r2
 8006302:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006304:	415b      	adcs	r3, r3
 8006306:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006308:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800630c:	4641      	mov	r1, r8
 800630e:	1851      	adds	r1, r2, r1
 8006310:	6339      	str	r1, [r7, #48]	@ 0x30
 8006312:	4649      	mov	r1, r9
 8006314:	414b      	adcs	r3, r1
 8006316:	637b      	str	r3, [r7, #52]	@ 0x34
 8006318:	f04f 0200 	mov.w	r2, #0
 800631c:	f04f 0300 	mov.w	r3, #0
 8006320:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006324:	4659      	mov	r1, fp
 8006326:	00cb      	lsls	r3, r1, #3
 8006328:	4651      	mov	r1, sl
 800632a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800632e:	4651      	mov	r1, sl
 8006330:	00ca      	lsls	r2, r1, #3
 8006332:	4610      	mov	r0, r2
 8006334:	4619      	mov	r1, r3
 8006336:	4603      	mov	r3, r0
 8006338:	4642      	mov	r2, r8
 800633a:	189b      	adds	r3, r3, r2
 800633c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006340:	464b      	mov	r3, r9
 8006342:	460a      	mov	r2, r1
 8006344:	eb42 0303 	adc.w	r3, r2, r3
 8006348:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800634c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006358:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800635c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006360:	460b      	mov	r3, r1
 8006362:	18db      	adds	r3, r3, r3
 8006364:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006366:	4613      	mov	r3, r2
 8006368:	eb42 0303 	adc.w	r3, r2, r3
 800636c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800636e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006372:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006376:	f7fa fca7 	bl	8000cc8 <__aeabi_uldivmod>
 800637a:	4602      	mov	r2, r0
 800637c:	460b      	mov	r3, r1
 800637e:	4b0d      	ldr	r3, [pc, #52]	@ (80063b4 <UART_SetConfig+0x2d4>)
 8006380:	fba3 1302 	umull	r1, r3, r3, r2
 8006384:	095b      	lsrs	r3, r3, #5
 8006386:	2164      	movs	r1, #100	@ 0x64
 8006388:	fb01 f303 	mul.w	r3, r1, r3
 800638c:	1ad3      	subs	r3, r2, r3
 800638e:	00db      	lsls	r3, r3, #3
 8006390:	3332      	adds	r3, #50	@ 0x32
 8006392:	4a08      	ldr	r2, [pc, #32]	@ (80063b4 <UART_SetConfig+0x2d4>)
 8006394:	fba2 2303 	umull	r2, r3, r2, r3
 8006398:	095b      	lsrs	r3, r3, #5
 800639a:	f003 0207 	and.w	r2, r3, #7
 800639e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4422      	add	r2, r4
 80063a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80063a8:	e106      	b.n	80065b8 <UART_SetConfig+0x4d8>
 80063aa:	bf00      	nop
 80063ac:	40011000 	.word	0x40011000
 80063b0:	40011400 	.word	0x40011400
 80063b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063bc:	2200      	movs	r2, #0
 80063be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80063c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80063c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80063ca:	4642      	mov	r2, r8
 80063cc:	464b      	mov	r3, r9
 80063ce:	1891      	adds	r1, r2, r2
 80063d0:	6239      	str	r1, [r7, #32]
 80063d2:	415b      	adcs	r3, r3
 80063d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80063d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80063da:	4641      	mov	r1, r8
 80063dc:	1854      	adds	r4, r2, r1
 80063de:	4649      	mov	r1, r9
 80063e0:	eb43 0501 	adc.w	r5, r3, r1
 80063e4:	f04f 0200 	mov.w	r2, #0
 80063e8:	f04f 0300 	mov.w	r3, #0
 80063ec:	00eb      	lsls	r3, r5, #3
 80063ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80063f2:	00e2      	lsls	r2, r4, #3
 80063f4:	4614      	mov	r4, r2
 80063f6:	461d      	mov	r5, r3
 80063f8:	4643      	mov	r3, r8
 80063fa:	18e3      	adds	r3, r4, r3
 80063fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006400:	464b      	mov	r3, r9
 8006402:	eb45 0303 	adc.w	r3, r5, r3
 8006406:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800640a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006416:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800641a:	f04f 0200 	mov.w	r2, #0
 800641e:	f04f 0300 	mov.w	r3, #0
 8006422:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006426:	4629      	mov	r1, r5
 8006428:	008b      	lsls	r3, r1, #2
 800642a:	4621      	mov	r1, r4
 800642c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006430:	4621      	mov	r1, r4
 8006432:	008a      	lsls	r2, r1, #2
 8006434:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006438:	f7fa fc46 	bl	8000cc8 <__aeabi_uldivmod>
 800643c:	4602      	mov	r2, r0
 800643e:	460b      	mov	r3, r1
 8006440:	4b60      	ldr	r3, [pc, #384]	@ (80065c4 <UART_SetConfig+0x4e4>)
 8006442:	fba3 2302 	umull	r2, r3, r3, r2
 8006446:	095b      	lsrs	r3, r3, #5
 8006448:	011c      	lsls	r4, r3, #4
 800644a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800644e:	2200      	movs	r2, #0
 8006450:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006454:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006458:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800645c:	4642      	mov	r2, r8
 800645e:	464b      	mov	r3, r9
 8006460:	1891      	adds	r1, r2, r2
 8006462:	61b9      	str	r1, [r7, #24]
 8006464:	415b      	adcs	r3, r3
 8006466:	61fb      	str	r3, [r7, #28]
 8006468:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800646c:	4641      	mov	r1, r8
 800646e:	1851      	adds	r1, r2, r1
 8006470:	6139      	str	r1, [r7, #16]
 8006472:	4649      	mov	r1, r9
 8006474:	414b      	adcs	r3, r1
 8006476:	617b      	str	r3, [r7, #20]
 8006478:	f04f 0200 	mov.w	r2, #0
 800647c:	f04f 0300 	mov.w	r3, #0
 8006480:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006484:	4659      	mov	r1, fp
 8006486:	00cb      	lsls	r3, r1, #3
 8006488:	4651      	mov	r1, sl
 800648a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800648e:	4651      	mov	r1, sl
 8006490:	00ca      	lsls	r2, r1, #3
 8006492:	4610      	mov	r0, r2
 8006494:	4619      	mov	r1, r3
 8006496:	4603      	mov	r3, r0
 8006498:	4642      	mov	r2, r8
 800649a:	189b      	adds	r3, r3, r2
 800649c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80064a0:	464b      	mov	r3, r9
 80064a2:	460a      	mov	r2, r1
 80064a4:	eb42 0303 	adc.w	r3, r2, r3
 80064a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80064ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80064b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80064b8:	f04f 0200 	mov.w	r2, #0
 80064bc:	f04f 0300 	mov.w	r3, #0
 80064c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80064c4:	4649      	mov	r1, r9
 80064c6:	008b      	lsls	r3, r1, #2
 80064c8:	4641      	mov	r1, r8
 80064ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064ce:	4641      	mov	r1, r8
 80064d0:	008a      	lsls	r2, r1, #2
 80064d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80064d6:	f7fa fbf7 	bl	8000cc8 <__aeabi_uldivmod>
 80064da:	4602      	mov	r2, r0
 80064dc:	460b      	mov	r3, r1
 80064de:	4611      	mov	r1, r2
 80064e0:	4b38      	ldr	r3, [pc, #224]	@ (80065c4 <UART_SetConfig+0x4e4>)
 80064e2:	fba3 2301 	umull	r2, r3, r3, r1
 80064e6:	095b      	lsrs	r3, r3, #5
 80064e8:	2264      	movs	r2, #100	@ 0x64
 80064ea:	fb02 f303 	mul.w	r3, r2, r3
 80064ee:	1acb      	subs	r3, r1, r3
 80064f0:	011b      	lsls	r3, r3, #4
 80064f2:	3332      	adds	r3, #50	@ 0x32
 80064f4:	4a33      	ldr	r2, [pc, #204]	@ (80065c4 <UART_SetConfig+0x4e4>)
 80064f6:	fba2 2303 	umull	r2, r3, r2, r3
 80064fa:	095b      	lsrs	r3, r3, #5
 80064fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006500:	441c      	add	r4, r3
 8006502:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006506:	2200      	movs	r2, #0
 8006508:	673b      	str	r3, [r7, #112]	@ 0x70
 800650a:	677a      	str	r2, [r7, #116]	@ 0x74
 800650c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006510:	4642      	mov	r2, r8
 8006512:	464b      	mov	r3, r9
 8006514:	1891      	adds	r1, r2, r2
 8006516:	60b9      	str	r1, [r7, #8]
 8006518:	415b      	adcs	r3, r3
 800651a:	60fb      	str	r3, [r7, #12]
 800651c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006520:	4641      	mov	r1, r8
 8006522:	1851      	adds	r1, r2, r1
 8006524:	6039      	str	r1, [r7, #0]
 8006526:	4649      	mov	r1, r9
 8006528:	414b      	adcs	r3, r1
 800652a:	607b      	str	r3, [r7, #4]
 800652c:	f04f 0200 	mov.w	r2, #0
 8006530:	f04f 0300 	mov.w	r3, #0
 8006534:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006538:	4659      	mov	r1, fp
 800653a:	00cb      	lsls	r3, r1, #3
 800653c:	4651      	mov	r1, sl
 800653e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006542:	4651      	mov	r1, sl
 8006544:	00ca      	lsls	r2, r1, #3
 8006546:	4610      	mov	r0, r2
 8006548:	4619      	mov	r1, r3
 800654a:	4603      	mov	r3, r0
 800654c:	4642      	mov	r2, r8
 800654e:	189b      	adds	r3, r3, r2
 8006550:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006552:	464b      	mov	r3, r9
 8006554:	460a      	mov	r2, r1
 8006556:	eb42 0303 	adc.w	r3, r2, r3
 800655a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800655c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	2200      	movs	r2, #0
 8006564:	663b      	str	r3, [r7, #96]	@ 0x60
 8006566:	667a      	str	r2, [r7, #100]	@ 0x64
 8006568:	f04f 0200 	mov.w	r2, #0
 800656c:	f04f 0300 	mov.w	r3, #0
 8006570:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006574:	4649      	mov	r1, r9
 8006576:	008b      	lsls	r3, r1, #2
 8006578:	4641      	mov	r1, r8
 800657a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800657e:	4641      	mov	r1, r8
 8006580:	008a      	lsls	r2, r1, #2
 8006582:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006586:	f7fa fb9f 	bl	8000cc8 <__aeabi_uldivmod>
 800658a:	4602      	mov	r2, r0
 800658c:	460b      	mov	r3, r1
 800658e:	4b0d      	ldr	r3, [pc, #52]	@ (80065c4 <UART_SetConfig+0x4e4>)
 8006590:	fba3 1302 	umull	r1, r3, r3, r2
 8006594:	095b      	lsrs	r3, r3, #5
 8006596:	2164      	movs	r1, #100	@ 0x64
 8006598:	fb01 f303 	mul.w	r3, r1, r3
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	011b      	lsls	r3, r3, #4
 80065a0:	3332      	adds	r3, #50	@ 0x32
 80065a2:	4a08      	ldr	r2, [pc, #32]	@ (80065c4 <UART_SetConfig+0x4e4>)
 80065a4:	fba2 2303 	umull	r2, r3, r2, r3
 80065a8:	095b      	lsrs	r3, r3, #5
 80065aa:	f003 020f 	and.w	r2, r3, #15
 80065ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4422      	add	r2, r4
 80065b6:	609a      	str	r2, [r3, #8]
}
 80065b8:	bf00      	nop
 80065ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80065be:	46bd      	mov	sp, r7
 80065c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065c4:	51eb851f 	.word	0x51eb851f

080065c8 <__cvt>:
 80065c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065cc:	ec57 6b10 	vmov	r6, r7, d0
 80065d0:	2f00      	cmp	r7, #0
 80065d2:	460c      	mov	r4, r1
 80065d4:	4619      	mov	r1, r3
 80065d6:	463b      	mov	r3, r7
 80065d8:	bfbb      	ittet	lt
 80065da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80065de:	461f      	movlt	r7, r3
 80065e0:	2300      	movge	r3, #0
 80065e2:	232d      	movlt	r3, #45	@ 0x2d
 80065e4:	700b      	strb	r3, [r1, #0]
 80065e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80065ec:	4691      	mov	r9, r2
 80065ee:	f023 0820 	bic.w	r8, r3, #32
 80065f2:	bfbc      	itt	lt
 80065f4:	4632      	movlt	r2, r6
 80065f6:	4616      	movlt	r6, r2
 80065f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80065fc:	d005      	beq.n	800660a <__cvt+0x42>
 80065fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006602:	d100      	bne.n	8006606 <__cvt+0x3e>
 8006604:	3401      	adds	r4, #1
 8006606:	2102      	movs	r1, #2
 8006608:	e000      	b.n	800660c <__cvt+0x44>
 800660a:	2103      	movs	r1, #3
 800660c:	ab03      	add	r3, sp, #12
 800660e:	9301      	str	r3, [sp, #4]
 8006610:	ab02      	add	r3, sp, #8
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	ec47 6b10 	vmov	d0, r6, r7
 8006618:	4653      	mov	r3, sl
 800661a:	4622      	mov	r2, r4
 800661c:	f001 f880 	bl	8007720 <_dtoa_r>
 8006620:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006624:	4605      	mov	r5, r0
 8006626:	d119      	bne.n	800665c <__cvt+0x94>
 8006628:	f019 0f01 	tst.w	r9, #1
 800662c:	d00e      	beq.n	800664c <__cvt+0x84>
 800662e:	eb00 0904 	add.w	r9, r0, r4
 8006632:	2200      	movs	r2, #0
 8006634:	2300      	movs	r3, #0
 8006636:	4630      	mov	r0, r6
 8006638:	4639      	mov	r1, r7
 800663a:	f7fa fa65 	bl	8000b08 <__aeabi_dcmpeq>
 800663e:	b108      	cbz	r0, 8006644 <__cvt+0x7c>
 8006640:	f8cd 900c 	str.w	r9, [sp, #12]
 8006644:	2230      	movs	r2, #48	@ 0x30
 8006646:	9b03      	ldr	r3, [sp, #12]
 8006648:	454b      	cmp	r3, r9
 800664a:	d31e      	bcc.n	800668a <__cvt+0xc2>
 800664c:	9b03      	ldr	r3, [sp, #12]
 800664e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006650:	1b5b      	subs	r3, r3, r5
 8006652:	4628      	mov	r0, r5
 8006654:	6013      	str	r3, [r2, #0]
 8006656:	b004      	add	sp, #16
 8006658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800665c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006660:	eb00 0904 	add.w	r9, r0, r4
 8006664:	d1e5      	bne.n	8006632 <__cvt+0x6a>
 8006666:	7803      	ldrb	r3, [r0, #0]
 8006668:	2b30      	cmp	r3, #48	@ 0x30
 800666a:	d10a      	bne.n	8006682 <__cvt+0xba>
 800666c:	2200      	movs	r2, #0
 800666e:	2300      	movs	r3, #0
 8006670:	4630      	mov	r0, r6
 8006672:	4639      	mov	r1, r7
 8006674:	f7fa fa48 	bl	8000b08 <__aeabi_dcmpeq>
 8006678:	b918      	cbnz	r0, 8006682 <__cvt+0xba>
 800667a:	f1c4 0401 	rsb	r4, r4, #1
 800667e:	f8ca 4000 	str.w	r4, [sl]
 8006682:	f8da 3000 	ldr.w	r3, [sl]
 8006686:	4499      	add	r9, r3
 8006688:	e7d3      	b.n	8006632 <__cvt+0x6a>
 800668a:	1c59      	adds	r1, r3, #1
 800668c:	9103      	str	r1, [sp, #12]
 800668e:	701a      	strb	r2, [r3, #0]
 8006690:	e7d9      	b.n	8006646 <__cvt+0x7e>

08006692 <__exponent>:
 8006692:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006694:	2900      	cmp	r1, #0
 8006696:	bfba      	itte	lt
 8006698:	4249      	neglt	r1, r1
 800669a:	232d      	movlt	r3, #45	@ 0x2d
 800669c:	232b      	movge	r3, #43	@ 0x2b
 800669e:	2909      	cmp	r1, #9
 80066a0:	7002      	strb	r2, [r0, #0]
 80066a2:	7043      	strb	r3, [r0, #1]
 80066a4:	dd29      	ble.n	80066fa <__exponent+0x68>
 80066a6:	f10d 0307 	add.w	r3, sp, #7
 80066aa:	461d      	mov	r5, r3
 80066ac:	270a      	movs	r7, #10
 80066ae:	461a      	mov	r2, r3
 80066b0:	fbb1 f6f7 	udiv	r6, r1, r7
 80066b4:	fb07 1416 	mls	r4, r7, r6, r1
 80066b8:	3430      	adds	r4, #48	@ 0x30
 80066ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 80066be:	460c      	mov	r4, r1
 80066c0:	2c63      	cmp	r4, #99	@ 0x63
 80066c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80066c6:	4631      	mov	r1, r6
 80066c8:	dcf1      	bgt.n	80066ae <__exponent+0x1c>
 80066ca:	3130      	adds	r1, #48	@ 0x30
 80066cc:	1e94      	subs	r4, r2, #2
 80066ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 80066d2:	1c41      	adds	r1, r0, #1
 80066d4:	4623      	mov	r3, r4
 80066d6:	42ab      	cmp	r3, r5
 80066d8:	d30a      	bcc.n	80066f0 <__exponent+0x5e>
 80066da:	f10d 0309 	add.w	r3, sp, #9
 80066de:	1a9b      	subs	r3, r3, r2
 80066e0:	42ac      	cmp	r4, r5
 80066e2:	bf88      	it	hi
 80066e4:	2300      	movhi	r3, #0
 80066e6:	3302      	adds	r3, #2
 80066e8:	4403      	add	r3, r0
 80066ea:	1a18      	subs	r0, r3, r0
 80066ec:	b003      	add	sp, #12
 80066ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80066f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80066f8:	e7ed      	b.n	80066d6 <__exponent+0x44>
 80066fa:	2330      	movs	r3, #48	@ 0x30
 80066fc:	3130      	adds	r1, #48	@ 0x30
 80066fe:	7083      	strb	r3, [r0, #2]
 8006700:	70c1      	strb	r1, [r0, #3]
 8006702:	1d03      	adds	r3, r0, #4
 8006704:	e7f1      	b.n	80066ea <__exponent+0x58>
	...

08006708 <_printf_float>:
 8006708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800670c:	b08d      	sub	sp, #52	@ 0x34
 800670e:	460c      	mov	r4, r1
 8006710:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006714:	4616      	mov	r6, r2
 8006716:	461f      	mov	r7, r3
 8006718:	4605      	mov	r5, r0
 800671a:	f000 fefb 	bl	8007514 <_localeconv_r>
 800671e:	6803      	ldr	r3, [r0, #0]
 8006720:	9304      	str	r3, [sp, #16]
 8006722:	4618      	mov	r0, r3
 8006724:	f7f9 fdc4 	bl	80002b0 <strlen>
 8006728:	2300      	movs	r3, #0
 800672a:	930a      	str	r3, [sp, #40]	@ 0x28
 800672c:	f8d8 3000 	ldr.w	r3, [r8]
 8006730:	9005      	str	r0, [sp, #20]
 8006732:	3307      	adds	r3, #7
 8006734:	f023 0307 	bic.w	r3, r3, #7
 8006738:	f103 0208 	add.w	r2, r3, #8
 800673c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006740:	f8d4 b000 	ldr.w	fp, [r4]
 8006744:	f8c8 2000 	str.w	r2, [r8]
 8006748:	e9d3 8900 	ldrd	r8, r9, [r3]
 800674c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006750:	9307      	str	r3, [sp, #28]
 8006752:	f8cd 8018 	str.w	r8, [sp, #24]
 8006756:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800675a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800675e:	4b9c      	ldr	r3, [pc, #624]	@ (80069d0 <_printf_float+0x2c8>)
 8006760:	f04f 32ff 	mov.w	r2, #4294967295
 8006764:	f7fa fa02 	bl	8000b6c <__aeabi_dcmpun>
 8006768:	bb70      	cbnz	r0, 80067c8 <_printf_float+0xc0>
 800676a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800676e:	4b98      	ldr	r3, [pc, #608]	@ (80069d0 <_printf_float+0x2c8>)
 8006770:	f04f 32ff 	mov.w	r2, #4294967295
 8006774:	f7fa f9dc 	bl	8000b30 <__aeabi_dcmple>
 8006778:	bb30      	cbnz	r0, 80067c8 <_printf_float+0xc0>
 800677a:	2200      	movs	r2, #0
 800677c:	2300      	movs	r3, #0
 800677e:	4640      	mov	r0, r8
 8006780:	4649      	mov	r1, r9
 8006782:	f7fa f9cb 	bl	8000b1c <__aeabi_dcmplt>
 8006786:	b110      	cbz	r0, 800678e <_printf_float+0x86>
 8006788:	232d      	movs	r3, #45	@ 0x2d
 800678a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800678e:	4a91      	ldr	r2, [pc, #580]	@ (80069d4 <_printf_float+0x2cc>)
 8006790:	4b91      	ldr	r3, [pc, #580]	@ (80069d8 <_printf_float+0x2d0>)
 8006792:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006796:	bf8c      	ite	hi
 8006798:	4690      	movhi	r8, r2
 800679a:	4698      	movls	r8, r3
 800679c:	2303      	movs	r3, #3
 800679e:	6123      	str	r3, [r4, #16]
 80067a0:	f02b 0304 	bic.w	r3, fp, #4
 80067a4:	6023      	str	r3, [r4, #0]
 80067a6:	f04f 0900 	mov.w	r9, #0
 80067aa:	9700      	str	r7, [sp, #0]
 80067ac:	4633      	mov	r3, r6
 80067ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 80067b0:	4621      	mov	r1, r4
 80067b2:	4628      	mov	r0, r5
 80067b4:	f000 f9d2 	bl	8006b5c <_printf_common>
 80067b8:	3001      	adds	r0, #1
 80067ba:	f040 808d 	bne.w	80068d8 <_printf_float+0x1d0>
 80067be:	f04f 30ff 	mov.w	r0, #4294967295
 80067c2:	b00d      	add	sp, #52	@ 0x34
 80067c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067c8:	4642      	mov	r2, r8
 80067ca:	464b      	mov	r3, r9
 80067cc:	4640      	mov	r0, r8
 80067ce:	4649      	mov	r1, r9
 80067d0:	f7fa f9cc 	bl	8000b6c <__aeabi_dcmpun>
 80067d4:	b140      	cbz	r0, 80067e8 <_printf_float+0xe0>
 80067d6:	464b      	mov	r3, r9
 80067d8:	2b00      	cmp	r3, #0
 80067da:	bfbc      	itt	lt
 80067dc:	232d      	movlt	r3, #45	@ 0x2d
 80067de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80067e2:	4a7e      	ldr	r2, [pc, #504]	@ (80069dc <_printf_float+0x2d4>)
 80067e4:	4b7e      	ldr	r3, [pc, #504]	@ (80069e0 <_printf_float+0x2d8>)
 80067e6:	e7d4      	b.n	8006792 <_printf_float+0x8a>
 80067e8:	6863      	ldr	r3, [r4, #4]
 80067ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80067ee:	9206      	str	r2, [sp, #24]
 80067f0:	1c5a      	adds	r2, r3, #1
 80067f2:	d13b      	bne.n	800686c <_printf_float+0x164>
 80067f4:	2306      	movs	r3, #6
 80067f6:	6063      	str	r3, [r4, #4]
 80067f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80067fc:	2300      	movs	r3, #0
 80067fe:	6022      	str	r2, [r4, #0]
 8006800:	9303      	str	r3, [sp, #12]
 8006802:	ab0a      	add	r3, sp, #40	@ 0x28
 8006804:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006808:	ab09      	add	r3, sp, #36	@ 0x24
 800680a:	9300      	str	r3, [sp, #0]
 800680c:	6861      	ldr	r1, [r4, #4]
 800680e:	ec49 8b10 	vmov	d0, r8, r9
 8006812:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006816:	4628      	mov	r0, r5
 8006818:	f7ff fed6 	bl	80065c8 <__cvt>
 800681c:	9b06      	ldr	r3, [sp, #24]
 800681e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006820:	2b47      	cmp	r3, #71	@ 0x47
 8006822:	4680      	mov	r8, r0
 8006824:	d129      	bne.n	800687a <_printf_float+0x172>
 8006826:	1cc8      	adds	r0, r1, #3
 8006828:	db02      	blt.n	8006830 <_printf_float+0x128>
 800682a:	6863      	ldr	r3, [r4, #4]
 800682c:	4299      	cmp	r1, r3
 800682e:	dd41      	ble.n	80068b4 <_printf_float+0x1ac>
 8006830:	f1aa 0a02 	sub.w	sl, sl, #2
 8006834:	fa5f fa8a 	uxtb.w	sl, sl
 8006838:	3901      	subs	r1, #1
 800683a:	4652      	mov	r2, sl
 800683c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006840:	9109      	str	r1, [sp, #36]	@ 0x24
 8006842:	f7ff ff26 	bl	8006692 <__exponent>
 8006846:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006848:	1813      	adds	r3, r2, r0
 800684a:	2a01      	cmp	r2, #1
 800684c:	4681      	mov	r9, r0
 800684e:	6123      	str	r3, [r4, #16]
 8006850:	dc02      	bgt.n	8006858 <_printf_float+0x150>
 8006852:	6822      	ldr	r2, [r4, #0]
 8006854:	07d2      	lsls	r2, r2, #31
 8006856:	d501      	bpl.n	800685c <_printf_float+0x154>
 8006858:	3301      	adds	r3, #1
 800685a:	6123      	str	r3, [r4, #16]
 800685c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006860:	2b00      	cmp	r3, #0
 8006862:	d0a2      	beq.n	80067aa <_printf_float+0xa2>
 8006864:	232d      	movs	r3, #45	@ 0x2d
 8006866:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800686a:	e79e      	b.n	80067aa <_printf_float+0xa2>
 800686c:	9a06      	ldr	r2, [sp, #24]
 800686e:	2a47      	cmp	r2, #71	@ 0x47
 8006870:	d1c2      	bne.n	80067f8 <_printf_float+0xf0>
 8006872:	2b00      	cmp	r3, #0
 8006874:	d1c0      	bne.n	80067f8 <_printf_float+0xf0>
 8006876:	2301      	movs	r3, #1
 8006878:	e7bd      	b.n	80067f6 <_printf_float+0xee>
 800687a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800687e:	d9db      	bls.n	8006838 <_printf_float+0x130>
 8006880:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006884:	d118      	bne.n	80068b8 <_printf_float+0x1b0>
 8006886:	2900      	cmp	r1, #0
 8006888:	6863      	ldr	r3, [r4, #4]
 800688a:	dd0b      	ble.n	80068a4 <_printf_float+0x19c>
 800688c:	6121      	str	r1, [r4, #16]
 800688e:	b913      	cbnz	r3, 8006896 <_printf_float+0x18e>
 8006890:	6822      	ldr	r2, [r4, #0]
 8006892:	07d0      	lsls	r0, r2, #31
 8006894:	d502      	bpl.n	800689c <_printf_float+0x194>
 8006896:	3301      	adds	r3, #1
 8006898:	440b      	add	r3, r1
 800689a:	6123      	str	r3, [r4, #16]
 800689c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800689e:	f04f 0900 	mov.w	r9, #0
 80068a2:	e7db      	b.n	800685c <_printf_float+0x154>
 80068a4:	b913      	cbnz	r3, 80068ac <_printf_float+0x1a4>
 80068a6:	6822      	ldr	r2, [r4, #0]
 80068a8:	07d2      	lsls	r2, r2, #31
 80068aa:	d501      	bpl.n	80068b0 <_printf_float+0x1a8>
 80068ac:	3302      	adds	r3, #2
 80068ae:	e7f4      	b.n	800689a <_printf_float+0x192>
 80068b0:	2301      	movs	r3, #1
 80068b2:	e7f2      	b.n	800689a <_printf_float+0x192>
 80068b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80068b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068ba:	4299      	cmp	r1, r3
 80068bc:	db05      	blt.n	80068ca <_printf_float+0x1c2>
 80068be:	6823      	ldr	r3, [r4, #0]
 80068c0:	6121      	str	r1, [r4, #16]
 80068c2:	07d8      	lsls	r0, r3, #31
 80068c4:	d5ea      	bpl.n	800689c <_printf_float+0x194>
 80068c6:	1c4b      	adds	r3, r1, #1
 80068c8:	e7e7      	b.n	800689a <_printf_float+0x192>
 80068ca:	2900      	cmp	r1, #0
 80068cc:	bfd4      	ite	le
 80068ce:	f1c1 0202 	rsble	r2, r1, #2
 80068d2:	2201      	movgt	r2, #1
 80068d4:	4413      	add	r3, r2
 80068d6:	e7e0      	b.n	800689a <_printf_float+0x192>
 80068d8:	6823      	ldr	r3, [r4, #0]
 80068da:	055a      	lsls	r2, r3, #21
 80068dc:	d407      	bmi.n	80068ee <_printf_float+0x1e6>
 80068de:	6923      	ldr	r3, [r4, #16]
 80068e0:	4642      	mov	r2, r8
 80068e2:	4631      	mov	r1, r6
 80068e4:	4628      	mov	r0, r5
 80068e6:	47b8      	blx	r7
 80068e8:	3001      	adds	r0, #1
 80068ea:	d12b      	bne.n	8006944 <_printf_float+0x23c>
 80068ec:	e767      	b.n	80067be <_printf_float+0xb6>
 80068ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80068f2:	f240 80dd 	bls.w	8006ab0 <_printf_float+0x3a8>
 80068f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80068fa:	2200      	movs	r2, #0
 80068fc:	2300      	movs	r3, #0
 80068fe:	f7fa f903 	bl	8000b08 <__aeabi_dcmpeq>
 8006902:	2800      	cmp	r0, #0
 8006904:	d033      	beq.n	800696e <_printf_float+0x266>
 8006906:	4a37      	ldr	r2, [pc, #220]	@ (80069e4 <_printf_float+0x2dc>)
 8006908:	2301      	movs	r3, #1
 800690a:	4631      	mov	r1, r6
 800690c:	4628      	mov	r0, r5
 800690e:	47b8      	blx	r7
 8006910:	3001      	adds	r0, #1
 8006912:	f43f af54 	beq.w	80067be <_printf_float+0xb6>
 8006916:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800691a:	4543      	cmp	r3, r8
 800691c:	db02      	blt.n	8006924 <_printf_float+0x21c>
 800691e:	6823      	ldr	r3, [r4, #0]
 8006920:	07d8      	lsls	r0, r3, #31
 8006922:	d50f      	bpl.n	8006944 <_printf_float+0x23c>
 8006924:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006928:	4631      	mov	r1, r6
 800692a:	4628      	mov	r0, r5
 800692c:	47b8      	blx	r7
 800692e:	3001      	adds	r0, #1
 8006930:	f43f af45 	beq.w	80067be <_printf_float+0xb6>
 8006934:	f04f 0900 	mov.w	r9, #0
 8006938:	f108 38ff 	add.w	r8, r8, #4294967295
 800693c:	f104 0a1a 	add.w	sl, r4, #26
 8006940:	45c8      	cmp	r8, r9
 8006942:	dc09      	bgt.n	8006958 <_printf_float+0x250>
 8006944:	6823      	ldr	r3, [r4, #0]
 8006946:	079b      	lsls	r3, r3, #30
 8006948:	f100 8103 	bmi.w	8006b52 <_printf_float+0x44a>
 800694c:	68e0      	ldr	r0, [r4, #12]
 800694e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006950:	4298      	cmp	r0, r3
 8006952:	bfb8      	it	lt
 8006954:	4618      	movlt	r0, r3
 8006956:	e734      	b.n	80067c2 <_printf_float+0xba>
 8006958:	2301      	movs	r3, #1
 800695a:	4652      	mov	r2, sl
 800695c:	4631      	mov	r1, r6
 800695e:	4628      	mov	r0, r5
 8006960:	47b8      	blx	r7
 8006962:	3001      	adds	r0, #1
 8006964:	f43f af2b 	beq.w	80067be <_printf_float+0xb6>
 8006968:	f109 0901 	add.w	r9, r9, #1
 800696c:	e7e8      	b.n	8006940 <_printf_float+0x238>
 800696e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006970:	2b00      	cmp	r3, #0
 8006972:	dc39      	bgt.n	80069e8 <_printf_float+0x2e0>
 8006974:	4a1b      	ldr	r2, [pc, #108]	@ (80069e4 <_printf_float+0x2dc>)
 8006976:	2301      	movs	r3, #1
 8006978:	4631      	mov	r1, r6
 800697a:	4628      	mov	r0, r5
 800697c:	47b8      	blx	r7
 800697e:	3001      	adds	r0, #1
 8006980:	f43f af1d 	beq.w	80067be <_printf_float+0xb6>
 8006984:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006988:	ea59 0303 	orrs.w	r3, r9, r3
 800698c:	d102      	bne.n	8006994 <_printf_float+0x28c>
 800698e:	6823      	ldr	r3, [r4, #0]
 8006990:	07d9      	lsls	r1, r3, #31
 8006992:	d5d7      	bpl.n	8006944 <_printf_float+0x23c>
 8006994:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006998:	4631      	mov	r1, r6
 800699a:	4628      	mov	r0, r5
 800699c:	47b8      	blx	r7
 800699e:	3001      	adds	r0, #1
 80069a0:	f43f af0d 	beq.w	80067be <_printf_float+0xb6>
 80069a4:	f04f 0a00 	mov.w	sl, #0
 80069a8:	f104 0b1a 	add.w	fp, r4, #26
 80069ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069ae:	425b      	negs	r3, r3
 80069b0:	4553      	cmp	r3, sl
 80069b2:	dc01      	bgt.n	80069b8 <_printf_float+0x2b0>
 80069b4:	464b      	mov	r3, r9
 80069b6:	e793      	b.n	80068e0 <_printf_float+0x1d8>
 80069b8:	2301      	movs	r3, #1
 80069ba:	465a      	mov	r2, fp
 80069bc:	4631      	mov	r1, r6
 80069be:	4628      	mov	r0, r5
 80069c0:	47b8      	blx	r7
 80069c2:	3001      	adds	r0, #1
 80069c4:	f43f aefb 	beq.w	80067be <_printf_float+0xb6>
 80069c8:	f10a 0a01 	add.w	sl, sl, #1
 80069cc:	e7ee      	b.n	80069ac <_printf_float+0x2a4>
 80069ce:	bf00      	nop
 80069d0:	7fefffff 	.word	0x7fefffff
 80069d4:	0800ad60 	.word	0x0800ad60
 80069d8:	0800ad5c 	.word	0x0800ad5c
 80069dc:	0800ad68 	.word	0x0800ad68
 80069e0:	0800ad64 	.word	0x0800ad64
 80069e4:	0800ad6c 	.word	0x0800ad6c
 80069e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80069ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80069ee:	4553      	cmp	r3, sl
 80069f0:	bfa8      	it	ge
 80069f2:	4653      	movge	r3, sl
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	4699      	mov	r9, r3
 80069f8:	dc36      	bgt.n	8006a68 <_printf_float+0x360>
 80069fa:	f04f 0b00 	mov.w	fp, #0
 80069fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a02:	f104 021a 	add.w	r2, r4, #26
 8006a06:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a08:	9306      	str	r3, [sp, #24]
 8006a0a:	eba3 0309 	sub.w	r3, r3, r9
 8006a0e:	455b      	cmp	r3, fp
 8006a10:	dc31      	bgt.n	8006a76 <_printf_float+0x36e>
 8006a12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a14:	459a      	cmp	sl, r3
 8006a16:	dc3a      	bgt.n	8006a8e <_printf_float+0x386>
 8006a18:	6823      	ldr	r3, [r4, #0]
 8006a1a:	07da      	lsls	r2, r3, #31
 8006a1c:	d437      	bmi.n	8006a8e <_printf_float+0x386>
 8006a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a20:	ebaa 0903 	sub.w	r9, sl, r3
 8006a24:	9b06      	ldr	r3, [sp, #24]
 8006a26:	ebaa 0303 	sub.w	r3, sl, r3
 8006a2a:	4599      	cmp	r9, r3
 8006a2c:	bfa8      	it	ge
 8006a2e:	4699      	movge	r9, r3
 8006a30:	f1b9 0f00 	cmp.w	r9, #0
 8006a34:	dc33      	bgt.n	8006a9e <_printf_float+0x396>
 8006a36:	f04f 0800 	mov.w	r8, #0
 8006a3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a3e:	f104 0b1a 	add.w	fp, r4, #26
 8006a42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a44:	ebaa 0303 	sub.w	r3, sl, r3
 8006a48:	eba3 0309 	sub.w	r3, r3, r9
 8006a4c:	4543      	cmp	r3, r8
 8006a4e:	f77f af79 	ble.w	8006944 <_printf_float+0x23c>
 8006a52:	2301      	movs	r3, #1
 8006a54:	465a      	mov	r2, fp
 8006a56:	4631      	mov	r1, r6
 8006a58:	4628      	mov	r0, r5
 8006a5a:	47b8      	blx	r7
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	f43f aeae 	beq.w	80067be <_printf_float+0xb6>
 8006a62:	f108 0801 	add.w	r8, r8, #1
 8006a66:	e7ec      	b.n	8006a42 <_printf_float+0x33a>
 8006a68:	4642      	mov	r2, r8
 8006a6a:	4631      	mov	r1, r6
 8006a6c:	4628      	mov	r0, r5
 8006a6e:	47b8      	blx	r7
 8006a70:	3001      	adds	r0, #1
 8006a72:	d1c2      	bne.n	80069fa <_printf_float+0x2f2>
 8006a74:	e6a3      	b.n	80067be <_printf_float+0xb6>
 8006a76:	2301      	movs	r3, #1
 8006a78:	4631      	mov	r1, r6
 8006a7a:	4628      	mov	r0, r5
 8006a7c:	9206      	str	r2, [sp, #24]
 8006a7e:	47b8      	blx	r7
 8006a80:	3001      	adds	r0, #1
 8006a82:	f43f ae9c 	beq.w	80067be <_printf_float+0xb6>
 8006a86:	9a06      	ldr	r2, [sp, #24]
 8006a88:	f10b 0b01 	add.w	fp, fp, #1
 8006a8c:	e7bb      	b.n	8006a06 <_printf_float+0x2fe>
 8006a8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a92:	4631      	mov	r1, r6
 8006a94:	4628      	mov	r0, r5
 8006a96:	47b8      	blx	r7
 8006a98:	3001      	adds	r0, #1
 8006a9a:	d1c0      	bne.n	8006a1e <_printf_float+0x316>
 8006a9c:	e68f      	b.n	80067be <_printf_float+0xb6>
 8006a9e:	9a06      	ldr	r2, [sp, #24]
 8006aa0:	464b      	mov	r3, r9
 8006aa2:	4442      	add	r2, r8
 8006aa4:	4631      	mov	r1, r6
 8006aa6:	4628      	mov	r0, r5
 8006aa8:	47b8      	blx	r7
 8006aaa:	3001      	adds	r0, #1
 8006aac:	d1c3      	bne.n	8006a36 <_printf_float+0x32e>
 8006aae:	e686      	b.n	80067be <_printf_float+0xb6>
 8006ab0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ab4:	f1ba 0f01 	cmp.w	sl, #1
 8006ab8:	dc01      	bgt.n	8006abe <_printf_float+0x3b6>
 8006aba:	07db      	lsls	r3, r3, #31
 8006abc:	d536      	bpl.n	8006b2c <_printf_float+0x424>
 8006abe:	2301      	movs	r3, #1
 8006ac0:	4642      	mov	r2, r8
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	47b8      	blx	r7
 8006ac8:	3001      	adds	r0, #1
 8006aca:	f43f ae78 	beq.w	80067be <_printf_float+0xb6>
 8006ace:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ad2:	4631      	mov	r1, r6
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	47b8      	blx	r7
 8006ad8:	3001      	adds	r0, #1
 8006ada:	f43f ae70 	beq.w	80067be <_printf_float+0xb6>
 8006ade:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006aea:	f7fa f80d 	bl	8000b08 <__aeabi_dcmpeq>
 8006aee:	b9c0      	cbnz	r0, 8006b22 <_printf_float+0x41a>
 8006af0:	4653      	mov	r3, sl
 8006af2:	f108 0201 	add.w	r2, r8, #1
 8006af6:	4631      	mov	r1, r6
 8006af8:	4628      	mov	r0, r5
 8006afa:	47b8      	blx	r7
 8006afc:	3001      	adds	r0, #1
 8006afe:	d10c      	bne.n	8006b1a <_printf_float+0x412>
 8006b00:	e65d      	b.n	80067be <_printf_float+0xb6>
 8006b02:	2301      	movs	r3, #1
 8006b04:	465a      	mov	r2, fp
 8006b06:	4631      	mov	r1, r6
 8006b08:	4628      	mov	r0, r5
 8006b0a:	47b8      	blx	r7
 8006b0c:	3001      	adds	r0, #1
 8006b0e:	f43f ae56 	beq.w	80067be <_printf_float+0xb6>
 8006b12:	f108 0801 	add.w	r8, r8, #1
 8006b16:	45d0      	cmp	r8, sl
 8006b18:	dbf3      	blt.n	8006b02 <_printf_float+0x3fa>
 8006b1a:	464b      	mov	r3, r9
 8006b1c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b20:	e6df      	b.n	80068e2 <_printf_float+0x1da>
 8006b22:	f04f 0800 	mov.w	r8, #0
 8006b26:	f104 0b1a 	add.w	fp, r4, #26
 8006b2a:	e7f4      	b.n	8006b16 <_printf_float+0x40e>
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	4642      	mov	r2, r8
 8006b30:	e7e1      	b.n	8006af6 <_printf_float+0x3ee>
 8006b32:	2301      	movs	r3, #1
 8006b34:	464a      	mov	r2, r9
 8006b36:	4631      	mov	r1, r6
 8006b38:	4628      	mov	r0, r5
 8006b3a:	47b8      	blx	r7
 8006b3c:	3001      	adds	r0, #1
 8006b3e:	f43f ae3e 	beq.w	80067be <_printf_float+0xb6>
 8006b42:	f108 0801 	add.w	r8, r8, #1
 8006b46:	68e3      	ldr	r3, [r4, #12]
 8006b48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b4a:	1a5b      	subs	r3, r3, r1
 8006b4c:	4543      	cmp	r3, r8
 8006b4e:	dcf0      	bgt.n	8006b32 <_printf_float+0x42a>
 8006b50:	e6fc      	b.n	800694c <_printf_float+0x244>
 8006b52:	f04f 0800 	mov.w	r8, #0
 8006b56:	f104 0919 	add.w	r9, r4, #25
 8006b5a:	e7f4      	b.n	8006b46 <_printf_float+0x43e>

08006b5c <_printf_common>:
 8006b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b60:	4616      	mov	r6, r2
 8006b62:	4698      	mov	r8, r3
 8006b64:	688a      	ldr	r2, [r1, #8]
 8006b66:	690b      	ldr	r3, [r1, #16]
 8006b68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	bfb8      	it	lt
 8006b70:	4613      	movlt	r3, r2
 8006b72:	6033      	str	r3, [r6, #0]
 8006b74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b78:	4607      	mov	r7, r0
 8006b7a:	460c      	mov	r4, r1
 8006b7c:	b10a      	cbz	r2, 8006b82 <_printf_common+0x26>
 8006b7e:	3301      	adds	r3, #1
 8006b80:	6033      	str	r3, [r6, #0]
 8006b82:	6823      	ldr	r3, [r4, #0]
 8006b84:	0699      	lsls	r1, r3, #26
 8006b86:	bf42      	ittt	mi
 8006b88:	6833      	ldrmi	r3, [r6, #0]
 8006b8a:	3302      	addmi	r3, #2
 8006b8c:	6033      	strmi	r3, [r6, #0]
 8006b8e:	6825      	ldr	r5, [r4, #0]
 8006b90:	f015 0506 	ands.w	r5, r5, #6
 8006b94:	d106      	bne.n	8006ba4 <_printf_common+0x48>
 8006b96:	f104 0a19 	add.w	sl, r4, #25
 8006b9a:	68e3      	ldr	r3, [r4, #12]
 8006b9c:	6832      	ldr	r2, [r6, #0]
 8006b9e:	1a9b      	subs	r3, r3, r2
 8006ba0:	42ab      	cmp	r3, r5
 8006ba2:	dc26      	bgt.n	8006bf2 <_printf_common+0x96>
 8006ba4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006ba8:	6822      	ldr	r2, [r4, #0]
 8006baa:	3b00      	subs	r3, #0
 8006bac:	bf18      	it	ne
 8006bae:	2301      	movne	r3, #1
 8006bb0:	0692      	lsls	r2, r2, #26
 8006bb2:	d42b      	bmi.n	8006c0c <_printf_common+0xb0>
 8006bb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006bb8:	4641      	mov	r1, r8
 8006bba:	4638      	mov	r0, r7
 8006bbc:	47c8      	blx	r9
 8006bbe:	3001      	adds	r0, #1
 8006bc0:	d01e      	beq.n	8006c00 <_printf_common+0xa4>
 8006bc2:	6823      	ldr	r3, [r4, #0]
 8006bc4:	6922      	ldr	r2, [r4, #16]
 8006bc6:	f003 0306 	and.w	r3, r3, #6
 8006bca:	2b04      	cmp	r3, #4
 8006bcc:	bf02      	ittt	eq
 8006bce:	68e5      	ldreq	r5, [r4, #12]
 8006bd0:	6833      	ldreq	r3, [r6, #0]
 8006bd2:	1aed      	subeq	r5, r5, r3
 8006bd4:	68a3      	ldr	r3, [r4, #8]
 8006bd6:	bf0c      	ite	eq
 8006bd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bdc:	2500      	movne	r5, #0
 8006bde:	4293      	cmp	r3, r2
 8006be0:	bfc4      	itt	gt
 8006be2:	1a9b      	subgt	r3, r3, r2
 8006be4:	18ed      	addgt	r5, r5, r3
 8006be6:	2600      	movs	r6, #0
 8006be8:	341a      	adds	r4, #26
 8006bea:	42b5      	cmp	r5, r6
 8006bec:	d11a      	bne.n	8006c24 <_printf_common+0xc8>
 8006bee:	2000      	movs	r0, #0
 8006bf0:	e008      	b.n	8006c04 <_printf_common+0xa8>
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	4652      	mov	r2, sl
 8006bf6:	4641      	mov	r1, r8
 8006bf8:	4638      	mov	r0, r7
 8006bfa:	47c8      	blx	r9
 8006bfc:	3001      	adds	r0, #1
 8006bfe:	d103      	bne.n	8006c08 <_printf_common+0xac>
 8006c00:	f04f 30ff 	mov.w	r0, #4294967295
 8006c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c08:	3501      	adds	r5, #1
 8006c0a:	e7c6      	b.n	8006b9a <_printf_common+0x3e>
 8006c0c:	18e1      	adds	r1, r4, r3
 8006c0e:	1c5a      	adds	r2, r3, #1
 8006c10:	2030      	movs	r0, #48	@ 0x30
 8006c12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c16:	4422      	add	r2, r4
 8006c18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c20:	3302      	adds	r3, #2
 8006c22:	e7c7      	b.n	8006bb4 <_printf_common+0x58>
 8006c24:	2301      	movs	r3, #1
 8006c26:	4622      	mov	r2, r4
 8006c28:	4641      	mov	r1, r8
 8006c2a:	4638      	mov	r0, r7
 8006c2c:	47c8      	blx	r9
 8006c2e:	3001      	adds	r0, #1
 8006c30:	d0e6      	beq.n	8006c00 <_printf_common+0xa4>
 8006c32:	3601      	adds	r6, #1
 8006c34:	e7d9      	b.n	8006bea <_printf_common+0x8e>
	...

08006c38 <_printf_i>:
 8006c38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c3c:	7e0f      	ldrb	r7, [r1, #24]
 8006c3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c40:	2f78      	cmp	r7, #120	@ 0x78
 8006c42:	4691      	mov	r9, r2
 8006c44:	4680      	mov	r8, r0
 8006c46:	460c      	mov	r4, r1
 8006c48:	469a      	mov	sl, r3
 8006c4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c4e:	d807      	bhi.n	8006c60 <_printf_i+0x28>
 8006c50:	2f62      	cmp	r7, #98	@ 0x62
 8006c52:	d80a      	bhi.n	8006c6a <_printf_i+0x32>
 8006c54:	2f00      	cmp	r7, #0
 8006c56:	f000 80d1 	beq.w	8006dfc <_printf_i+0x1c4>
 8006c5a:	2f58      	cmp	r7, #88	@ 0x58
 8006c5c:	f000 80b8 	beq.w	8006dd0 <_printf_i+0x198>
 8006c60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c68:	e03a      	b.n	8006ce0 <_printf_i+0xa8>
 8006c6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c6e:	2b15      	cmp	r3, #21
 8006c70:	d8f6      	bhi.n	8006c60 <_printf_i+0x28>
 8006c72:	a101      	add	r1, pc, #4	@ (adr r1, 8006c78 <_printf_i+0x40>)
 8006c74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c78:	08006cd1 	.word	0x08006cd1
 8006c7c:	08006ce5 	.word	0x08006ce5
 8006c80:	08006c61 	.word	0x08006c61
 8006c84:	08006c61 	.word	0x08006c61
 8006c88:	08006c61 	.word	0x08006c61
 8006c8c:	08006c61 	.word	0x08006c61
 8006c90:	08006ce5 	.word	0x08006ce5
 8006c94:	08006c61 	.word	0x08006c61
 8006c98:	08006c61 	.word	0x08006c61
 8006c9c:	08006c61 	.word	0x08006c61
 8006ca0:	08006c61 	.word	0x08006c61
 8006ca4:	08006de3 	.word	0x08006de3
 8006ca8:	08006d0f 	.word	0x08006d0f
 8006cac:	08006d9d 	.word	0x08006d9d
 8006cb0:	08006c61 	.word	0x08006c61
 8006cb4:	08006c61 	.word	0x08006c61
 8006cb8:	08006e05 	.word	0x08006e05
 8006cbc:	08006c61 	.word	0x08006c61
 8006cc0:	08006d0f 	.word	0x08006d0f
 8006cc4:	08006c61 	.word	0x08006c61
 8006cc8:	08006c61 	.word	0x08006c61
 8006ccc:	08006da5 	.word	0x08006da5
 8006cd0:	6833      	ldr	r3, [r6, #0]
 8006cd2:	1d1a      	adds	r2, r3, #4
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	6032      	str	r2, [r6, #0]
 8006cd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cdc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	e09c      	b.n	8006e1e <_printf_i+0x1e6>
 8006ce4:	6833      	ldr	r3, [r6, #0]
 8006ce6:	6820      	ldr	r0, [r4, #0]
 8006ce8:	1d19      	adds	r1, r3, #4
 8006cea:	6031      	str	r1, [r6, #0]
 8006cec:	0606      	lsls	r6, r0, #24
 8006cee:	d501      	bpl.n	8006cf4 <_printf_i+0xbc>
 8006cf0:	681d      	ldr	r5, [r3, #0]
 8006cf2:	e003      	b.n	8006cfc <_printf_i+0xc4>
 8006cf4:	0645      	lsls	r5, r0, #25
 8006cf6:	d5fb      	bpl.n	8006cf0 <_printf_i+0xb8>
 8006cf8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006cfc:	2d00      	cmp	r5, #0
 8006cfe:	da03      	bge.n	8006d08 <_printf_i+0xd0>
 8006d00:	232d      	movs	r3, #45	@ 0x2d
 8006d02:	426d      	negs	r5, r5
 8006d04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d08:	4858      	ldr	r0, [pc, #352]	@ (8006e6c <_printf_i+0x234>)
 8006d0a:	230a      	movs	r3, #10
 8006d0c:	e011      	b.n	8006d32 <_printf_i+0xfa>
 8006d0e:	6821      	ldr	r1, [r4, #0]
 8006d10:	6833      	ldr	r3, [r6, #0]
 8006d12:	0608      	lsls	r0, r1, #24
 8006d14:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d18:	d402      	bmi.n	8006d20 <_printf_i+0xe8>
 8006d1a:	0649      	lsls	r1, r1, #25
 8006d1c:	bf48      	it	mi
 8006d1e:	b2ad      	uxthmi	r5, r5
 8006d20:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d22:	4852      	ldr	r0, [pc, #328]	@ (8006e6c <_printf_i+0x234>)
 8006d24:	6033      	str	r3, [r6, #0]
 8006d26:	bf14      	ite	ne
 8006d28:	230a      	movne	r3, #10
 8006d2a:	2308      	moveq	r3, #8
 8006d2c:	2100      	movs	r1, #0
 8006d2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d32:	6866      	ldr	r6, [r4, #4]
 8006d34:	60a6      	str	r6, [r4, #8]
 8006d36:	2e00      	cmp	r6, #0
 8006d38:	db05      	blt.n	8006d46 <_printf_i+0x10e>
 8006d3a:	6821      	ldr	r1, [r4, #0]
 8006d3c:	432e      	orrs	r6, r5
 8006d3e:	f021 0104 	bic.w	r1, r1, #4
 8006d42:	6021      	str	r1, [r4, #0]
 8006d44:	d04b      	beq.n	8006dde <_printf_i+0x1a6>
 8006d46:	4616      	mov	r6, r2
 8006d48:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d4c:	fb03 5711 	mls	r7, r3, r1, r5
 8006d50:	5dc7      	ldrb	r7, [r0, r7]
 8006d52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d56:	462f      	mov	r7, r5
 8006d58:	42bb      	cmp	r3, r7
 8006d5a:	460d      	mov	r5, r1
 8006d5c:	d9f4      	bls.n	8006d48 <_printf_i+0x110>
 8006d5e:	2b08      	cmp	r3, #8
 8006d60:	d10b      	bne.n	8006d7a <_printf_i+0x142>
 8006d62:	6823      	ldr	r3, [r4, #0]
 8006d64:	07df      	lsls	r7, r3, #31
 8006d66:	d508      	bpl.n	8006d7a <_printf_i+0x142>
 8006d68:	6923      	ldr	r3, [r4, #16]
 8006d6a:	6861      	ldr	r1, [r4, #4]
 8006d6c:	4299      	cmp	r1, r3
 8006d6e:	bfde      	ittt	le
 8006d70:	2330      	movle	r3, #48	@ 0x30
 8006d72:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d76:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d7a:	1b92      	subs	r2, r2, r6
 8006d7c:	6122      	str	r2, [r4, #16]
 8006d7e:	f8cd a000 	str.w	sl, [sp]
 8006d82:	464b      	mov	r3, r9
 8006d84:	aa03      	add	r2, sp, #12
 8006d86:	4621      	mov	r1, r4
 8006d88:	4640      	mov	r0, r8
 8006d8a:	f7ff fee7 	bl	8006b5c <_printf_common>
 8006d8e:	3001      	adds	r0, #1
 8006d90:	d14a      	bne.n	8006e28 <_printf_i+0x1f0>
 8006d92:	f04f 30ff 	mov.w	r0, #4294967295
 8006d96:	b004      	add	sp, #16
 8006d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d9c:	6823      	ldr	r3, [r4, #0]
 8006d9e:	f043 0320 	orr.w	r3, r3, #32
 8006da2:	6023      	str	r3, [r4, #0]
 8006da4:	4832      	ldr	r0, [pc, #200]	@ (8006e70 <_printf_i+0x238>)
 8006da6:	2778      	movs	r7, #120	@ 0x78
 8006da8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006dac:	6823      	ldr	r3, [r4, #0]
 8006dae:	6831      	ldr	r1, [r6, #0]
 8006db0:	061f      	lsls	r7, r3, #24
 8006db2:	f851 5b04 	ldr.w	r5, [r1], #4
 8006db6:	d402      	bmi.n	8006dbe <_printf_i+0x186>
 8006db8:	065f      	lsls	r7, r3, #25
 8006dba:	bf48      	it	mi
 8006dbc:	b2ad      	uxthmi	r5, r5
 8006dbe:	6031      	str	r1, [r6, #0]
 8006dc0:	07d9      	lsls	r1, r3, #31
 8006dc2:	bf44      	itt	mi
 8006dc4:	f043 0320 	orrmi.w	r3, r3, #32
 8006dc8:	6023      	strmi	r3, [r4, #0]
 8006dca:	b11d      	cbz	r5, 8006dd4 <_printf_i+0x19c>
 8006dcc:	2310      	movs	r3, #16
 8006dce:	e7ad      	b.n	8006d2c <_printf_i+0xf4>
 8006dd0:	4826      	ldr	r0, [pc, #152]	@ (8006e6c <_printf_i+0x234>)
 8006dd2:	e7e9      	b.n	8006da8 <_printf_i+0x170>
 8006dd4:	6823      	ldr	r3, [r4, #0]
 8006dd6:	f023 0320 	bic.w	r3, r3, #32
 8006dda:	6023      	str	r3, [r4, #0]
 8006ddc:	e7f6      	b.n	8006dcc <_printf_i+0x194>
 8006dde:	4616      	mov	r6, r2
 8006de0:	e7bd      	b.n	8006d5e <_printf_i+0x126>
 8006de2:	6833      	ldr	r3, [r6, #0]
 8006de4:	6825      	ldr	r5, [r4, #0]
 8006de6:	6961      	ldr	r1, [r4, #20]
 8006de8:	1d18      	adds	r0, r3, #4
 8006dea:	6030      	str	r0, [r6, #0]
 8006dec:	062e      	lsls	r6, r5, #24
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	d501      	bpl.n	8006df6 <_printf_i+0x1be>
 8006df2:	6019      	str	r1, [r3, #0]
 8006df4:	e002      	b.n	8006dfc <_printf_i+0x1c4>
 8006df6:	0668      	lsls	r0, r5, #25
 8006df8:	d5fb      	bpl.n	8006df2 <_printf_i+0x1ba>
 8006dfa:	8019      	strh	r1, [r3, #0]
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	6123      	str	r3, [r4, #16]
 8006e00:	4616      	mov	r6, r2
 8006e02:	e7bc      	b.n	8006d7e <_printf_i+0x146>
 8006e04:	6833      	ldr	r3, [r6, #0]
 8006e06:	1d1a      	adds	r2, r3, #4
 8006e08:	6032      	str	r2, [r6, #0]
 8006e0a:	681e      	ldr	r6, [r3, #0]
 8006e0c:	6862      	ldr	r2, [r4, #4]
 8006e0e:	2100      	movs	r1, #0
 8006e10:	4630      	mov	r0, r6
 8006e12:	f7f9 f9fd 	bl	8000210 <memchr>
 8006e16:	b108      	cbz	r0, 8006e1c <_printf_i+0x1e4>
 8006e18:	1b80      	subs	r0, r0, r6
 8006e1a:	6060      	str	r0, [r4, #4]
 8006e1c:	6863      	ldr	r3, [r4, #4]
 8006e1e:	6123      	str	r3, [r4, #16]
 8006e20:	2300      	movs	r3, #0
 8006e22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e26:	e7aa      	b.n	8006d7e <_printf_i+0x146>
 8006e28:	6923      	ldr	r3, [r4, #16]
 8006e2a:	4632      	mov	r2, r6
 8006e2c:	4649      	mov	r1, r9
 8006e2e:	4640      	mov	r0, r8
 8006e30:	47d0      	blx	sl
 8006e32:	3001      	adds	r0, #1
 8006e34:	d0ad      	beq.n	8006d92 <_printf_i+0x15a>
 8006e36:	6823      	ldr	r3, [r4, #0]
 8006e38:	079b      	lsls	r3, r3, #30
 8006e3a:	d413      	bmi.n	8006e64 <_printf_i+0x22c>
 8006e3c:	68e0      	ldr	r0, [r4, #12]
 8006e3e:	9b03      	ldr	r3, [sp, #12]
 8006e40:	4298      	cmp	r0, r3
 8006e42:	bfb8      	it	lt
 8006e44:	4618      	movlt	r0, r3
 8006e46:	e7a6      	b.n	8006d96 <_printf_i+0x15e>
 8006e48:	2301      	movs	r3, #1
 8006e4a:	4632      	mov	r2, r6
 8006e4c:	4649      	mov	r1, r9
 8006e4e:	4640      	mov	r0, r8
 8006e50:	47d0      	blx	sl
 8006e52:	3001      	adds	r0, #1
 8006e54:	d09d      	beq.n	8006d92 <_printf_i+0x15a>
 8006e56:	3501      	adds	r5, #1
 8006e58:	68e3      	ldr	r3, [r4, #12]
 8006e5a:	9903      	ldr	r1, [sp, #12]
 8006e5c:	1a5b      	subs	r3, r3, r1
 8006e5e:	42ab      	cmp	r3, r5
 8006e60:	dcf2      	bgt.n	8006e48 <_printf_i+0x210>
 8006e62:	e7eb      	b.n	8006e3c <_printf_i+0x204>
 8006e64:	2500      	movs	r5, #0
 8006e66:	f104 0619 	add.w	r6, r4, #25
 8006e6a:	e7f5      	b.n	8006e58 <_printf_i+0x220>
 8006e6c:	0800ad6e 	.word	0x0800ad6e
 8006e70:	0800ad7f 	.word	0x0800ad7f

08006e74 <_scanf_float>:
 8006e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e78:	b087      	sub	sp, #28
 8006e7a:	4691      	mov	r9, r2
 8006e7c:	9303      	str	r3, [sp, #12]
 8006e7e:	688b      	ldr	r3, [r1, #8]
 8006e80:	1e5a      	subs	r2, r3, #1
 8006e82:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006e86:	bf81      	itttt	hi
 8006e88:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006e8c:	eb03 0b05 	addhi.w	fp, r3, r5
 8006e90:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006e94:	608b      	strhi	r3, [r1, #8]
 8006e96:	680b      	ldr	r3, [r1, #0]
 8006e98:	460a      	mov	r2, r1
 8006e9a:	f04f 0500 	mov.w	r5, #0
 8006e9e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006ea2:	f842 3b1c 	str.w	r3, [r2], #28
 8006ea6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006eaa:	4680      	mov	r8, r0
 8006eac:	460c      	mov	r4, r1
 8006eae:	bf98      	it	ls
 8006eb0:	f04f 0b00 	movls.w	fp, #0
 8006eb4:	9201      	str	r2, [sp, #4]
 8006eb6:	4616      	mov	r6, r2
 8006eb8:	46aa      	mov	sl, r5
 8006eba:	462f      	mov	r7, r5
 8006ebc:	9502      	str	r5, [sp, #8]
 8006ebe:	68a2      	ldr	r2, [r4, #8]
 8006ec0:	b15a      	cbz	r2, 8006eda <_scanf_float+0x66>
 8006ec2:	f8d9 3000 	ldr.w	r3, [r9]
 8006ec6:	781b      	ldrb	r3, [r3, #0]
 8006ec8:	2b4e      	cmp	r3, #78	@ 0x4e
 8006eca:	d863      	bhi.n	8006f94 <_scanf_float+0x120>
 8006ecc:	2b40      	cmp	r3, #64	@ 0x40
 8006ece:	d83b      	bhi.n	8006f48 <_scanf_float+0xd4>
 8006ed0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006ed4:	b2c8      	uxtb	r0, r1
 8006ed6:	280e      	cmp	r0, #14
 8006ed8:	d939      	bls.n	8006f4e <_scanf_float+0xda>
 8006eda:	b11f      	cbz	r7, 8006ee4 <_scanf_float+0x70>
 8006edc:	6823      	ldr	r3, [r4, #0]
 8006ede:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ee2:	6023      	str	r3, [r4, #0]
 8006ee4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ee8:	f1ba 0f01 	cmp.w	sl, #1
 8006eec:	f200 8114 	bhi.w	8007118 <_scanf_float+0x2a4>
 8006ef0:	9b01      	ldr	r3, [sp, #4]
 8006ef2:	429e      	cmp	r6, r3
 8006ef4:	f200 8105 	bhi.w	8007102 <_scanf_float+0x28e>
 8006ef8:	2001      	movs	r0, #1
 8006efa:	b007      	add	sp, #28
 8006efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f00:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006f04:	2a0d      	cmp	r2, #13
 8006f06:	d8e8      	bhi.n	8006eda <_scanf_float+0x66>
 8006f08:	a101      	add	r1, pc, #4	@ (adr r1, 8006f10 <_scanf_float+0x9c>)
 8006f0a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006f0e:	bf00      	nop
 8006f10:	08007059 	.word	0x08007059
 8006f14:	08006edb 	.word	0x08006edb
 8006f18:	08006edb 	.word	0x08006edb
 8006f1c:	08006edb 	.word	0x08006edb
 8006f20:	080070b5 	.word	0x080070b5
 8006f24:	0800708f 	.word	0x0800708f
 8006f28:	08006edb 	.word	0x08006edb
 8006f2c:	08006edb 	.word	0x08006edb
 8006f30:	08007067 	.word	0x08007067
 8006f34:	08006edb 	.word	0x08006edb
 8006f38:	08006edb 	.word	0x08006edb
 8006f3c:	08006edb 	.word	0x08006edb
 8006f40:	08006edb 	.word	0x08006edb
 8006f44:	08007023 	.word	0x08007023
 8006f48:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006f4c:	e7da      	b.n	8006f04 <_scanf_float+0x90>
 8006f4e:	290e      	cmp	r1, #14
 8006f50:	d8c3      	bhi.n	8006eda <_scanf_float+0x66>
 8006f52:	a001      	add	r0, pc, #4	@ (adr r0, 8006f58 <_scanf_float+0xe4>)
 8006f54:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006f58:	08007013 	.word	0x08007013
 8006f5c:	08006edb 	.word	0x08006edb
 8006f60:	08007013 	.word	0x08007013
 8006f64:	080070a3 	.word	0x080070a3
 8006f68:	08006edb 	.word	0x08006edb
 8006f6c:	08006fb5 	.word	0x08006fb5
 8006f70:	08006ff9 	.word	0x08006ff9
 8006f74:	08006ff9 	.word	0x08006ff9
 8006f78:	08006ff9 	.word	0x08006ff9
 8006f7c:	08006ff9 	.word	0x08006ff9
 8006f80:	08006ff9 	.word	0x08006ff9
 8006f84:	08006ff9 	.word	0x08006ff9
 8006f88:	08006ff9 	.word	0x08006ff9
 8006f8c:	08006ff9 	.word	0x08006ff9
 8006f90:	08006ff9 	.word	0x08006ff9
 8006f94:	2b6e      	cmp	r3, #110	@ 0x6e
 8006f96:	d809      	bhi.n	8006fac <_scanf_float+0x138>
 8006f98:	2b60      	cmp	r3, #96	@ 0x60
 8006f9a:	d8b1      	bhi.n	8006f00 <_scanf_float+0x8c>
 8006f9c:	2b54      	cmp	r3, #84	@ 0x54
 8006f9e:	d07b      	beq.n	8007098 <_scanf_float+0x224>
 8006fa0:	2b59      	cmp	r3, #89	@ 0x59
 8006fa2:	d19a      	bne.n	8006eda <_scanf_float+0x66>
 8006fa4:	2d07      	cmp	r5, #7
 8006fa6:	d198      	bne.n	8006eda <_scanf_float+0x66>
 8006fa8:	2508      	movs	r5, #8
 8006faa:	e02f      	b.n	800700c <_scanf_float+0x198>
 8006fac:	2b74      	cmp	r3, #116	@ 0x74
 8006fae:	d073      	beq.n	8007098 <_scanf_float+0x224>
 8006fb0:	2b79      	cmp	r3, #121	@ 0x79
 8006fb2:	e7f6      	b.n	8006fa2 <_scanf_float+0x12e>
 8006fb4:	6821      	ldr	r1, [r4, #0]
 8006fb6:	05c8      	lsls	r0, r1, #23
 8006fb8:	d51e      	bpl.n	8006ff8 <_scanf_float+0x184>
 8006fba:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006fbe:	6021      	str	r1, [r4, #0]
 8006fc0:	3701      	adds	r7, #1
 8006fc2:	f1bb 0f00 	cmp.w	fp, #0
 8006fc6:	d003      	beq.n	8006fd0 <_scanf_float+0x15c>
 8006fc8:	3201      	adds	r2, #1
 8006fca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006fce:	60a2      	str	r2, [r4, #8]
 8006fd0:	68a3      	ldr	r3, [r4, #8]
 8006fd2:	3b01      	subs	r3, #1
 8006fd4:	60a3      	str	r3, [r4, #8]
 8006fd6:	6923      	ldr	r3, [r4, #16]
 8006fd8:	3301      	adds	r3, #1
 8006fda:	6123      	str	r3, [r4, #16]
 8006fdc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006fe0:	3b01      	subs	r3, #1
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	f8c9 3004 	str.w	r3, [r9, #4]
 8006fe8:	f340 8082 	ble.w	80070f0 <_scanf_float+0x27c>
 8006fec:	f8d9 3000 	ldr.w	r3, [r9]
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	f8c9 3000 	str.w	r3, [r9]
 8006ff6:	e762      	b.n	8006ebe <_scanf_float+0x4a>
 8006ff8:	eb1a 0105 	adds.w	r1, sl, r5
 8006ffc:	f47f af6d 	bne.w	8006eda <_scanf_float+0x66>
 8007000:	6822      	ldr	r2, [r4, #0]
 8007002:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007006:	6022      	str	r2, [r4, #0]
 8007008:	460d      	mov	r5, r1
 800700a:	468a      	mov	sl, r1
 800700c:	f806 3b01 	strb.w	r3, [r6], #1
 8007010:	e7de      	b.n	8006fd0 <_scanf_float+0x15c>
 8007012:	6822      	ldr	r2, [r4, #0]
 8007014:	0610      	lsls	r0, r2, #24
 8007016:	f57f af60 	bpl.w	8006eda <_scanf_float+0x66>
 800701a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800701e:	6022      	str	r2, [r4, #0]
 8007020:	e7f4      	b.n	800700c <_scanf_float+0x198>
 8007022:	f1ba 0f00 	cmp.w	sl, #0
 8007026:	d10c      	bne.n	8007042 <_scanf_float+0x1ce>
 8007028:	b977      	cbnz	r7, 8007048 <_scanf_float+0x1d4>
 800702a:	6822      	ldr	r2, [r4, #0]
 800702c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007030:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007034:	d108      	bne.n	8007048 <_scanf_float+0x1d4>
 8007036:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800703a:	6022      	str	r2, [r4, #0]
 800703c:	f04f 0a01 	mov.w	sl, #1
 8007040:	e7e4      	b.n	800700c <_scanf_float+0x198>
 8007042:	f1ba 0f02 	cmp.w	sl, #2
 8007046:	d050      	beq.n	80070ea <_scanf_float+0x276>
 8007048:	2d01      	cmp	r5, #1
 800704a:	d002      	beq.n	8007052 <_scanf_float+0x1de>
 800704c:	2d04      	cmp	r5, #4
 800704e:	f47f af44 	bne.w	8006eda <_scanf_float+0x66>
 8007052:	3501      	adds	r5, #1
 8007054:	b2ed      	uxtb	r5, r5
 8007056:	e7d9      	b.n	800700c <_scanf_float+0x198>
 8007058:	f1ba 0f01 	cmp.w	sl, #1
 800705c:	f47f af3d 	bne.w	8006eda <_scanf_float+0x66>
 8007060:	f04f 0a02 	mov.w	sl, #2
 8007064:	e7d2      	b.n	800700c <_scanf_float+0x198>
 8007066:	b975      	cbnz	r5, 8007086 <_scanf_float+0x212>
 8007068:	2f00      	cmp	r7, #0
 800706a:	f47f af37 	bne.w	8006edc <_scanf_float+0x68>
 800706e:	6822      	ldr	r2, [r4, #0]
 8007070:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007074:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007078:	f040 8103 	bne.w	8007282 <_scanf_float+0x40e>
 800707c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007080:	6022      	str	r2, [r4, #0]
 8007082:	2501      	movs	r5, #1
 8007084:	e7c2      	b.n	800700c <_scanf_float+0x198>
 8007086:	2d03      	cmp	r5, #3
 8007088:	d0e3      	beq.n	8007052 <_scanf_float+0x1de>
 800708a:	2d05      	cmp	r5, #5
 800708c:	e7df      	b.n	800704e <_scanf_float+0x1da>
 800708e:	2d02      	cmp	r5, #2
 8007090:	f47f af23 	bne.w	8006eda <_scanf_float+0x66>
 8007094:	2503      	movs	r5, #3
 8007096:	e7b9      	b.n	800700c <_scanf_float+0x198>
 8007098:	2d06      	cmp	r5, #6
 800709a:	f47f af1e 	bne.w	8006eda <_scanf_float+0x66>
 800709e:	2507      	movs	r5, #7
 80070a0:	e7b4      	b.n	800700c <_scanf_float+0x198>
 80070a2:	6822      	ldr	r2, [r4, #0]
 80070a4:	0591      	lsls	r1, r2, #22
 80070a6:	f57f af18 	bpl.w	8006eda <_scanf_float+0x66>
 80070aa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80070ae:	6022      	str	r2, [r4, #0]
 80070b0:	9702      	str	r7, [sp, #8]
 80070b2:	e7ab      	b.n	800700c <_scanf_float+0x198>
 80070b4:	6822      	ldr	r2, [r4, #0]
 80070b6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80070ba:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80070be:	d005      	beq.n	80070cc <_scanf_float+0x258>
 80070c0:	0550      	lsls	r0, r2, #21
 80070c2:	f57f af0a 	bpl.w	8006eda <_scanf_float+0x66>
 80070c6:	2f00      	cmp	r7, #0
 80070c8:	f000 80db 	beq.w	8007282 <_scanf_float+0x40e>
 80070cc:	0591      	lsls	r1, r2, #22
 80070ce:	bf58      	it	pl
 80070d0:	9902      	ldrpl	r1, [sp, #8]
 80070d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80070d6:	bf58      	it	pl
 80070d8:	1a79      	subpl	r1, r7, r1
 80070da:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80070de:	bf58      	it	pl
 80070e0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80070e4:	6022      	str	r2, [r4, #0]
 80070e6:	2700      	movs	r7, #0
 80070e8:	e790      	b.n	800700c <_scanf_float+0x198>
 80070ea:	f04f 0a03 	mov.w	sl, #3
 80070ee:	e78d      	b.n	800700c <_scanf_float+0x198>
 80070f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80070f4:	4649      	mov	r1, r9
 80070f6:	4640      	mov	r0, r8
 80070f8:	4798      	blx	r3
 80070fa:	2800      	cmp	r0, #0
 80070fc:	f43f aedf 	beq.w	8006ebe <_scanf_float+0x4a>
 8007100:	e6eb      	b.n	8006eda <_scanf_float+0x66>
 8007102:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007106:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800710a:	464a      	mov	r2, r9
 800710c:	4640      	mov	r0, r8
 800710e:	4798      	blx	r3
 8007110:	6923      	ldr	r3, [r4, #16]
 8007112:	3b01      	subs	r3, #1
 8007114:	6123      	str	r3, [r4, #16]
 8007116:	e6eb      	b.n	8006ef0 <_scanf_float+0x7c>
 8007118:	1e6b      	subs	r3, r5, #1
 800711a:	2b06      	cmp	r3, #6
 800711c:	d824      	bhi.n	8007168 <_scanf_float+0x2f4>
 800711e:	2d02      	cmp	r5, #2
 8007120:	d836      	bhi.n	8007190 <_scanf_float+0x31c>
 8007122:	9b01      	ldr	r3, [sp, #4]
 8007124:	429e      	cmp	r6, r3
 8007126:	f67f aee7 	bls.w	8006ef8 <_scanf_float+0x84>
 800712a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800712e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007132:	464a      	mov	r2, r9
 8007134:	4640      	mov	r0, r8
 8007136:	4798      	blx	r3
 8007138:	6923      	ldr	r3, [r4, #16]
 800713a:	3b01      	subs	r3, #1
 800713c:	6123      	str	r3, [r4, #16]
 800713e:	e7f0      	b.n	8007122 <_scanf_float+0x2ae>
 8007140:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007144:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007148:	464a      	mov	r2, r9
 800714a:	4640      	mov	r0, r8
 800714c:	4798      	blx	r3
 800714e:	6923      	ldr	r3, [r4, #16]
 8007150:	3b01      	subs	r3, #1
 8007152:	6123      	str	r3, [r4, #16]
 8007154:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007158:	fa5f fa8a 	uxtb.w	sl, sl
 800715c:	f1ba 0f02 	cmp.w	sl, #2
 8007160:	d1ee      	bne.n	8007140 <_scanf_float+0x2cc>
 8007162:	3d03      	subs	r5, #3
 8007164:	b2ed      	uxtb	r5, r5
 8007166:	1b76      	subs	r6, r6, r5
 8007168:	6823      	ldr	r3, [r4, #0]
 800716a:	05da      	lsls	r2, r3, #23
 800716c:	d530      	bpl.n	80071d0 <_scanf_float+0x35c>
 800716e:	055b      	lsls	r3, r3, #21
 8007170:	d511      	bpl.n	8007196 <_scanf_float+0x322>
 8007172:	9b01      	ldr	r3, [sp, #4]
 8007174:	429e      	cmp	r6, r3
 8007176:	f67f aebf 	bls.w	8006ef8 <_scanf_float+0x84>
 800717a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800717e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007182:	464a      	mov	r2, r9
 8007184:	4640      	mov	r0, r8
 8007186:	4798      	blx	r3
 8007188:	6923      	ldr	r3, [r4, #16]
 800718a:	3b01      	subs	r3, #1
 800718c:	6123      	str	r3, [r4, #16]
 800718e:	e7f0      	b.n	8007172 <_scanf_float+0x2fe>
 8007190:	46aa      	mov	sl, r5
 8007192:	46b3      	mov	fp, r6
 8007194:	e7de      	b.n	8007154 <_scanf_float+0x2e0>
 8007196:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800719a:	6923      	ldr	r3, [r4, #16]
 800719c:	2965      	cmp	r1, #101	@ 0x65
 800719e:	f103 33ff 	add.w	r3, r3, #4294967295
 80071a2:	f106 35ff 	add.w	r5, r6, #4294967295
 80071a6:	6123      	str	r3, [r4, #16]
 80071a8:	d00c      	beq.n	80071c4 <_scanf_float+0x350>
 80071aa:	2945      	cmp	r1, #69	@ 0x45
 80071ac:	d00a      	beq.n	80071c4 <_scanf_float+0x350>
 80071ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80071b2:	464a      	mov	r2, r9
 80071b4:	4640      	mov	r0, r8
 80071b6:	4798      	blx	r3
 80071b8:	6923      	ldr	r3, [r4, #16]
 80071ba:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80071be:	3b01      	subs	r3, #1
 80071c0:	1eb5      	subs	r5, r6, #2
 80071c2:	6123      	str	r3, [r4, #16]
 80071c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80071c8:	464a      	mov	r2, r9
 80071ca:	4640      	mov	r0, r8
 80071cc:	4798      	blx	r3
 80071ce:	462e      	mov	r6, r5
 80071d0:	6822      	ldr	r2, [r4, #0]
 80071d2:	f012 0210 	ands.w	r2, r2, #16
 80071d6:	d001      	beq.n	80071dc <_scanf_float+0x368>
 80071d8:	2000      	movs	r0, #0
 80071da:	e68e      	b.n	8006efa <_scanf_float+0x86>
 80071dc:	7032      	strb	r2, [r6, #0]
 80071de:	6823      	ldr	r3, [r4, #0]
 80071e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80071e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071e8:	d125      	bne.n	8007236 <_scanf_float+0x3c2>
 80071ea:	9b02      	ldr	r3, [sp, #8]
 80071ec:	429f      	cmp	r7, r3
 80071ee:	d00a      	beq.n	8007206 <_scanf_float+0x392>
 80071f0:	1bda      	subs	r2, r3, r7
 80071f2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80071f6:	429e      	cmp	r6, r3
 80071f8:	bf28      	it	cs
 80071fa:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80071fe:	4922      	ldr	r1, [pc, #136]	@ (8007288 <_scanf_float+0x414>)
 8007200:	4630      	mov	r0, r6
 8007202:	f000 f919 	bl	8007438 <siprintf>
 8007206:	9901      	ldr	r1, [sp, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	4640      	mov	r0, r8
 800720c:	f002 fc04 	bl	8009a18 <_strtod_r>
 8007210:	9b03      	ldr	r3, [sp, #12]
 8007212:	6821      	ldr	r1, [r4, #0]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f011 0f02 	tst.w	r1, #2
 800721a:	ec57 6b10 	vmov	r6, r7, d0
 800721e:	f103 0204 	add.w	r2, r3, #4
 8007222:	d015      	beq.n	8007250 <_scanf_float+0x3dc>
 8007224:	9903      	ldr	r1, [sp, #12]
 8007226:	600a      	str	r2, [r1, #0]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	e9c3 6700 	strd	r6, r7, [r3]
 800722e:	68e3      	ldr	r3, [r4, #12]
 8007230:	3301      	adds	r3, #1
 8007232:	60e3      	str	r3, [r4, #12]
 8007234:	e7d0      	b.n	80071d8 <_scanf_float+0x364>
 8007236:	9b04      	ldr	r3, [sp, #16]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d0e4      	beq.n	8007206 <_scanf_float+0x392>
 800723c:	9905      	ldr	r1, [sp, #20]
 800723e:	230a      	movs	r3, #10
 8007240:	3101      	adds	r1, #1
 8007242:	4640      	mov	r0, r8
 8007244:	f002 fc68 	bl	8009b18 <_strtol_r>
 8007248:	9b04      	ldr	r3, [sp, #16]
 800724a:	9e05      	ldr	r6, [sp, #20]
 800724c:	1ac2      	subs	r2, r0, r3
 800724e:	e7d0      	b.n	80071f2 <_scanf_float+0x37e>
 8007250:	f011 0f04 	tst.w	r1, #4
 8007254:	9903      	ldr	r1, [sp, #12]
 8007256:	600a      	str	r2, [r1, #0]
 8007258:	d1e6      	bne.n	8007228 <_scanf_float+0x3b4>
 800725a:	681d      	ldr	r5, [r3, #0]
 800725c:	4632      	mov	r2, r6
 800725e:	463b      	mov	r3, r7
 8007260:	4630      	mov	r0, r6
 8007262:	4639      	mov	r1, r7
 8007264:	f7f9 fc82 	bl	8000b6c <__aeabi_dcmpun>
 8007268:	b128      	cbz	r0, 8007276 <_scanf_float+0x402>
 800726a:	4808      	ldr	r0, [pc, #32]	@ (800728c <_scanf_float+0x418>)
 800726c:	f000 f9ca 	bl	8007604 <nanf>
 8007270:	ed85 0a00 	vstr	s0, [r5]
 8007274:	e7db      	b.n	800722e <_scanf_float+0x3ba>
 8007276:	4630      	mov	r0, r6
 8007278:	4639      	mov	r1, r7
 800727a:	f7f9 fcd5 	bl	8000c28 <__aeabi_d2f>
 800727e:	6028      	str	r0, [r5, #0]
 8007280:	e7d5      	b.n	800722e <_scanf_float+0x3ba>
 8007282:	2700      	movs	r7, #0
 8007284:	e62e      	b.n	8006ee4 <_scanf_float+0x70>
 8007286:	bf00      	nop
 8007288:	0800ad90 	.word	0x0800ad90
 800728c:	0800aed1 	.word	0x0800aed1

08007290 <std>:
 8007290:	2300      	movs	r3, #0
 8007292:	b510      	push	{r4, lr}
 8007294:	4604      	mov	r4, r0
 8007296:	e9c0 3300 	strd	r3, r3, [r0]
 800729a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800729e:	6083      	str	r3, [r0, #8]
 80072a0:	8181      	strh	r1, [r0, #12]
 80072a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80072a4:	81c2      	strh	r2, [r0, #14]
 80072a6:	6183      	str	r3, [r0, #24]
 80072a8:	4619      	mov	r1, r3
 80072aa:	2208      	movs	r2, #8
 80072ac:	305c      	adds	r0, #92	@ 0x5c
 80072ae:	f000 f928 	bl	8007502 <memset>
 80072b2:	4b0d      	ldr	r3, [pc, #52]	@ (80072e8 <std+0x58>)
 80072b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80072b6:	4b0d      	ldr	r3, [pc, #52]	@ (80072ec <std+0x5c>)
 80072b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80072ba:	4b0d      	ldr	r3, [pc, #52]	@ (80072f0 <std+0x60>)
 80072bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80072be:	4b0d      	ldr	r3, [pc, #52]	@ (80072f4 <std+0x64>)
 80072c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80072c2:	4b0d      	ldr	r3, [pc, #52]	@ (80072f8 <std+0x68>)
 80072c4:	6224      	str	r4, [r4, #32]
 80072c6:	429c      	cmp	r4, r3
 80072c8:	d006      	beq.n	80072d8 <std+0x48>
 80072ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80072ce:	4294      	cmp	r4, r2
 80072d0:	d002      	beq.n	80072d8 <std+0x48>
 80072d2:	33d0      	adds	r3, #208	@ 0xd0
 80072d4:	429c      	cmp	r4, r3
 80072d6:	d105      	bne.n	80072e4 <std+0x54>
 80072d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80072dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072e0:	f000 b98c 	b.w	80075fc <__retarget_lock_init_recursive>
 80072e4:	bd10      	pop	{r4, pc}
 80072e6:	bf00      	nop
 80072e8:	0800747d 	.word	0x0800747d
 80072ec:	0800749f 	.word	0x0800749f
 80072f0:	080074d7 	.word	0x080074d7
 80072f4:	080074fb 	.word	0x080074fb
 80072f8:	2000061c 	.word	0x2000061c

080072fc <stdio_exit_handler>:
 80072fc:	4a02      	ldr	r2, [pc, #8]	@ (8007308 <stdio_exit_handler+0xc>)
 80072fe:	4903      	ldr	r1, [pc, #12]	@ (800730c <stdio_exit_handler+0x10>)
 8007300:	4803      	ldr	r0, [pc, #12]	@ (8007310 <stdio_exit_handler+0x14>)
 8007302:	f000 b869 	b.w	80073d8 <_fwalk_sglue>
 8007306:	bf00      	nop
 8007308:	20000018 	.word	0x20000018
 800730c:	0800a159 	.word	0x0800a159
 8007310:	20000028 	.word	0x20000028

08007314 <cleanup_stdio>:
 8007314:	6841      	ldr	r1, [r0, #4]
 8007316:	4b0c      	ldr	r3, [pc, #48]	@ (8007348 <cleanup_stdio+0x34>)
 8007318:	4299      	cmp	r1, r3
 800731a:	b510      	push	{r4, lr}
 800731c:	4604      	mov	r4, r0
 800731e:	d001      	beq.n	8007324 <cleanup_stdio+0x10>
 8007320:	f002 ff1a 	bl	800a158 <_fflush_r>
 8007324:	68a1      	ldr	r1, [r4, #8]
 8007326:	4b09      	ldr	r3, [pc, #36]	@ (800734c <cleanup_stdio+0x38>)
 8007328:	4299      	cmp	r1, r3
 800732a:	d002      	beq.n	8007332 <cleanup_stdio+0x1e>
 800732c:	4620      	mov	r0, r4
 800732e:	f002 ff13 	bl	800a158 <_fflush_r>
 8007332:	68e1      	ldr	r1, [r4, #12]
 8007334:	4b06      	ldr	r3, [pc, #24]	@ (8007350 <cleanup_stdio+0x3c>)
 8007336:	4299      	cmp	r1, r3
 8007338:	d004      	beq.n	8007344 <cleanup_stdio+0x30>
 800733a:	4620      	mov	r0, r4
 800733c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007340:	f002 bf0a 	b.w	800a158 <_fflush_r>
 8007344:	bd10      	pop	{r4, pc}
 8007346:	bf00      	nop
 8007348:	2000061c 	.word	0x2000061c
 800734c:	20000684 	.word	0x20000684
 8007350:	200006ec 	.word	0x200006ec

08007354 <global_stdio_init.part.0>:
 8007354:	b510      	push	{r4, lr}
 8007356:	4b0b      	ldr	r3, [pc, #44]	@ (8007384 <global_stdio_init.part.0+0x30>)
 8007358:	4c0b      	ldr	r4, [pc, #44]	@ (8007388 <global_stdio_init.part.0+0x34>)
 800735a:	4a0c      	ldr	r2, [pc, #48]	@ (800738c <global_stdio_init.part.0+0x38>)
 800735c:	601a      	str	r2, [r3, #0]
 800735e:	4620      	mov	r0, r4
 8007360:	2200      	movs	r2, #0
 8007362:	2104      	movs	r1, #4
 8007364:	f7ff ff94 	bl	8007290 <std>
 8007368:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800736c:	2201      	movs	r2, #1
 800736e:	2109      	movs	r1, #9
 8007370:	f7ff ff8e 	bl	8007290 <std>
 8007374:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007378:	2202      	movs	r2, #2
 800737a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800737e:	2112      	movs	r1, #18
 8007380:	f7ff bf86 	b.w	8007290 <std>
 8007384:	20000754 	.word	0x20000754
 8007388:	2000061c 	.word	0x2000061c
 800738c:	080072fd 	.word	0x080072fd

08007390 <__sfp_lock_acquire>:
 8007390:	4801      	ldr	r0, [pc, #4]	@ (8007398 <__sfp_lock_acquire+0x8>)
 8007392:	f000 b934 	b.w	80075fe <__retarget_lock_acquire_recursive>
 8007396:	bf00      	nop
 8007398:	2000075d 	.word	0x2000075d

0800739c <__sfp_lock_release>:
 800739c:	4801      	ldr	r0, [pc, #4]	@ (80073a4 <__sfp_lock_release+0x8>)
 800739e:	f000 b92f 	b.w	8007600 <__retarget_lock_release_recursive>
 80073a2:	bf00      	nop
 80073a4:	2000075d 	.word	0x2000075d

080073a8 <__sinit>:
 80073a8:	b510      	push	{r4, lr}
 80073aa:	4604      	mov	r4, r0
 80073ac:	f7ff fff0 	bl	8007390 <__sfp_lock_acquire>
 80073b0:	6a23      	ldr	r3, [r4, #32]
 80073b2:	b11b      	cbz	r3, 80073bc <__sinit+0x14>
 80073b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073b8:	f7ff bff0 	b.w	800739c <__sfp_lock_release>
 80073bc:	4b04      	ldr	r3, [pc, #16]	@ (80073d0 <__sinit+0x28>)
 80073be:	6223      	str	r3, [r4, #32]
 80073c0:	4b04      	ldr	r3, [pc, #16]	@ (80073d4 <__sinit+0x2c>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d1f5      	bne.n	80073b4 <__sinit+0xc>
 80073c8:	f7ff ffc4 	bl	8007354 <global_stdio_init.part.0>
 80073cc:	e7f2      	b.n	80073b4 <__sinit+0xc>
 80073ce:	bf00      	nop
 80073d0:	08007315 	.word	0x08007315
 80073d4:	20000754 	.word	0x20000754

080073d8 <_fwalk_sglue>:
 80073d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073dc:	4607      	mov	r7, r0
 80073de:	4688      	mov	r8, r1
 80073e0:	4614      	mov	r4, r2
 80073e2:	2600      	movs	r6, #0
 80073e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80073e8:	f1b9 0901 	subs.w	r9, r9, #1
 80073ec:	d505      	bpl.n	80073fa <_fwalk_sglue+0x22>
 80073ee:	6824      	ldr	r4, [r4, #0]
 80073f0:	2c00      	cmp	r4, #0
 80073f2:	d1f7      	bne.n	80073e4 <_fwalk_sglue+0xc>
 80073f4:	4630      	mov	r0, r6
 80073f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073fa:	89ab      	ldrh	r3, [r5, #12]
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d907      	bls.n	8007410 <_fwalk_sglue+0x38>
 8007400:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007404:	3301      	adds	r3, #1
 8007406:	d003      	beq.n	8007410 <_fwalk_sglue+0x38>
 8007408:	4629      	mov	r1, r5
 800740a:	4638      	mov	r0, r7
 800740c:	47c0      	blx	r8
 800740e:	4306      	orrs	r6, r0
 8007410:	3568      	adds	r5, #104	@ 0x68
 8007412:	e7e9      	b.n	80073e8 <_fwalk_sglue+0x10>

08007414 <iprintf>:
 8007414:	b40f      	push	{r0, r1, r2, r3}
 8007416:	b507      	push	{r0, r1, r2, lr}
 8007418:	4906      	ldr	r1, [pc, #24]	@ (8007434 <iprintf+0x20>)
 800741a:	ab04      	add	r3, sp, #16
 800741c:	6808      	ldr	r0, [r1, #0]
 800741e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007422:	6881      	ldr	r1, [r0, #8]
 8007424:	9301      	str	r3, [sp, #4]
 8007426:	f002 fcfb 	bl	8009e20 <_vfiprintf_r>
 800742a:	b003      	add	sp, #12
 800742c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007430:	b004      	add	sp, #16
 8007432:	4770      	bx	lr
 8007434:	20000024 	.word	0x20000024

08007438 <siprintf>:
 8007438:	b40e      	push	{r1, r2, r3}
 800743a:	b510      	push	{r4, lr}
 800743c:	b09d      	sub	sp, #116	@ 0x74
 800743e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007440:	9002      	str	r0, [sp, #8]
 8007442:	9006      	str	r0, [sp, #24]
 8007444:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007448:	480a      	ldr	r0, [pc, #40]	@ (8007474 <siprintf+0x3c>)
 800744a:	9107      	str	r1, [sp, #28]
 800744c:	9104      	str	r1, [sp, #16]
 800744e:	490a      	ldr	r1, [pc, #40]	@ (8007478 <siprintf+0x40>)
 8007450:	f853 2b04 	ldr.w	r2, [r3], #4
 8007454:	9105      	str	r1, [sp, #20]
 8007456:	2400      	movs	r4, #0
 8007458:	a902      	add	r1, sp, #8
 800745a:	6800      	ldr	r0, [r0, #0]
 800745c:	9301      	str	r3, [sp, #4]
 800745e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007460:	f002 fbb8 	bl	8009bd4 <_svfiprintf_r>
 8007464:	9b02      	ldr	r3, [sp, #8]
 8007466:	701c      	strb	r4, [r3, #0]
 8007468:	b01d      	add	sp, #116	@ 0x74
 800746a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800746e:	b003      	add	sp, #12
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	20000024 	.word	0x20000024
 8007478:	ffff0208 	.word	0xffff0208

0800747c <__sread>:
 800747c:	b510      	push	{r4, lr}
 800747e:	460c      	mov	r4, r1
 8007480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007484:	f000 f86c 	bl	8007560 <_read_r>
 8007488:	2800      	cmp	r0, #0
 800748a:	bfab      	itete	ge
 800748c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800748e:	89a3      	ldrhlt	r3, [r4, #12]
 8007490:	181b      	addge	r3, r3, r0
 8007492:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007496:	bfac      	ite	ge
 8007498:	6563      	strge	r3, [r4, #84]	@ 0x54
 800749a:	81a3      	strhlt	r3, [r4, #12]
 800749c:	bd10      	pop	{r4, pc}

0800749e <__swrite>:
 800749e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074a2:	461f      	mov	r7, r3
 80074a4:	898b      	ldrh	r3, [r1, #12]
 80074a6:	05db      	lsls	r3, r3, #23
 80074a8:	4605      	mov	r5, r0
 80074aa:	460c      	mov	r4, r1
 80074ac:	4616      	mov	r6, r2
 80074ae:	d505      	bpl.n	80074bc <__swrite+0x1e>
 80074b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074b4:	2302      	movs	r3, #2
 80074b6:	2200      	movs	r2, #0
 80074b8:	f000 f840 	bl	800753c <_lseek_r>
 80074bc:	89a3      	ldrh	r3, [r4, #12]
 80074be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80074c6:	81a3      	strh	r3, [r4, #12]
 80074c8:	4632      	mov	r2, r6
 80074ca:	463b      	mov	r3, r7
 80074cc:	4628      	mov	r0, r5
 80074ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074d2:	f000 b857 	b.w	8007584 <_write_r>

080074d6 <__sseek>:
 80074d6:	b510      	push	{r4, lr}
 80074d8:	460c      	mov	r4, r1
 80074da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074de:	f000 f82d 	bl	800753c <_lseek_r>
 80074e2:	1c43      	adds	r3, r0, #1
 80074e4:	89a3      	ldrh	r3, [r4, #12]
 80074e6:	bf15      	itete	ne
 80074e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80074ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80074ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80074f2:	81a3      	strheq	r3, [r4, #12]
 80074f4:	bf18      	it	ne
 80074f6:	81a3      	strhne	r3, [r4, #12]
 80074f8:	bd10      	pop	{r4, pc}

080074fa <__sclose>:
 80074fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074fe:	f000 b80d 	b.w	800751c <_close_r>

08007502 <memset>:
 8007502:	4402      	add	r2, r0
 8007504:	4603      	mov	r3, r0
 8007506:	4293      	cmp	r3, r2
 8007508:	d100      	bne.n	800750c <memset+0xa>
 800750a:	4770      	bx	lr
 800750c:	f803 1b01 	strb.w	r1, [r3], #1
 8007510:	e7f9      	b.n	8007506 <memset+0x4>
	...

08007514 <_localeconv_r>:
 8007514:	4800      	ldr	r0, [pc, #0]	@ (8007518 <_localeconv_r+0x4>)
 8007516:	4770      	bx	lr
 8007518:	20000164 	.word	0x20000164

0800751c <_close_r>:
 800751c:	b538      	push	{r3, r4, r5, lr}
 800751e:	4d06      	ldr	r5, [pc, #24]	@ (8007538 <_close_r+0x1c>)
 8007520:	2300      	movs	r3, #0
 8007522:	4604      	mov	r4, r0
 8007524:	4608      	mov	r0, r1
 8007526:	602b      	str	r3, [r5, #0]
 8007528:	f7fb f966 	bl	80027f8 <_close>
 800752c:	1c43      	adds	r3, r0, #1
 800752e:	d102      	bne.n	8007536 <_close_r+0x1a>
 8007530:	682b      	ldr	r3, [r5, #0]
 8007532:	b103      	cbz	r3, 8007536 <_close_r+0x1a>
 8007534:	6023      	str	r3, [r4, #0]
 8007536:	bd38      	pop	{r3, r4, r5, pc}
 8007538:	20000758 	.word	0x20000758

0800753c <_lseek_r>:
 800753c:	b538      	push	{r3, r4, r5, lr}
 800753e:	4d07      	ldr	r5, [pc, #28]	@ (800755c <_lseek_r+0x20>)
 8007540:	4604      	mov	r4, r0
 8007542:	4608      	mov	r0, r1
 8007544:	4611      	mov	r1, r2
 8007546:	2200      	movs	r2, #0
 8007548:	602a      	str	r2, [r5, #0]
 800754a:	461a      	mov	r2, r3
 800754c:	f7fb f97b 	bl	8002846 <_lseek>
 8007550:	1c43      	adds	r3, r0, #1
 8007552:	d102      	bne.n	800755a <_lseek_r+0x1e>
 8007554:	682b      	ldr	r3, [r5, #0]
 8007556:	b103      	cbz	r3, 800755a <_lseek_r+0x1e>
 8007558:	6023      	str	r3, [r4, #0]
 800755a:	bd38      	pop	{r3, r4, r5, pc}
 800755c:	20000758 	.word	0x20000758

08007560 <_read_r>:
 8007560:	b538      	push	{r3, r4, r5, lr}
 8007562:	4d07      	ldr	r5, [pc, #28]	@ (8007580 <_read_r+0x20>)
 8007564:	4604      	mov	r4, r0
 8007566:	4608      	mov	r0, r1
 8007568:	4611      	mov	r1, r2
 800756a:	2200      	movs	r2, #0
 800756c:	602a      	str	r2, [r5, #0]
 800756e:	461a      	mov	r2, r3
 8007570:	f7fb f925 	bl	80027be <_read>
 8007574:	1c43      	adds	r3, r0, #1
 8007576:	d102      	bne.n	800757e <_read_r+0x1e>
 8007578:	682b      	ldr	r3, [r5, #0]
 800757a:	b103      	cbz	r3, 800757e <_read_r+0x1e>
 800757c:	6023      	str	r3, [r4, #0]
 800757e:	bd38      	pop	{r3, r4, r5, pc}
 8007580:	20000758 	.word	0x20000758

08007584 <_write_r>:
 8007584:	b538      	push	{r3, r4, r5, lr}
 8007586:	4d07      	ldr	r5, [pc, #28]	@ (80075a4 <_write_r+0x20>)
 8007588:	4604      	mov	r4, r0
 800758a:	4608      	mov	r0, r1
 800758c:	4611      	mov	r1, r2
 800758e:	2200      	movs	r2, #0
 8007590:	602a      	str	r2, [r5, #0]
 8007592:	461a      	mov	r2, r3
 8007594:	f7f9 fd64 	bl	8001060 <_write>
 8007598:	1c43      	adds	r3, r0, #1
 800759a:	d102      	bne.n	80075a2 <_write_r+0x1e>
 800759c:	682b      	ldr	r3, [r5, #0]
 800759e:	b103      	cbz	r3, 80075a2 <_write_r+0x1e>
 80075a0:	6023      	str	r3, [r4, #0]
 80075a2:	bd38      	pop	{r3, r4, r5, pc}
 80075a4:	20000758 	.word	0x20000758

080075a8 <__errno>:
 80075a8:	4b01      	ldr	r3, [pc, #4]	@ (80075b0 <__errno+0x8>)
 80075aa:	6818      	ldr	r0, [r3, #0]
 80075ac:	4770      	bx	lr
 80075ae:	bf00      	nop
 80075b0:	20000024 	.word	0x20000024

080075b4 <__libc_init_array>:
 80075b4:	b570      	push	{r4, r5, r6, lr}
 80075b6:	4d0d      	ldr	r5, [pc, #52]	@ (80075ec <__libc_init_array+0x38>)
 80075b8:	4c0d      	ldr	r4, [pc, #52]	@ (80075f0 <__libc_init_array+0x3c>)
 80075ba:	1b64      	subs	r4, r4, r5
 80075bc:	10a4      	asrs	r4, r4, #2
 80075be:	2600      	movs	r6, #0
 80075c0:	42a6      	cmp	r6, r4
 80075c2:	d109      	bne.n	80075d8 <__libc_init_array+0x24>
 80075c4:	4d0b      	ldr	r5, [pc, #44]	@ (80075f4 <__libc_init_array+0x40>)
 80075c6:	4c0c      	ldr	r4, [pc, #48]	@ (80075f8 <__libc_init_array+0x44>)
 80075c8:	f003 fb78 	bl	800acbc <_init>
 80075cc:	1b64      	subs	r4, r4, r5
 80075ce:	10a4      	asrs	r4, r4, #2
 80075d0:	2600      	movs	r6, #0
 80075d2:	42a6      	cmp	r6, r4
 80075d4:	d105      	bne.n	80075e2 <__libc_init_array+0x2e>
 80075d6:	bd70      	pop	{r4, r5, r6, pc}
 80075d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80075dc:	4798      	blx	r3
 80075de:	3601      	adds	r6, #1
 80075e0:	e7ee      	b.n	80075c0 <__libc_init_array+0xc>
 80075e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80075e6:	4798      	blx	r3
 80075e8:	3601      	adds	r6, #1
 80075ea:	e7f2      	b.n	80075d2 <__libc_init_array+0x1e>
 80075ec:	0800b18c 	.word	0x0800b18c
 80075f0:	0800b18c 	.word	0x0800b18c
 80075f4:	0800b18c 	.word	0x0800b18c
 80075f8:	0800b190 	.word	0x0800b190

080075fc <__retarget_lock_init_recursive>:
 80075fc:	4770      	bx	lr

080075fe <__retarget_lock_acquire_recursive>:
 80075fe:	4770      	bx	lr

08007600 <__retarget_lock_release_recursive>:
 8007600:	4770      	bx	lr
	...

08007604 <nanf>:
 8007604:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800760c <nanf+0x8>
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	7fc00000 	.word	0x7fc00000

08007610 <quorem>:
 8007610:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007614:	6903      	ldr	r3, [r0, #16]
 8007616:	690c      	ldr	r4, [r1, #16]
 8007618:	42a3      	cmp	r3, r4
 800761a:	4607      	mov	r7, r0
 800761c:	db7e      	blt.n	800771c <quorem+0x10c>
 800761e:	3c01      	subs	r4, #1
 8007620:	f101 0814 	add.w	r8, r1, #20
 8007624:	00a3      	lsls	r3, r4, #2
 8007626:	f100 0514 	add.w	r5, r0, #20
 800762a:	9300      	str	r3, [sp, #0]
 800762c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007630:	9301      	str	r3, [sp, #4]
 8007632:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007636:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800763a:	3301      	adds	r3, #1
 800763c:	429a      	cmp	r2, r3
 800763e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007642:	fbb2 f6f3 	udiv	r6, r2, r3
 8007646:	d32e      	bcc.n	80076a6 <quorem+0x96>
 8007648:	f04f 0a00 	mov.w	sl, #0
 800764c:	46c4      	mov	ip, r8
 800764e:	46ae      	mov	lr, r5
 8007650:	46d3      	mov	fp, sl
 8007652:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007656:	b298      	uxth	r0, r3
 8007658:	fb06 a000 	mla	r0, r6, r0, sl
 800765c:	0c02      	lsrs	r2, r0, #16
 800765e:	0c1b      	lsrs	r3, r3, #16
 8007660:	fb06 2303 	mla	r3, r6, r3, r2
 8007664:	f8de 2000 	ldr.w	r2, [lr]
 8007668:	b280      	uxth	r0, r0
 800766a:	b292      	uxth	r2, r2
 800766c:	1a12      	subs	r2, r2, r0
 800766e:	445a      	add	r2, fp
 8007670:	f8de 0000 	ldr.w	r0, [lr]
 8007674:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007678:	b29b      	uxth	r3, r3
 800767a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800767e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007682:	b292      	uxth	r2, r2
 8007684:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007688:	45e1      	cmp	r9, ip
 800768a:	f84e 2b04 	str.w	r2, [lr], #4
 800768e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007692:	d2de      	bcs.n	8007652 <quorem+0x42>
 8007694:	9b00      	ldr	r3, [sp, #0]
 8007696:	58eb      	ldr	r3, [r5, r3]
 8007698:	b92b      	cbnz	r3, 80076a6 <quorem+0x96>
 800769a:	9b01      	ldr	r3, [sp, #4]
 800769c:	3b04      	subs	r3, #4
 800769e:	429d      	cmp	r5, r3
 80076a0:	461a      	mov	r2, r3
 80076a2:	d32f      	bcc.n	8007704 <quorem+0xf4>
 80076a4:	613c      	str	r4, [r7, #16]
 80076a6:	4638      	mov	r0, r7
 80076a8:	f001 f9c6 	bl	8008a38 <__mcmp>
 80076ac:	2800      	cmp	r0, #0
 80076ae:	db25      	blt.n	80076fc <quorem+0xec>
 80076b0:	4629      	mov	r1, r5
 80076b2:	2000      	movs	r0, #0
 80076b4:	f858 2b04 	ldr.w	r2, [r8], #4
 80076b8:	f8d1 c000 	ldr.w	ip, [r1]
 80076bc:	fa1f fe82 	uxth.w	lr, r2
 80076c0:	fa1f f38c 	uxth.w	r3, ip
 80076c4:	eba3 030e 	sub.w	r3, r3, lr
 80076c8:	4403      	add	r3, r0
 80076ca:	0c12      	lsrs	r2, r2, #16
 80076cc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80076d0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076da:	45c1      	cmp	r9, r8
 80076dc:	f841 3b04 	str.w	r3, [r1], #4
 80076e0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80076e4:	d2e6      	bcs.n	80076b4 <quorem+0xa4>
 80076e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076ee:	b922      	cbnz	r2, 80076fa <quorem+0xea>
 80076f0:	3b04      	subs	r3, #4
 80076f2:	429d      	cmp	r5, r3
 80076f4:	461a      	mov	r2, r3
 80076f6:	d30b      	bcc.n	8007710 <quorem+0x100>
 80076f8:	613c      	str	r4, [r7, #16]
 80076fa:	3601      	adds	r6, #1
 80076fc:	4630      	mov	r0, r6
 80076fe:	b003      	add	sp, #12
 8007700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007704:	6812      	ldr	r2, [r2, #0]
 8007706:	3b04      	subs	r3, #4
 8007708:	2a00      	cmp	r2, #0
 800770a:	d1cb      	bne.n	80076a4 <quorem+0x94>
 800770c:	3c01      	subs	r4, #1
 800770e:	e7c6      	b.n	800769e <quorem+0x8e>
 8007710:	6812      	ldr	r2, [r2, #0]
 8007712:	3b04      	subs	r3, #4
 8007714:	2a00      	cmp	r2, #0
 8007716:	d1ef      	bne.n	80076f8 <quorem+0xe8>
 8007718:	3c01      	subs	r4, #1
 800771a:	e7ea      	b.n	80076f2 <quorem+0xe2>
 800771c:	2000      	movs	r0, #0
 800771e:	e7ee      	b.n	80076fe <quorem+0xee>

08007720 <_dtoa_r>:
 8007720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007724:	69c7      	ldr	r7, [r0, #28]
 8007726:	b097      	sub	sp, #92	@ 0x5c
 8007728:	ed8d 0b04 	vstr	d0, [sp, #16]
 800772c:	ec55 4b10 	vmov	r4, r5, d0
 8007730:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007732:	9107      	str	r1, [sp, #28]
 8007734:	4681      	mov	r9, r0
 8007736:	920c      	str	r2, [sp, #48]	@ 0x30
 8007738:	9311      	str	r3, [sp, #68]	@ 0x44
 800773a:	b97f      	cbnz	r7, 800775c <_dtoa_r+0x3c>
 800773c:	2010      	movs	r0, #16
 800773e:	f000 fe09 	bl	8008354 <malloc>
 8007742:	4602      	mov	r2, r0
 8007744:	f8c9 001c 	str.w	r0, [r9, #28]
 8007748:	b920      	cbnz	r0, 8007754 <_dtoa_r+0x34>
 800774a:	4ba9      	ldr	r3, [pc, #676]	@ (80079f0 <_dtoa_r+0x2d0>)
 800774c:	21ef      	movs	r1, #239	@ 0xef
 800774e:	48a9      	ldr	r0, [pc, #676]	@ (80079f4 <_dtoa_r+0x2d4>)
 8007750:	f002 fe12 	bl	800a378 <__assert_func>
 8007754:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007758:	6007      	str	r7, [r0, #0]
 800775a:	60c7      	str	r7, [r0, #12]
 800775c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007760:	6819      	ldr	r1, [r3, #0]
 8007762:	b159      	cbz	r1, 800777c <_dtoa_r+0x5c>
 8007764:	685a      	ldr	r2, [r3, #4]
 8007766:	604a      	str	r2, [r1, #4]
 8007768:	2301      	movs	r3, #1
 800776a:	4093      	lsls	r3, r2
 800776c:	608b      	str	r3, [r1, #8]
 800776e:	4648      	mov	r0, r9
 8007770:	f000 fee6 	bl	8008540 <_Bfree>
 8007774:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007778:	2200      	movs	r2, #0
 800777a:	601a      	str	r2, [r3, #0]
 800777c:	1e2b      	subs	r3, r5, #0
 800777e:	bfb9      	ittee	lt
 8007780:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007784:	9305      	strlt	r3, [sp, #20]
 8007786:	2300      	movge	r3, #0
 8007788:	6033      	strge	r3, [r6, #0]
 800778a:	9f05      	ldr	r7, [sp, #20]
 800778c:	4b9a      	ldr	r3, [pc, #616]	@ (80079f8 <_dtoa_r+0x2d8>)
 800778e:	bfbc      	itt	lt
 8007790:	2201      	movlt	r2, #1
 8007792:	6032      	strlt	r2, [r6, #0]
 8007794:	43bb      	bics	r3, r7
 8007796:	d112      	bne.n	80077be <_dtoa_r+0x9e>
 8007798:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800779a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800779e:	6013      	str	r3, [r2, #0]
 80077a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80077a4:	4323      	orrs	r3, r4
 80077a6:	f000 855a 	beq.w	800825e <_dtoa_r+0xb3e>
 80077aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077ac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007a0c <_dtoa_r+0x2ec>
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	f000 855c 	beq.w	800826e <_dtoa_r+0xb4e>
 80077b6:	f10a 0303 	add.w	r3, sl, #3
 80077ba:	f000 bd56 	b.w	800826a <_dtoa_r+0xb4a>
 80077be:	ed9d 7b04 	vldr	d7, [sp, #16]
 80077c2:	2200      	movs	r2, #0
 80077c4:	ec51 0b17 	vmov	r0, r1, d7
 80077c8:	2300      	movs	r3, #0
 80077ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80077ce:	f7f9 f99b 	bl	8000b08 <__aeabi_dcmpeq>
 80077d2:	4680      	mov	r8, r0
 80077d4:	b158      	cbz	r0, 80077ee <_dtoa_r+0xce>
 80077d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80077d8:	2301      	movs	r3, #1
 80077da:	6013      	str	r3, [r2, #0]
 80077dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077de:	b113      	cbz	r3, 80077e6 <_dtoa_r+0xc6>
 80077e0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80077e2:	4b86      	ldr	r3, [pc, #536]	@ (80079fc <_dtoa_r+0x2dc>)
 80077e4:	6013      	str	r3, [r2, #0]
 80077e6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007a10 <_dtoa_r+0x2f0>
 80077ea:	f000 bd40 	b.w	800826e <_dtoa_r+0xb4e>
 80077ee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80077f2:	aa14      	add	r2, sp, #80	@ 0x50
 80077f4:	a915      	add	r1, sp, #84	@ 0x54
 80077f6:	4648      	mov	r0, r9
 80077f8:	f001 fa3e 	bl	8008c78 <__d2b>
 80077fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007800:	9002      	str	r0, [sp, #8]
 8007802:	2e00      	cmp	r6, #0
 8007804:	d078      	beq.n	80078f8 <_dtoa_r+0x1d8>
 8007806:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007808:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800780c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007810:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007814:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007818:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800781c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007820:	4619      	mov	r1, r3
 8007822:	2200      	movs	r2, #0
 8007824:	4b76      	ldr	r3, [pc, #472]	@ (8007a00 <_dtoa_r+0x2e0>)
 8007826:	f7f8 fd4f 	bl	80002c8 <__aeabi_dsub>
 800782a:	a36b      	add	r3, pc, #428	@ (adr r3, 80079d8 <_dtoa_r+0x2b8>)
 800782c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007830:	f7f8 ff02 	bl	8000638 <__aeabi_dmul>
 8007834:	a36a      	add	r3, pc, #424	@ (adr r3, 80079e0 <_dtoa_r+0x2c0>)
 8007836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783a:	f7f8 fd47 	bl	80002cc <__adddf3>
 800783e:	4604      	mov	r4, r0
 8007840:	4630      	mov	r0, r6
 8007842:	460d      	mov	r5, r1
 8007844:	f7f8 fe8e 	bl	8000564 <__aeabi_i2d>
 8007848:	a367      	add	r3, pc, #412	@ (adr r3, 80079e8 <_dtoa_r+0x2c8>)
 800784a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800784e:	f7f8 fef3 	bl	8000638 <__aeabi_dmul>
 8007852:	4602      	mov	r2, r0
 8007854:	460b      	mov	r3, r1
 8007856:	4620      	mov	r0, r4
 8007858:	4629      	mov	r1, r5
 800785a:	f7f8 fd37 	bl	80002cc <__adddf3>
 800785e:	4604      	mov	r4, r0
 8007860:	460d      	mov	r5, r1
 8007862:	f7f9 f999 	bl	8000b98 <__aeabi_d2iz>
 8007866:	2200      	movs	r2, #0
 8007868:	4607      	mov	r7, r0
 800786a:	2300      	movs	r3, #0
 800786c:	4620      	mov	r0, r4
 800786e:	4629      	mov	r1, r5
 8007870:	f7f9 f954 	bl	8000b1c <__aeabi_dcmplt>
 8007874:	b140      	cbz	r0, 8007888 <_dtoa_r+0x168>
 8007876:	4638      	mov	r0, r7
 8007878:	f7f8 fe74 	bl	8000564 <__aeabi_i2d>
 800787c:	4622      	mov	r2, r4
 800787e:	462b      	mov	r3, r5
 8007880:	f7f9 f942 	bl	8000b08 <__aeabi_dcmpeq>
 8007884:	b900      	cbnz	r0, 8007888 <_dtoa_r+0x168>
 8007886:	3f01      	subs	r7, #1
 8007888:	2f16      	cmp	r7, #22
 800788a:	d852      	bhi.n	8007932 <_dtoa_r+0x212>
 800788c:	4b5d      	ldr	r3, [pc, #372]	@ (8007a04 <_dtoa_r+0x2e4>)
 800788e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007896:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800789a:	f7f9 f93f 	bl	8000b1c <__aeabi_dcmplt>
 800789e:	2800      	cmp	r0, #0
 80078a0:	d049      	beq.n	8007936 <_dtoa_r+0x216>
 80078a2:	3f01      	subs	r7, #1
 80078a4:	2300      	movs	r3, #0
 80078a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80078a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80078aa:	1b9b      	subs	r3, r3, r6
 80078ac:	1e5a      	subs	r2, r3, #1
 80078ae:	bf45      	ittet	mi
 80078b0:	f1c3 0301 	rsbmi	r3, r3, #1
 80078b4:	9300      	strmi	r3, [sp, #0]
 80078b6:	2300      	movpl	r3, #0
 80078b8:	2300      	movmi	r3, #0
 80078ba:	9206      	str	r2, [sp, #24]
 80078bc:	bf54      	ite	pl
 80078be:	9300      	strpl	r3, [sp, #0]
 80078c0:	9306      	strmi	r3, [sp, #24]
 80078c2:	2f00      	cmp	r7, #0
 80078c4:	db39      	blt.n	800793a <_dtoa_r+0x21a>
 80078c6:	9b06      	ldr	r3, [sp, #24]
 80078c8:	970d      	str	r7, [sp, #52]	@ 0x34
 80078ca:	443b      	add	r3, r7
 80078cc:	9306      	str	r3, [sp, #24]
 80078ce:	2300      	movs	r3, #0
 80078d0:	9308      	str	r3, [sp, #32]
 80078d2:	9b07      	ldr	r3, [sp, #28]
 80078d4:	2b09      	cmp	r3, #9
 80078d6:	d863      	bhi.n	80079a0 <_dtoa_r+0x280>
 80078d8:	2b05      	cmp	r3, #5
 80078da:	bfc4      	itt	gt
 80078dc:	3b04      	subgt	r3, #4
 80078de:	9307      	strgt	r3, [sp, #28]
 80078e0:	9b07      	ldr	r3, [sp, #28]
 80078e2:	f1a3 0302 	sub.w	r3, r3, #2
 80078e6:	bfcc      	ite	gt
 80078e8:	2400      	movgt	r4, #0
 80078ea:	2401      	movle	r4, #1
 80078ec:	2b03      	cmp	r3, #3
 80078ee:	d863      	bhi.n	80079b8 <_dtoa_r+0x298>
 80078f0:	e8df f003 	tbb	[pc, r3]
 80078f4:	2b375452 	.word	0x2b375452
 80078f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80078fc:	441e      	add	r6, r3
 80078fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007902:	2b20      	cmp	r3, #32
 8007904:	bfc1      	itttt	gt
 8007906:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800790a:	409f      	lslgt	r7, r3
 800790c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007910:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007914:	bfd6      	itet	le
 8007916:	f1c3 0320 	rsble	r3, r3, #32
 800791a:	ea47 0003 	orrgt.w	r0, r7, r3
 800791e:	fa04 f003 	lslle.w	r0, r4, r3
 8007922:	f7f8 fe0f 	bl	8000544 <__aeabi_ui2d>
 8007926:	2201      	movs	r2, #1
 8007928:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800792c:	3e01      	subs	r6, #1
 800792e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007930:	e776      	b.n	8007820 <_dtoa_r+0x100>
 8007932:	2301      	movs	r3, #1
 8007934:	e7b7      	b.n	80078a6 <_dtoa_r+0x186>
 8007936:	9010      	str	r0, [sp, #64]	@ 0x40
 8007938:	e7b6      	b.n	80078a8 <_dtoa_r+0x188>
 800793a:	9b00      	ldr	r3, [sp, #0]
 800793c:	1bdb      	subs	r3, r3, r7
 800793e:	9300      	str	r3, [sp, #0]
 8007940:	427b      	negs	r3, r7
 8007942:	9308      	str	r3, [sp, #32]
 8007944:	2300      	movs	r3, #0
 8007946:	930d      	str	r3, [sp, #52]	@ 0x34
 8007948:	e7c3      	b.n	80078d2 <_dtoa_r+0x1b2>
 800794a:	2301      	movs	r3, #1
 800794c:	9309      	str	r3, [sp, #36]	@ 0x24
 800794e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007950:	eb07 0b03 	add.w	fp, r7, r3
 8007954:	f10b 0301 	add.w	r3, fp, #1
 8007958:	2b01      	cmp	r3, #1
 800795a:	9303      	str	r3, [sp, #12]
 800795c:	bfb8      	it	lt
 800795e:	2301      	movlt	r3, #1
 8007960:	e006      	b.n	8007970 <_dtoa_r+0x250>
 8007962:	2301      	movs	r3, #1
 8007964:	9309      	str	r3, [sp, #36]	@ 0x24
 8007966:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007968:	2b00      	cmp	r3, #0
 800796a:	dd28      	ble.n	80079be <_dtoa_r+0x29e>
 800796c:	469b      	mov	fp, r3
 800796e:	9303      	str	r3, [sp, #12]
 8007970:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007974:	2100      	movs	r1, #0
 8007976:	2204      	movs	r2, #4
 8007978:	f102 0514 	add.w	r5, r2, #20
 800797c:	429d      	cmp	r5, r3
 800797e:	d926      	bls.n	80079ce <_dtoa_r+0x2ae>
 8007980:	6041      	str	r1, [r0, #4]
 8007982:	4648      	mov	r0, r9
 8007984:	f000 fd9c 	bl	80084c0 <_Balloc>
 8007988:	4682      	mov	sl, r0
 800798a:	2800      	cmp	r0, #0
 800798c:	d142      	bne.n	8007a14 <_dtoa_r+0x2f4>
 800798e:	4b1e      	ldr	r3, [pc, #120]	@ (8007a08 <_dtoa_r+0x2e8>)
 8007990:	4602      	mov	r2, r0
 8007992:	f240 11af 	movw	r1, #431	@ 0x1af
 8007996:	e6da      	b.n	800774e <_dtoa_r+0x2e>
 8007998:	2300      	movs	r3, #0
 800799a:	e7e3      	b.n	8007964 <_dtoa_r+0x244>
 800799c:	2300      	movs	r3, #0
 800799e:	e7d5      	b.n	800794c <_dtoa_r+0x22c>
 80079a0:	2401      	movs	r4, #1
 80079a2:	2300      	movs	r3, #0
 80079a4:	9307      	str	r3, [sp, #28]
 80079a6:	9409      	str	r4, [sp, #36]	@ 0x24
 80079a8:	f04f 3bff 	mov.w	fp, #4294967295
 80079ac:	2200      	movs	r2, #0
 80079ae:	f8cd b00c 	str.w	fp, [sp, #12]
 80079b2:	2312      	movs	r3, #18
 80079b4:	920c      	str	r2, [sp, #48]	@ 0x30
 80079b6:	e7db      	b.n	8007970 <_dtoa_r+0x250>
 80079b8:	2301      	movs	r3, #1
 80079ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80079bc:	e7f4      	b.n	80079a8 <_dtoa_r+0x288>
 80079be:	f04f 0b01 	mov.w	fp, #1
 80079c2:	f8cd b00c 	str.w	fp, [sp, #12]
 80079c6:	465b      	mov	r3, fp
 80079c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80079cc:	e7d0      	b.n	8007970 <_dtoa_r+0x250>
 80079ce:	3101      	adds	r1, #1
 80079d0:	0052      	lsls	r2, r2, #1
 80079d2:	e7d1      	b.n	8007978 <_dtoa_r+0x258>
 80079d4:	f3af 8000 	nop.w
 80079d8:	636f4361 	.word	0x636f4361
 80079dc:	3fd287a7 	.word	0x3fd287a7
 80079e0:	8b60c8b3 	.word	0x8b60c8b3
 80079e4:	3fc68a28 	.word	0x3fc68a28
 80079e8:	509f79fb 	.word	0x509f79fb
 80079ec:	3fd34413 	.word	0x3fd34413
 80079f0:	0800ada2 	.word	0x0800ada2
 80079f4:	0800adb9 	.word	0x0800adb9
 80079f8:	7ff00000 	.word	0x7ff00000
 80079fc:	0800ad6d 	.word	0x0800ad6d
 8007a00:	3ff80000 	.word	0x3ff80000
 8007a04:	0800af68 	.word	0x0800af68
 8007a08:	0800ae11 	.word	0x0800ae11
 8007a0c:	0800ad9e 	.word	0x0800ad9e
 8007a10:	0800ad6c 	.word	0x0800ad6c
 8007a14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007a18:	6018      	str	r0, [r3, #0]
 8007a1a:	9b03      	ldr	r3, [sp, #12]
 8007a1c:	2b0e      	cmp	r3, #14
 8007a1e:	f200 80a1 	bhi.w	8007b64 <_dtoa_r+0x444>
 8007a22:	2c00      	cmp	r4, #0
 8007a24:	f000 809e 	beq.w	8007b64 <_dtoa_r+0x444>
 8007a28:	2f00      	cmp	r7, #0
 8007a2a:	dd33      	ble.n	8007a94 <_dtoa_r+0x374>
 8007a2c:	4b9c      	ldr	r3, [pc, #624]	@ (8007ca0 <_dtoa_r+0x580>)
 8007a2e:	f007 020f 	and.w	r2, r7, #15
 8007a32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a36:	ed93 7b00 	vldr	d7, [r3]
 8007a3a:	05f8      	lsls	r0, r7, #23
 8007a3c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007a40:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007a44:	d516      	bpl.n	8007a74 <_dtoa_r+0x354>
 8007a46:	4b97      	ldr	r3, [pc, #604]	@ (8007ca4 <_dtoa_r+0x584>)
 8007a48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007a4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007a50:	f7f8 ff1c 	bl	800088c <__aeabi_ddiv>
 8007a54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a58:	f004 040f 	and.w	r4, r4, #15
 8007a5c:	2603      	movs	r6, #3
 8007a5e:	4d91      	ldr	r5, [pc, #580]	@ (8007ca4 <_dtoa_r+0x584>)
 8007a60:	b954      	cbnz	r4, 8007a78 <_dtoa_r+0x358>
 8007a62:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a6a:	f7f8 ff0f 	bl	800088c <__aeabi_ddiv>
 8007a6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a72:	e028      	b.n	8007ac6 <_dtoa_r+0x3a6>
 8007a74:	2602      	movs	r6, #2
 8007a76:	e7f2      	b.n	8007a5e <_dtoa_r+0x33e>
 8007a78:	07e1      	lsls	r1, r4, #31
 8007a7a:	d508      	bpl.n	8007a8e <_dtoa_r+0x36e>
 8007a7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a84:	f7f8 fdd8 	bl	8000638 <__aeabi_dmul>
 8007a88:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a8c:	3601      	adds	r6, #1
 8007a8e:	1064      	asrs	r4, r4, #1
 8007a90:	3508      	adds	r5, #8
 8007a92:	e7e5      	b.n	8007a60 <_dtoa_r+0x340>
 8007a94:	f000 80af 	beq.w	8007bf6 <_dtoa_r+0x4d6>
 8007a98:	427c      	negs	r4, r7
 8007a9a:	4b81      	ldr	r3, [pc, #516]	@ (8007ca0 <_dtoa_r+0x580>)
 8007a9c:	4d81      	ldr	r5, [pc, #516]	@ (8007ca4 <_dtoa_r+0x584>)
 8007a9e:	f004 020f 	and.w	r2, r4, #15
 8007aa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aaa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007aae:	f7f8 fdc3 	bl	8000638 <__aeabi_dmul>
 8007ab2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ab6:	1124      	asrs	r4, r4, #4
 8007ab8:	2300      	movs	r3, #0
 8007aba:	2602      	movs	r6, #2
 8007abc:	2c00      	cmp	r4, #0
 8007abe:	f040 808f 	bne.w	8007be0 <_dtoa_r+0x4c0>
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d1d3      	bne.n	8007a6e <_dtoa_r+0x34e>
 8007ac6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007ac8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f000 8094 	beq.w	8007bfa <_dtoa_r+0x4da>
 8007ad2:	4b75      	ldr	r3, [pc, #468]	@ (8007ca8 <_dtoa_r+0x588>)
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	4620      	mov	r0, r4
 8007ad8:	4629      	mov	r1, r5
 8007ada:	f7f9 f81f 	bl	8000b1c <__aeabi_dcmplt>
 8007ade:	2800      	cmp	r0, #0
 8007ae0:	f000 808b 	beq.w	8007bfa <_dtoa_r+0x4da>
 8007ae4:	9b03      	ldr	r3, [sp, #12]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	f000 8087 	beq.w	8007bfa <_dtoa_r+0x4da>
 8007aec:	f1bb 0f00 	cmp.w	fp, #0
 8007af0:	dd34      	ble.n	8007b5c <_dtoa_r+0x43c>
 8007af2:	4620      	mov	r0, r4
 8007af4:	4b6d      	ldr	r3, [pc, #436]	@ (8007cac <_dtoa_r+0x58c>)
 8007af6:	2200      	movs	r2, #0
 8007af8:	4629      	mov	r1, r5
 8007afa:	f7f8 fd9d 	bl	8000638 <__aeabi_dmul>
 8007afe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b02:	f107 38ff 	add.w	r8, r7, #4294967295
 8007b06:	3601      	adds	r6, #1
 8007b08:	465c      	mov	r4, fp
 8007b0a:	4630      	mov	r0, r6
 8007b0c:	f7f8 fd2a 	bl	8000564 <__aeabi_i2d>
 8007b10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b14:	f7f8 fd90 	bl	8000638 <__aeabi_dmul>
 8007b18:	4b65      	ldr	r3, [pc, #404]	@ (8007cb0 <_dtoa_r+0x590>)
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f7f8 fbd6 	bl	80002cc <__adddf3>
 8007b20:	4605      	mov	r5, r0
 8007b22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007b26:	2c00      	cmp	r4, #0
 8007b28:	d16a      	bne.n	8007c00 <_dtoa_r+0x4e0>
 8007b2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b2e:	4b61      	ldr	r3, [pc, #388]	@ (8007cb4 <_dtoa_r+0x594>)
 8007b30:	2200      	movs	r2, #0
 8007b32:	f7f8 fbc9 	bl	80002c8 <__aeabi_dsub>
 8007b36:	4602      	mov	r2, r0
 8007b38:	460b      	mov	r3, r1
 8007b3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007b3e:	462a      	mov	r2, r5
 8007b40:	4633      	mov	r3, r6
 8007b42:	f7f9 f809 	bl	8000b58 <__aeabi_dcmpgt>
 8007b46:	2800      	cmp	r0, #0
 8007b48:	f040 8298 	bne.w	800807c <_dtoa_r+0x95c>
 8007b4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b50:	462a      	mov	r2, r5
 8007b52:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007b56:	f7f8 ffe1 	bl	8000b1c <__aeabi_dcmplt>
 8007b5a:	bb38      	cbnz	r0, 8007bac <_dtoa_r+0x48c>
 8007b5c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007b60:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007b64:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	f2c0 8157 	blt.w	8007e1a <_dtoa_r+0x6fa>
 8007b6c:	2f0e      	cmp	r7, #14
 8007b6e:	f300 8154 	bgt.w	8007e1a <_dtoa_r+0x6fa>
 8007b72:	4b4b      	ldr	r3, [pc, #300]	@ (8007ca0 <_dtoa_r+0x580>)
 8007b74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007b78:	ed93 7b00 	vldr	d7, [r3]
 8007b7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	ed8d 7b00 	vstr	d7, [sp]
 8007b84:	f280 80e5 	bge.w	8007d52 <_dtoa_r+0x632>
 8007b88:	9b03      	ldr	r3, [sp, #12]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	f300 80e1 	bgt.w	8007d52 <_dtoa_r+0x632>
 8007b90:	d10c      	bne.n	8007bac <_dtoa_r+0x48c>
 8007b92:	4b48      	ldr	r3, [pc, #288]	@ (8007cb4 <_dtoa_r+0x594>)
 8007b94:	2200      	movs	r2, #0
 8007b96:	ec51 0b17 	vmov	r0, r1, d7
 8007b9a:	f7f8 fd4d 	bl	8000638 <__aeabi_dmul>
 8007b9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ba2:	f7f8 ffcf 	bl	8000b44 <__aeabi_dcmpge>
 8007ba6:	2800      	cmp	r0, #0
 8007ba8:	f000 8266 	beq.w	8008078 <_dtoa_r+0x958>
 8007bac:	2400      	movs	r4, #0
 8007bae:	4625      	mov	r5, r4
 8007bb0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007bb2:	4656      	mov	r6, sl
 8007bb4:	ea6f 0803 	mvn.w	r8, r3
 8007bb8:	2700      	movs	r7, #0
 8007bba:	4621      	mov	r1, r4
 8007bbc:	4648      	mov	r0, r9
 8007bbe:	f000 fcbf 	bl	8008540 <_Bfree>
 8007bc2:	2d00      	cmp	r5, #0
 8007bc4:	f000 80bd 	beq.w	8007d42 <_dtoa_r+0x622>
 8007bc8:	b12f      	cbz	r7, 8007bd6 <_dtoa_r+0x4b6>
 8007bca:	42af      	cmp	r7, r5
 8007bcc:	d003      	beq.n	8007bd6 <_dtoa_r+0x4b6>
 8007bce:	4639      	mov	r1, r7
 8007bd0:	4648      	mov	r0, r9
 8007bd2:	f000 fcb5 	bl	8008540 <_Bfree>
 8007bd6:	4629      	mov	r1, r5
 8007bd8:	4648      	mov	r0, r9
 8007bda:	f000 fcb1 	bl	8008540 <_Bfree>
 8007bde:	e0b0      	b.n	8007d42 <_dtoa_r+0x622>
 8007be0:	07e2      	lsls	r2, r4, #31
 8007be2:	d505      	bpl.n	8007bf0 <_dtoa_r+0x4d0>
 8007be4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007be8:	f7f8 fd26 	bl	8000638 <__aeabi_dmul>
 8007bec:	3601      	adds	r6, #1
 8007bee:	2301      	movs	r3, #1
 8007bf0:	1064      	asrs	r4, r4, #1
 8007bf2:	3508      	adds	r5, #8
 8007bf4:	e762      	b.n	8007abc <_dtoa_r+0x39c>
 8007bf6:	2602      	movs	r6, #2
 8007bf8:	e765      	b.n	8007ac6 <_dtoa_r+0x3a6>
 8007bfa:	9c03      	ldr	r4, [sp, #12]
 8007bfc:	46b8      	mov	r8, r7
 8007bfe:	e784      	b.n	8007b0a <_dtoa_r+0x3ea>
 8007c00:	4b27      	ldr	r3, [pc, #156]	@ (8007ca0 <_dtoa_r+0x580>)
 8007c02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007c04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007c08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007c0c:	4454      	add	r4, sl
 8007c0e:	2900      	cmp	r1, #0
 8007c10:	d054      	beq.n	8007cbc <_dtoa_r+0x59c>
 8007c12:	4929      	ldr	r1, [pc, #164]	@ (8007cb8 <_dtoa_r+0x598>)
 8007c14:	2000      	movs	r0, #0
 8007c16:	f7f8 fe39 	bl	800088c <__aeabi_ddiv>
 8007c1a:	4633      	mov	r3, r6
 8007c1c:	462a      	mov	r2, r5
 8007c1e:	f7f8 fb53 	bl	80002c8 <__aeabi_dsub>
 8007c22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007c26:	4656      	mov	r6, sl
 8007c28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c2c:	f7f8 ffb4 	bl	8000b98 <__aeabi_d2iz>
 8007c30:	4605      	mov	r5, r0
 8007c32:	f7f8 fc97 	bl	8000564 <__aeabi_i2d>
 8007c36:	4602      	mov	r2, r0
 8007c38:	460b      	mov	r3, r1
 8007c3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c3e:	f7f8 fb43 	bl	80002c8 <__aeabi_dsub>
 8007c42:	3530      	adds	r5, #48	@ 0x30
 8007c44:	4602      	mov	r2, r0
 8007c46:	460b      	mov	r3, r1
 8007c48:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c4c:	f806 5b01 	strb.w	r5, [r6], #1
 8007c50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007c54:	f7f8 ff62 	bl	8000b1c <__aeabi_dcmplt>
 8007c58:	2800      	cmp	r0, #0
 8007c5a:	d172      	bne.n	8007d42 <_dtoa_r+0x622>
 8007c5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c60:	4911      	ldr	r1, [pc, #68]	@ (8007ca8 <_dtoa_r+0x588>)
 8007c62:	2000      	movs	r0, #0
 8007c64:	f7f8 fb30 	bl	80002c8 <__aeabi_dsub>
 8007c68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007c6c:	f7f8 ff56 	bl	8000b1c <__aeabi_dcmplt>
 8007c70:	2800      	cmp	r0, #0
 8007c72:	f040 80b4 	bne.w	8007dde <_dtoa_r+0x6be>
 8007c76:	42a6      	cmp	r6, r4
 8007c78:	f43f af70 	beq.w	8007b5c <_dtoa_r+0x43c>
 8007c7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007c80:	4b0a      	ldr	r3, [pc, #40]	@ (8007cac <_dtoa_r+0x58c>)
 8007c82:	2200      	movs	r2, #0
 8007c84:	f7f8 fcd8 	bl	8000638 <__aeabi_dmul>
 8007c88:	4b08      	ldr	r3, [pc, #32]	@ (8007cac <_dtoa_r+0x58c>)
 8007c8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007c8e:	2200      	movs	r2, #0
 8007c90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c94:	f7f8 fcd0 	bl	8000638 <__aeabi_dmul>
 8007c98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c9c:	e7c4      	b.n	8007c28 <_dtoa_r+0x508>
 8007c9e:	bf00      	nop
 8007ca0:	0800af68 	.word	0x0800af68
 8007ca4:	0800af40 	.word	0x0800af40
 8007ca8:	3ff00000 	.word	0x3ff00000
 8007cac:	40240000 	.word	0x40240000
 8007cb0:	401c0000 	.word	0x401c0000
 8007cb4:	40140000 	.word	0x40140000
 8007cb8:	3fe00000 	.word	0x3fe00000
 8007cbc:	4631      	mov	r1, r6
 8007cbe:	4628      	mov	r0, r5
 8007cc0:	f7f8 fcba 	bl	8000638 <__aeabi_dmul>
 8007cc4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007cc8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007cca:	4656      	mov	r6, sl
 8007ccc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cd0:	f7f8 ff62 	bl	8000b98 <__aeabi_d2iz>
 8007cd4:	4605      	mov	r5, r0
 8007cd6:	f7f8 fc45 	bl	8000564 <__aeabi_i2d>
 8007cda:	4602      	mov	r2, r0
 8007cdc:	460b      	mov	r3, r1
 8007cde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ce2:	f7f8 faf1 	bl	80002c8 <__aeabi_dsub>
 8007ce6:	3530      	adds	r5, #48	@ 0x30
 8007ce8:	f806 5b01 	strb.w	r5, [r6], #1
 8007cec:	4602      	mov	r2, r0
 8007cee:	460b      	mov	r3, r1
 8007cf0:	42a6      	cmp	r6, r4
 8007cf2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007cf6:	f04f 0200 	mov.w	r2, #0
 8007cfa:	d124      	bne.n	8007d46 <_dtoa_r+0x626>
 8007cfc:	4baf      	ldr	r3, [pc, #700]	@ (8007fbc <_dtoa_r+0x89c>)
 8007cfe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007d02:	f7f8 fae3 	bl	80002cc <__adddf3>
 8007d06:	4602      	mov	r2, r0
 8007d08:	460b      	mov	r3, r1
 8007d0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d0e:	f7f8 ff23 	bl	8000b58 <__aeabi_dcmpgt>
 8007d12:	2800      	cmp	r0, #0
 8007d14:	d163      	bne.n	8007dde <_dtoa_r+0x6be>
 8007d16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007d1a:	49a8      	ldr	r1, [pc, #672]	@ (8007fbc <_dtoa_r+0x89c>)
 8007d1c:	2000      	movs	r0, #0
 8007d1e:	f7f8 fad3 	bl	80002c8 <__aeabi_dsub>
 8007d22:	4602      	mov	r2, r0
 8007d24:	460b      	mov	r3, r1
 8007d26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d2a:	f7f8 fef7 	bl	8000b1c <__aeabi_dcmplt>
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	f43f af14 	beq.w	8007b5c <_dtoa_r+0x43c>
 8007d34:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007d36:	1e73      	subs	r3, r6, #1
 8007d38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007d3e:	2b30      	cmp	r3, #48	@ 0x30
 8007d40:	d0f8      	beq.n	8007d34 <_dtoa_r+0x614>
 8007d42:	4647      	mov	r7, r8
 8007d44:	e03b      	b.n	8007dbe <_dtoa_r+0x69e>
 8007d46:	4b9e      	ldr	r3, [pc, #632]	@ (8007fc0 <_dtoa_r+0x8a0>)
 8007d48:	f7f8 fc76 	bl	8000638 <__aeabi_dmul>
 8007d4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d50:	e7bc      	b.n	8007ccc <_dtoa_r+0x5ac>
 8007d52:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007d56:	4656      	mov	r6, sl
 8007d58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d5c:	4620      	mov	r0, r4
 8007d5e:	4629      	mov	r1, r5
 8007d60:	f7f8 fd94 	bl	800088c <__aeabi_ddiv>
 8007d64:	f7f8 ff18 	bl	8000b98 <__aeabi_d2iz>
 8007d68:	4680      	mov	r8, r0
 8007d6a:	f7f8 fbfb 	bl	8000564 <__aeabi_i2d>
 8007d6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d72:	f7f8 fc61 	bl	8000638 <__aeabi_dmul>
 8007d76:	4602      	mov	r2, r0
 8007d78:	460b      	mov	r3, r1
 8007d7a:	4620      	mov	r0, r4
 8007d7c:	4629      	mov	r1, r5
 8007d7e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007d82:	f7f8 faa1 	bl	80002c8 <__aeabi_dsub>
 8007d86:	f806 4b01 	strb.w	r4, [r6], #1
 8007d8a:	9d03      	ldr	r5, [sp, #12]
 8007d8c:	eba6 040a 	sub.w	r4, r6, sl
 8007d90:	42a5      	cmp	r5, r4
 8007d92:	4602      	mov	r2, r0
 8007d94:	460b      	mov	r3, r1
 8007d96:	d133      	bne.n	8007e00 <_dtoa_r+0x6e0>
 8007d98:	f7f8 fa98 	bl	80002cc <__adddf3>
 8007d9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007da0:	4604      	mov	r4, r0
 8007da2:	460d      	mov	r5, r1
 8007da4:	f7f8 fed8 	bl	8000b58 <__aeabi_dcmpgt>
 8007da8:	b9c0      	cbnz	r0, 8007ddc <_dtoa_r+0x6bc>
 8007daa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007dae:	4620      	mov	r0, r4
 8007db0:	4629      	mov	r1, r5
 8007db2:	f7f8 fea9 	bl	8000b08 <__aeabi_dcmpeq>
 8007db6:	b110      	cbz	r0, 8007dbe <_dtoa_r+0x69e>
 8007db8:	f018 0f01 	tst.w	r8, #1
 8007dbc:	d10e      	bne.n	8007ddc <_dtoa_r+0x6bc>
 8007dbe:	9902      	ldr	r1, [sp, #8]
 8007dc0:	4648      	mov	r0, r9
 8007dc2:	f000 fbbd 	bl	8008540 <_Bfree>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	7033      	strb	r3, [r6, #0]
 8007dca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007dcc:	3701      	adds	r7, #1
 8007dce:	601f      	str	r7, [r3, #0]
 8007dd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f000 824b 	beq.w	800826e <_dtoa_r+0xb4e>
 8007dd8:	601e      	str	r6, [r3, #0]
 8007dda:	e248      	b.n	800826e <_dtoa_r+0xb4e>
 8007ddc:	46b8      	mov	r8, r7
 8007dde:	4633      	mov	r3, r6
 8007de0:	461e      	mov	r6, r3
 8007de2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007de6:	2a39      	cmp	r2, #57	@ 0x39
 8007de8:	d106      	bne.n	8007df8 <_dtoa_r+0x6d8>
 8007dea:	459a      	cmp	sl, r3
 8007dec:	d1f8      	bne.n	8007de0 <_dtoa_r+0x6c0>
 8007dee:	2230      	movs	r2, #48	@ 0x30
 8007df0:	f108 0801 	add.w	r8, r8, #1
 8007df4:	f88a 2000 	strb.w	r2, [sl]
 8007df8:	781a      	ldrb	r2, [r3, #0]
 8007dfa:	3201      	adds	r2, #1
 8007dfc:	701a      	strb	r2, [r3, #0]
 8007dfe:	e7a0      	b.n	8007d42 <_dtoa_r+0x622>
 8007e00:	4b6f      	ldr	r3, [pc, #444]	@ (8007fc0 <_dtoa_r+0x8a0>)
 8007e02:	2200      	movs	r2, #0
 8007e04:	f7f8 fc18 	bl	8000638 <__aeabi_dmul>
 8007e08:	2200      	movs	r2, #0
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	4604      	mov	r4, r0
 8007e0e:	460d      	mov	r5, r1
 8007e10:	f7f8 fe7a 	bl	8000b08 <__aeabi_dcmpeq>
 8007e14:	2800      	cmp	r0, #0
 8007e16:	d09f      	beq.n	8007d58 <_dtoa_r+0x638>
 8007e18:	e7d1      	b.n	8007dbe <_dtoa_r+0x69e>
 8007e1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e1c:	2a00      	cmp	r2, #0
 8007e1e:	f000 80ea 	beq.w	8007ff6 <_dtoa_r+0x8d6>
 8007e22:	9a07      	ldr	r2, [sp, #28]
 8007e24:	2a01      	cmp	r2, #1
 8007e26:	f300 80cd 	bgt.w	8007fc4 <_dtoa_r+0x8a4>
 8007e2a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007e2c:	2a00      	cmp	r2, #0
 8007e2e:	f000 80c1 	beq.w	8007fb4 <_dtoa_r+0x894>
 8007e32:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007e36:	9c08      	ldr	r4, [sp, #32]
 8007e38:	9e00      	ldr	r6, [sp, #0]
 8007e3a:	9a00      	ldr	r2, [sp, #0]
 8007e3c:	441a      	add	r2, r3
 8007e3e:	9200      	str	r2, [sp, #0]
 8007e40:	9a06      	ldr	r2, [sp, #24]
 8007e42:	2101      	movs	r1, #1
 8007e44:	441a      	add	r2, r3
 8007e46:	4648      	mov	r0, r9
 8007e48:	9206      	str	r2, [sp, #24]
 8007e4a:	f000 fc77 	bl	800873c <__i2b>
 8007e4e:	4605      	mov	r5, r0
 8007e50:	b166      	cbz	r6, 8007e6c <_dtoa_r+0x74c>
 8007e52:	9b06      	ldr	r3, [sp, #24]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	dd09      	ble.n	8007e6c <_dtoa_r+0x74c>
 8007e58:	42b3      	cmp	r3, r6
 8007e5a:	9a00      	ldr	r2, [sp, #0]
 8007e5c:	bfa8      	it	ge
 8007e5e:	4633      	movge	r3, r6
 8007e60:	1ad2      	subs	r2, r2, r3
 8007e62:	9200      	str	r2, [sp, #0]
 8007e64:	9a06      	ldr	r2, [sp, #24]
 8007e66:	1af6      	subs	r6, r6, r3
 8007e68:	1ad3      	subs	r3, r2, r3
 8007e6a:	9306      	str	r3, [sp, #24]
 8007e6c:	9b08      	ldr	r3, [sp, #32]
 8007e6e:	b30b      	cbz	r3, 8007eb4 <_dtoa_r+0x794>
 8007e70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	f000 80c6 	beq.w	8008004 <_dtoa_r+0x8e4>
 8007e78:	2c00      	cmp	r4, #0
 8007e7a:	f000 80c0 	beq.w	8007ffe <_dtoa_r+0x8de>
 8007e7e:	4629      	mov	r1, r5
 8007e80:	4622      	mov	r2, r4
 8007e82:	4648      	mov	r0, r9
 8007e84:	f000 fd12 	bl	80088ac <__pow5mult>
 8007e88:	9a02      	ldr	r2, [sp, #8]
 8007e8a:	4601      	mov	r1, r0
 8007e8c:	4605      	mov	r5, r0
 8007e8e:	4648      	mov	r0, r9
 8007e90:	f000 fc6a 	bl	8008768 <__multiply>
 8007e94:	9902      	ldr	r1, [sp, #8]
 8007e96:	4680      	mov	r8, r0
 8007e98:	4648      	mov	r0, r9
 8007e9a:	f000 fb51 	bl	8008540 <_Bfree>
 8007e9e:	9b08      	ldr	r3, [sp, #32]
 8007ea0:	1b1b      	subs	r3, r3, r4
 8007ea2:	9308      	str	r3, [sp, #32]
 8007ea4:	f000 80b1 	beq.w	800800a <_dtoa_r+0x8ea>
 8007ea8:	9a08      	ldr	r2, [sp, #32]
 8007eaa:	4641      	mov	r1, r8
 8007eac:	4648      	mov	r0, r9
 8007eae:	f000 fcfd 	bl	80088ac <__pow5mult>
 8007eb2:	9002      	str	r0, [sp, #8]
 8007eb4:	2101      	movs	r1, #1
 8007eb6:	4648      	mov	r0, r9
 8007eb8:	f000 fc40 	bl	800873c <__i2b>
 8007ebc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ebe:	4604      	mov	r4, r0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f000 81d8 	beq.w	8008276 <_dtoa_r+0xb56>
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	4601      	mov	r1, r0
 8007eca:	4648      	mov	r0, r9
 8007ecc:	f000 fcee 	bl	80088ac <__pow5mult>
 8007ed0:	9b07      	ldr	r3, [sp, #28]
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	4604      	mov	r4, r0
 8007ed6:	f300 809f 	bgt.w	8008018 <_dtoa_r+0x8f8>
 8007eda:	9b04      	ldr	r3, [sp, #16]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	f040 8097 	bne.w	8008010 <_dtoa_r+0x8f0>
 8007ee2:	9b05      	ldr	r3, [sp, #20]
 8007ee4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	f040 8093 	bne.w	8008014 <_dtoa_r+0x8f4>
 8007eee:	9b05      	ldr	r3, [sp, #20]
 8007ef0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007ef4:	0d1b      	lsrs	r3, r3, #20
 8007ef6:	051b      	lsls	r3, r3, #20
 8007ef8:	b133      	cbz	r3, 8007f08 <_dtoa_r+0x7e8>
 8007efa:	9b00      	ldr	r3, [sp, #0]
 8007efc:	3301      	adds	r3, #1
 8007efe:	9300      	str	r3, [sp, #0]
 8007f00:	9b06      	ldr	r3, [sp, #24]
 8007f02:	3301      	adds	r3, #1
 8007f04:	9306      	str	r3, [sp, #24]
 8007f06:	2301      	movs	r3, #1
 8007f08:	9308      	str	r3, [sp, #32]
 8007f0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	f000 81b8 	beq.w	8008282 <_dtoa_r+0xb62>
 8007f12:	6923      	ldr	r3, [r4, #16]
 8007f14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007f18:	6918      	ldr	r0, [r3, #16]
 8007f1a:	f000 fbc3 	bl	80086a4 <__hi0bits>
 8007f1e:	f1c0 0020 	rsb	r0, r0, #32
 8007f22:	9b06      	ldr	r3, [sp, #24]
 8007f24:	4418      	add	r0, r3
 8007f26:	f010 001f 	ands.w	r0, r0, #31
 8007f2a:	f000 8082 	beq.w	8008032 <_dtoa_r+0x912>
 8007f2e:	f1c0 0320 	rsb	r3, r0, #32
 8007f32:	2b04      	cmp	r3, #4
 8007f34:	dd73      	ble.n	800801e <_dtoa_r+0x8fe>
 8007f36:	9b00      	ldr	r3, [sp, #0]
 8007f38:	f1c0 001c 	rsb	r0, r0, #28
 8007f3c:	4403      	add	r3, r0
 8007f3e:	9300      	str	r3, [sp, #0]
 8007f40:	9b06      	ldr	r3, [sp, #24]
 8007f42:	4403      	add	r3, r0
 8007f44:	4406      	add	r6, r0
 8007f46:	9306      	str	r3, [sp, #24]
 8007f48:	9b00      	ldr	r3, [sp, #0]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	dd05      	ble.n	8007f5a <_dtoa_r+0x83a>
 8007f4e:	9902      	ldr	r1, [sp, #8]
 8007f50:	461a      	mov	r2, r3
 8007f52:	4648      	mov	r0, r9
 8007f54:	f000 fd04 	bl	8008960 <__lshift>
 8007f58:	9002      	str	r0, [sp, #8]
 8007f5a:	9b06      	ldr	r3, [sp, #24]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	dd05      	ble.n	8007f6c <_dtoa_r+0x84c>
 8007f60:	4621      	mov	r1, r4
 8007f62:	461a      	mov	r2, r3
 8007f64:	4648      	mov	r0, r9
 8007f66:	f000 fcfb 	bl	8008960 <__lshift>
 8007f6a:	4604      	mov	r4, r0
 8007f6c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d061      	beq.n	8008036 <_dtoa_r+0x916>
 8007f72:	9802      	ldr	r0, [sp, #8]
 8007f74:	4621      	mov	r1, r4
 8007f76:	f000 fd5f 	bl	8008a38 <__mcmp>
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	da5b      	bge.n	8008036 <_dtoa_r+0x916>
 8007f7e:	2300      	movs	r3, #0
 8007f80:	9902      	ldr	r1, [sp, #8]
 8007f82:	220a      	movs	r2, #10
 8007f84:	4648      	mov	r0, r9
 8007f86:	f000 fafd 	bl	8008584 <__multadd>
 8007f8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f8c:	9002      	str	r0, [sp, #8]
 8007f8e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	f000 8177 	beq.w	8008286 <_dtoa_r+0xb66>
 8007f98:	4629      	mov	r1, r5
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	220a      	movs	r2, #10
 8007f9e:	4648      	mov	r0, r9
 8007fa0:	f000 faf0 	bl	8008584 <__multadd>
 8007fa4:	f1bb 0f00 	cmp.w	fp, #0
 8007fa8:	4605      	mov	r5, r0
 8007faa:	dc6f      	bgt.n	800808c <_dtoa_r+0x96c>
 8007fac:	9b07      	ldr	r3, [sp, #28]
 8007fae:	2b02      	cmp	r3, #2
 8007fb0:	dc49      	bgt.n	8008046 <_dtoa_r+0x926>
 8007fb2:	e06b      	b.n	800808c <_dtoa_r+0x96c>
 8007fb4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007fb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007fba:	e73c      	b.n	8007e36 <_dtoa_r+0x716>
 8007fbc:	3fe00000 	.word	0x3fe00000
 8007fc0:	40240000 	.word	0x40240000
 8007fc4:	9b03      	ldr	r3, [sp, #12]
 8007fc6:	1e5c      	subs	r4, r3, #1
 8007fc8:	9b08      	ldr	r3, [sp, #32]
 8007fca:	42a3      	cmp	r3, r4
 8007fcc:	db09      	blt.n	8007fe2 <_dtoa_r+0x8c2>
 8007fce:	1b1c      	subs	r4, r3, r4
 8007fd0:	9b03      	ldr	r3, [sp, #12]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	f6bf af30 	bge.w	8007e38 <_dtoa_r+0x718>
 8007fd8:	9b00      	ldr	r3, [sp, #0]
 8007fda:	9a03      	ldr	r2, [sp, #12]
 8007fdc:	1a9e      	subs	r6, r3, r2
 8007fde:	2300      	movs	r3, #0
 8007fe0:	e72b      	b.n	8007e3a <_dtoa_r+0x71a>
 8007fe2:	9b08      	ldr	r3, [sp, #32]
 8007fe4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007fe6:	9408      	str	r4, [sp, #32]
 8007fe8:	1ae3      	subs	r3, r4, r3
 8007fea:	441a      	add	r2, r3
 8007fec:	9e00      	ldr	r6, [sp, #0]
 8007fee:	9b03      	ldr	r3, [sp, #12]
 8007ff0:	920d      	str	r2, [sp, #52]	@ 0x34
 8007ff2:	2400      	movs	r4, #0
 8007ff4:	e721      	b.n	8007e3a <_dtoa_r+0x71a>
 8007ff6:	9c08      	ldr	r4, [sp, #32]
 8007ff8:	9e00      	ldr	r6, [sp, #0]
 8007ffa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007ffc:	e728      	b.n	8007e50 <_dtoa_r+0x730>
 8007ffe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008002:	e751      	b.n	8007ea8 <_dtoa_r+0x788>
 8008004:	9a08      	ldr	r2, [sp, #32]
 8008006:	9902      	ldr	r1, [sp, #8]
 8008008:	e750      	b.n	8007eac <_dtoa_r+0x78c>
 800800a:	f8cd 8008 	str.w	r8, [sp, #8]
 800800e:	e751      	b.n	8007eb4 <_dtoa_r+0x794>
 8008010:	2300      	movs	r3, #0
 8008012:	e779      	b.n	8007f08 <_dtoa_r+0x7e8>
 8008014:	9b04      	ldr	r3, [sp, #16]
 8008016:	e777      	b.n	8007f08 <_dtoa_r+0x7e8>
 8008018:	2300      	movs	r3, #0
 800801a:	9308      	str	r3, [sp, #32]
 800801c:	e779      	b.n	8007f12 <_dtoa_r+0x7f2>
 800801e:	d093      	beq.n	8007f48 <_dtoa_r+0x828>
 8008020:	9a00      	ldr	r2, [sp, #0]
 8008022:	331c      	adds	r3, #28
 8008024:	441a      	add	r2, r3
 8008026:	9200      	str	r2, [sp, #0]
 8008028:	9a06      	ldr	r2, [sp, #24]
 800802a:	441a      	add	r2, r3
 800802c:	441e      	add	r6, r3
 800802e:	9206      	str	r2, [sp, #24]
 8008030:	e78a      	b.n	8007f48 <_dtoa_r+0x828>
 8008032:	4603      	mov	r3, r0
 8008034:	e7f4      	b.n	8008020 <_dtoa_r+0x900>
 8008036:	9b03      	ldr	r3, [sp, #12]
 8008038:	2b00      	cmp	r3, #0
 800803a:	46b8      	mov	r8, r7
 800803c:	dc20      	bgt.n	8008080 <_dtoa_r+0x960>
 800803e:	469b      	mov	fp, r3
 8008040:	9b07      	ldr	r3, [sp, #28]
 8008042:	2b02      	cmp	r3, #2
 8008044:	dd1e      	ble.n	8008084 <_dtoa_r+0x964>
 8008046:	f1bb 0f00 	cmp.w	fp, #0
 800804a:	f47f adb1 	bne.w	8007bb0 <_dtoa_r+0x490>
 800804e:	4621      	mov	r1, r4
 8008050:	465b      	mov	r3, fp
 8008052:	2205      	movs	r2, #5
 8008054:	4648      	mov	r0, r9
 8008056:	f000 fa95 	bl	8008584 <__multadd>
 800805a:	4601      	mov	r1, r0
 800805c:	4604      	mov	r4, r0
 800805e:	9802      	ldr	r0, [sp, #8]
 8008060:	f000 fcea 	bl	8008a38 <__mcmp>
 8008064:	2800      	cmp	r0, #0
 8008066:	f77f ada3 	ble.w	8007bb0 <_dtoa_r+0x490>
 800806a:	4656      	mov	r6, sl
 800806c:	2331      	movs	r3, #49	@ 0x31
 800806e:	f806 3b01 	strb.w	r3, [r6], #1
 8008072:	f108 0801 	add.w	r8, r8, #1
 8008076:	e59f      	b.n	8007bb8 <_dtoa_r+0x498>
 8008078:	9c03      	ldr	r4, [sp, #12]
 800807a:	46b8      	mov	r8, r7
 800807c:	4625      	mov	r5, r4
 800807e:	e7f4      	b.n	800806a <_dtoa_r+0x94a>
 8008080:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008086:	2b00      	cmp	r3, #0
 8008088:	f000 8101 	beq.w	800828e <_dtoa_r+0xb6e>
 800808c:	2e00      	cmp	r6, #0
 800808e:	dd05      	ble.n	800809c <_dtoa_r+0x97c>
 8008090:	4629      	mov	r1, r5
 8008092:	4632      	mov	r2, r6
 8008094:	4648      	mov	r0, r9
 8008096:	f000 fc63 	bl	8008960 <__lshift>
 800809a:	4605      	mov	r5, r0
 800809c:	9b08      	ldr	r3, [sp, #32]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d05c      	beq.n	800815c <_dtoa_r+0xa3c>
 80080a2:	6869      	ldr	r1, [r5, #4]
 80080a4:	4648      	mov	r0, r9
 80080a6:	f000 fa0b 	bl	80084c0 <_Balloc>
 80080aa:	4606      	mov	r6, r0
 80080ac:	b928      	cbnz	r0, 80080ba <_dtoa_r+0x99a>
 80080ae:	4b82      	ldr	r3, [pc, #520]	@ (80082b8 <_dtoa_r+0xb98>)
 80080b0:	4602      	mov	r2, r0
 80080b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80080b6:	f7ff bb4a 	b.w	800774e <_dtoa_r+0x2e>
 80080ba:	692a      	ldr	r2, [r5, #16]
 80080bc:	3202      	adds	r2, #2
 80080be:	0092      	lsls	r2, r2, #2
 80080c0:	f105 010c 	add.w	r1, r5, #12
 80080c4:	300c      	adds	r0, #12
 80080c6:	f002 f93f 	bl	800a348 <memcpy>
 80080ca:	2201      	movs	r2, #1
 80080cc:	4631      	mov	r1, r6
 80080ce:	4648      	mov	r0, r9
 80080d0:	f000 fc46 	bl	8008960 <__lshift>
 80080d4:	f10a 0301 	add.w	r3, sl, #1
 80080d8:	9300      	str	r3, [sp, #0]
 80080da:	eb0a 030b 	add.w	r3, sl, fp
 80080de:	9308      	str	r3, [sp, #32]
 80080e0:	9b04      	ldr	r3, [sp, #16]
 80080e2:	f003 0301 	and.w	r3, r3, #1
 80080e6:	462f      	mov	r7, r5
 80080e8:	9306      	str	r3, [sp, #24]
 80080ea:	4605      	mov	r5, r0
 80080ec:	9b00      	ldr	r3, [sp, #0]
 80080ee:	9802      	ldr	r0, [sp, #8]
 80080f0:	4621      	mov	r1, r4
 80080f2:	f103 3bff 	add.w	fp, r3, #4294967295
 80080f6:	f7ff fa8b 	bl	8007610 <quorem>
 80080fa:	4603      	mov	r3, r0
 80080fc:	3330      	adds	r3, #48	@ 0x30
 80080fe:	9003      	str	r0, [sp, #12]
 8008100:	4639      	mov	r1, r7
 8008102:	9802      	ldr	r0, [sp, #8]
 8008104:	9309      	str	r3, [sp, #36]	@ 0x24
 8008106:	f000 fc97 	bl	8008a38 <__mcmp>
 800810a:	462a      	mov	r2, r5
 800810c:	9004      	str	r0, [sp, #16]
 800810e:	4621      	mov	r1, r4
 8008110:	4648      	mov	r0, r9
 8008112:	f000 fcad 	bl	8008a70 <__mdiff>
 8008116:	68c2      	ldr	r2, [r0, #12]
 8008118:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800811a:	4606      	mov	r6, r0
 800811c:	bb02      	cbnz	r2, 8008160 <_dtoa_r+0xa40>
 800811e:	4601      	mov	r1, r0
 8008120:	9802      	ldr	r0, [sp, #8]
 8008122:	f000 fc89 	bl	8008a38 <__mcmp>
 8008126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008128:	4602      	mov	r2, r0
 800812a:	4631      	mov	r1, r6
 800812c:	4648      	mov	r0, r9
 800812e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008130:	9309      	str	r3, [sp, #36]	@ 0x24
 8008132:	f000 fa05 	bl	8008540 <_Bfree>
 8008136:	9b07      	ldr	r3, [sp, #28]
 8008138:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800813a:	9e00      	ldr	r6, [sp, #0]
 800813c:	ea42 0103 	orr.w	r1, r2, r3
 8008140:	9b06      	ldr	r3, [sp, #24]
 8008142:	4319      	orrs	r1, r3
 8008144:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008146:	d10d      	bne.n	8008164 <_dtoa_r+0xa44>
 8008148:	2b39      	cmp	r3, #57	@ 0x39
 800814a:	d027      	beq.n	800819c <_dtoa_r+0xa7c>
 800814c:	9a04      	ldr	r2, [sp, #16]
 800814e:	2a00      	cmp	r2, #0
 8008150:	dd01      	ble.n	8008156 <_dtoa_r+0xa36>
 8008152:	9b03      	ldr	r3, [sp, #12]
 8008154:	3331      	adds	r3, #49	@ 0x31
 8008156:	f88b 3000 	strb.w	r3, [fp]
 800815a:	e52e      	b.n	8007bba <_dtoa_r+0x49a>
 800815c:	4628      	mov	r0, r5
 800815e:	e7b9      	b.n	80080d4 <_dtoa_r+0x9b4>
 8008160:	2201      	movs	r2, #1
 8008162:	e7e2      	b.n	800812a <_dtoa_r+0xa0a>
 8008164:	9904      	ldr	r1, [sp, #16]
 8008166:	2900      	cmp	r1, #0
 8008168:	db04      	blt.n	8008174 <_dtoa_r+0xa54>
 800816a:	9807      	ldr	r0, [sp, #28]
 800816c:	4301      	orrs	r1, r0
 800816e:	9806      	ldr	r0, [sp, #24]
 8008170:	4301      	orrs	r1, r0
 8008172:	d120      	bne.n	80081b6 <_dtoa_r+0xa96>
 8008174:	2a00      	cmp	r2, #0
 8008176:	ddee      	ble.n	8008156 <_dtoa_r+0xa36>
 8008178:	9902      	ldr	r1, [sp, #8]
 800817a:	9300      	str	r3, [sp, #0]
 800817c:	2201      	movs	r2, #1
 800817e:	4648      	mov	r0, r9
 8008180:	f000 fbee 	bl	8008960 <__lshift>
 8008184:	4621      	mov	r1, r4
 8008186:	9002      	str	r0, [sp, #8]
 8008188:	f000 fc56 	bl	8008a38 <__mcmp>
 800818c:	2800      	cmp	r0, #0
 800818e:	9b00      	ldr	r3, [sp, #0]
 8008190:	dc02      	bgt.n	8008198 <_dtoa_r+0xa78>
 8008192:	d1e0      	bne.n	8008156 <_dtoa_r+0xa36>
 8008194:	07da      	lsls	r2, r3, #31
 8008196:	d5de      	bpl.n	8008156 <_dtoa_r+0xa36>
 8008198:	2b39      	cmp	r3, #57	@ 0x39
 800819a:	d1da      	bne.n	8008152 <_dtoa_r+0xa32>
 800819c:	2339      	movs	r3, #57	@ 0x39
 800819e:	f88b 3000 	strb.w	r3, [fp]
 80081a2:	4633      	mov	r3, r6
 80081a4:	461e      	mov	r6, r3
 80081a6:	3b01      	subs	r3, #1
 80081a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80081ac:	2a39      	cmp	r2, #57	@ 0x39
 80081ae:	d04e      	beq.n	800824e <_dtoa_r+0xb2e>
 80081b0:	3201      	adds	r2, #1
 80081b2:	701a      	strb	r2, [r3, #0]
 80081b4:	e501      	b.n	8007bba <_dtoa_r+0x49a>
 80081b6:	2a00      	cmp	r2, #0
 80081b8:	dd03      	ble.n	80081c2 <_dtoa_r+0xaa2>
 80081ba:	2b39      	cmp	r3, #57	@ 0x39
 80081bc:	d0ee      	beq.n	800819c <_dtoa_r+0xa7c>
 80081be:	3301      	adds	r3, #1
 80081c0:	e7c9      	b.n	8008156 <_dtoa_r+0xa36>
 80081c2:	9a00      	ldr	r2, [sp, #0]
 80081c4:	9908      	ldr	r1, [sp, #32]
 80081c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80081ca:	428a      	cmp	r2, r1
 80081cc:	d028      	beq.n	8008220 <_dtoa_r+0xb00>
 80081ce:	9902      	ldr	r1, [sp, #8]
 80081d0:	2300      	movs	r3, #0
 80081d2:	220a      	movs	r2, #10
 80081d4:	4648      	mov	r0, r9
 80081d6:	f000 f9d5 	bl	8008584 <__multadd>
 80081da:	42af      	cmp	r7, r5
 80081dc:	9002      	str	r0, [sp, #8]
 80081de:	f04f 0300 	mov.w	r3, #0
 80081e2:	f04f 020a 	mov.w	r2, #10
 80081e6:	4639      	mov	r1, r7
 80081e8:	4648      	mov	r0, r9
 80081ea:	d107      	bne.n	80081fc <_dtoa_r+0xadc>
 80081ec:	f000 f9ca 	bl	8008584 <__multadd>
 80081f0:	4607      	mov	r7, r0
 80081f2:	4605      	mov	r5, r0
 80081f4:	9b00      	ldr	r3, [sp, #0]
 80081f6:	3301      	adds	r3, #1
 80081f8:	9300      	str	r3, [sp, #0]
 80081fa:	e777      	b.n	80080ec <_dtoa_r+0x9cc>
 80081fc:	f000 f9c2 	bl	8008584 <__multadd>
 8008200:	4629      	mov	r1, r5
 8008202:	4607      	mov	r7, r0
 8008204:	2300      	movs	r3, #0
 8008206:	220a      	movs	r2, #10
 8008208:	4648      	mov	r0, r9
 800820a:	f000 f9bb 	bl	8008584 <__multadd>
 800820e:	4605      	mov	r5, r0
 8008210:	e7f0      	b.n	80081f4 <_dtoa_r+0xad4>
 8008212:	f1bb 0f00 	cmp.w	fp, #0
 8008216:	bfcc      	ite	gt
 8008218:	465e      	movgt	r6, fp
 800821a:	2601      	movle	r6, #1
 800821c:	4456      	add	r6, sl
 800821e:	2700      	movs	r7, #0
 8008220:	9902      	ldr	r1, [sp, #8]
 8008222:	9300      	str	r3, [sp, #0]
 8008224:	2201      	movs	r2, #1
 8008226:	4648      	mov	r0, r9
 8008228:	f000 fb9a 	bl	8008960 <__lshift>
 800822c:	4621      	mov	r1, r4
 800822e:	9002      	str	r0, [sp, #8]
 8008230:	f000 fc02 	bl	8008a38 <__mcmp>
 8008234:	2800      	cmp	r0, #0
 8008236:	dcb4      	bgt.n	80081a2 <_dtoa_r+0xa82>
 8008238:	d102      	bne.n	8008240 <_dtoa_r+0xb20>
 800823a:	9b00      	ldr	r3, [sp, #0]
 800823c:	07db      	lsls	r3, r3, #31
 800823e:	d4b0      	bmi.n	80081a2 <_dtoa_r+0xa82>
 8008240:	4633      	mov	r3, r6
 8008242:	461e      	mov	r6, r3
 8008244:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008248:	2a30      	cmp	r2, #48	@ 0x30
 800824a:	d0fa      	beq.n	8008242 <_dtoa_r+0xb22>
 800824c:	e4b5      	b.n	8007bba <_dtoa_r+0x49a>
 800824e:	459a      	cmp	sl, r3
 8008250:	d1a8      	bne.n	80081a4 <_dtoa_r+0xa84>
 8008252:	2331      	movs	r3, #49	@ 0x31
 8008254:	f108 0801 	add.w	r8, r8, #1
 8008258:	f88a 3000 	strb.w	r3, [sl]
 800825c:	e4ad      	b.n	8007bba <_dtoa_r+0x49a>
 800825e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008260:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80082bc <_dtoa_r+0xb9c>
 8008264:	b11b      	cbz	r3, 800826e <_dtoa_r+0xb4e>
 8008266:	f10a 0308 	add.w	r3, sl, #8
 800826a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800826c:	6013      	str	r3, [r2, #0]
 800826e:	4650      	mov	r0, sl
 8008270:	b017      	add	sp, #92	@ 0x5c
 8008272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008276:	9b07      	ldr	r3, [sp, #28]
 8008278:	2b01      	cmp	r3, #1
 800827a:	f77f ae2e 	ble.w	8007eda <_dtoa_r+0x7ba>
 800827e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008280:	9308      	str	r3, [sp, #32]
 8008282:	2001      	movs	r0, #1
 8008284:	e64d      	b.n	8007f22 <_dtoa_r+0x802>
 8008286:	f1bb 0f00 	cmp.w	fp, #0
 800828a:	f77f aed9 	ble.w	8008040 <_dtoa_r+0x920>
 800828e:	4656      	mov	r6, sl
 8008290:	9802      	ldr	r0, [sp, #8]
 8008292:	4621      	mov	r1, r4
 8008294:	f7ff f9bc 	bl	8007610 <quorem>
 8008298:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800829c:	f806 3b01 	strb.w	r3, [r6], #1
 80082a0:	eba6 020a 	sub.w	r2, r6, sl
 80082a4:	4593      	cmp	fp, r2
 80082a6:	ddb4      	ble.n	8008212 <_dtoa_r+0xaf2>
 80082a8:	9902      	ldr	r1, [sp, #8]
 80082aa:	2300      	movs	r3, #0
 80082ac:	220a      	movs	r2, #10
 80082ae:	4648      	mov	r0, r9
 80082b0:	f000 f968 	bl	8008584 <__multadd>
 80082b4:	9002      	str	r0, [sp, #8]
 80082b6:	e7eb      	b.n	8008290 <_dtoa_r+0xb70>
 80082b8:	0800ae11 	.word	0x0800ae11
 80082bc:	0800ad95 	.word	0x0800ad95

080082c0 <_free_r>:
 80082c0:	b538      	push	{r3, r4, r5, lr}
 80082c2:	4605      	mov	r5, r0
 80082c4:	2900      	cmp	r1, #0
 80082c6:	d041      	beq.n	800834c <_free_r+0x8c>
 80082c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082cc:	1f0c      	subs	r4, r1, #4
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	bfb8      	it	lt
 80082d2:	18e4      	addlt	r4, r4, r3
 80082d4:	f000 f8e8 	bl	80084a8 <__malloc_lock>
 80082d8:	4a1d      	ldr	r2, [pc, #116]	@ (8008350 <_free_r+0x90>)
 80082da:	6813      	ldr	r3, [r2, #0]
 80082dc:	b933      	cbnz	r3, 80082ec <_free_r+0x2c>
 80082de:	6063      	str	r3, [r4, #4]
 80082e0:	6014      	str	r4, [r2, #0]
 80082e2:	4628      	mov	r0, r5
 80082e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082e8:	f000 b8e4 	b.w	80084b4 <__malloc_unlock>
 80082ec:	42a3      	cmp	r3, r4
 80082ee:	d908      	bls.n	8008302 <_free_r+0x42>
 80082f0:	6820      	ldr	r0, [r4, #0]
 80082f2:	1821      	adds	r1, r4, r0
 80082f4:	428b      	cmp	r3, r1
 80082f6:	bf01      	itttt	eq
 80082f8:	6819      	ldreq	r1, [r3, #0]
 80082fa:	685b      	ldreq	r3, [r3, #4]
 80082fc:	1809      	addeq	r1, r1, r0
 80082fe:	6021      	streq	r1, [r4, #0]
 8008300:	e7ed      	b.n	80082de <_free_r+0x1e>
 8008302:	461a      	mov	r2, r3
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	b10b      	cbz	r3, 800830c <_free_r+0x4c>
 8008308:	42a3      	cmp	r3, r4
 800830a:	d9fa      	bls.n	8008302 <_free_r+0x42>
 800830c:	6811      	ldr	r1, [r2, #0]
 800830e:	1850      	adds	r0, r2, r1
 8008310:	42a0      	cmp	r0, r4
 8008312:	d10b      	bne.n	800832c <_free_r+0x6c>
 8008314:	6820      	ldr	r0, [r4, #0]
 8008316:	4401      	add	r1, r0
 8008318:	1850      	adds	r0, r2, r1
 800831a:	4283      	cmp	r3, r0
 800831c:	6011      	str	r1, [r2, #0]
 800831e:	d1e0      	bne.n	80082e2 <_free_r+0x22>
 8008320:	6818      	ldr	r0, [r3, #0]
 8008322:	685b      	ldr	r3, [r3, #4]
 8008324:	6053      	str	r3, [r2, #4]
 8008326:	4408      	add	r0, r1
 8008328:	6010      	str	r0, [r2, #0]
 800832a:	e7da      	b.n	80082e2 <_free_r+0x22>
 800832c:	d902      	bls.n	8008334 <_free_r+0x74>
 800832e:	230c      	movs	r3, #12
 8008330:	602b      	str	r3, [r5, #0]
 8008332:	e7d6      	b.n	80082e2 <_free_r+0x22>
 8008334:	6820      	ldr	r0, [r4, #0]
 8008336:	1821      	adds	r1, r4, r0
 8008338:	428b      	cmp	r3, r1
 800833a:	bf04      	itt	eq
 800833c:	6819      	ldreq	r1, [r3, #0]
 800833e:	685b      	ldreq	r3, [r3, #4]
 8008340:	6063      	str	r3, [r4, #4]
 8008342:	bf04      	itt	eq
 8008344:	1809      	addeq	r1, r1, r0
 8008346:	6021      	streq	r1, [r4, #0]
 8008348:	6054      	str	r4, [r2, #4]
 800834a:	e7ca      	b.n	80082e2 <_free_r+0x22>
 800834c:	bd38      	pop	{r3, r4, r5, pc}
 800834e:	bf00      	nop
 8008350:	20000764 	.word	0x20000764

08008354 <malloc>:
 8008354:	4b02      	ldr	r3, [pc, #8]	@ (8008360 <malloc+0xc>)
 8008356:	4601      	mov	r1, r0
 8008358:	6818      	ldr	r0, [r3, #0]
 800835a:	f000 b825 	b.w	80083a8 <_malloc_r>
 800835e:	bf00      	nop
 8008360:	20000024 	.word	0x20000024

08008364 <sbrk_aligned>:
 8008364:	b570      	push	{r4, r5, r6, lr}
 8008366:	4e0f      	ldr	r6, [pc, #60]	@ (80083a4 <sbrk_aligned+0x40>)
 8008368:	460c      	mov	r4, r1
 800836a:	6831      	ldr	r1, [r6, #0]
 800836c:	4605      	mov	r5, r0
 800836e:	b911      	cbnz	r1, 8008376 <sbrk_aligned+0x12>
 8008370:	f001 ffda 	bl	800a328 <_sbrk_r>
 8008374:	6030      	str	r0, [r6, #0]
 8008376:	4621      	mov	r1, r4
 8008378:	4628      	mov	r0, r5
 800837a:	f001 ffd5 	bl	800a328 <_sbrk_r>
 800837e:	1c43      	adds	r3, r0, #1
 8008380:	d103      	bne.n	800838a <sbrk_aligned+0x26>
 8008382:	f04f 34ff 	mov.w	r4, #4294967295
 8008386:	4620      	mov	r0, r4
 8008388:	bd70      	pop	{r4, r5, r6, pc}
 800838a:	1cc4      	adds	r4, r0, #3
 800838c:	f024 0403 	bic.w	r4, r4, #3
 8008390:	42a0      	cmp	r0, r4
 8008392:	d0f8      	beq.n	8008386 <sbrk_aligned+0x22>
 8008394:	1a21      	subs	r1, r4, r0
 8008396:	4628      	mov	r0, r5
 8008398:	f001 ffc6 	bl	800a328 <_sbrk_r>
 800839c:	3001      	adds	r0, #1
 800839e:	d1f2      	bne.n	8008386 <sbrk_aligned+0x22>
 80083a0:	e7ef      	b.n	8008382 <sbrk_aligned+0x1e>
 80083a2:	bf00      	nop
 80083a4:	20000760 	.word	0x20000760

080083a8 <_malloc_r>:
 80083a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083ac:	1ccd      	adds	r5, r1, #3
 80083ae:	f025 0503 	bic.w	r5, r5, #3
 80083b2:	3508      	adds	r5, #8
 80083b4:	2d0c      	cmp	r5, #12
 80083b6:	bf38      	it	cc
 80083b8:	250c      	movcc	r5, #12
 80083ba:	2d00      	cmp	r5, #0
 80083bc:	4606      	mov	r6, r0
 80083be:	db01      	blt.n	80083c4 <_malloc_r+0x1c>
 80083c0:	42a9      	cmp	r1, r5
 80083c2:	d904      	bls.n	80083ce <_malloc_r+0x26>
 80083c4:	230c      	movs	r3, #12
 80083c6:	6033      	str	r3, [r6, #0]
 80083c8:	2000      	movs	r0, #0
 80083ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80084a4 <_malloc_r+0xfc>
 80083d2:	f000 f869 	bl	80084a8 <__malloc_lock>
 80083d6:	f8d8 3000 	ldr.w	r3, [r8]
 80083da:	461c      	mov	r4, r3
 80083dc:	bb44      	cbnz	r4, 8008430 <_malloc_r+0x88>
 80083de:	4629      	mov	r1, r5
 80083e0:	4630      	mov	r0, r6
 80083e2:	f7ff ffbf 	bl	8008364 <sbrk_aligned>
 80083e6:	1c43      	adds	r3, r0, #1
 80083e8:	4604      	mov	r4, r0
 80083ea:	d158      	bne.n	800849e <_malloc_r+0xf6>
 80083ec:	f8d8 4000 	ldr.w	r4, [r8]
 80083f0:	4627      	mov	r7, r4
 80083f2:	2f00      	cmp	r7, #0
 80083f4:	d143      	bne.n	800847e <_malloc_r+0xd6>
 80083f6:	2c00      	cmp	r4, #0
 80083f8:	d04b      	beq.n	8008492 <_malloc_r+0xea>
 80083fa:	6823      	ldr	r3, [r4, #0]
 80083fc:	4639      	mov	r1, r7
 80083fe:	4630      	mov	r0, r6
 8008400:	eb04 0903 	add.w	r9, r4, r3
 8008404:	f001 ff90 	bl	800a328 <_sbrk_r>
 8008408:	4581      	cmp	r9, r0
 800840a:	d142      	bne.n	8008492 <_malloc_r+0xea>
 800840c:	6821      	ldr	r1, [r4, #0]
 800840e:	1a6d      	subs	r5, r5, r1
 8008410:	4629      	mov	r1, r5
 8008412:	4630      	mov	r0, r6
 8008414:	f7ff ffa6 	bl	8008364 <sbrk_aligned>
 8008418:	3001      	adds	r0, #1
 800841a:	d03a      	beq.n	8008492 <_malloc_r+0xea>
 800841c:	6823      	ldr	r3, [r4, #0]
 800841e:	442b      	add	r3, r5
 8008420:	6023      	str	r3, [r4, #0]
 8008422:	f8d8 3000 	ldr.w	r3, [r8]
 8008426:	685a      	ldr	r2, [r3, #4]
 8008428:	bb62      	cbnz	r2, 8008484 <_malloc_r+0xdc>
 800842a:	f8c8 7000 	str.w	r7, [r8]
 800842e:	e00f      	b.n	8008450 <_malloc_r+0xa8>
 8008430:	6822      	ldr	r2, [r4, #0]
 8008432:	1b52      	subs	r2, r2, r5
 8008434:	d420      	bmi.n	8008478 <_malloc_r+0xd0>
 8008436:	2a0b      	cmp	r2, #11
 8008438:	d917      	bls.n	800846a <_malloc_r+0xc2>
 800843a:	1961      	adds	r1, r4, r5
 800843c:	42a3      	cmp	r3, r4
 800843e:	6025      	str	r5, [r4, #0]
 8008440:	bf18      	it	ne
 8008442:	6059      	strne	r1, [r3, #4]
 8008444:	6863      	ldr	r3, [r4, #4]
 8008446:	bf08      	it	eq
 8008448:	f8c8 1000 	streq.w	r1, [r8]
 800844c:	5162      	str	r2, [r4, r5]
 800844e:	604b      	str	r3, [r1, #4]
 8008450:	4630      	mov	r0, r6
 8008452:	f000 f82f 	bl	80084b4 <__malloc_unlock>
 8008456:	f104 000b 	add.w	r0, r4, #11
 800845a:	1d23      	adds	r3, r4, #4
 800845c:	f020 0007 	bic.w	r0, r0, #7
 8008460:	1ac2      	subs	r2, r0, r3
 8008462:	bf1c      	itt	ne
 8008464:	1a1b      	subne	r3, r3, r0
 8008466:	50a3      	strne	r3, [r4, r2]
 8008468:	e7af      	b.n	80083ca <_malloc_r+0x22>
 800846a:	6862      	ldr	r2, [r4, #4]
 800846c:	42a3      	cmp	r3, r4
 800846e:	bf0c      	ite	eq
 8008470:	f8c8 2000 	streq.w	r2, [r8]
 8008474:	605a      	strne	r2, [r3, #4]
 8008476:	e7eb      	b.n	8008450 <_malloc_r+0xa8>
 8008478:	4623      	mov	r3, r4
 800847a:	6864      	ldr	r4, [r4, #4]
 800847c:	e7ae      	b.n	80083dc <_malloc_r+0x34>
 800847e:	463c      	mov	r4, r7
 8008480:	687f      	ldr	r7, [r7, #4]
 8008482:	e7b6      	b.n	80083f2 <_malloc_r+0x4a>
 8008484:	461a      	mov	r2, r3
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	42a3      	cmp	r3, r4
 800848a:	d1fb      	bne.n	8008484 <_malloc_r+0xdc>
 800848c:	2300      	movs	r3, #0
 800848e:	6053      	str	r3, [r2, #4]
 8008490:	e7de      	b.n	8008450 <_malloc_r+0xa8>
 8008492:	230c      	movs	r3, #12
 8008494:	6033      	str	r3, [r6, #0]
 8008496:	4630      	mov	r0, r6
 8008498:	f000 f80c 	bl	80084b4 <__malloc_unlock>
 800849c:	e794      	b.n	80083c8 <_malloc_r+0x20>
 800849e:	6005      	str	r5, [r0, #0]
 80084a0:	e7d6      	b.n	8008450 <_malloc_r+0xa8>
 80084a2:	bf00      	nop
 80084a4:	20000764 	.word	0x20000764

080084a8 <__malloc_lock>:
 80084a8:	4801      	ldr	r0, [pc, #4]	@ (80084b0 <__malloc_lock+0x8>)
 80084aa:	f7ff b8a8 	b.w	80075fe <__retarget_lock_acquire_recursive>
 80084ae:	bf00      	nop
 80084b0:	2000075c 	.word	0x2000075c

080084b4 <__malloc_unlock>:
 80084b4:	4801      	ldr	r0, [pc, #4]	@ (80084bc <__malloc_unlock+0x8>)
 80084b6:	f7ff b8a3 	b.w	8007600 <__retarget_lock_release_recursive>
 80084ba:	bf00      	nop
 80084bc:	2000075c 	.word	0x2000075c

080084c0 <_Balloc>:
 80084c0:	b570      	push	{r4, r5, r6, lr}
 80084c2:	69c6      	ldr	r6, [r0, #28]
 80084c4:	4604      	mov	r4, r0
 80084c6:	460d      	mov	r5, r1
 80084c8:	b976      	cbnz	r6, 80084e8 <_Balloc+0x28>
 80084ca:	2010      	movs	r0, #16
 80084cc:	f7ff ff42 	bl	8008354 <malloc>
 80084d0:	4602      	mov	r2, r0
 80084d2:	61e0      	str	r0, [r4, #28]
 80084d4:	b920      	cbnz	r0, 80084e0 <_Balloc+0x20>
 80084d6:	4b18      	ldr	r3, [pc, #96]	@ (8008538 <_Balloc+0x78>)
 80084d8:	4818      	ldr	r0, [pc, #96]	@ (800853c <_Balloc+0x7c>)
 80084da:	216b      	movs	r1, #107	@ 0x6b
 80084dc:	f001 ff4c 	bl	800a378 <__assert_func>
 80084e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084e4:	6006      	str	r6, [r0, #0]
 80084e6:	60c6      	str	r6, [r0, #12]
 80084e8:	69e6      	ldr	r6, [r4, #28]
 80084ea:	68f3      	ldr	r3, [r6, #12]
 80084ec:	b183      	cbz	r3, 8008510 <_Balloc+0x50>
 80084ee:	69e3      	ldr	r3, [r4, #28]
 80084f0:	68db      	ldr	r3, [r3, #12]
 80084f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80084f6:	b9b8      	cbnz	r0, 8008528 <_Balloc+0x68>
 80084f8:	2101      	movs	r1, #1
 80084fa:	fa01 f605 	lsl.w	r6, r1, r5
 80084fe:	1d72      	adds	r2, r6, #5
 8008500:	0092      	lsls	r2, r2, #2
 8008502:	4620      	mov	r0, r4
 8008504:	f001 ff56 	bl	800a3b4 <_calloc_r>
 8008508:	b160      	cbz	r0, 8008524 <_Balloc+0x64>
 800850a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800850e:	e00e      	b.n	800852e <_Balloc+0x6e>
 8008510:	2221      	movs	r2, #33	@ 0x21
 8008512:	2104      	movs	r1, #4
 8008514:	4620      	mov	r0, r4
 8008516:	f001 ff4d 	bl	800a3b4 <_calloc_r>
 800851a:	69e3      	ldr	r3, [r4, #28]
 800851c:	60f0      	str	r0, [r6, #12]
 800851e:	68db      	ldr	r3, [r3, #12]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d1e4      	bne.n	80084ee <_Balloc+0x2e>
 8008524:	2000      	movs	r0, #0
 8008526:	bd70      	pop	{r4, r5, r6, pc}
 8008528:	6802      	ldr	r2, [r0, #0]
 800852a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800852e:	2300      	movs	r3, #0
 8008530:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008534:	e7f7      	b.n	8008526 <_Balloc+0x66>
 8008536:	bf00      	nop
 8008538:	0800ada2 	.word	0x0800ada2
 800853c:	0800ae22 	.word	0x0800ae22

08008540 <_Bfree>:
 8008540:	b570      	push	{r4, r5, r6, lr}
 8008542:	69c6      	ldr	r6, [r0, #28]
 8008544:	4605      	mov	r5, r0
 8008546:	460c      	mov	r4, r1
 8008548:	b976      	cbnz	r6, 8008568 <_Bfree+0x28>
 800854a:	2010      	movs	r0, #16
 800854c:	f7ff ff02 	bl	8008354 <malloc>
 8008550:	4602      	mov	r2, r0
 8008552:	61e8      	str	r0, [r5, #28]
 8008554:	b920      	cbnz	r0, 8008560 <_Bfree+0x20>
 8008556:	4b09      	ldr	r3, [pc, #36]	@ (800857c <_Bfree+0x3c>)
 8008558:	4809      	ldr	r0, [pc, #36]	@ (8008580 <_Bfree+0x40>)
 800855a:	218f      	movs	r1, #143	@ 0x8f
 800855c:	f001 ff0c 	bl	800a378 <__assert_func>
 8008560:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008564:	6006      	str	r6, [r0, #0]
 8008566:	60c6      	str	r6, [r0, #12]
 8008568:	b13c      	cbz	r4, 800857a <_Bfree+0x3a>
 800856a:	69eb      	ldr	r3, [r5, #28]
 800856c:	6862      	ldr	r2, [r4, #4]
 800856e:	68db      	ldr	r3, [r3, #12]
 8008570:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008574:	6021      	str	r1, [r4, #0]
 8008576:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800857a:	bd70      	pop	{r4, r5, r6, pc}
 800857c:	0800ada2 	.word	0x0800ada2
 8008580:	0800ae22 	.word	0x0800ae22

08008584 <__multadd>:
 8008584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008588:	690d      	ldr	r5, [r1, #16]
 800858a:	4607      	mov	r7, r0
 800858c:	460c      	mov	r4, r1
 800858e:	461e      	mov	r6, r3
 8008590:	f101 0c14 	add.w	ip, r1, #20
 8008594:	2000      	movs	r0, #0
 8008596:	f8dc 3000 	ldr.w	r3, [ip]
 800859a:	b299      	uxth	r1, r3
 800859c:	fb02 6101 	mla	r1, r2, r1, r6
 80085a0:	0c1e      	lsrs	r6, r3, #16
 80085a2:	0c0b      	lsrs	r3, r1, #16
 80085a4:	fb02 3306 	mla	r3, r2, r6, r3
 80085a8:	b289      	uxth	r1, r1
 80085aa:	3001      	adds	r0, #1
 80085ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80085b0:	4285      	cmp	r5, r0
 80085b2:	f84c 1b04 	str.w	r1, [ip], #4
 80085b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80085ba:	dcec      	bgt.n	8008596 <__multadd+0x12>
 80085bc:	b30e      	cbz	r6, 8008602 <__multadd+0x7e>
 80085be:	68a3      	ldr	r3, [r4, #8]
 80085c0:	42ab      	cmp	r3, r5
 80085c2:	dc19      	bgt.n	80085f8 <__multadd+0x74>
 80085c4:	6861      	ldr	r1, [r4, #4]
 80085c6:	4638      	mov	r0, r7
 80085c8:	3101      	adds	r1, #1
 80085ca:	f7ff ff79 	bl	80084c0 <_Balloc>
 80085ce:	4680      	mov	r8, r0
 80085d0:	b928      	cbnz	r0, 80085de <__multadd+0x5a>
 80085d2:	4602      	mov	r2, r0
 80085d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008608 <__multadd+0x84>)
 80085d6:	480d      	ldr	r0, [pc, #52]	@ (800860c <__multadd+0x88>)
 80085d8:	21ba      	movs	r1, #186	@ 0xba
 80085da:	f001 fecd 	bl	800a378 <__assert_func>
 80085de:	6922      	ldr	r2, [r4, #16]
 80085e0:	3202      	adds	r2, #2
 80085e2:	f104 010c 	add.w	r1, r4, #12
 80085e6:	0092      	lsls	r2, r2, #2
 80085e8:	300c      	adds	r0, #12
 80085ea:	f001 fead 	bl	800a348 <memcpy>
 80085ee:	4621      	mov	r1, r4
 80085f0:	4638      	mov	r0, r7
 80085f2:	f7ff ffa5 	bl	8008540 <_Bfree>
 80085f6:	4644      	mov	r4, r8
 80085f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80085fc:	3501      	adds	r5, #1
 80085fe:	615e      	str	r6, [r3, #20]
 8008600:	6125      	str	r5, [r4, #16]
 8008602:	4620      	mov	r0, r4
 8008604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008608:	0800ae11 	.word	0x0800ae11
 800860c:	0800ae22 	.word	0x0800ae22

08008610 <__s2b>:
 8008610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008614:	460c      	mov	r4, r1
 8008616:	4615      	mov	r5, r2
 8008618:	461f      	mov	r7, r3
 800861a:	2209      	movs	r2, #9
 800861c:	3308      	adds	r3, #8
 800861e:	4606      	mov	r6, r0
 8008620:	fb93 f3f2 	sdiv	r3, r3, r2
 8008624:	2100      	movs	r1, #0
 8008626:	2201      	movs	r2, #1
 8008628:	429a      	cmp	r2, r3
 800862a:	db09      	blt.n	8008640 <__s2b+0x30>
 800862c:	4630      	mov	r0, r6
 800862e:	f7ff ff47 	bl	80084c0 <_Balloc>
 8008632:	b940      	cbnz	r0, 8008646 <__s2b+0x36>
 8008634:	4602      	mov	r2, r0
 8008636:	4b19      	ldr	r3, [pc, #100]	@ (800869c <__s2b+0x8c>)
 8008638:	4819      	ldr	r0, [pc, #100]	@ (80086a0 <__s2b+0x90>)
 800863a:	21d3      	movs	r1, #211	@ 0xd3
 800863c:	f001 fe9c 	bl	800a378 <__assert_func>
 8008640:	0052      	lsls	r2, r2, #1
 8008642:	3101      	adds	r1, #1
 8008644:	e7f0      	b.n	8008628 <__s2b+0x18>
 8008646:	9b08      	ldr	r3, [sp, #32]
 8008648:	6143      	str	r3, [r0, #20]
 800864a:	2d09      	cmp	r5, #9
 800864c:	f04f 0301 	mov.w	r3, #1
 8008650:	6103      	str	r3, [r0, #16]
 8008652:	dd16      	ble.n	8008682 <__s2b+0x72>
 8008654:	f104 0909 	add.w	r9, r4, #9
 8008658:	46c8      	mov	r8, r9
 800865a:	442c      	add	r4, r5
 800865c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008660:	4601      	mov	r1, r0
 8008662:	3b30      	subs	r3, #48	@ 0x30
 8008664:	220a      	movs	r2, #10
 8008666:	4630      	mov	r0, r6
 8008668:	f7ff ff8c 	bl	8008584 <__multadd>
 800866c:	45a0      	cmp	r8, r4
 800866e:	d1f5      	bne.n	800865c <__s2b+0x4c>
 8008670:	f1a5 0408 	sub.w	r4, r5, #8
 8008674:	444c      	add	r4, r9
 8008676:	1b2d      	subs	r5, r5, r4
 8008678:	1963      	adds	r3, r4, r5
 800867a:	42bb      	cmp	r3, r7
 800867c:	db04      	blt.n	8008688 <__s2b+0x78>
 800867e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008682:	340a      	adds	r4, #10
 8008684:	2509      	movs	r5, #9
 8008686:	e7f6      	b.n	8008676 <__s2b+0x66>
 8008688:	f814 3b01 	ldrb.w	r3, [r4], #1
 800868c:	4601      	mov	r1, r0
 800868e:	3b30      	subs	r3, #48	@ 0x30
 8008690:	220a      	movs	r2, #10
 8008692:	4630      	mov	r0, r6
 8008694:	f7ff ff76 	bl	8008584 <__multadd>
 8008698:	e7ee      	b.n	8008678 <__s2b+0x68>
 800869a:	bf00      	nop
 800869c:	0800ae11 	.word	0x0800ae11
 80086a0:	0800ae22 	.word	0x0800ae22

080086a4 <__hi0bits>:
 80086a4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80086a8:	4603      	mov	r3, r0
 80086aa:	bf36      	itet	cc
 80086ac:	0403      	lslcc	r3, r0, #16
 80086ae:	2000      	movcs	r0, #0
 80086b0:	2010      	movcc	r0, #16
 80086b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80086b6:	bf3c      	itt	cc
 80086b8:	021b      	lslcc	r3, r3, #8
 80086ba:	3008      	addcc	r0, #8
 80086bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086c0:	bf3c      	itt	cc
 80086c2:	011b      	lslcc	r3, r3, #4
 80086c4:	3004      	addcc	r0, #4
 80086c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086ca:	bf3c      	itt	cc
 80086cc:	009b      	lslcc	r3, r3, #2
 80086ce:	3002      	addcc	r0, #2
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	db05      	blt.n	80086e0 <__hi0bits+0x3c>
 80086d4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80086d8:	f100 0001 	add.w	r0, r0, #1
 80086dc:	bf08      	it	eq
 80086de:	2020      	moveq	r0, #32
 80086e0:	4770      	bx	lr

080086e2 <__lo0bits>:
 80086e2:	6803      	ldr	r3, [r0, #0]
 80086e4:	4602      	mov	r2, r0
 80086e6:	f013 0007 	ands.w	r0, r3, #7
 80086ea:	d00b      	beq.n	8008704 <__lo0bits+0x22>
 80086ec:	07d9      	lsls	r1, r3, #31
 80086ee:	d421      	bmi.n	8008734 <__lo0bits+0x52>
 80086f0:	0798      	lsls	r0, r3, #30
 80086f2:	bf49      	itett	mi
 80086f4:	085b      	lsrmi	r3, r3, #1
 80086f6:	089b      	lsrpl	r3, r3, #2
 80086f8:	2001      	movmi	r0, #1
 80086fa:	6013      	strmi	r3, [r2, #0]
 80086fc:	bf5c      	itt	pl
 80086fe:	6013      	strpl	r3, [r2, #0]
 8008700:	2002      	movpl	r0, #2
 8008702:	4770      	bx	lr
 8008704:	b299      	uxth	r1, r3
 8008706:	b909      	cbnz	r1, 800870c <__lo0bits+0x2a>
 8008708:	0c1b      	lsrs	r3, r3, #16
 800870a:	2010      	movs	r0, #16
 800870c:	b2d9      	uxtb	r1, r3
 800870e:	b909      	cbnz	r1, 8008714 <__lo0bits+0x32>
 8008710:	3008      	adds	r0, #8
 8008712:	0a1b      	lsrs	r3, r3, #8
 8008714:	0719      	lsls	r1, r3, #28
 8008716:	bf04      	itt	eq
 8008718:	091b      	lsreq	r3, r3, #4
 800871a:	3004      	addeq	r0, #4
 800871c:	0799      	lsls	r1, r3, #30
 800871e:	bf04      	itt	eq
 8008720:	089b      	lsreq	r3, r3, #2
 8008722:	3002      	addeq	r0, #2
 8008724:	07d9      	lsls	r1, r3, #31
 8008726:	d403      	bmi.n	8008730 <__lo0bits+0x4e>
 8008728:	085b      	lsrs	r3, r3, #1
 800872a:	f100 0001 	add.w	r0, r0, #1
 800872e:	d003      	beq.n	8008738 <__lo0bits+0x56>
 8008730:	6013      	str	r3, [r2, #0]
 8008732:	4770      	bx	lr
 8008734:	2000      	movs	r0, #0
 8008736:	4770      	bx	lr
 8008738:	2020      	movs	r0, #32
 800873a:	4770      	bx	lr

0800873c <__i2b>:
 800873c:	b510      	push	{r4, lr}
 800873e:	460c      	mov	r4, r1
 8008740:	2101      	movs	r1, #1
 8008742:	f7ff febd 	bl	80084c0 <_Balloc>
 8008746:	4602      	mov	r2, r0
 8008748:	b928      	cbnz	r0, 8008756 <__i2b+0x1a>
 800874a:	4b05      	ldr	r3, [pc, #20]	@ (8008760 <__i2b+0x24>)
 800874c:	4805      	ldr	r0, [pc, #20]	@ (8008764 <__i2b+0x28>)
 800874e:	f240 1145 	movw	r1, #325	@ 0x145
 8008752:	f001 fe11 	bl	800a378 <__assert_func>
 8008756:	2301      	movs	r3, #1
 8008758:	6144      	str	r4, [r0, #20]
 800875a:	6103      	str	r3, [r0, #16]
 800875c:	bd10      	pop	{r4, pc}
 800875e:	bf00      	nop
 8008760:	0800ae11 	.word	0x0800ae11
 8008764:	0800ae22 	.word	0x0800ae22

08008768 <__multiply>:
 8008768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800876c:	4617      	mov	r7, r2
 800876e:	690a      	ldr	r2, [r1, #16]
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	429a      	cmp	r2, r3
 8008774:	bfa8      	it	ge
 8008776:	463b      	movge	r3, r7
 8008778:	4689      	mov	r9, r1
 800877a:	bfa4      	itt	ge
 800877c:	460f      	movge	r7, r1
 800877e:	4699      	movge	r9, r3
 8008780:	693d      	ldr	r5, [r7, #16]
 8008782:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	6879      	ldr	r1, [r7, #4]
 800878a:	eb05 060a 	add.w	r6, r5, sl
 800878e:	42b3      	cmp	r3, r6
 8008790:	b085      	sub	sp, #20
 8008792:	bfb8      	it	lt
 8008794:	3101      	addlt	r1, #1
 8008796:	f7ff fe93 	bl	80084c0 <_Balloc>
 800879a:	b930      	cbnz	r0, 80087aa <__multiply+0x42>
 800879c:	4602      	mov	r2, r0
 800879e:	4b41      	ldr	r3, [pc, #260]	@ (80088a4 <__multiply+0x13c>)
 80087a0:	4841      	ldr	r0, [pc, #260]	@ (80088a8 <__multiply+0x140>)
 80087a2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80087a6:	f001 fde7 	bl	800a378 <__assert_func>
 80087aa:	f100 0414 	add.w	r4, r0, #20
 80087ae:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80087b2:	4623      	mov	r3, r4
 80087b4:	2200      	movs	r2, #0
 80087b6:	4573      	cmp	r3, lr
 80087b8:	d320      	bcc.n	80087fc <__multiply+0x94>
 80087ba:	f107 0814 	add.w	r8, r7, #20
 80087be:	f109 0114 	add.w	r1, r9, #20
 80087c2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80087c6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80087ca:	9302      	str	r3, [sp, #8]
 80087cc:	1beb      	subs	r3, r5, r7
 80087ce:	3b15      	subs	r3, #21
 80087d0:	f023 0303 	bic.w	r3, r3, #3
 80087d4:	3304      	adds	r3, #4
 80087d6:	3715      	adds	r7, #21
 80087d8:	42bd      	cmp	r5, r7
 80087da:	bf38      	it	cc
 80087dc:	2304      	movcc	r3, #4
 80087de:	9301      	str	r3, [sp, #4]
 80087e0:	9b02      	ldr	r3, [sp, #8]
 80087e2:	9103      	str	r1, [sp, #12]
 80087e4:	428b      	cmp	r3, r1
 80087e6:	d80c      	bhi.n	8008802 <__multiply+0x9a>
 80087e8:	2e00      	cmp	r6, #0
 80087ea:	dd03      	ble.n	80087f4 <__multiply+0x8c>
 80087ec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d055      	beq.n	80088a0 <__multiply+0x138>
 80087f4:	6106      	str	r6, [r0, #16]
 80087f6:	b005      	add	sp, #20
 80087f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087fc:	f843 2b04 	str.w	r2, [r3], #4
 8008800:	e7d9      	b.n	80087b6 <__multiply+0x4e>
 8008802:	f8b1 a000 	ldrh.w	sl, [r1]
 8008806:	f1ba 0f00 	cmp.w	sl, #0
 800880a:	d01f      	beq.n	800884c <__multiply+0xe4>
 800880c:	46c4      	mov	ip, r8
 800880e:	46a1      	mov	r9, r4
 8008810:	2700      	movs	r7, #0
 8008812:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008816:	f8d9 3000 	ldr.w	r3, [r9]
 800881a:	fa1f fb82 	uxth.w	fp, r2
 800881e:	b29b      	uxth	r3, r3
 8008820:	fb0a 330b 	mla	r3, sl, fp, r3
 8008824:	443b      	add	r3, r7
 8008826:	f8d9 7000 	ldr.w	r7, [r9]
 800882a:	0c12      	lsrs	r2, r2, #16
 800882c:	0c3f      	lsrs	r7, r7, #16
 800882e:	fb0a 7202 	mla	r2, sl, r2, r7
 8008832:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008836:	b29b      	uxth	r3, r3
 8008838:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800883c:	4565      	cmp	r5, ip
 800883e:	f849 3b04 	str.w	r3, [r9], #4
 8008842:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008846:	d8e4      	bhi.n	8008812 <__multiply+0xaa>
 8008848:	9b01      	ldr	r3, [sp, #4]
 800884a:	50e7      	str	r7, [r4, r3]
 800884c:	9b03      	ldr	r3, [sp, #12]
 800884e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008852:	3104      	adds	r1, #4
 8008854:	f1b9 0f00 	cmp.w	r9, #0
 8008858:	d020      	beq.n	800889c <__multiply+0x134>
 800885a:	6823      	ldr	r3, [r4, #0]
 800885c:	4647      	mov	r7, r8
 800885e:	46a4      	mov	ip, r4
 8008860:	f04f 0a00 	mov.w	sl, #0
 8008864:	f8b7 b000 	ldrh.w	fp, [r7]
 8008868:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800886c:	fb09 220b 	mla	r2, r9, fp, r2
 8008870:	4452      	add	r2, sl
 8008872:	b29b      	uxth	r3, r3
 8008874:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008878:	f84c 3b04 	str.w	r3, [ip], #4
 800887c:	f857 3b04 	ldr.w	r3, [r7], #4
 8008880:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008884:	f8bc 3000 	ldrh.w	r3, [ip]
 8008888:	fb09 330a 	mla	r3, r9, sl, r3
 800888c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008890:	42bd      	cmp	r5, r7
 8008892:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008896:	d8e5      	bhi.n	8008864 <__multiply+0xfc>
 8008898:	9a01      	ldr	r2, [sp, #4]
 800889a:	50a3      	str	r3, [r4, r2]
 800889c:	3404      	adds	r4, #4
 800889e:	e79f      	b.n	80087e0 <__multiply+0x78>
 80088a0:	3e01      	subs	r6, #1
 80088a2:	e7a1      	b.n	80087e8 <__multiply+0x80>
 80088a4:	0800ae11 	.word	0x0800ae11
 80088a8:	0800ae22 	.word	0x0800ae22

080088ac <__pow5mult>:
 80088ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088b0:	4615      	mov	r5, r2
 80088b2:	f012 0203 	ands.w	r2, r2, #3
 80088b6:	4607      	mov	r7, r0
 80088b8:	460e      	mov	r6, r1
 80088ba:	d007      	beq.n	80088cc <__pow5mult+0x20>
 80088bc:	4c25      	ldr	r4, [pc, #148]	@ (8008954 <__pow5mult+0xa8>)
 80088be:	3a01      	subs	r2, #1
 80088c0:	2300      	movs	r3, #0
 80088c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80088c6:	f7ff fe5d 	bl	8008584 <__multadd>
 80088ca:	4606      	mov	r6, r0
 80088cc:	10ad      	asrs	r5, r5, #2
 80088ce:	d03d      	beq.n	800894c <__pow5mult+0xa0>
 80088d0:	69fc      	ldr	r4, [r7, #28]
 80088d2:	b97c      	cbnz	r4, 80088f4 <__pow5mult+0x48>
 80088d4:	2010      	movs	r0, #16
 80088d6:	f7ff fd3d 	bl	8008354 <malloc>
 80088da:	4602      	mov	r2, r0
 80088dc:	61f8      	str	r0, [r7, #28]
 80088de:	b928      	cbnz	r0, 80088ec <__pow5mult+0x40>
 80088e0:	4b1d      	ldr	r3, [pc, #116]	@ (8008958 <__pow5mult+0xac>)
 80088e2:	481e      	ldr	r0, [pc, #120]	@ (800895c <__pow5mult+0xb0>)
 80088e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80088e8:	f001 fd46 	bl	800a378 <__assert_func>
 80088ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80088f0:	6004      	str	r4, [r0, #0]
 80088f2:	60c4      	str	r4, [r0, #12]
 80088f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80088f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80088fc:	b94c      	cbnz	r4, 8008912 <__pow5mult+0x66>
 80088fe:	f240 2171 	movw	r1, #625	@ 0x271
 8008902:	4638      	mov	r0, r7
 8008904:	f7ff ff1a 	bl	800873c <__i2b>
 8008908:	2300      	movs	r3, #0
 800890a:	f8c8 0008 	str.w	r0, [r8, #8]
 800890e:	4604      	mov	r4, r0
 8008910:	6003      	str	r3, [r0, #0]
 8008912:	f04f 0900 	mov.w	r9, #0
 8008916:	07eb      	lsls	r3, r5, #31
 8008918:	d50a      	bpl.n	8008930 <__pow5mult+0x84>
 800891a:	4631      	mov	r1, r6
 800891c:	4622      	mov	r2, r4
 800891e:	4638      	mov	r0, r7
 8008920:	f7ff ff22 	bl	8008768 <__multiply>
 8008924:	4631      	mov	r1, r6
 8008926:	4680      	mov	r8, r0
 8008928:	4638      	mov	r0, r7
 800892a:	f7ff fe09 	bl	8008540 <_Bfree>
 800892e:	4646      	mov	r6, r8
 8008930:	106d      	asrs	r5, r5, #1
 8008932:	d00b      	beq.n	800894c <__pow5mult+0xa0>
 8008934:	6820      	ldr	r0, [r4, #0]
 8008936:	b938      	cbnz	r0, 8008948 <__pow5mult+0x9c>
 8008938:	4622      	mov	r2, r4
 800893a:	4621      	mov	r1, r4
 800893c:	4638      	mov	r0, r7
 800893e:	f7ff ff13 	bl	8008768 <__multiply>
 8008942:	6020      	str	r0, [r4, #0]
 8008944:	f8c0 9000 	str.w	r9, [r0]
 8008948:	4604      	mov	r4, r0
 800894a:	e7e4      	b.n	8008916 <__pow5mult+0x6a>
 800894c:	4630      	mov	r0, r6
 800894e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008952:	bf00      	nop
 8008954:	0800af34 	.word	0x0800af34
 8008958:	0800ada2 	.word	0x0800ada2
 800895c:	0800ae22 	.word	0x0800ae22

08008960 <__lshift>:
 8008960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008964:	460c      	mov	r4, r1
 8008966:	6849      	ldr	r1, [r1, #4]
 8008968:	6923      	ldr	r3, [r4, #16]
 800896a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800896e:	68a3      	ldr	r3, [r4, #8]
 8008970:	4607      	mov	r7, r0
 8008972:	4691      	mov	r9, r2
 8008974:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008978:	f108 0601 	add.w	r6, r8, #1
 800897c:	42b3      	cmp	r3, r6
 800897e:	db0b      	blt.n	8008998 <__lshift+0x38>
 8008980:	4638      	mov	r0, r7
 8008982:	f7ff fd9d 	bl	80084c0 <_Balloc>
 8008986:	4605      	mov	r5, r0
 8008988:	b948      	cbnz	r0, 800899e <__lshift+0x3e>
 800898a:	4602      	mov	r2, r0
 800898c:	4b28      	ldr	r3, [pc, #160]	@ (8008a30 <__lshift+0xd0>)
 800898e:	4829      	ldr	r0, [pc, #164]	@ (8008a34 <__lshift+0xd4>)
 8008990:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008994:	f001 fcf0 	bl	800a378 <__assert_func>
 8008998:	3101      	adds	r1, #1
 800899a:	005b      	lsls	r3, r3, #1
 800899c:	e7ee      	b.n	800897c <__lshift+0x1c>
 800899e:	2300      	movs	r3, #0
 80089a0:	f100 0114 	add.w	r1, r0, #20
 80089a4:	f100 0210 	add.w	r2, r0, #16
 80089a8:	4618      	mov	r0, r3
 80089aa:	4553      	cmp	r3, sl
 80089ac:	db33      	blt.n	8008a16 <__lshift+0xb6>
 80089ae:	6920      	ldr	r0, [r4, #16]
 80089b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80089b4:	f104 0314 	add.w	r3, r4, #20
 80089b8:	f019 091f 	ands.w	r9, r9, #31
 80089bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80089c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80089c4:	d02b      	beq.n	8008a1e <__lshift+0xbe>
 80089c6:	f1c9 0e20 	rsb	lr, r9, #32
 80089ca:	468a      	mov	sl, r1
 80089cc:	2200      	movs	r2, #0
 80089ce:	6818      	ldr	r0, [r3, #0]
 80089d0:	fa00 f009 	lsl.w	r0, r0, r9
 80089d4:	4310      	orrs	r0, r2
 80089d6:	f84a 0b04 	str.w	r0, [sl], #4
 80089da:	f853 2b04 	ldr.w	r2, [r3], #4
 80089de:	459c      	cmp	ip, r3
 80089e0:	fa22 f20e 	lsr.w	r2, r2, lr
 80089e4:	d8f3      	bhi.n	80089ce <__lshift+0x6e>
 80089e6:	ebac 0304 	sub.w	r3, ip, r4
 80089ea:	3b15      	subs	r3, #21
 80089ec:	f023 0303 	bic.w	r3, r3, #3
 80089f0:	3304      	adds	r3, #4
 80089f2:	f104 0015 	add.w	r0, r4, #21
 80089f6:	4560      	cmp	r0, ip
 80089f8:	bf88      	it	hi
 80089fa:	2304      	movhi	r3, #4
 80089fc:	50ca      	str	r2, [r1, r3]
 80089fe:	b10a      	cbz	r2, 8008a04 <__lshift+0xa4>
 8008a00:	f108 0602 	add.w	r6, r8, #2
 8008a04:	3e01      	subs	r6, #1
 8008a06:	4638      	mov	r0, r7
 8008a08:	612e      	str	r6, [r5, #16]
 8008a0a:	4621      	mov	r1, r4
 8008a0c:	f7ff fd98 	bl	8008540 <_Bfree>
 8008a10:	4628      	mov	r0, r5
 8008a12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a16:	f842 0f04 	str.w	r0, [r2, #4]!
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	e7c5      	b.n	80089aa <__lshift+0x4a>
 8008a1e:	3904      	subs	r1, #4
 8008a20:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a24:	f841 2f04 	str.w	r2, [r1, #4]!
 8008a28:	459c      	cmp	ip, r3
 8008a2a:	d8f9      	bhi.n	8008a20 <__lshift+0xc0>
 8008a2c:	e7ea      	b.n	8008a04 <__lshift+0xa4>
 8008a2e:	bf00      	nop
 8008a30:	0800ae11 	.word	0x0800ae11
 8008a34:	0800ae22 	.word	0x0800ae22

08008a38 <__mcmp>:
 8008a38:	690a      	ldr	r2, [r1, #16]
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	6900      	ldr	r0, [r0, #16]
 8008a3e:	1a80      	subs	r0, r0, r2
 8008a40:	b530      	push	{r4, r5, lr}
 8008a42:	d10e      	bne.n	8008a62 <__mcmp+0x2a>
 8008a44:	3314      	adds	r3, #20
 8008a46:	3114      	adds	r1, #20
 8008a48:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008a4c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008a50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008a54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008a58:	4295      	cmp	r5, r2
 8008a5a:	d003      	beq.n	8008a64 <__mcmp+0x2c>
 8008a5c:	d205      	bcs.n	8008a6a <__mcmp+0x32>
 8008a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a62:	bd30      	pop	{r4, r5, pc}
 8008a64:	42a3      	cmp	r3, r4
 8008a66:	d3f3      	bcc.n	8008a50 <__mcmp+0x18>
 8008a68:	e7fb      	b.n	8008a62 <__mcmp+0x2a>
 8008a6a:	2001      	movs	r0, #1
 8008a6c:	e7f9      	b.n	8008a62 <__mcmp+0x2a>
	...

08008a70 <__mdiff>:
 8008a70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a74:	4689      	mov	r9, r1
 8008a76:	4606      	mov	r6, r0
 8008a78:	4611      	mov	r1, r2
 8008a7a:	4648      	mov	r0, r9
 8008a7c:	4614      	mov	r4, r2
 8008a7e:	f7ff ffdb 	bl	8008a38 <__mcmp>
 8008a82:	1e05      	subs	r5, r0, #0
 8008a84:	d112      	bne.n	8008aac <__mdiff+0x3c>
 8008a86:	4629      	mov	r1, r5
 8008a88:	4630      	mov	r0, r6
 8008a8a:	f7ff fd19 	bl	80084c0 <_Balloc>
 8008a8e:	4602      	mov	r2, r0
 8008a90:	b928      	cbnz	r0, 8008a9e <__mdiff+0x2e>
 8008a92:	4b3f      	ldr	r3, [pc, #252]	@ (8008b90 <__mdiff+0x120>)
 8008a94:	f240 2137 	movw	r1, #567	@ 0x237
 8008a98:	483e      	ldr	r0, [pc, #248]	@ (8008b94 <__mdiff+0x124>)
 8008a9a:	f001 fc6d 	bl	800a378 <__assert_func>
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008aa4:	4610      	mov	r0, r2
 8008aa6:	b003      	add	sp, #12
 8008aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aac:	bfbc      	itt	lt
 8008aae:	464b      	movlt	r3, r9
 8008ab0:	46a1      	movlt	r9, r4
 8008ab2:	4630      	mov	r0, r6
 8008ab4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008ab8:	bfba      	itte	lt
 8008aba:	461c      	movlt	r4, r3
 8008abc:	2501      	movlt	r5, #1
 8008abe:	2500      	movge	r5, #0
 8008ac0:	f7ff fcfe 	bl	80084c0 <_Balloc>
 8008ac4:	4602      	mov	r2, r0
 8008ac6:	b918      	cbnz	r0, 8008ad0 <__mdiff+0x60>
 8008ac8:	4b31      	ldr	r3, [pc, #196]	@ (8008b90 <__mdiff+0x120>)
 8008aca:	f240 2145 	movw	r1, #581	@ 0x245
 8008ace:	e7e3      	b.n	8008a98 <__mdiff+0x28>
 8008ad0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008ad4:	6926      	ldr	r6, [r4, #16]
 8008ad6:	60c5      	str	r5, [r0, #12]
 8008ad8:	f109 0310 	add.w	r3, r9, #16
 8008adc:	f109 0514 	add.w	r5, r9, #20
 8008ae0:	f104 0e14 	add.w	lr, r4, #20
 8008ae4:	f100 0b14 	add.w	fp, r0, #20
 8008ae8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008aec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008af0:	9301      	str	r3, [sp, #4]
 8008af2:	46d9      	mov	r9, fp
 8008af4:	f04f 0c00 	mov.w	ip, #0
 8008af8:	9b01      	ldr	r3, [sp, #4]
 8008afa:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008afe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008b02:	9301      	str	r3, [sp, #4]
 8008b04:	fa1f f38a 	uxth.w	r3, sl
 8008b08:	4619      	mov	r1, r3
 8008b0a:	b283      	uxth	r3, r0
 8008b0c:	1acb      	subs	r3, r1, r3
 8008b0e:	0c00      	lsrs	r0, r0, #16
 8008b10:	4463      	add	r3, ip
 8008b12:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008b16:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008b20:	4576      	cmp	r6, lr
 8008b22:	f849 3b04 	str.w	r3, [r9], #4
 8008b26:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008b2a:	d8e5      	bhi.n	8008af8 <__mdiff+0x88>
 8008b2c:	1b33      	subs	r3, r6, r4
 8008b2e:	3b15      	subs	r3, #21
 8008b30:	f023 0303 	bic.w	r3, r3, #3
 8008b34:	3415      	adds	r4, #21
 8008b36:	3304      	adds	r3, #4
 8008b38:	42a6      	cmp	r6, r4
 8008b3a:	bf38      	it	cc
 8008b3c:	2304      	movcc	r3, #4
 8008b3e:	441d      	add	r5, r3
 8008b40:	445b      	add	r3, fp
 8008b42:	461e      	mov	r6, r3
 8008b44:	462c      	mov	r4, r5
 8008b46:	4544      	cmp	r4, r8
 8008b48:	d30e      	bcc.n	8008b68 <__mdiff+0xf8>
 8008b4a:	f108 0103 	add.w	r1, r8, #3
 8008b4e:	1b49      	subs	r1, r1, r5
 8008b50:	f021 0103 	bic.w	r1, r1, #3
 8008b54:	3d03      	subs	r5, #3
 8008b56:	45a8      	cmp	r8, r5
 8008b58:	bf38      	it	cc
 8008b5a:	2100      	movcc	r1, #0
 8008b5c:	440b      	add	r3, r1
 8008b5e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008b62:	b191      	cbz	r1, 8008b8a <__mdiff+0x11a>
 8008b64:	6117      	str	r7, [r2, #16]
 8008b66:	e79d      	b.n	8008aa4 <__mdiff+0x34>
 8008b68:	f854 1b04 	ldr.w	r1, [r4], #4
 8008b6c:	46e6      	mov	lr, ip
 8008b6e:	0c08      	lsrs	r0, r1, #16
 8008b70:	fa1c fc81 	uxtah	ip, ip, r1
 8008b74:	4471      	add	r1, lr
 8008b76:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008b7a:	b289      	uxth	r1, r1
 8008b7c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008b80:	f846 1b04 	str.w	r1, [r6], #4
 8008b84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008b88:	e7dd      	b.n	8008b46 <__mdiff+0xd6>
 8008b8a:	3f01      	subs	r7, #1
 8008b8c:	e7e7      	b.n	8008b5e <__mdiff+0xee>
 8008b8e:	bf00      	nop
 8008b90:	0800ae11 	.word	0x0800ae11
 8008b94:	0800ae22 	.word	0x0800ae22

08008b98 <__ulp>:
 8008b98:	b082      	sub	sp, #8
 8008b9a:	ed8d 0b00 	vstr	d0, [sp]
 8008b9e:	9a01      	ldr	r2, [sp, #4]
 8008ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8008be0 <__ulp+0x48>)
 8008ba2:	4013      	ands	r3, r2
 8008ba4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	dc08      	bgt.n	8008bbe <__ulp+0x26>
 8008bac:	425b      	negs	r3, r3
 8008bae:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008bb2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008bb6:	da04      	bge.n	8008bc2 <__ulp+0x2a>
 8008bb8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008bbc:	4113      	asrs	r3, r2
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	e008      	b.n	8008bd4 <__ulp+0x3c>
 8008bc2:	f1a2 0314 	sub.w	r3, r2, #20
 8008bc6:	2b1e      	cmp	r3, #30
 8008bc8:	bfda      	itte	le
 8008bca:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008bce:	40da      	lsrle	r2, r3
 8008bd0:	2201      	movgt	r2, #1
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	4619      	mov	r1, r3
 8008bd6:	4610      	mov	r0, r2
 8008bd8:	ec41 0b10 	vmov	d0, r0, r1
 8008bdc:	b002      	add	sp, #8
 8008bde:	4770      	bx	lr
 8008be0:	7ff00000 	.word	0x7ff00000

08008be4 <__b2d>:
 8008be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008be8:	6906      	ldr	r6, [r0, #16]
 8008bea:	f100 0814 	add.w	r8, r0, #20
 8008bee:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008bf2:	1f37      	subs	r7, r6, #4
 8008bf4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008bf8:	4610      	mov	r0, r2
 8008bfa:	f7ff fd53 	bl	80086a4 <__hi0bits>
 8008bfe:	f1c0 0320 	rsb	r3, r0, #32
 8008c02:	280a      	cmp	r0, #10
 8008c04:	600b      	str	r3, [r1, #0]
 8008c06:	491b      	ldr	r1, [pc, #108]	@ (8008c74 <__b2d+0x90>)
 8008c08:	dc15      	bgt.n	8008c36 <__b2d+0x52>
 8008c0a:	f1c0 0c0b 	rsb	ip, r0, #11
 8008c0e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008c12:	45b8      	cmp	r8, r7
 8008c14:	ea43 0501 	orr.w	r5, r3, r1
 8008c18:	bf34      	ite	cc
 8008c1a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008c1e:	2300      	movcs	r3, #0
 8008c20:	3015      	adds	r0, #21
 8008c22:	fa02 f000 	lsl.w	r0, r2, r0
 8008c26:	fa23 f30c 	lsr.w	r3, r3, ip
 8008c2a:	4303      	orrs	r3, r0
 8008c2c:	461c      	mov	r4, r3
 8008c2e:	ec45 4b10 	vmov	d0, r4, r5
 8008c32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c36:	45b8      	cmp	r8, r7
 8008c38:	bf3a      	itte	cc
 8008c3a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008c3e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008c42:	2300      	movcs	r3, #0
 8008c44:	380b      	subs	r0, #11
 8008c46:	d012      	beq.n	8008c6e <__b2d+0x8a>
 8008c48:	f1c0 0120 	rsb	r1, r0, #32
 8008c4c:	fa23 f401 	lsr.w	r4, r3, r1
 8008c50:	4082      	lsls	r2, r0
 8008c52:	4322      	orrs	r2, r4
 8008c54:	4547      	cmp	r7, r8
 8008c56:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008c5a:	bf8c      	ite	hi
 8008c5c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008c60:	2200      	movls	r2, #0
 8008c62:	4083      	lsls	r3, r0
 8008c64:	40ca      	lsrs	r2, r1
 8008c66:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	e7de      	b.n	8008c2c <__b2d+0x48>
 8008c6e:	ea42 0501 	orr.w	r5, r2, r1
 8008c72:	e7db      	b.n	8008c2c <__b2d+0x48>
 8008c74:	3ff00000 	.word	0x3ff00000

08008c78 <__d2b>:
 8008c78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008c7c:	460f      	mov	r7, r1
 8008c7e:	2101      	movs	r1, #1
 8008c80:	ec59 8b10 	vmov	r8, r9, d0
 8008c84:	4616      	mov	r6, r2
 8008c86:	f7ff fc1b 	bl	80084c0 <_Balloc>
 8008c8a:	4604      	mov	r4, r0
 8008c8c:	b930      	cbnz	r0, 8008c9c <__d2b+0x24>
 8008c8e:	4602      	mov	r2, r0
 8008c90:	4b23      	ldr	r3, [pc, #140]	@ (8008d20 <__d2b+0xa8>)
 8008c92:	4824      	ldr	r0, [pc, #144]	@ (8008d24 <__d2b+0xac>)
 8008c94:	f240 310f 	movw	r1, #783	@ 0x30f
 8008c98:	f001 fb6e 	bl	800a378 <__assert_func>
 8008c9c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008ca0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ca4:	b10d      	cbz	r5, 8008caa <__d2b+0x32>
 8008ca6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008caa:	9301      	str	r3, [sp, #4]
 8008cac:	f1b8 0300 	subs.w	r3, r8, #0
 8008cb0:	d023      	beq.n	8008cfa <__d2b+0x82>
 8008cb2:	4668      	mov	r0, sp
 8008cb4:	9300      	str	r3, [sp, #0]
 8008cb6:	f7ff fd14 	bl	80086e2 <__lo0bits>
 8008cba:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008cbe:	b1d0      	cbz	r0, 8008cf6 <__d2b+0x7e>
 8008cc0:	f1c0 0320 	rsb	r3, r0, #32
 8008cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8008cc8:	430b      	orrs	r3, r1
 8008cca:	40c2      	lsrs	r2, r0
 8008ccc:	6163      	str	r3, [r4, #20]
 8008cce:	9201      	str	r2, [sp, #4]
 8008cd0:	9b01      	ldr	r3, [sp, #4]
 8008cd2:	61a3      	str	r3, [r4, #24]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	bf0c      	ite	eq
 8008cd8:	2201      	moveq	r2, #1
 8008cda:	2202      	movne	r2, #2
 8008cdc:	6122      	str	r2, [r4, #16]
 8008cde:	b1a5      	cbz	r5, 8008d0a <__d2b+0x92>
 8008ce0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008ce4:	4405      	add	r5, r0
 8008ce6:	603d      	str	r5, [r7, #0]
 8008ce8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008cec:	6030      	str	r0, [r6, #0]
 8008cee:	4620      	mov	r0, r4
 8008cf0:	b003      	add	sp, #12
 8008cf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008cf6:	6161      	str	r1, [r4, #20]
 8008cf8:	e7ea      	b.n	8008cd0 <__d2b+0x58>
 8008cfa:	a801      	add	r0, sp, #4
 8008cfc:	f7ff fcf1 	bl	80086e2 <__lo0bits>
 8008d00:	9b01      	ldr	r3, [sp, #4]
 8008d02:	6163      	str	r3, [r4, #20]
 8008d04:	3020      	adds	r0, #32
 8008d06:	2201      	movs	r2, #1
 8008d08:	e7e8      	b.n	8008cdc <__d2b+0x64>
 8008d0a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008d0e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008d12:	6038      	str	r0, [r7, #0]
 8008d14:	6918      	ldr	r0, [r3, #16]
 8008d16:	f7ff fcc5 	bl	80086a4 <__hi0bits>
 8008d1a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008d1e:	e7e5      	b.n	8008cec <__d2b+0x74>
 8008d20:	0800ae11 	.word	0x0800ae11
 8008d24:	0800ae22 	.word	0x0800ae22

08008d28 <__ratio>:
 8008d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d2c:	b085      	sub	sp, #20
 8008d2e:	e9cd 1000 	strd	r1, r0, [sp]
 8008d32:	a902      	add	r1, sp, #8
 8008d34:	f7ff ff56 	bl	8008be4 <__b2d>
 8008d38:	9800      	ldr	r0, [sp, #0]
 8008d3a:	a903      	add	r1, sp, #12
 8008d3c:	ec55 4b10 	vmov	r4, r5, d0
 8008d40:	f7ff ff50 	bl	8008be4 <__b2d>
 8008d44:	9b01      	ldr	r3, [sp, #4]
 8008d46:	6919      	ldr	r1, [r3, #16]
 8008d48:	9b00      	ldr	r3, [sp, #0]
 8008d4a:	691b      	ldr	r3, [r3, #16]
 8008d4c:	1ac9      	subs	r1, r1, r3
 8008d4e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008d52:	1a9b      	subs	r3, r3, r2
 8008d54:	ec5b ab10 	vmov	sl, fp, d0
 8008d58:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	bfce      	itee	gt
 8008d60:	462a      	movgt	r2, r5
 8008d62:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008d66:	465a      	movle	r2, fp
 8008d68:	462f      	mov	r7, r5
 8008d6a:	46d9      	mov	r9, fp
 8008d6c:	bfcc      	ite	gt
 8008d6e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008d72:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008d76:	464b      	mov	r3, r9
 8008d78:	4652      	mov	r2, sl
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	4639      	mov	r1, r7
 8008d7e:	f7f7 fd85 	bl	800088c <__aeabi_ddiv>
 8008d82:	ec41 0b10 	vmov	d0, r0, r1
 8008d86:	b005      	add	sp, #20
 8008d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008d8c <__copybits>:
 8008d8c:	3901      	subs	r1, #1
 8008d8e:	b570      	push	{r4, r5, r6, lr}
 8008d90:	1149      	asrs	r1, r1, #5
 8008d92:	6914      	ldr	r4, [r2, #16]
 8008d94:	3101      	adds	r1, #1
 8008d96:	f102 0314 	add.w	r3, r2, #20
 8008d9a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008d9e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008da2:	1f05      	subs	r5, r0, #4
 8008da4:	42a3      	cmp	r3, r4
 8008da6:	d30c      	bcc.n	8008dc2 <__copybits+0x36>
 8008da8:	1aa3      	subs	r3, r4, r2
 8008daa:	3b11      	subs	r3, #17
 8008dac:	f023 0303 	bic.w	r3, r3, #3
 8008db0:	3211      	adds	r2, #17
 8008db2:	42a2      	cmp	r2, r4
 8008db4:	bf88      	it	hi
 8008db6:	2300      	movhi	r3, #0
 8008db8:	4418      	add	r0, r3
 8008dba:	2300      	movs	r3, #0
 8008dbc:	4288      	cmp	r0, r1
 8008dbe:	d305      	bcc.n	8008dcc <__copybits+0x40>
 8008dc0:	bd70      	pop	{r4, r5, r6, pc}
 8008dc2:	f853 6b04 	ldr.w	r6, [r3], #4
 8008dc6:	f845 6f04 	str.w	r6, [r5, #4]!
 8008dca:	e7eb      	b.n	8008da4 <__copybits+0x18>
 8008dcc:	f840 3b04 	str.w	r3, [r0], #4
 8008dd0:	e7f4      	b.n	8008dbc <__copybits+0x30>

08008dd2 <__any_on>:
 8008dd2:	f100 0214 	add.w	r2, r0, #20
 8008dd6:	6900      	ldr	r0, [r0, #16]
 8008dd8:	114b      	asrs	r3, r1, #5
 8008dda:	4298      	cmp	r0, r3
 8008ddc:	b510      	push	{r4, lr}
 8008dde:	db11      	blt.n	8008e04 <__any_on+0x32>
 8008de0:	dd0a      	ble.n	8008df8 <__any_on+0x26>
 8008de2:	f011 011f 	ands.w	r1, r1, #31
 8008de6:	d007      	beq.n	8008df8 <__any_on+0x26>
 8008de8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008dec:	fa24 f001 	lsr.w	r0, r4, r1
 8008df0:	fa00 f101 	lsl.w	r1, r0, r1
 8008df4:	428c      	cmp	r4, r1
 8008df6:	d10b      	bne.n	8008e10 <__any_on+0x3e>
 8008df8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d803      	bhi.n	8008e08 <__any_on+0x36>
 8008e00:	2000      	movs	r0, #0
 8008e02:	bd10      	pop	{r4, pc}
 8008e04:	4603      	mov	r3, r0
 8008e06:	e7f7      	b.n	8008df8 <__any_on+0x26>
 8008e08:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e0c:	2900      	cmp	r1, #0
 8008e0e:	d0f5      	beq.n	8008dfc <__any_on+0x2a>
 8008e10:	2001      	movs	r0, #1
 8008e12:	e7f6      	b.n	8008e02 <__any_on+0x30>

08008e14 <sulp>:
 8008e14:	b570      	push	{r4, r5, r6, lr}
 8008e16:	4604      	mov	r4, r0
 8008e18:	460d      	mov	r5, r1
 8008e1a:	ec45 4b10 	vmov	d0, r4, r5
 8008e1e:	4616      	mov	r6, r2
 8008e20:	f7ff feba 	bl	8008b98 <__ulp>
 8008e24:	ec51 0b10 	vmov	r0, r1, d0
 8008e28:	b17e      	cbz	r6, 8008e4a <sulp+0x36>
 8008e2a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008e2e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	dd09      	ble.n	8008e4a <sulp+0x36>
 8008e36:	051b      	lsls	r3, r3, #20
 8008e38:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008e3c:	2400      	movs	r4, #0
 8008e3e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008e42:	4622      	mov	r2, r4
 8008e44:	462b      	mov	r3, r5
 8008e46:	f7f7 fbf7 	bl	8000638 <__aeabi_dmul>
 8008e4a:	ec41 0b10 	vmov	d0, r0, r1
 8008e4e:	bd70      	pop	{r4, r5, r6, pc}

08008e50 <_strtod_l>:
 8008e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e54:	b09f      	sub	sp, #124	@ 0x7c
 8008e56:	460c      	mov	r4, r1
 8008e58:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	921a      	str	r2, [sp, #104]	@ 0x68
 8008e5e:	9005      	str	r0, [sp, #20]
 8008e60:	f04f 0a00 	mov.w	sl, #0
 8008e64:	f04f 0b00 	mov.w	fp, #0
 8008e68:	460a      	mov	r2, r1
 8008e6a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e6c:	7811      	ldrb	r1, [r2, #0]
 8008e6e:	292b      	cmp	r1, #43	@ 0x2b
 8008e70:	d04a      	beq.n	8008f08 <_strtod_l+0xb8>
 8008e72:	d838      	bhi.n	8008ee6 <_strtod_l+0x96>
 8008e74:	290d      	cmp	r1, #13
 8008e76:	d832      	bhi.n	8008ede <_strtod_l+0x8e>
 8008e78:	2908      	cmp	r1, #8
 8008e7a:	d832      	bhi.n	8008ee2 <_strtod_l+0x92>
 8008e7c:	2900      	cmp	r1, #0
 8008e7e:	d03b      	beq.n	8008ef8 <_strtod_l+0xa8>
 8008e80:	2200      	movs	r2, #0
 8008e82:	920e      	str	r2, [sp, #56]	@ 0x38
 8008e84:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008e86:	782a      	ldrb	r2, [r5, #0]
 8008e88:	2a30      	cmp	r2, #48	@ 0x30
 8008e8a:	f040 80b2 	bne.w	8008ff2 <_strtod_l+0x1a2>
 8008e8e:	786a      	ldrb	r2, [r5, #1]
 8008e90:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008e94:	2a58      	cmp	r2, #88	@ 0x58
 8008e96:	d16e      	bne.n	8008f76 <_strtod_l+0x126>
 8008e98:	9302      	str	r3, [sp, #8]
 8008e9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e9c:	9301      	str	r3, [sp, #4]
 8008e9e:	ab1a      	add	r3, sp, #104	@ 0x68
 8008ea0:	9300      	str	r3, [sp, #0]
 8008ea2:	4a8f      	ldr	r2, [pc, #572]	@ (80090e0 <_strtod_l+0x290>)
 8008ea4:	9805      	ldr	r0, [sp, #20]
 8008ea6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008ea8:	a919      	add	r1, sp, #100	@ 0x64
 8008eaa:	f001 faff 	bl	800a4ac <__gethex>
 8008eae:	f010 060f 	ands.w	r6, r0, #15
 8008eb2:	4604      	mov	r4, r0
 8008eb4:	d005      	beq.n	8008ec2 <_strtod_l+0x72>
 8008eb6:	2e06      	cmp	r6, #6
 8008eb8:	d128      	bne.n	8008f0c <_strtod_l+0xbc>
 8008eba:	3501      	adds	r5, #1
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	9519      	str	r5, [sp, #100]	@ 0x64
 8008ec0:	930e      	str	r3, [sp, #56]	@ 0x38
 8008ec2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	f040 858e 	bne.w	80099e6 <_strtod_l+0xb96>
 8008eca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ecc:	b1cb      	cbz	r3, 8008f02 <_strtod_l+0xb2>
 8008ece:	4652      	mov	r2, sl
 8008ed0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008ed4:	ec43 2b10 	vmov	d0, r2, r3
 8008ed8:	b01f      	add	sp, #124	@ 0x7c
 8008eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ede:	2920      	cmp	r1, #32
 8008ee0:	d1ce      	bne.n	8008e80 <_strtod_l+0x30>
 8008ee2:	3201      	adds	r2, #1
 8008ee4:	e7c1      	b.n	8008e6a <_strtod_l+0x1a>
 8008ee6:	292d      	cmp	r1, #45	@ 0x2d
 8008ee8:	d1ca      	bne.n	8008e80 <_strtod_l+0x30>
 8008eea:	2101      	movs	r1, #1
 8008eec:	910e      	str	r1, [sp, #56]	@ 0x38
 8008eee:	1c51      	adds	r1, r2, #1
 8008ef0:	9119      	str	r1, [sp, #100]	@ 0x64
 8008ef2:	7852      	ldrb	r2, [r2, #1]
 8008ef4:	2a00      	cmp	r2, #0
 8008ef6:	d1c5      	bne.n	8008e84 <_strtod_l+0x34>
 8008ef8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008efa:	9419      	str	r4, [sp, #100]	@ 0x64
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f040 8570 	bne.w	80099e2 <_strtod_l+0xb92>
 8008f02:	4652      	mov	r2, sl
 8008f04:	465b      	mov	r3, fp
 8008f06:	e7e5      	b.n	8008ed4 <_strtod_l+0x84>
 8008f08:	2100      	movs	r1, #0
 8008f0a:	e7ef      	b.n	8008eec <_strtod_l+0x9c>
 8008f0c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008f0e:	b13a      	cbz	r2, 8008f20 <_strtod_l+0xd0>
 8008f10:	2135      	movs	r1, #53	@ 0x35
 8008f12:	a81c      	add	r0, sp, #112	@ 0x70
 8008f14:	f7ff ff3a 	bl	8008d8c <__copybits>
 8008f18:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f1a:	9805      	ldr	r0, [sp, #20]
 8008f1c:	f7ff fb10 	bl	8008540 <_Bfree>
 8008f20:	3e01      	subs	r6, #1
 8008f22:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008f24:	2e04      	cmp	r6, #4
 8008f26:	d806      	bhi.n	8008f36 <_strtod_l+0xe6>
 8008f28:	e8df f006 	tbb	[pc, r6]
 8008f2c:	201d0314 	.word	0x201d0314
 8008f30:	14          	.byte	0x14
 8008f31:	00          	.byte	0x00
 8008f32:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008f36:	05e1      	lsls	r1, r4, #23
 8008f38:	bf48      	it	mi
 8008f3a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008f3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f42:	0d1b      	lsrs	r3, r3, #20
 8008f44:	051b      	lsls	r3, r3, #20
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d1bb      	bne.n	8008ec2 <_strtod_l+0x72>
 8008f4a:	f7fe fb2d 	bl	80075a8 <__errno>
 8008f4e:	2322      	movs	r3, #34	@ 0x22
 8008f50:	6003      	str	r3, [r0, #0]
 8008f52:	e7b6      	b.n	8008ec2 <_strtod_l+0x72>
 8008f54:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008f58:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008f5c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008f60:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008f64:	e7e7      	b.n	8008f36 <_strtod_l+0xe6>
 8008f66:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80090e8 <_strtod_l+0x298>
 8008f6a:	e7e4      	b.n	8008f36 <_strtod_l+0xe6>
 8008f6c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008f70:	f04f 3aff 	mov.w	sl, #4294967295
 8008f74:	e7df      	b.n	8008f36 <_strtod_l+0xe6>
 8008f76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f78:	1c5a      	adds	r2, r3, #1
 8008f7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f7c:	785b      	ldrb	r3, [r3, #1]
 8008f7e:	2b30      	cmp	r3, #48	@ 0x30
 8008f80:	d0f9      	beq.n	8008f76 <_strtod_l+0x126>
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d09d      	beq.n	8008ec2 <_strtod_l+0x72>
 8008f86:	2301      	movs	r3, #1
 8008f88:	2700      	movs	r7, #0
 8008f8a:	9308      	str	r3, [sp, #32]
 8008f8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f8e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f90:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008f92:	46b9      	mov	r9, r7
 8008f94:	220a      	movs	r2, #10
 8008f96:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008f98:	7805      	ldrb	r5, [r0, #0]
 8008f9a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008f9e:	b2d9      	uxtb	r1, r3
 8008fa0:	2909      	cmp	r1, #9
 8008fa2:	d928      	bls.n	8008ff6 <_strtod_l+0x1a6>
 8008fa4:	494f      	ldr	r1, [pc, #316]	@ (80090e4 <_strtod_l+0x294>)
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	f001 f9ac 	bl	800a304 <strncmp>
 8008fac:	2800      	cmp	r0, #0
 8008fae:	d032      	beq.n	8009016 <_strtod_l+0x1c6>
 8008fb0:	2000      	movs	r0, #0
 8008fb2:	462a      	mov	r2, r5
 8008fb4:	900a      	str	r0, [sp, #40]	@ 0x28
 8008fb6:	464d      	mov	r5, r9
 8008fb8:	4603      	mov	r3, r0
 8008fba:	2a65      	cmp	r2, #101	@ 0x65
 8008fbc:	d001      	beq.n	8008fc2 <_strtod_l+0x172>
 8008fbe:	2a45      	cmp	r2, #69	@ 0x45
 8008fc0:	d114      	bne.n	8008fec <_strtod_l+0x19c>
 8008fc2:	b91d      	cbnz	r5, 8008fcc <_strtod_l+0x17c>
 8008fc4:	9a08      	ldr	r2, [sp, #32]
 8008fc6:	4302      	orrs	r2, r0
 8008fc8:	d096      	beq.n	8008ef8 <_strtod_l+0xa8>
 8008fca:	2500      	movs	r5, #0
 8008fcc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008fce:	1c62      	adds	r2, r4, #1
 8008fd0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fd2:	7862      	ldrb	r2, [r4, #1]
 8008fd4:	2a2b      	cmp	r2, #43	@ 0x2b
 8008fd6:	d07a      	beq.n	80090ce <_strtod_l+0x27e>
 8008fd8:	2a2d      	cmp	r2, #45	@ 0x2d
 8008fda:	d07e      	beq.n	80090da <_strtod_l+0x28a>
 8008fdc:	f04f 0c00 	mov.w	ip, #0
 8008fe0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008fe4:	2909      	cmp	r1, #9
 8008fe6:	f240 8085 	bls.w	80090f4 <_strtod_l+0x2a4>
 8008fea:	9419      	str	r4, [sp, #100]	@ 0x64
 8008fec:	f04f 0800 	mov.w	r8, #0
 8008ff0:	e0a5      	b.n	800913e <_strtod_l+0x2ee>
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	e7c8      	b.n	8008f88 <_strtod_l+0x138>
 8008ff6:	f1b9 0f08 	cmp.w	r9, #8
 8008ffa:	bfd8      	it	le
 8008ffc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008ffe:	f100 0001 	add.w	r0, r0, #1
 8009002:	bfda      	itte	le
 8009004:	fb02 3301 	mlale	r3, r2, r1, r3
 8009008:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800900a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800900e:	f109 0901 	add.w	r9, r9, #1
 8009012:	9019      	str	r0, [sp, #100]	@ 0x64
 8009014:	e7bf      	b.n	8008f96 <_strtod_l+0x146>
 8009016:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009018:	1c5a      	adds	r2, r3, #1
 800901a:	9219      	str	r2, [sp, #100]	@ 0x64
 800901c:	785a      	ldrb	r2, [r3, #1]
 800901e:	f1b9 0f00 	cmp.w	r9, #0
 8009022:	d03b      	beq.n	800909c <_strtod_l+0x24c>
 8009024:	900a      	str	r0, [sp, #40]	@ 0x28
 8009026:	464d      	mov	r5, r9
 8009028:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800902c:	2b09      	cmp	r3, #9
 800902e:	d912      	bls.n	8009056 <_strtod_l+0x206>
 8009030:	2301      	movs	r3, #1
 8009032:	e7c2      	b.n	8008fba <_strtod_l+0x16a>
 8009034:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009036:	1c5a      	adds	r2, r3, #1
 8009038:	9219      	str	r2, [sp, #100]	@ 0x64
 800903a:	785a      	ldrb	r2, [r3, #1]
 800903c:	3001      	adds	r0, #1
 800903e:	2a30      	cmp	r2, #48	@ 0x30
 8009040:	d0f8      	beq.n	8009034 <_strtod_l+0x1e4>
 8009042:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009046:	2b08      	cmp	r3, #8
 8009048:	f200 84d2 	bhi.w	80099f0 <_strtod_l+0xba0>
 800904c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800904e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009050:	2000      	movs	r0, #0
 8009052:	930c      	str	r3, [sp, #48]	@ 0x30
 8009054:	4605      	mov	r5, r0
 8009056:	3a30      	subs	r2, #48	@ 0x30
 8009058:	f100 0301 	add.w	r3, r0, #1
 800905c:	d018      	beq.n	8009090 <_strtod_l+0x240>
 800905e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009060:	4419      	add	r1, r3
 8009062:	910a      	str	r1, [sp, #40]	@ 0x28
 8009064:	462e      	mov	r6, r5
 8009066:	f04f 0e0a 	mov.w	lr, #10
 800906a:	1c71      	adds	r1, r6, #1
 800906c:	eba1 0c05 	sub.w	ip, r1, r5
 8009070:	4563      	cmp	r3, ip
 8009072:	dc15      	bgt.n	80090a0 <_strtod_l+0x250>
 8009074:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009078:	182b      	adds	r3, r5, r0
 800907a:	2b08      	cmp	r3, #8
 800907c:	f105 0501 	add.w	r5, r5, #1
 8009080:	4405      	add	r5, r0
 8009082:	dc1a      	bgt.n	80090ba <_strtod_l+0x26a>
 8009084:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009086:	230a      	movs	r3, #10
 8009088:	fb03 2301 	mla	r3, r3, r1, r2
 800908c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800908e:	2300      	movs	r3, #0
 8009090:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009092:	1c51      	adds	r1, r2, #1
 8009094:	9119      	str	r1, [sp, #100]	@ 0x64
 8009096:	7852      	ldrb	r2, [r2, #1]
 8009098:	4618      	mov	r0, r3
 800909a:	e7c5      	b.n	8009028 <_strtod_l+0x1d8>
 800909c:	4648      	mov	r0, r9
 800909e:	e7ce      	b.n	800903e <_strtod_l+0x1ee>
 80090a0:	2e08      	cmp	r6, #8
 80090a2:	dc05      	bgt.n	80090b0 <_strtod_l+0x260>
 80090a4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80090a6:	fb0e f606 	mul.w	r6, lr, r6
 80090aa:	960b      	str	r6, [sp, #44]	@ 0x2c
 80090ac:	460e      	mov	r6, r1
 80090ae:	e7dc      	b.n	800906a <_strtod_l+0x21a>
 80090b0:	2910      	cmp	r1, #16
 80090b2:	bfd8      	it	le
 80090b4:	fb0e f707 	mulle.w	r7, lr, r7
 80090b8:	e7f8      	b.n	80090ac <_strtod_l+0x25c>
 80090ba:	2b0f      	cmp	r3, #15
 80090bc:	bfdc      	itt	le
 80090be:	230a      	movle	r3, #10
 80090c0:	fb03 2707 	mlale	r7, r3, r7, r2
 80090c4:	e7e3      	b.n	800908e <_strtod_l+0x23e>
 80090c6:	2300      	movs	r3, #0
 80090c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80090ca:	2301      	movs	r3, #1
 80090cc:	e77a      	b.n	8008fc4 <_strtod_l+0x174>
 80090ce:	f04f 0c00 	mov.w	ip, #0
 80090d2:	1ca2      	adds	r2, r4, #2
 80090d4:	9219      	str	r2, [sp, #100]	@ 0x64
 80090d6:	78a2      	ldrb	r2, [r4, #2]
 80090d8:	e782      	b.n	8008fe0 <_strtod_l+0x190>
 80090da:	f04f 0c01 	mov.w	ip, #1
 80090de:	e7f8      	b.n	80090d2 <_strtod_l+0x282>
 80090e0:	0800b044 	.word	0x0800b044
 80090e4:	0800ae7b 	.word	0x0800ae7b
 80090e8:	7ff00000 	.word	0x7ff00000
 80090ec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80090ee:	1c51      	adds	r1, r2, #1
 80090f0:	9119      	str	r1, [sp, #100]	@ 0x64
 80090f2:	7852      	ldrb	r2, [r2, #1]
 80090f4:	2a30      	cmp	r2, #48	@ 0x30
 80090f6:	d0f9      	beq.n	80090ec <_strtod_l+0x29c>
 80090f8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80090fc:	2908      	cmp	r1, #8
 80090fe:	f63f af75 	bhi.w	8008fec <_strtod_l+0x19c>
 8009102:	3a30      	subs	r2, #48	@ 0x30
 8009104:	9209      	str	r2, [sp, #36]	@ 0x24
 8009106:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009108:	920f      	str	r2, [sp, #60]	@ 0x3c
 800910a:	f04f 080a 	mov.w	r8, #10
 800910e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009110:	1c56      	adds	r6, r2, #1
 8009112:	9619      	str	r6, [sp, #100]	@ 0x64
 8009114:	7852      	ldrb	r2, [r2, #1]
 8009116:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800911a:	f1be 0f09 	cmp.w	lr, #9
 800911e:	d939      	bls.n	8009194 <_strtod_l+0x344>
 8009120:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009122:	1a76      	subs	r6, r6, r1
 8009124:	2e08      	cmp	r6, #8
 8009126:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800912a:	dc03      	bgt.n	8009134 <_strtod_l+0x2e4>
 800912c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800912e:	4588      	cmp	r8, r1
 8009130:	bfa8      	it	ge
 8009132:	4688      	movge	r8, r1
 8009134:	f1bc 0f00 	cmp.w	ip, #0
 8009138:	d001      	beq.n	800913e <_strtod_l+0x2ee>
 800913a:	f1c8 0800 	rsb	r8, r8, #0
 800913e:	2d00      	cmp	r5, #0
 8009140:	d14e      	bne.n	80091e0 <_strtod_l+0x390>
 8009142:	9908      	ldr	r1, [sp, #32]
 8009144:	4308      	orrs	r0, r1
 8009146:	f47f aebc 	bne.w	8008ec2 <_strtod_l+0x72>
 800914a:	2b00      	cmp	r3, #0
 800914c:	f47f aed4 	bne.w	8008ef8 <_strtod_l+0xa8>
 8009150:	2a69      	cmp	r2, #105	@ 0x69
 8009152:	d028      	beq.n	80091a6 <_strtod_l+0x356>
 8009154:	dc25      	bgt.n	80091a2 <_strtod_l+0x352>
 8009156:	2a49      	cmp	r2, #73	@ 0x49
 8009158:	d025      	beq.n	80091a6 <_strtod_l+0x356>
 800915a:	2a4e      	cmp	r2, #78	@ 0x4e
 800915c:	f47f aecc 	bne.w	8008ef8 <_strtod_l+0xa8>
 8009160:	499a      	ldr	r1, [pc, #616]	@ (80093cc <_strtod_l+0x57c>)
 8009162:	a819      	add	r0, sp, #100	@ 0x64
 8009164:	f001 fbc4 	bl	800a8f0 <__match>
 8009168:	2800      	cmp	r0, #0
 800916a:	f43f aec5 	beq.w	8008ef8 <_strtod_l+0xa8>
 800916e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009170:	781b      	ldrb	r3, [r3, #0]
 8009172:	2b28      	cmp	r3, #40	@ 0x28
 8009174:	d12e      	bne.n	80091d4 <_strtod_l+0x384>
 8009176:	4996      	ldr	r1, [pc, #600]	@ (80093d0 <_strtod_l+0x580>)
 8009178:	aa1c      	add	r2, sp, #112	@ 0x70
 800917a:	a819      	add	r0, sp, #100	@ 0x64
 800917c:	f001 fbcc 	bl	800a918 <__hexnan>
 8009180:	2805      	cmp	r0, #5
 8009182:	d127      	bne.n	80091d4 <_strtod_l+0x384>
 8009184:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009186:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800918a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800918e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009192:	e696      	b.n	8008ec2 <_strtod_l+0x72>
 8009194:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009196:	fb08 2101 	mla	r1, r8, r1, r2
 800919a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800919e:	9209      	str	r2, [sp, #36]	@ 0x24
 80091a0:	e7b5      	b.n	800910e <_strtod_l+0x2be>
 80091a2:	2a6e      	cmp	r2, #110	@ 0x6e
 80091a4:	e7da      	b.n	800915c <_strtod_l+0x30c>
 80091a6:	498b      	ldr	r1, [pc, #556]	@ (80093d4 <_strtod_l+0x584>)
 80091a8:	a819      	add	r0, sp, #100	@ 0x64
 80091aa:	f001 fba1 	bl	800a8f0 <__match>
 80091ae:	2800      	cmp	r0, #0
 80091b0:	f43f aea2 	beq.w	8008ef8 <_strtod_l+0xa8>
 80091b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091b6:	4988      	ldr	r1, [pc, #544]	@ (80093d8 <_strtod_l+0x588>)
 80091b8:	3b01      	subs	r3, #1
 80091ba:	a819      	add	r0, sp, #100	@ 0x64
 80091bc:	9319      	str	r3, [sp, #100]	@ 0x64
 80091be:	f001 fb97 	bl	800a8f0 <__match>
 80091c2:	b910      	cbnz	r0, 80091ca <_strtod_l+0x37a>
 80091c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091c6:	3301      	adds	r3, #1
 80091c8:	9319      	str	r3, [sp, #100]	@ 0x64
 80091ca:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80093e8 <_strtod_l+0x598>
 80091ce:	f04f 0a00 	mov.w	sl, #0
 80091d2:	e676      	b.n	8008ec2 <_strtod_l+0x72>
 80091d4:	4881      	ldr	r0, [pc, #516]	@ (80093dc <_strtod_l+0x58c>)
 80091d6:	f001 f8c7 	bl	800a368 <nan>
 80091da:	ec5b ab10 	vmov	sl, fp, d0
 80091de:	e670      	b.n	8008ec2 <_strtod_l+0x72>
 80091e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091e2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80091e4:	eba8 0303 	sub.w	r3, r8, r3
 80091e8:	f1b9 0f00 	cmp.w	r9, #0
 80091ec:	bf08      	it	eq
 80091ee:	46a9      	moveq	r9, r5
 80091f0:	2d10      	cmp	r5, #16
 80091f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80091f4:	462c      	mov	r4, r5
 80091f6:	bfa8      	it	ge
 80091f8:	2410      	movge	r4, #16
 80091fa:	f7f7 f9a3 	bl	8000544 <__aeabi_ui2d>
 80091fe:	2d09      	cmp	r5, #9
 8009200:	4682      	mov	sl, r0
 8009202:	468b      	mov	fp, r1
 8009204:	dc13      	bgt.n	800922e <_strtod_l+0x3de>
 8009206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009208:	2b00      	cmp	r3, #0
 800920a:	f43f ae5a 	beq.w	8008ec2 <_strtod_l+0x72>
 800920e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009210:	dd78      	ble.n	8009304 <_strtod_l+0x4b4>
 8009212:	2b16      	cmp	r3, #22
 8009214:	dc5f      	bgt.n	80092d6 <_strtod_l+0x486>
 8009216:	4972      	ldr	r1, [pc, #456]	@ (80093e0 <_strtod_l+0x590>)
 8009218:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800921c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009220:	4652      	mov	r2, sl
 8009222:	465b      	mov	r3, fp
 8009224:	f7f7 fa08 	bl	8000638 <__aeabi_dmul>
 8009228:	4682      	mov	sl, r0
 800922a:	468b      	mov	fp, r1
 800922c:	e649      	b.n	8008ec2 <_strtod_l+0x72>
 800922e:	4b6c      	ldr	r3, [pc, #432]	@ (80093e0 <_strtod_l+0x590>)
 8009230:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009234:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009238:	f7f7 f9fe 	bl	8000638 <__aeabi_dmul>
 800923c:	4682      	mov	sl, r0
 800923e:	4638      	mov	r0, r7
 8009240:	468b      	mov	fp, r1
 8009242:	f7f7 f97f 	bl	8000544 <__aeabi_ui2d>
 8009246:	4602      	mov	r2, r0
 8009248:	460b      	mov	r3, r1
 800924a:	4650      	mov	r0, sl
 800924c:	4659      	mov	r1, fp
 800924e:	f7f7 f83d 	bl	80002cc <__adddf3>
 8009252:	2d0f      	cmp	r5, #15
 8009254:	4682      	mov	sl, r0
 8009256:	468b      	mov	fp, r1
 8009258:	ddd5      	ble.n	8009206 <_strtod_l+0x3b6>
 800925a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800925c:	1b2c      	subs	r4, r5, r4
 800925e:	441c      	add	r4, r3
 8009260:	2c00      	cmp	r4, #0
 8009262:	f340 8093 	ble.w	800938c <_strtod_l+0x53c>
 8009266:	f014 030f 	ands.w	r3, r4, #15
 800926a:	d00a      	beq.n	8009282 <_strtod_l+0x432>
 800926c:	495c      	ldr	r1, [pc, #368]	@ (80093e0 <_strtod_l+0x590>)
 800926e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009272:	4652      	mov	r2, sl
 8009274:	465b      	mov	r3, fp
 8009276:	e9d1 0100 	ldrd	r0, r1, [r1]
 800927a:	f7f7 f9dd 	bl	8000638 <__aeabi_dmul>
 800927e:	4682      	mov	sl, r0
 8009280:	468b      	mov	fp, r1
 8009282:	f034 040f 	bics.w	r4, r4, #15
 8009286:	d073      	beq.n	8009370 <_strtod_l+0x520>
 8009288:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800928c:	dd49      	ble.n	8009322 <_strtod_l+0x4d2>
 800928e:	2400      	movs	r4, #0
 8009290:	46a0      	mov	r8, r4
 8009292:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009294:	46a1      	mov	r9, r4
 8009296:	9a05      	ldr	r2, [sp, #20]
 8009298:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80093e8 <_strtod_l+0x598>
 800929c:	2322      	movs	r3, #34	@ 0x22
 800929e:	6013      	str	r3, [r2, #0]
 80092a0:	f04f 0a00 	mov.w	sl, #0
 80092a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	f43f ae0b 	beq.w	8008ec2 <_strtod_l+0x72>
 80092ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80092ae:	9805      	ldr	r0, [sp, #20]
 80092b0:	f7ff f946 	bl	8008540 <_Bfree>
 80092b4:	9805      	ldr	r0, [sp, #20]
 80092b6:	4649      	mov	r1, r9
 80092b8:	f7ff f942 	bl	8008540 <_Bfree>
 80092bc:	9805      	ldr	r0, [sp, #20]
 80092be:	4641      	mov	r1, r8
 80092c0:	f7ff f93e 	bl	8008540 <_Bfree>
 80092c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80092c6:	9805      	ldr	r0, [sp, #20]
 80092c8:	f7ff f93a 	bl	8008540 <_Bfree>
 80092cc:	9805      	ldr	r0, [sp, #20]
 80092ce:	4621      	mov	r1, r4
 80092d0:	f7ff f936 	bl	8008540 <_Bfree>
 80092d4:	e5f5      	b.n	8008ec2 <_strtod_l+0x72>
 80092d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80092dc:	4293      	cmp	r3, r2
 80092de:	dbbc      	blt.n	800925a <_strtod_l+0x40a>
 80092e0:	4c3f      	ldr	r4, [pc, #252]	@ (80093e0 <_strtod_l+0x590>)
 80092e2:	f1c5 050f 	rsb	r5, r5, #15
 80092e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80092ea:	4652      	mov	r2, sl
 80092ec:	465b      	mov	r3, fp
 80092ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092f2:	f7f7 f9a1 	bl	8000638 <__aeabi_dmul>
 80092f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092f8:	1b5d      	subs	r5, r3, r5
 80092fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80092fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009302:	e78f      	b.n	8009224 <_strtod_l+0x3d4>
 8009304:	3316      	adds	r3, #22
 8009306:	dba8      	blt.n	800925a <_strtod_l+0x40a>
 8009308:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800930a:	eba3 0808 	sub.w	r8, r3, r8
 800930e:	4b34      	ldr	r3, [pc, #208]	@ (80093e0 <_strtod_l+0x590>)
 8009310:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009314:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009318:	4650      	mov	r0, sl
 800931a:	4659      	mov	r1, fp
 800931c:	f7f7 fab6 	bl	800088c <__aeabi_ddiv>
 8009320:	e782      	b.n	8009228 <_strtod_l+0x3d8>
 8009322:	2300      	movs	r3, #0
 8009324:	4f2f      	ldr	r7, [pc, #188]	@ (80093e4 <_strtod_l+0x594>)
 8009326:	1124      	asrs	r4, r4, #4
 8009328:	4650      	mov	r0, sl
 800932a:	4659      	mov	r1, fp
 800932c:	461e      	mov	r6, r3
 800932e:	2c01      	cmp	r4, #1
 8009330:	dc21      	bgt.n	8009376 <_strtod_l+0x526>
 8009332:	b10b      	cbz	r3, 8009338 <_strtod_l+0x4e8>
 8009334:	4682      	mov	sl, r0
 8009336:	468b      	mov	fp, r1
 8009338:	492a      	ldr	r1, [pc, #168]	@ (80093e4 <_strtod_l+0x594>)
 800933a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800933e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009342:	4652      	mov	r2, sl
 8009344:	465b      	mov	r3, fp
 8009346:	e9d1 0100 	ldrd	r0, r1, [r1]
 800934a:	f7f7 f975 	bl	8000638 <__aeabi_dmul>
 800934e:	4b26      	ldr	r3, [pc, #152]	@ (80093e8 <_strtod_l+0x598>)
 8009350:	460a      	mov	r2, r1
 8009352:	400b      	ands	r3, r1
 8009354:	4925      	ldr	r1, [pc, #148]	@ (80093ec <_strtod_l+0x59c>)
 8009356:	428b      	cmp	r3, r1
 8009358:	4682      	mov	sl, r0
 800935a:	d898      	bhi.n	800928e <_strtod_l+0x43e>
 800935c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009360:	428b      	cmp	r3, r1
 8009362:	bf86      	itte	hi
 8009364:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80093f0 <_strtod_l+0x5a0>
 8009368:	f04f 3aff 	movhi.w	sl, #4294967295
 800936c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009370:	2300      	movs	r3, #0
 8009372:	9308      	str	r3, [sp, #32]
 8009374:	e076      	b.n	8009464 <_strtod_l+0x614>
 8009376:	07e2      	lsls	r2, r4, #31
 8009378:	d504      	bpl.n	8009384 <_strtod_l+0x534>
 800937a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800937e:	f7f7 f95b 	bl	8000638 <__aeabi_dmul>
 8009382:	2301      	movs	r3, #1
 8009384:	3601      	adds	r6, #1
 8009386:	1064      	asrs	r4, r4, #1
 8009388:	3708      	adds	r7, #8
 800938a:	e7d0      	b.n	800932e <_strtod_l+0x4de>
 800938c:	d0f0      	beq.n	8009370 <_strtod_l+0x520>
 800938e:	4264      	negs	r4, r4
 8009390:	f014 020f 	ands.w	r2, r4, #15
 8009394:	d00a      	beq.n	80093ac <_strtod_l+0x55c>
 8009396:	4b12      	ldr	r3, [pc, #72]	@ (80093e0 <_strtod_l+0x590>)
 8009398:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800939c:	4650      	mov	r0, sl
 800939e:	4659      	mov	r1, fp
 80093a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a4:	f7f7 fa72 	bl	800088c <__aeabi_ddiv>
 80093a8:	4682      	mov	sl, r0
 80093aa:	468b      	mov	fp, r1
 80093ac:	1124      	asrs	r4, r4, #4
 80093ae:	d0df      	beq.n	8009370 <_strtod_l+0x520>
 80093b0:	2c1f      	cmp	r4, #31
 80093b2:	dd1f      	ble.n	80093f4 <_strtod_l+0x5a4>
 80093b4:	2400      	movs	r4, #0
 80093b6:	46a0      	mov	r8, r4
 80093b8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80093ba:	46a1      	mov	r9, r4
 80093bc:	9a05      	ldr	r2, [sp, #20]
 80093be:	2322      	movs	r3, #34	@ 0x22
 80093c0:	f04f 0a00 	mov.w	sl, #0
 80093c4:	f04f 0b00 	mov.w	fp, #0
 80093c8:	6013      	str	r3, [r2, #0]
 80093ca:	e76b      	b.n	80092a4 <_strtod_l+0x454>
 80093cc:	0800ad69 	.word	0x0800ad69
 80093d0:	0800b030 	.word	0x0800b030
 80093d4:	0800ad61 	.word	0x0800ad61
 80093d8:	0800ad98 	.word	0x0800ad98
 80093dc:	0800aed1 	.word	0x0800aed1
 80093e0:	0800af68 	.word	0x0800af68
 80093e4:	0800af40 	.word	0x0800af40
 80093e8:	7ff00000 	.word	0x7ff00000
 80093ec:	7ca00000 	.word	0x7ca00000
 80093f0:	7fefffff 	.word	0x7fefffff
 80093f4:	f014 0310 	ands.w	r3, r4, #16
 80093f8:	bf18      	it	ne
 80093fa:	236a      	movne	r3, #106	@ 0x6a
 80093fc:	4ea9      	ldr	r6, [pc, #676]	@ (80096a4 <_strtod_l+0x854>)
 80093fe:	9308      	str	r3, [sp, #32]
 8009400:	4650      	mov	r0, sl
 8009402:	4659      	mov	r1, fp
 8009404:	2300      	movs	r3, #0
 8009406:	07e7      	lsls	r7, r4, #31
 8009408:	d504      	bpl.n	8009414 <_strtod_l+0x5c4>
 800940a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800940e:	f7f7 f913 	bl	8000638 <__aeabi_dmul>
 8009412:	2301      	movs	r3, #1
 8009414:	1064      	asrs	r4, r4, #1
 8009416:	f106 0608 	add.w	r6, r6, #8
 800941a:	d1f4      	bne.n	8009406 <_strtod_l+0x5b6>
 800941c:	b10b      	cbz	r3, 8009422 <_strtod_l+0x5d2>
 800941e:	4682      	mov	sl, r0
 8009420:	468b      	mov	fp, r1
 8009422:	9b08      	ldr	r3, [sp, #32]
 8009424:	b1b3      	cbz	r3, 8009454 <_strtod_l+0x604>
 8009426:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800942a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800942e:	2b00      	cmp	r3, #0
 8009430:	4659      	mov	r1, fp
 8009432:	dd0f      	ble.n	8009454 <_strtod_l+0x604>
 8009434:	2b1f      	cmp	r3, #31
 8009436:	dd56      	ble.n	80094e6 <_strtod_l+0x696>
 8009438:	2b34      	cmp	r3, #52	@ 0x34
 800943a:	bfde      	ittt	le
 800943c:	f04f 33ff 	movle.w	r3, #4294967295
 8009440:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009444:	4093      	lslle	r3, r2
 8009446:	f04f 0a00 	mov.w	sl, #0
 800944a:	bfcc      	ite	gt
 800944c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009450:	ea03 0b01 	andle.w	fp, r3, r1
 8009454:	2200      	movs	r2, #0
 8009456:	2300      	movs	r3, #0
 8009458:	4650      	mov	r0, sl
 800945a:	4659      	mov	r1, fp
 800945c:	f7f7 fb54 	bl	8000b08 <__aeabi_dcmpeq>
 8009460:	2800      	cmp	r0, #0
 8009462:	d1a7      	bne.n	80093b4 <_strtod_l+0x564>
 8009464:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009466:	9300      	str	r3, [sp, #0]
 8009468:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800946a:	9805      	ldr	r0, [sp, #20]
 800946c:	462b      	mov	r3, r5
 800946e:	464a      	mov	r2, r9
 8009470:	f7ff f8ce 	bl	8008610 <__s2b>
 8009474:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009476:	2800      	cmp	r0, #0
 8009478:	f43f af09 	beq.w	800928e <_strtod_l+0x43e>
 800947c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800947e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009480:	2a00      	cmp	r2, #0
 8009482:	eba3 0308 	sub.w	r3, r3, r8
 8009486:	bfa8      	it	ge
 8009488:	2300      	movge	r3, #0
 800948a:	9312      	str	r3, [sp, #72]	@ 0x48
 800948c:	2400      	movs	r4, #0
 800948e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009492:	9316      	str	r3, [sp, #88]	@ 0x58
 8009494:	46a0      	mov	r8, r4
 8009496:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009498:	9805      	ldr	r0, [sp, #20]
 800949a:	6859      	ldr	r1, [r3, #4]
 800949c:	f7ff f810 	bl	80084c0 <_Balloc>
 80094a0:	4681      	mov	r9, r0
 80094a2:	2800      	cmp	r0, #0
 80094a4:	f43f aef7 	beq.w	8009296 <_strtod_l+0x446>
 80094a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094aa:	691a      	ldr	r2, [r3, #16]
 80094ac:	3202      	adds	r2, #2
 80094ae:	f103 010c 	add.w	r1, r3, #12
 80094b2:	0092      	lsls	r2, r2, #2
 80094b4:	300c      	adds	r0, #12
 80094b6:	f000 ff47 	bl	800a348 <memcpy>
 80094ba:	ec4b ab10 	vmov	d0, sl, fp
 80094be:	9805      	ldr	r0, [sp, #20]
 80094c0:	aa1c      	add	r2, sp, #112	@ 0x70
 80094c2:	a91b      	add	r1, sp, #108	@ 0x6c
 80094c4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80094c8:	f7ff fbd6 	bl	8008c78 <__d2b>
 80094cc:	901a      	str	r0, [sp, #104]	@ 0x68
 80094ce:	2800      	cmp	r0, #0
 80094d0:	f43f aee1 	beq.w	8009296 <_strtod_l+0x446>
 80094d4:	9805      	ldr	r0, [sp, #20]
 80094d6:	2101      	movs	r1, #1
 80094d8:	f7ff f930 	bl	800873c <__i2b>
 80094dc:	4680      	mov	r8, r0
 80094de:	b948      	cbnz	r0, 80094f4 <_strtod_l+0x6a4>
 80094e0:	f04f 0800 	mov.w	r8, #0
 80094e4:	e6d7      	b.n	8009296 <_strtod_l+0x446>
 80094e6:	f04f 32ff 	mov.w	r2, #4294967295
 80094ea:	fa02 f303 	lsl.w	r3, r2, r3
 80094ee:	ea03 0a0a 	and.w	sl, r3, sl
 80094f2:	e7af      	b.n	8009454 <_strtod_l+0x604>
 80094f4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80094f6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80094f8:	2d00      	cmp	r5, #0
 80094fa:	bfab      	itete	ge
 80094fc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80094fe:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009500:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009502:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009504:	bfac      	ite	ge
 8009506:	18ef      	addge	r7, r5, r3
 8009508:	1b5e      	sublt	r6, r3, r5
 800950a:	9b08      	ldr	r3, [sp, #32]
 800950c:	1aed      	subs	r5, r5, r3
 800950e:	4415      	add	r5, r2
 8009510:	4b65      	ldr	r3, [pc, #404]	@ (80096a8 <_strtod_l+0x858>)
 8009512:	3d01      	subs	r5, #1
 8009514:	429d      	cmp	r5, r3
 8009516:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800951a:	da50      	bge.n	80095be <_strtod_l+0x76e>
 800951c:	1b5b      	subs	r3, r3, r5
 800951e:	2b1f      	cmp	r3, #31
 8009520:	eba2 0203 	sub.w	r2, r2, r3
 8009524:	f04f 0101 	mov.w	r1, #1
 8009528:	dc3d      	bgt.n	80095a6 <_strtod_l+0x756>
 800952a:	fa01 f303 	lsl.w	r3, r1, r3
 800952e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009530:	2300      	movs	r3, #0
 8009532:	9310      	str	r3, [sp, #64]	@ 0x40
 8009534:	18bd      	adds	r5, r7, r2
 8009536:	9b08      	ldr	r3, [sp, #32]
 8009538:	42af      	cmp	r7, r5
 800953a:	4416      	add	r6, r2
 800953c:	441e      	add	r6, r3
 800953e:	463b      	mov	r3, r7
 8009540:	bfa8      	it	ge
 8009542:	462b      	movge	r3, r5
 8009544:	42b3      	cmp	r3, r6
 8009546:	bfa8      	it	ge
 8009548:	4633      	movge	r3, r6
 800954a:	2b00      	cmp	r3, #0
 800954c:	bfc2      	ittt	gt
 800954e:	1aed      	subgt	r5, r5, r3
 8009550:	1af6      	subgt	r6, r6, r3
 8009552:	1aff      	subgt	r7, r7, r3
 8009554:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009556:	2b00      	cmp	r3, #0
 8009558:	dd16      	ble.n	8009588 <_strtod_l+0x738>
 800955a:	4641      	mov	r1, r8
 800955c:	9805      	ldr	r0, [sp, #20]
 800955e:	461a      	mov	r2, r3
 8009560:	f7ff f9a4 	bl	80088ac <__pow5mult>
 8009564:	4680      	mov	r8, r0
 8009566:	2800      	cmp	r0, #0
 8009568:	d0ba      	beq.n	80094e0 <_strtod_l+0x690>
 800956a:	4601      	mov	r1, r0
 800956c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800956e:	9805      	ldr	r0, [sp, #20]
 8009570:	f7ff f8fa 	bl	8008768 <__multiply>
 8009574:	900a      	str	r0, [sp, #40]	@ 0x28
 8009576:	2800      	cmp	r0, #0
 8009578:	f43f ae8d 	beq.w	8009296 <_strtod_l+0x446>
 800957c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800957e:	9805      	ldr	r0, [sp, #20]
 8009580:	f7fe ffde 	bl	8008540 <_Bfree>
 8009584:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009586:	931a      	str	r3, [sp, #104]	@ 0x68
 8009588:	2d00      	cmp	r5, #0
 800958a:	dc1d      	bgt.n	80095c8 <_strtod_l+0x778>
 800958c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800958e:	2b00      	cmp	r3, #0
 8009590:	dd23      	ble.n	80095da <_strtod_l+0x78a>
 8009592:	4649      	mov	r1, r9
 8009594:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009596:	9805      	ldr	r0, [sp, #20]
 8009598:	f7ff f988 	bl	80088ac <__pow5mult>
 800959c:	4681      	mov	r9, r0
 800959e:	b9e0      	cbnz	r0, 80095da <_strtod_l+0x78a>
 80095a0:	f04f 0900 	mov.w	r9, #0
 80095a4:	e677      	b.n	8009296 <_strtod_l+0x446>
 80095a6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80095aa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80095ae:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80095b2:	35e2      	adds	r5, #226	@ 0xe2
 80095b4:	fa01 f305 	lsl.w	r3, r1, r5
 80095b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80095ba:	9113      	str	r1, [sp, #76]	@ 0x4c
 80095bc:	e7ba      	b.n	8009534 <_strtod_l+0x6e4>
 80095be:	2300      	movs	r3, #0
 80095c0:	9310      	str	r3, [sp, #64]	@ 0x40
 80095c2:	2301      	movs	r3, #1
 80095c4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80095c6:	e7b5      	b.n	8009534 <_strtod_l+0x6e4>
 80095c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095ca:	9805      	ldr	r0, [sp, #20]
 80095cc:	462a      	mov	r2, r5
 80095ce:	f7ff f9c7 	bl	8008960 <__lshift>
 80095d2:	901a      	str	r0, [sp, #104]	@ 0x68
 80095d4:	2800      	cmp	r0, #0
 80095d6:	d1d9      	bne.n	800958c <_strtod_l+0x73c>
 80095d8:	e65d      	b.n	8009296 <_strtod_l+0x446>
 80095da:	2e00      	cmp	r6, #0
 80095dc:	dd07      	ble.n	80095ee <_strtod_l+0x79e>
 80095de:	4649      	mov	r1, r9
 80095e0:	9805      	ldr	r0, [sp, #20]
 80095e2:	4632      	mov	r2, r6
 80095e4:	f7ff f9bc 	bl	8008960 <__lshift>
 80095e8:	4681      	mov	r9, r0
 80095ea:	2800      	cmp	r0, #0
 80095ec:	d0d8      	beq.n	80095a0 <_strtod_l+0x750>
 80095ee:	2f00      	cmp	r7, #0
 80095f0:	dd08      	ble.n	8009604 <_strtod_l+0x7b4>
 80095f2:	4641      	mov	r1, r8
 80095f4:	9805      	ldr	r0, [sp, #20]
 80095f6:	463a      	mov	r2, r7
 80095f8:	f7ff f9b2 	bl	8008960 <__lshift>
 80095fc:	4680      	mov	r8, r0
 80095fe:	2800      	cmp	r0, #0
 8009600:	f43f ae49 	beq.w	8009296 <_strtod_l+0x446>
 8009604:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009606:	9805      	ldr	r0, [sp, #20]
 8009608:	464a      	mov	r2, r9
 800960a:	f7ff fa31 	bl	8008a70 <__mdiff>
 800960e:	4604      	mov	r4, r0
 8009610:	2800      	cmp	r0, #0
 8009612:	f43f ae40 	beq.w	8009296 <_strtod_l+0x446>
 8009616:	68c3      	ldr	r3, [r0, #12]
 8009618:	930f      	str	r3, [sp, #60]	@ 0x3c
 800961a:	2300      	movs	r3, #0
 800961c:	60c3      	str	r3, [r0, #12]
 800961e:	4641      	mov	r1, r8
 8009620:	f7ff fa0a 	bl	8008a38 <__mcmp>
 8009624:	2800      	cmp	r0, #0
 8009626:	da45      	bge.n	80096b4 <_strtod_l+0x864>
 8009628:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800962a:	ea53 030a 	orrs.w	r3, r3, sl
 800962e:	d16b      	bne.n	8009708 <_strtod_l+0x8b8>
 8009630:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009634:	2b00      	cmp	r3, #0
 8009636:	d167      	bne.n	8009708 <_strtod_l+0x8b8>
 8009638:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800963c:	0d1b      	lsrs	r3, r3, #20
 800963e:	051b      	lsls	r3, r3, #20
 8009640:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009644:	d960      	bls.n	8009708 <_strtod_l+0x8b8>
 8009646:	6963      	ldr	r3, [r4, #20]
 8009648:	b913      	cbnz	r3, 8009650 <_strtod_l+0x800>
 800964a:	6923      	ldr	r3, [r4, #16]
 800964c:	2b01      	cmp	r3, #1
 800964e:	dd5b      	ble.n	8009708 <_strtod_l+0x8b8>
 8009650:	4621      	mov	r1, r4
 8009652:	2201      	movs	r2, #1
 8009654:	9805      	ldr	r0, [sp, #20]
 8009656:	f7ff f983 	bl	8008960 <__lshift>
 800965a:	4641      	mov	r1, r8
 800965c:	4604      	mov	r4, r0
 800965e:	f7ff f9eb 	bl	8008a38 <__mcmp>
 8009662:	2800      	cmp	r0, #0
 8009664:	dd50      	ble.n	8009708 <_strtod_l+0x8b8>
 8009666:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800966a:	9a08      	ldr	r2, [sp, #32]
 800966c:	0d1b      	lsrs	r3, r3, #20
 800966e:	051b      	lsls	r3, r3, #20
 8009670:	2a00      	cmp	r2, #0
 8009672:	d06a      	beq.n	800974a <_strtod_l+0x8fa>
 8009674:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009678:	d867      	bhi.n	800974a <_strtod_l+0x8fa>
 800967a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800967e:	f67f ae9d 	bls.w	80093bc <_strtod_l+0x56c>
 8009682:	4b0a      	ldr	r3, [pc, #40]	@ (80096ac <_strtod_l+0x85c>)
 8009684:	4650      	mov	r0, sl
 8009686:	4659      	mov	r1, fp
 8009688:	2200      	movs	r2, #0
 800968a:	f7f6 ffd5 	bl	8000638 <__aeabi_dmul>
 800968e:	4b08      	ldr	r3, [pc, #32]	@ (80096b0 <_strtod_l+0x860>)
 8009690:	400b      	ands	r3, r1
 8009692:	4682      	mov	sl, r0
 8009694:	468b      	mov	fp, r1
 8009696:	2b00      	cmp	r3, #0
 8009698:	f47f ae08 	bne.w	80092ac <_strtod_l+0x45c>
 800969c:	9a05      	ldr	r2, [sp, #20]
 800969e:	2322      	movs	r3, #34	@ 0x22
 80096a0:	6013      	str	r3, [r2, #0]
 80096a2:	e603      	b.n	80092ac <_strtod_l+0x45c>
 80096a4:	0800b058 	.word	0x0800b058
 80096a8:	fffffc02 	.word	0xfffffc02
 80096ac:	39500000 	.word	0x39500000
 80096b0:	7ff00000 	.word	0x7ff00000
 80096b4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80096b8:	d165      	bne.n	8009786 <_strtod_l+0x936>
 80096ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80096bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80096c0:	b35a      	cbz	r2, 800971a <_strtod_l+0x8ca>
 80096c2:	4a9f      	ldr	r2, [pc, #636]	@ (8009940 <_strtod_l+0xaf0>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d12b      	bne.n	8009720 <_strtod_l+0x8d0>
 80096c8:	9b08      	ldr	r3, [sp, #32]
 80096ca:	4651      	mov	r1, sl
 80096cc:	b303      	cbz	r3, 8009710 <_strtod_l+0x8c0>
 80096ce:	4b9d      	ldr	r3, [pc, #628]	@ (8009944 <_strtod_l+0xaf4>)
 80096d0:	465a      	mov	r2, fp
 80096d2:	4013      	ands	r3, r2
 80096d4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80096d8:	f04f 32ff 	mov.w	r2, #4294967295
 80096dc:	d81b      	bhi.n	8009716 <_strtod_l+0x8c6>
 80096de:	0d1b      	lsrs	r3, r3, #20
 80096e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80096e4:	fa02 f303 	lsl.w	r3, r2, r3
 80096e8:	4299      	cmp	r1, r3
 80096ea:	d119      	bne.n	8009720 <_strtod_l+0x8d0>
 80096ec:	4b96      	ldr	r3, [pc, #600]	@ (8009948 <_strtod_l+0xaf8>)
 80096ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d102      	bne.n	80096fa <_strtod_l+0x8aa>
 80096f4:	3101      	adds	r1, #1
 80096f6:	f43f adce 	beq.w	8009296 <_strtod_l+0x446>
 80096fa:	4b92      	ldr	r3, [pc, #584]	@ (8009944 <_strtod_l+0xaf4>)
 80096fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80096fe:	401a      	ands	r2, r3
 8009700:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009704:	f04f 0a00 	mov.w	sl, #0
 8009708:	9b08      	ldr	r3, [sp, #32]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d1b9      	bne.n	8009682 <_strtod_l+0x832>
 800970e:	e5cd      	b.n	80092ac <_strtod_l+0x45c>
 8009710:	f04f 33ff 	mov.w	r3, #4294967295
 8009714:	e7e8      	b.n	80096e8 <_strtod_l+0x898>
 8009716:	4613      	mov	r3, r2
 8009718:	e7e6      	b.n	80096e8 <_strtod_l+0x898>
 800971a:	ea53 030a 	orrs.w	r3, r3, sl
 800971e:	d0a2      	beq.n	8009666 <_strtod_l+0x816>
 8009720:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009722:	b1db      	cbz	r3, 800975c <_strtod_l+0x90c>
 8009724:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009726:	4213      	tst	r3, r2
 8009728:	d0ee      	beq.n	8009708 <_strtod_l+0x8b8>
 800972a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800972c:	9a08      	ldr	r2, [sp, #32]
 800972e:	4650      	mov	r0, sl
 8009730:	4659      	mov	r1, fp
 8009732:	b1bb      	cbz	r3, 8009764 <_strtod_l+0x914>
 8009734:	f7ff fb6e 	bl	8008e14 <sulp>
 8009738:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800973c:	ec53 2b10 	vmov	r2, r3, d0
 8009740:	f7f6 fdc4 	bl	80002cc <__adddf3>
 8009744:	4682      	mov	sl, r0
 8009746:	468b      	mov	fp, r1
 8009748:	e7de      	b.n	8009708 <_strtod_l+0x8b8>
 800974a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800974e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009752:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009756:	f04f 3aff 	mov.w	sl, #4294967295
 800975a:	e7d5      	b.n	8009708 <_strtod_l+0x8b8>
 800975c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800975e:	ea13 0f0a 	tst.w	r3, sl
 8009762:	e7e1      	b.n	8009728 <_strtod_l+0x8d8>
 8009764:	f7ff fb56 	bl	8008e14 <sulp>
 8009768:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800976c:	ec53 2b10 	vmov	r2, r3, d0
 8009770:	f7f6 fdaa 	bl	80002c8 <__aeabi_dsub>
 8009774:	2200      	movs	r2, #0
 8009776:	2300      	movs	r3, #0
 8009778:	4682      	mov	sl, r0
 800977a:	468b      	mov	fp, r1
 800977c:	f7f7 f9c4 	bl	8000b08 <__aeabi_dcmpeq>
 8009780:	2800      	cmp	r0, #0
 8009782:	d0c1      	beq.n	8009708 <_strtod_l+0x8b8>
 8009784:	e61a      	b.n	80093bc <_strtod_l+0x56c>
 8009786:	4641      	mov	r1, r8
 8009788:	4620      	mov	r0, r4
 800978a:	f7ff facd 	bl	8008d28 <__ratio>
 800978e:	ec57 6b10 	vmov	r6, r7, d0
 8009792:	2200      	movs	r2, #0
 8009794:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009798:	4630      	mov	r0, r6
 800979a:	4639      	mov	r1, r7
 800979c:	f7f7 f9c8 	bl	8000b30 <__aeabi_dcmple>
 80097a0:	2800      	cmp	r0, #0
 80097a2:	d06f      	beq.n	8009884 <_strtod_l+0xa34>
 80097a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d17a      	bne.n	80098a0 <_strtod_l+0xa50>
 80097aa:	f1ba 0f00 	cmp.w	sl, #0
 80097ae:	d158      	bne.n	8009862 <_strtod_l+0xa12>
 80097b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d15a      	bne.n	8009870 <_strtod_l+0xa20>
 80097ba:	4b64      	ldr	r3, [pc, #400]	@ (800994c <_strtod_l+0xafc>)
 80097bc:	2200      	movs	r2, #0
 80097be:	4630      	mov	r0, r6
 80097c0:	4639      	mov	r1, r7
 80097c2:	f7f7 f9ab 	bl	8000b1c <__aeabi_dcmplt>
 80097c6:	2800      	cmp	r0, #0
 80097c8:	d159      	bne.n	800987e <_strtod_l+0xa2e>
 80097ca:	4630      	mov	r0, r6
 80097cc:	4639      	mov	r1, r7
 80097ce:	4b60      	ldr	r3, [pc, #384]	@ (8009950 <_strtod_l+0xb00>)
 80097d0:	2200      	movs	r2, #0
 80097d2:	f7f6 ff31 	bl	8000638 <__aeabi_dmul>
 80097d6:	4606      	mov	r6, r0
 80097d8:	460f      	mov	r7, r1
 80097da:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80097de:	9606      	str	r6, [sp, #24]
 80097e0:	9307      	str	r3, [sp, #28]
 80097e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80097e6:	4d57      	ldr	r5, [pc, #348]	@ (8009944 <_strtod_l+0xaf4>)
 80097e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80097ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097ee:	401d      	ands	r5, r3
 80097f0:	4b58      	ldr	r3, [pc, #352]	@ (8009954 <_strtod_l+0xb04>)
 80097f2:	429d      	cmp	r5, r3
 80097f4:	f040 80b2 	bne.w	800995c <_strtod_l+0xb0c>
 80097f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097fa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80097fe:	ec4b ab10 	vmov	d0, sl, fp
 8009802:	f7ff f9c9 	bl	8008b98 <__ulp>
 8009806:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800980a:	ec51 0b10 	vmov	r0, r1, d0
 800980e:	f7f6 ff13 	bl	8000638 <__aeabi_dmul>
 8009812:	4652      	mov	r2, sl
 8009814:	465b      	mov	r3, fp
 8009816:	f7f6 fd59 	bl	80002cc <__adddf3>
 800981a:	460b      	mov	r3, r1
 800981c:	4949      	ldr	r1, [pc, #292]	@ (8009944 <_strtod_l+0xaf4>)
 800981e:	4a4e      	ldr	r2, [pc, #312]	@ (8009958 <_strtod_l+0xb08>)
 8009820:	4019      	ands	r1, r3
 8009822:	4291      	cmp	r1, r2
 8009824:	4682      	mov	sl, r0
 8009826:	d942      	bls.n	80098ae <_strtod_l+0xa5e>
 8009828:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800982a:	4b47      	ldr	r3, [pc, #284]	@ (8009948 <_strtod_l+0xaf8>)
 800982c:	429a      	cmp	r2, r3
 800982e:	d103      	bne.n	8009838 <_strtod_l+0x9e8>
 8009830:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009832:	3301      	adds	r3, #1
 8009834:	f43f ad2f 	beq.w	8009296 <_strtod_l+0x446>
 8009838:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009948 <_strtod_l+0xaf8>
 800983c:	f04f 3aff 	mov.w	sl, #4294967295
 8009840:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009842:	9805      	ldr	r0, [sp, #20]
 8009844:	f7fe fe7c 	bl	8008540 <_Bfree>
 8009848:	9805      	ldr	r0, [sp, #20]
 800984a:	4649      	mov	r1, r9
 800984c:	f7fe fe78 	bl	8008540 <_Bfree>
 8009850:	9805      	ldr	r0, [sp, #20]
 8009852:	4641      	mov	r1, r8
 8009854:	f7fe fe74 	bl	8008540 <_Bfree>
 8009858:	9805      	ldr	r0, [sp, #20]
 800985a:	4621      	mov	r1, r4
 800985c:	f7fe fe70 	bl	8008540 <_Bfree>
 8009860:	e619      	b.n	8009496 <_strtod_l+0x646>
 8009862:	f1ba 0f01 	cmp.w	sl, #1
 8009866:	d103      	bne.n	8009870 <_strtod_l+0xa20>
 8009868:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800986a:	2b00      	cmp	r3, #0
 800986c:	f43f ada6 	beq.w	80093bc <_strtod_l+0x56c>
 8009870:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009920 <_strtod_l+0xad0>
 8009874:	4f35      	ldr	r7, [pc, #212]	@ (800994c <_strtod_l+0xafc>)
 8009876:	ed8d 7b06 	vstr	d7, [sp, #24]
 800987a:	2600      	movs	r6, #0
 800987c:	e7b1      	b.n	80097e2 <_strtod_l+0x992>
 800987e:	4f34      	ldr	r7, [pc, #208]	@ (8009950 <_strtod_l+0xb00>)
 8009880:	2600      	movs	r6, #0
 8009882:	e7aa      	b.n	80097da <_strtod_l+0x98a>
 8009884:	4b32      	ldr	r3, [pc, #200]	@ (8009950 <_strtod_l+0xb00>)
 8009886:	4630      	mov	r0, r6
 8009888:	4639      	mov	r1, r7
 800988a:	2200      	movs	r2, #0
 800988c:	f7f6 fed4 	bl	8000638 <__aeabi_dmul>
 8009890:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009892:	4606      	mov	r6, r0
 8009894:	460f      	mov	r7, r1
 8009896:	2b00      	cmp	r3, #0
 8009898:	d09f      	beq.n	80097da <_strtod_l+0x98a>
 800989a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800989e:	e7a0      	b.n	80097e2 <_strtod_l+0x992>
 80098a0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009928 <_strtod_l+0xad8>
 80098a4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80098a8:	ec57 6b17 	vmov	r6, r7, d7
 80098ac:	e799      	b.n	80097e2 <_strtod_l+0x992>
 80098ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80098b2:	9b08      	ldr	r3, [sp, #32]
 80098b4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d1c1      	bne.n	8009840 <_strtod_l+0x9f0>
 80098bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80098c0:	0d1b      	lsrs	r3, r3, #20
 80098c2:	051b      	lsls	r3, r3, #20
 80098c4:	429d      	cmp	r5, r3
 80098c6:	d1bb      	bne.n	8009840 <_strtod_l+0x9f0>
 80098c8:	4630      	mov	r0, r6
 80098ca:	4639      	mov	r1, r7
 80098cc:	f7f7 fa14 	bl	8000cf8 <__aeabi_d2lz>
 80098d0:	f7f6 fe84 	bl	80005dc <__aeabi_l2d>
 80098d4:	4602      	mov	r2, r0
 80098d6:	460b      	mov	r3, r1
 80098d8:	4630      	mov	r0, r6
 80098da:	4639      	mov	r1, r7
 80098dc:	f7f6 fcf4 	bl	80002c8 <__aeabi_dsub>
 80098e0:	460b      	mov	r3, r1
 80098e2:	4602      	mov	r2, r0
 80098e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80098e8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80098ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098ee:	ea46 060a 	orr.w	r6, r6, sl
 80098f2:	431e      	orrs	r6, r3
 80098f4:	d06f      	beq.n	80099d6 <_strtod_l+0xb86>
 80098f6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009930 <_strtod_l+0xae0>)
 80098f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098fc:	f7f7 f90e 	bl	8000b1c <__aeabi_dcmplt>
 8009900:	2800      	cmp	r0, #0
 8009902:	f47f acd3 	bne.w	80092ac <_strtod_l+0x45c>
 8009906:	a30c      	add	r3, pc, #48	@ (adr r3, 8009938 <_strtod_l+0xae8>)
 8009908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800990c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009910:	f7f7 f922 	bl	8000b58 <__aeabi_dcmpgt>
 8009914:	2800      	cmp	r0, #0
 8009916:	d093      	beq.n	8009840 <_strtod_l+0x9f0>
 8009918:	e4c8      	b.n	80092ac <_strtod_l+0x45c>
 800991a:	bf00      	nop
 800991c:	f3af 8000 	nop.w
 8009920:	00000000 	.word	0x00000000
 8009924:	bff00000 	.word	0xbff00000
 8009928:	00000000 	.word	0x00000000
 800992c:	3ff00000 	.word	0x3ff00000
 8009930:	94a03595 	.word	0x94a03595
 8009934:	3fdfffff 	.word	0x3fdfffff
 8009938:	35afe535 	.word	0x35afe535
 800993c:	3fe00000 	.word	0x3fe00000
 8009940:	000fffff 	.word	0x000fffff
 8009944:	7ff00000 	.word	0x7ff00000
 8009948:	7fefffff 	.word	0x7fefffff
 800994c:	3ff00000 	.word	0x3ff00000
 8009950:	3fe00000 	.word	0x3fe00000
 8009954:	7fe00000 	.word	0x7fe00000
 8009958:	7c9fffff 	.word	0x7c9fffff
 800995c:	9b08      	ldr	r3, [sp, #32]
 800995e:	b323      	cbz	r3, 80099aa <_strtod_l+0xb5a>
 8009960:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009964:	d821      	bhi.n	80099aa <_strtod_l+0xb5a>
 8009966:	a328      	add	r3, pc, #160	@ (adr r3, 8009a08 <_strtod_l+0xbb8>)
 8009968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996c:	4630      	mov	r0, r6
 800996e:	4639      	mov	r1, r7
 8009970:	f7f7 f8de 	bl	8000b30 <__aeabi_dcmple>
 8009974:	b1a0      	cbz	r0, 80099a0 <_strtod_l+0xb50>
 8009976:	4639      	mov	r1, r7
 8009978:	4630      	mov	r0, r6
 800997a:	f7f7 f935 	bl	8000be8 <__aeabi_d2uiz>
 800997e:	2801      	cmp	r0, #1
 8009980:	bf38      	it	cc
 8009982:	2001      	movcc	r0, #1
 8009984:	f7f6 fdde 	bl	8000544 <__aeabi_ui2d>
 8009988:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800998a:	4606      	mov	r6, r0
 800998c:	460f      	mov	r7, r1
 800998e:	b9fb      	cbnz	r3, 80099d0 <_strtod_l+0xb80>
 8009990:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009994:	9014      	str	r0, [sp, #80]	@ 0x50
 8009996:	9315      	str	r3, [sp, #84]	@ 0x54
 8009998:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800999c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80099a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80099a2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80099a6:	1b5b      	subs	r3, r3, r5
 80099a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80099aa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80099ae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80099b2:	f7ff f8f1 	bl	8008b98 <__ulp>
 80099b6:	4650      	mov	r0, sl
 80099b8:	ec53 2b10 	vmov	r2, r3, d0
 80099bc:	4659      	mov	r1, fp
 80099be:	f7f6 fe3b 	bl	8000638 <__aeabi_dmul>
 80099c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80099c6:	f7f6 fc81 	bl	80002cc <__adddf3>
 80099ca:	4682      	mov	sl, r0
 80099cc:	468b      	mov	fp, r1
 80099ce:	e770      	b.n	80098b2 <_strtod_l+0xa62>
 80099d0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80099d4:	e7e0      	b.n	8009998 <_strtod_l+0xb48>
 80099d6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009a10 <_strtod_l+0xbc0>)
 80099d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099dc:	f7f7 f89e 	bl	8000b1c <__aeabi_dcmplt>
 80099e0:	e798      	b.n	8009914 <_strtod_l+0xac4>
 80099e2:	2300      	movs	r3, #0
 80099e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80099e6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80099e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099ea:	6013      	str	r3, [r2, #0]
 80099ec:	f7ff ba6d 	b.w	8008eca <_strtod_l+0x7a>
 80099f0:	2a65      	cmp	r2, #101	@ 0x65
 80099f2:	f43f ab68 	beq.w	80090c6 <_strtod_l+0x276>
 80099f6:	2a45      	cmp	r2, #69	@ 0x45
 80099f8:	f43f ab65 	beq.w	80090c6 <_strtod_l+0x276>
 80099fc:	2301      	movs	r3, #1
 80099fe:	f7ff bba0 	b.w	8009142 <_strtod_l+0x2f2>
 8009a02:	bf00      	nop
 8009a04:	f3af 8000 	nop.w
 8009a08:	ffc00000 	.word	0xffc00000
 8009a0c:	41dfffff 	.word	0x41dfffff
 8009a10:	94a03595 	.word	0x94a03595
 8009a14:	3fcfffff 	.word	0x3fcfffff

08009a18 <_strtod_r>:
 8009a18:	4b01      	ldr	r3, [pc, #4]	@ (8009a20 <_strtod_r+0x8>)
 8009a1a:	f7ff ba19 	b.w	8008e50 <_strtod_l>
 8009a1e:	bf00      	nop
 8009a20:	20000074 	.word	0x20000074

08009a24 <_strtol_l.isra.0>:
 8009a24:	2b24      	cmp	r3, #36	@ 0x24
 8009a26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a2a:	4686      	mov	lr, r0
 8009a2c:	4690      	mov	r8, r2
 8009a2e:	d801      	bhi.n	8009a34 <_strtol_l.isra.0+0x10>
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	d106      	bne.n	8009a42 <_strtol_l.isra.0+0x1e>
 8009a34:	f7fd fdb8 	bl	80075a8 <__errno>
 8009a38:	2316      	movs	r3, #22
 8009a3a:	6003      	str	r3, [r0, #0]
 8009a3c:	2000      	movs	r0, #0
 8009a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a42:	4834      	ldr	r0, [pc, #208]	@ (8009b14 <_strtol_l.isra.0+0xf0>)
 8009a44:	460d      	mov	r5, r1
 8009a46:	462a      	mov	r2, r5
 8009a48:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a4c:	5d06      	ldrb	r6, [r0, r4]
 8009a4e:	f016 0608 	ands.w	r6, r6, #8
 8009a52:	d1f8      	bne.n	8009a46 <_strtol_l.isra.0+0x22>
 8009a54:	2c2d      	cmp	r4, #45	@ 0x2d
 8009a56:	d110      	bne.n	8009a7a <_strtol_l.isra.0+0x56>
 8009a58:	782c      	ldrb	r4, [r5, #0]
 8009a5a:	2601      	movs	r6, #1
 8009a5c:	1c95      	adds	r5, r2, #2
 8009a5e:	f033 0210 	bics.w	r2, r3, #16
 8009a62:	d115      	bne.n	8009a90 <_strtol_l.isra.0+0x6c>
 8009a64:	2c30      	cmp	r4, #48	@ 0x30
 8009a66:	d10d      	bne.n	8009a84 <_strtol_l.isra.0+0x60>
 8009a68:	782a      	ldrb	r2, [r5, #0]
 8009a6a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009a6e:	2a58      	cmp	r2, #88	@ 0x58
 8009a70:	d108      	bne.n	8009a84 <_strtol_l.isra.0+0x60>
 8009a72:	786c      	ldrb	r4, [r5, #1]
 8009a74:	3502      	adds	r5, #2
 8009a76:	2310      	movs	r3, #16
 8009a78:	e00a      	b.n	8009a90 <_strtol_l.isra.0+0x6c>
 8009a7a:	2c2b      	cmp	r4, #43	@ 0x2b
 8009a7c:	bf04      	itt	eq
 8009a7e:	782c      	ldrbeq	r4, [r5, #0]
 8009a80:	1c95      	addeq	r5, r2, #2
 8009a82:	e7ec      	b.n	8009a5e <_strtol_l.isra.0+0x3a>
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d1f6      	bne.n	8009a76 <_strtol_l.isra.0+0x52>
 8009a88:	2c30      	cmp	r4, #48	@ 0x30
 8009a8a:	bf14      	ite	ne
 8009a8c:	230a      	movne	r3, #10
 8009a8e:	2308      	moveq	r3, #8
 8009a90:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009a94:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009a98:	2200      	movs	r2, #0
 8009a9a:	fbbc f9f3 	udiv	r9, ip, r3
 8009a9e:	4610      	mov	r0, r2
 8009aa0:	fb03 ca19 	mls	sl, r3, r9, ip
 8009aa4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009aa8:	2f09      	cmp	r7, #9
 8009aaa:	d80f      	bhi.n	8009acc <_strtol_l.isra.0+0xa8>
 8009aac:	463c      	mov	r4, r7
 8009aae:	42a3      	cmp	r3, r4
 8009ab0:	dd1b      	ble.n	8009aea <_strtol_l.isra.0+0xc6>
 8009ab2:	1c57      	adds	r7, r2, #1
 8009ab4:	d007      	beq.n	8009ac6 <_strtol_l.isra.0+0xa2>
 8009ab6:	4581      	cmp	r9, r0
 8009ab8:	d314      	bcc.n	8009ae4 <_strtol_l.isra.0+0xc0>
 8009aba:	d101      	bne.n	8009ac0 <_strtol_l.isra.0+0x9c>
 8009abc:	45a2      	cmp	sl, r4
 8009abe:	db11      	blt.n	8009ae4 <_strtol_l.isra.0+0xc0>
 8009ac0:	fb00 4003 	mla	r0, r0, r3, r4
 8009ac4:	2201      	movs	r2, #1
 8009ac6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009aca:	e7eb      	b.n	8009aa4 <_strtol_l.isra.0+0x80>
 8009acc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009ad0:	2f19      	cmp	r7, #25
 8009ad2:	d801      	bhi.n	8009ad8 <_strtol_l.isra.0+0xb4>
 8009ad4:	3c37      	subs	r4, #55	@ 0x37
 8009ad6:	e7ea      	b.n	8009aae <_strtol_l.isra.0+0x8a>
 8009ad8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009adc:	2f19      	cmp	r7, #25
 8009ade:	d804      	bhi.n	8009aea <_strtol_l.isra.0+0xc6>
 8009ae0:	3c57      	subs	r4, #87	@ 0x57
 8009ae2:	e7e4      	b.n	8009aae <_strtol_l.isra.0+0x8a>
 8009ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ae8:	e7ed      	b.n	8009ac6 <_strtol_l.isra.0+0xa2>
 8009aea:	1c53      	adds	r3, r2, #1
 8009aec:	d108      	bne.n	8009b00 <_strtol_l.isra.0+0xdc>
 8009aee:	2322      	movs	r3, #34	@ 0x22
 8009af0:	f8ce 3000 	str.w	r3, [lr]
 8009af4:	4660      	mov	r0, ip
 8009af6:	f1b8 0f00 	cmp.w	r8, #0
 8009afa:	d0a0      	beq.n	8009a3e <_strtol_l.isra.0+0x1a>
 8009afc:	1e69      	subs	r1, r5, #1
 8009afe:	e006      	b.n	8009b0e <_strtol_l.isra.0+0xea>
 8009b00:	b106      	cbz	r6, 8009b04 <_strtol_l.isra.0+0xe0>
 8009b02:	4240      	negs	r0, r0
 8009b04:	f1b8 0f00 	cmp.w	r8, #0
 8009b08:	d099      	beq.n	8009a3e <_strtol_l.isra.0+0x1a>
 8009b0a:	2a00      	cmp	r2, #0
 8009b0c:	d1f6      	bne.n	8009afc <_strtol_l.isra.0+0xd8>
 8009b0e:	f8c8 1000 	str.w	r1, [r8]
 8009b12:	e794      	b.n	8009a3e <_strtol_l.isra.0+0x1a>
 8009b14:	0800b081 	.word	0x0800b081

08009b18 <_strtol_r>:
 8009b18:	f7ff bf84 	b.w	8009a24 <_strtol_l.isra.0>

08009b1c <__ssputs_r>:
 8009b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b20:	688e      	ldr	r6, [r1, #8]
 8009b22:	461f      	mov	r7, r3
 8009b24:	42be      	cmp	r6, r7
 8009b26:	680b      	ldr	r3, [r1, #0]
 8009b28:	4682      	mov	sl, r0
 8009b2a:	460c      	mov	r4, r1
 8009b2c:	4690      	mov	r8, r2
 8009b2e:	d82d      	bhi.n	8009b8c <__ssputs_r+0x70>
 8009b30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009b38:	d026      	beq.n	8009b88 <__ssputs_r+0x6c>
 8009b3a:	6965      	ldr	r5, [r4, #20]
 8009b3c:	6909      	ldr	r1, [r1, #16]
 8009b3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b42:	eba3 0901 	sub.w	r9, r3, r1
 8009b46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b4a:	1c7b      	adds	r3, r7, #1
 8009b4c:	444b      	add	r3, r9
 8009b4e:	106d      	asrs	r5, r5, #1
 8009b50:	429d      	cmp	r5, r3
 8009b52:	bf38      	it	cc
 8009b54:	461d      	movcc	r5, r3
 8009b56:	0553      	lsls	r3, r2, #21
 8009b58:	d527      	bpl.n	8009baa <__ssputs_r+0x8e>
 8009b5a:	4629      	mov	r1, r5
 8009b5c:	f7fe fc24 	bl	80083a8 <_malloc_r>
 8009b60:	4606      	mov	r6, r0
 8009b62:	b360      	cbz	r0, 8009bbe <__ssputs_r+0xa2>
 8009b64:	6921      	ldr	r1, [r4, #16]
 8009b66:	464a      	mov	r2, r9
 8009b68:	f000 fbee 	bl	800a348 <memcpy>
 8009b6c:	89a3      	ldrh	r3, [r4, #12]
 8009b6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009b72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b76:	81a3      	strh	r3, [r4, #12]
 8009b78:	6126      	str	r6, [r4, #16]
 8009b7a:	6165      	str	r5, [r4, #20]
 8009b7c:	444e      	add	r6, r9
 8009b7e:	eba5 0509 	sub.w	r5, r5, r9
 8009b82:	6026      	str	r6, [r4, #0]
 8009b84:	60a5      	str	r5, [r4, #8]
 8009b86:	463e      	mov	r6, r7
 8009b88:	42be      	cmp	r6, r7
 8009b8a:	d900      	bls.n	8009b8e <__ssputs_r+0x72>
 8009b8c:	463e      	mov	r6, r7
 8009b8e:	6820      	ldr	r0, [r4, #0]
 8009b90:	4632      	mov	r2, r6
 8009b92:	4641      	mov	r1, r8
 8009b94:	f000 fb9c 	bl	800a2d0 <memmove>
 8009b98:	68a3      	ldr	r3, [r4, #8]
 8009b9a:	1b9b      	subs	r3, r3, r6
 8009b9c:	60a3      	str	r3, [r4, #8]
 8009b9e:	6823      	ldr	r3, [r4, #0]
 8009ba0:	4433      	add	r3, r6
 8009ba2:	6023      	str	r3, [r4, #0]
 8009ba4:	2000      	movs	r0, #0
 8009ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009baa:	462a      	mov	r2, r5
 8009bac:	f000 ff61 	bl	800aa72 <_realloc_r>
 8009bb0:	4606      	mov	r6, r0
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	d1e0      	bne.n	8009b78 <__ssputs_r+0x5c>
 8009bb6:	6921      	ldr	r1, [r4, #16]
 8009bb8:	4650      	mov	r0, sl
 8009bba:	f7fe fb81 	bl	80082c0 <_free_r>
 8009bbe:	230c      	movs	r3, #12
 8009bc0:	f8ca 3000 	str.w	r3, [sl]
 8009bc4:	89a3      	ldrh	r3, [r4, #12]
 8009bc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bca:	81a3      	strh	r3, [r4, #12]
 8009bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd0:	e7e9      	b.n	8009ba6 <__ssputs_r+0x8a>
	...

08009bd4 <_svfiprintf_r>:
 8009bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd8:	4698      	mov	r8, r3
 8009bda:	898b      	ldrh	r3, [r1, #12]
 8009bdc:	061b      	lsls	r3, r3, #24
 8009bde:	b09d      	sub	sp, #116	@ 0x74
 8009be0:	4607      	mov	r7, r0
 8009be2:	460d      	mov	r5, r1
 8009be4:	4614      	mov	r4, r2
 8009be6:	d510      	bpl.n	8009c0a <_svfiprintf_r+0x36>
 8009be8:	690b      	ldr	r3, [r1, #16]
 8009bea:	b973      	cbnz	r3, 8009c0a <_svfiprintf_r+0x36>
 8009bec:	2140      	movs	r1, #64	@ 0x40
 8009bee:	f7fe fbdb 	bl	80083a8 <_malloc_r>
 8009bf2:	6028      	str	r0, [r5, #0]
 8009bf4:	6128      	str	r0, [r5, #16]
 8009bf6:	b930      	cbnz	r0, 8009c06 <_svfiprintf_r+0x32>
 8009bf8:	230c      	movs	r3, #12
 8009bfa:	603b      	str	r3, [r7, #0]
 8009bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8009c00:	b01d      	add	sp, #116	@ 0x74
 8009c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c06:	2340      	movs	r3, #64	@ 0x40
 8009c08:	616b      	str	r3, [r5, #20]
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c0e:	2320      	movs	r3, #32
 8009c10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c14:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c18:	2330      	movs	r3, #48	@ 0x30
 8009c1a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009db8 <_svfiprintf_r+0x1e4>
 8009c1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c22:	f04f 0901 	mov.w	r9, #1
 8009c26:	4623      	mov	r3, r4
 8009c28:	469a      	mov	sl, r3
 8009c2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c2e:	b10a      	cbz	r2, 8009c34 <_svfiprintf_r+0x60>
 8009c30:	2a25      	cmp	r2, #37	@ 0x25
 8009c32:	d1f9      	bne.n	8009c28 <_svfiprintf_r+0x54>
 8009c34:	ebba 0b04 	subs.w	fp, sl, r4
 8009c38:	d00b      	beq.n	8009c52 <_svfiprintf_r+0x7e>
 8009c3a:	465b      	mov	r3, fp
 8009c3c:	4622      	mov	r2, r4
 8009c3e:	4629      	mov	r1, r5
 8009c40:	4638      	mov	r0, r7
 8009c42:	f7ff ff6b 	bl	8009b1c <__ssputs_r>
 8009c46:	3001      	adds	r0, #1
 8009c48:	f000 80a7 	beq.w	8009d9a <_svfiprintf_r+0x1c6>
 8009c4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c4e:	445a      	add	r2, fp
 8009c50:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c52:	f89a 3000 	ldrb.w	r3, [sl]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	f000 809f 	beq.w	8009d9a <_svfiprintf_r+0x1c6>
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c66:	f10a 0a01 	add.w	sl, sl, #1
 8009c6a:	9304      	str	r3, [sp, #16]
 8009c6c:	9307      	str	r3, [sp, #28]
 8009c6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c72:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c74:	4654      	mov	r4, sl
 8009c76:	2205      	movs	r2, #5
 8009c78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c7c:	484e      	ldr	r0, [pc, #312]	@ (8009db8 <_svfiprintf_r+0x1e4>)
 8009c7e:	f7f6 fac7 	bl	8000210 <memchr>
 8009c82:	9a04      	ldr	r2, [sp, #16]
 8009c84:	b9d8      	cbnz	r0, 8009cbe <_svfiprintf_r+0xea>
 8009c86:	06d0      	lsls	r0, r2, #27
 8009c88:	bf44      	itt	mi
 8009c8a:	2320      	movmi	r3, #32
 8009c8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c90:	0711      	lsls	r1, r2, #28
 8009c92:	bf44      	itt	mi
 8009c94:	232b      	movmi	r3, #43	@ 0x2b
 8009c96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c9a:	f89a 3000 	ldrb.w	r3, [sl]
 8009c9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ca0:	d015      	beq.n	8009cce <_svfiprintf_r+0xfa>
 8009ca2:	9a07      	ldr	r2, [sp, #28]
 8009ca4:	4654      	mov	r4, sl
 8009ca6:	2000      	movs	r0, #0
 8009ca8:	f04f 0c0a 	mov.w	ip, #10
 8009cac:	4621      	mov	r1, r4
 8009cae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cb2:	3b30      	subs	r3, #48	@ 0x30
 8009cb4:	2b09      	cmp	r3, #9
 8009cb6:	d94b      	bls.n	8009d50 <_svfiprintf_r+0x17c>
 8009cb8:	b1b0      	cbz	r0, 8009ce8 <_svfiprintf_r+0x114>
 8009cba:	9207      	str	r2, [sp, #28]
 8009cbc:	e014      	b.n	8009ce8 <_svfiprintf_r+0x114>
 8009cbe:	eba0 0308 	sub.w	r3, r0, r8
 8009cc2:	fa09 f303 	lsl.w	r3, r9, r3
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	9304      	str	r3, [sp, #16]
 8009cca:	46a2      	mov	sl, r4
 8009ccc:	e7d2      	b.n	8009c74 <_svfiprintf_r+0xa0>
 8009cce:	9b03      	ldr	r3, [sp, #12]
 8009cd0:	1d19      	adds	r1, r3, #4
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	9103      	str	r1, [sp, #12]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	bfbb      	ittet	lt
 8009cda:	425b      	neglt	r3, r3
 8009cdc:	f042 0202 	orrlt.w	r2, r2, #2
 8009ce0:	9307      	strge	r3, [sp, #28]
 8009ce2:	9307      	strlt	r3, [sp, #28]
 8009ce4:	bfb8      	it	lt
 8009ce6:	9204      	strlt	r2, [sp, #16]
 8009ce8:	7823      	ldrb	r3, [r4, #0]
 8009cea:	2b2e      	cmp	r3, #46	@ 0x2e
 8009cec:	d10a      	bne.n	8009d04 <_svfiprintf_r+0x130>
 8009cee:	7863      	ldrb	r3, [r4, #1]
 8009cf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cf2:	d132      	bne.n	8009d5a <_svfiprintf_r+0x186>
 8009cf4:	9b03      	ldr	r3, [sp, #12]
 8009cf6:	1d1a      	adds	r2, r3, #4
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	9203      	str	r2, [sp, #12]
 8009cfc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d00:	3402      	adds	r4, #2
 8009d02:	9305      	str	r3, [sp, #20]
 8009d04:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009dc8 <_svfiprintf_r+0x1f4>
 8009d08:	7821      	ldrb	r1, [r4, #0]
 8009d0a:	2203      	movs	r2, #3
 8009d0c:	4650      	mov	r0, sl
 8009d0e:	f7f6 fa7f 	bl	8000210 <memchr>
 8009d12:	b138      	cbz	r0, 8009d24 <_svfiprintf_r+0x150>
 8009d14:	9b04      	ldr	r3, [sp, #16]
 8009d16:	eba0 000a 	sub.w	r0, r0, sl
 8009d1a:	2240      	movs	r2, #64	@ 0x40
 8009d1c:	4082      	lsls	r2, r0
 8009d1e:	4313      	orrs	r3, r2
 8009d20:	3401      	adds	r4, #1
 8009d22:	9304      	str	r3, [sp, #16]
 8009d24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d28:	4824      	ldr	r0, [pc, #144]	@ (8009dbc <_svfiprintf_r+0x1e8>)
 8009d2a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d2e:	2206      	movs	r2, #6
 8009d30:	f7f6 fa6e 	bl	8000210 <memchr>
 8009d34:	2800      	cmp	r0, #0
 8009d36:	d036      	beq.n	8009da6 <_svfiprintf_r+0x1d2>
 8009d38:	4b21      	ldr	r3, [pc, #132]	@ (8009dc0 <_svfiprintf_r+0x1ec>)
 8009d3a:	bb1b      	cbnz	r3, 8009d84 <_svfiprintf_r+0x1b0>
 8009d3c:	9b03      	ldr	r3, [sp, #12]
 8009d3e:	3307      	adds	r3, #7
 8009d40:	f023 0307 	bic.w	r3, r3, #7
 8009d44:	3308      	adds	r3, #8
 8009d46:	9303      	str	r3, [sp, #12]
 8009d48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d4a:	4433      	add	r3, r6
 8009d4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d4e:	e76a      	b.n	8009c26 <_svfiprintf_r+0x52>
 8009d50:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d54:	460c      	mov	r4, r1
 8009d56:	2001      	movs	r0, #1
 8009d58:	e7a8      	b.n	8009cac <_svfiprintf_r+0xd8>
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	3401      	adds	r4, #1
 8009d5e:	9305      	str	r3, [sp, #20]
 8009d60:	4619      	mov	r1, r3
 8009d62:	f04f 0c0a 	mov.w	ip, #10
 8009d66:	4620      	mov	r0, r4
 8009d68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d6c:	3a30      	subs	r2, #48	@ 0x30
 8009d6e:	2a09      	cmp	r2, #9
 8009d70:	d903      	bls.n	8009d7a <_svfiprintf_r+0x1a6>
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d0c6      	beq.n	8009d04 <_svfiprintf_r+0x130>
 8009d76:	9105      	str	r1, [sp, #20]
 8009d78:	e7c4      	b.n	8009d04 <_svfiprintf_r+0x130>
 8009d7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d7e:	4604      	mov	r4, r0
 8009d80:	2301      	movs	r3, #1
 8009d82:	e7f0      	b.n	8009d66 <_svfiprintf_r+0x192>
 8009d84:	ab03      	add	r3, sp, #12
 8009d86:	9300      	str	r3, [sp, #0]
 8009d88:	462a      	mov	r2, r5
 8009d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8009dc4 <_svfiprintf_r+0x1f0>)
 8009d8c:	a904      	add	r1, sp, #16
 8009d8e:	4638      	mov	r0, r7
 8009d90:	f7fc fcba 	bl	8006708 <_printf_float>
 8009d94:	1c42      	adds	r2, r0, #1
 8009d96:	4606      	mov	r6, r0
 8009d98:	d1d6      	bne.n	8009d48 <_svfiprintf_r+0x174>
 8009d9a:	89ab      	ldrh	r3, [r5, #12]
 8009d9c:	065b      	lsls	r3, r3, #25
 8009d9e:	f53f af2d 	bmi.w	8009bfc <_svfiprintf_r+0x28>
 8009da2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009da4:	e72c      	b.n	8009c00 <_svfiprintf_r+0x2c>
 8009da6:	ab03      	add	r3, sp, #12
 8009da8:	9300      	str	r3, [sp, #0]
 8009daa:	462a      	mov	r2, r5
 8009dac:	4b05      	ldr	r3, [pc, #20]	@ (8009dc4 <_svfiprintf_r+0x1f0>)
 8009dae:	a904      	add	r1, sp, #16
 8009db0:	4638      	mov	r0, r7
 8009db2:	f7fc ff41 	bl	8006c38 <_printf_i>
 8009db6:	e7ed      	b.n	8009d94 <_svfiprintf_r+0x1c0>
 8009db8:	0800ae7d 	.word	0x0800ae7d
 8009dbc:	0800ae87 	.word	0x0800ae87
 8009dc0:	08006709 	.word	0x08006709
 8009dc4:	08009b1d 	.word	0x08009b1d
 8009dc8:	0800ae83 	.word	0x0800ae83

08009dcc <__sfputc_r>:
 8009dcc:	6893      	ldr	r3, [r2, #8]
 8009dce:	3b01      	subs	r3, #1
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	b410      	push	{r4}
 8009dd4:	6093      	str	r3, [r2, #8]
 8009dd6:	da08      	bge.n	8009dea <__sfputc_r+0x1e>
 8009dd8:	6994      	ldr	r4, [r2, #24]
 8009dda:	42a3      	cmp	r3, r4
 8009ddc:	db01      	blt.n	8009de2 <__sfputc_r+0x16>
 8009dde:	290a      	cmp	r1, #10
 8009de0:	d103      	bne.n	8009dea <__sfputc_r+0x1e>
 8009de2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009de6:	f000 b9df 	b.w	800a1a8 <__swbuf_r>
 8009dea:	6813      	ldr	r3, [r2, #0]
 8009dec:	1c58      	adds	r0, r3, #1
 8009dee:	6010      	str	r0, [r2, #0]
 8009df0:	7019      	strb	r1, [r3, #0]
 8009df2:	4608      	mov	r0, r1
 8009df4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009df8:	4770      	bx	lr

08009dfa <__sfputs_r>:
 8009dfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dfc:	4606      	mov	r6, r0
 8009dfe:	460f      	mov	r7, r1
 8009e00:	4614      	mov	r4, r2
 8009e02:	18d5      	adds	r5, r2, r3
 8009e04:	42ac      	cmp	r4, r5
 8009e06:	d101      	bne.n	8009e0c <__sfputs_r+0x12>
 8009e08:	2000      	movs	r0, #0
 8009e0a:	e007      	b.n	8009e1c <__sfputs_r+0x22>
 8009e0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e10:	463a      	mov	r2, r7
 8009e12:	4630      	mov	r0, r6
 8009e14:	f7ff ffda 	bl	8009dcc <__sfputc_r>
 8009e18:	1c43      	adds	r3, r0, #1
 8009e1a:	d1f3      	bne.n	8009e04 <__sfputs_r+0xa>
 8009e1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009e20 <_vfiprintf_r>:
 8009e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e24:	460d      	mov	r5, r1
 8009e26:	b09d      	sub	sp, #116	@ 0x74
 8009e28:	4614      	mov	r4, r2
 8009e2a:	4698      	mov	r8, r3
 8009e2c:	4606      	mov	r6, r0
 8009e2e:	b118      	cbz	r0, 8009e38 <_vfiprintf_r+0x18>
 8009e30:	6a03      	ldr	r3, [r0, #32]
 8009e32:	b90b      	cbnz	r3, 8009e38 <_vfiprintf_r+0x18>
 8009e34:	f7fd fab8 	bl	80073a8 <__sinit>
 8009e38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e3a:	07d9      	lsls	r1, r3, #31
 8009e3c:	d405      	bmi.n	8009e4a <_vfiprintf_r+0x2a>
 8009e3e:	89ab      	ldrh	r3, [r5, #12]
 8009e40:	059a      	lsls	r2, r3, #22
 8009e42:	d402      	bmi.n	8009e4a <_vfiprintf_r+0x2a>
 8009e44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e46:	f7fd fbda 	bl	80075fe <__retarget_lock_acquire_recursive>
 8009e4a:	89ab      	ldrh	r3, [r5, #12]
 8009e4c:	071b      	lsls	r3, r3, #28
 8009e4e:	d501      	bpl.n	8009e54 <_vfiprintf_r+0x34>
 8009e50:	692b      	ldr	r3, [r5, #16]
 8009e52:	b99b      	cbnz	r3, 8009e7c <_vfiprintf_r+0x5c>
 8009e54:	4629      	mov	r1, r5
 8009e56:	4630      	mov	r0, r6
 8009e58:	f000 f9e4 	bl	800a224 <__swsetup_r>
 8009e5c:	b170      	cbz	r0, 8009e7c <_vfiprintf_r+0x5c>
 8009e5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e60:	07dc      	lsls	r4, r3, #31
 8009e62:	d504      	bpl.n	8009e6e <_vfiprintf_r+0x4e>
 8009e64:	f04f 30ff 	mov.w	r0, #4294967295
 8009e68:	b01d      	add	sp, #116	@ 0x74
 8009e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e6e:	89ab      	ldrh	r3, [r5, #12]
 8009e70:	0598      	lsls	r0, r3, #22
 8009e72:	d4f7      	bmi.n	8009e64 <_vfiprintf_r+0x44>
 8009e74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e76:	f7fd fbc3 	bl	8007600 <__retarget_lock_release_recursive>
 8009e7a:	e7f3      	b.n	8009e64 <_vfiprintf_r+0x44>
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e80:	2320      	movs	r3, #32
 8009e82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009e86:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e8a:	2330      	movs	r3, #48	@ 0x30
 8009e8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a03c <_vfiprintf_r+0x21c>
 8009e90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e94:	f04f 0901 	mov.w	r9, #1
 8009e98:	4623      	mov	r3, r4
 8009e9a:	469a      	mov	sl, r3
 8009e9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ea0:	b10a      	cbz	r2, 8009ea6 <_vfiprintf_r+0x86>
 8009ea2:	2a25      	cmp	r2, #37	@ 0x25
 8009ea4:	d1f9      	bne.n	8009e9a <_vfiprintf_r+0x7a>
 8009ea6:	ebba 0b04 	subs.w	fp, sl, r4
 8009eaa:	d00b      	beq.n	8009ec4 <_vfiprintf_r+0xa4>
 8009eac:	465b      	mov	r3, fp
 8009eae:	4622      	mov	r2, r4
 8009eb0:	4629      	mov	r1, r5
 8009eb2:	4630      	mov	r0, r6
 8009eb4:	f7ff ffa1 	bl	8009dfa <__sfputs_r>
 8009eb8:	3001      	adds	r0, #1
 8009eba:	f000 80a7 	beq.w	800a00c <_vfiprintf_r+0x1ec>
 8009ebe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ec0:	445a      	add	r2, fp
 8009ec2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ec4:	f89a 3000 	ldrb.w	r3, [sl]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	f000 809f 	beq.w	800a00c <_vfiprintf_r+0x1ec>
 8009ece:	2300      	movs	r3, #0
 8009ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ed4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ed8:	f10a 0a01 	add.w	sl, sl, #1
 8009edc:	9304      	str	r3, [sp, #16]
 8009ede:	9307      	str	r3, [sp, #28]
 8009ee0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ee4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ee6:	4654      	mov	r4, sl
 8009ee8:	2205      	movs	r2, #5
 8009eea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eee:	4853      	ldr	r0, [pc, #332]	@ (800a03c <_vfiprintf_r+0x21c>)
 8009ef0:	f7f6 f98e 	bl	8000210 <memchr>
 8009ef4:	9a04      	ldr	r2, [sp, #16]
 8009ef6:	b9d8      	cbnz	r0, 8009f30 <_vfiprintf_r+0x110>
 8009ef8:	06d1      	lsls	r1, r2, #27
 8009efa:	bf44      	itt	mi
 8009efc:	2320      	movmi	r3, #32
 8009efe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f02:	0713      	lsls	r3, r2, #28
 8009f04:	bf44      	itt	mi
 8009f06:	232b      	movmi	r3, #43	@ 0x2b
 8009f08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f0c:	f89a 3000 	ldrb.w	r3, [sl]
 8009f10:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f12:	d015      	beq.n	8009f40 <_vfiprintf_r+0x120>
 8009f14:	9a07      	ldr	r2, [sp, #28]
 8009f16:	4654      	mov	r4, sl
 8009f18:	2000      	movs	r0, #0
 8009f1a:	f04f 0c0a 	mov.w	ip, #10
 8009f1e:	4621      	mov	r1, r4
 8009f20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f24:	3b30      	subs	r3, #48	@ 0x30
 8009f26:	2b09      	cmp	r3, #9
 8009f28:	d94b      	bls.n	8009fc2 <_vfiprintf_r+0x1a2>
 8009f2a:	b1b0      	cbz	r0, 8009f5a <_vfiprintf_r+0x13a>
 8009f2c:	9207      	str	r2, [sp, #28]
 8009f2e:	e014      	b.n	8009f5a <_vfiprintf_r+0x13a>
 8009f30:	eba0 0308 	sub.w	r3, r0, r8
 8009f34:	fa09 f303 	lsl.w	r3, r9, r3
 8009f38:	4313      	orrs	r3, r2
 8009f3a:	9304      	str	r3, [sp, #16]
 8009f3c:	46a2      	mov	sl, r4
 8009f3e:	e7d2      	b.n	8009ee6 <_vfiprintf_r+0xc6>
 8009f40:	9b03      	ldr	r3, [sp, #12]
 8009f42:	1d19      	adds	r1, r3, #4
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	9103      	str	r1, [sp, #12]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	bfbb      	ittet	lt
 8009f4c:	425b      	neglt	r3, r3
 8009f4e:	f042 0202 	orrlt.w	r2, r2, #2
 8009f52:	9307      	strge	r3, [sp, #28]
 8009f54:	9307      	strlt	r3, [sp, #28]
 8009f56:	bfb8      	it	lt
 8009f58:	9204      	strlt	r2, [sp, #16]
 8009f5a:	7823      	ldrb	r3, [r4, #0]
 8009f5c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009f5e:	d10a      	bne.n	8009f76 <_vfiprintf_r+0x156>
 8009f60:	7863      	ldrb	r3, [r4, #1]
 8009f62:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f64:	d132      	bne.n	8009fcc <_vfiprintf_r+0x1ac>
 8009f66:	9b03      	ldr	r3, [sp, #12]
 8009f68:	1d1a      	adds	r2, r3, #4
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	9203      	str	r2, [sp, #12]
 8009f6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009f72:	3402      	adds	r4, #2
 8009f74:	9305      	str	r3, [sp, #20]
 8009f76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a04c <_vfiprintf_r+0x22c>
 8009f7a:	7821      	ldrb	r1, [r4, #0]
 8009f7c:	2203      	movs	r2, #3
 8009f7e:	4650      	mov	r0, sl
 8009f80:	f7f6 f946 	bl	8000210 <memchr>
 8009f84:	b138      	cbz	r0, 8009f96 <_vfiprintf_r+0x176>
 8009f86:	9b04      	ldr	r3, [sp, #16]
 8009f88:	eba0 000a 	sub.w	r0, r0, sl
 8009f8c:	2240      	movs	r2, #64	@ 0x40
 8009f8e:	4082      	lsls	r2, r0
 8009f90:	4313      	orrs	r3, r2
 8009f92:	3401      	adds	r4, #1
 8009f94:	9304      	str	r3, [sp, #16]
 8009f96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f9a:	4829      	ldr	r0, [pc, #164]	@ (800a040 <_vfiprintf_r+0x220>)
 8009f9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009fa0:	2206      	movs	r2, #6
 8009fa2:	f7f6 f935 	bl	8000210 <memchr>
 8009fa6:	2800      	cmp	r0, #0
 8009fa8:	d03f      	beq.n	800a02a <_vfiprintf_r+0x20a>
 8009faa:	4b26      	ldr	r3, [pc, #152]	@ (800a044 <_vfiprintf_r+0x224>)
 8009fac:	bb1b      	cbnz	r3, 8009ff6 <_vfiprintf_r+0x1d6>
 8009fae:	9b03      	ldr	r3, [sp, #12]
 8009fb0:	3307      	adds	r3, #7
 8009fb2:	f023 0307 	bic.w	r3, r3, #7
 8009fb6:	3308      	adds	r3, #8
 8009fb8:	9303      	str	r3, [sp, #12]
 8009fba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fbc:	443b      	add	r3, r7
 8009fbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fc0:	e76a      	b.n	8009e98 <_vfiprintf_r+0x78>
 8009fc2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009fc6:	460c      	mov	r4, r1
 8009fc8:	2001      	movs	r0, #1
 8009fca:	e7a8      	b.n	8009f1e <_vfiprintf_r+0xfe>
 8009fcc:	2300      	movs	r3, #0
 8009fce:	3401      	adds	r4, #1
 8009fd0:	9305      	str	r3, [sp, #20]
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	f04f 0c0a 	mov.w	ip, #10
 8009fd8:	4620      	mov	r0, r4
 8009fda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fde:	3a30      	subs	r2, #48	@ 0x30
 8009fe0:	2a09      	cmp	r2, #9
 8009fe2:	d903      	bls.n	8009fec <_vfiprintf_r+0x1cc>
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d0c6      	beq.n	8009f76 <_vfiprintf_r+0x156>
 8009fe8:	9105      	str	r1, [sp, #20]
 8009fea:	e7c4      	b.n	8009f76 <_vfiprintf_r+0x156>
 8009fec:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ff0:	4604      	mov	r4, r0
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	e7f0      	b.n	8009fd8 <_vfiprintf_r+0x1b8>
 8009ff6:	ab03      	add	r3, sp, #12
 8009ff8:	9300      	str	r3, [sp, #0]
 8009ffa:	462a      	mov	r2, r5
 8009ffc:	4b12      	ldr	r3, [pc, #72]	@ (800a048 <_vfiprintf_r+0x228>)
 8009ffe:	a904      	add	r1, sp, #16
 800a000:	4630      	mov	r0, r6
 800a002:	f7fc fb81 	bl	8006708 <_printf_float>
 800a006:	4607      	mov	r7, r0
 800a008:	1c78      	adds	r0, r7, #1
 800a00a:	d1d6      	bne.n	8009fba <_vfiprintf_r+0x19a>
 800a00c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a00e:	07d9      	lsls	r1, r3, #31
 800a010:	d405      	bmi.n	800a01e <_vfiprintf_r+0x1fe>
 800a012:	89ab      	ldrh	r3, [r5, #12]
 800a014:	059a      	lsls	r2, r3, #22
 800a016:	d402      	bmi.n	800a01e <_vfiprintf_r+0x1fe>
 800a018:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a01a:	f7fd faf1 	bl	8007600 <__retarget_lock_release_recursive>
 800a01e:	89ab      	ldrh	r3, [r5, #12]
 800a020:	065b      	lsls	r3, r3, #25
 800a022:	f53f af1f 	bmi.w	8009e64 <_vfiprintf_r+0x44>
 800a026:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a028:	e71e      	b.n	8009e68 <_vfiprintf_r+0x48>
 800a02a:	ab03      	add	r3, sp, #12
 800a02c:	9300      	str	r3, [sp, #0]
 800a02e:	462a      	mov	r2, r5
 800a030:	4b05      	ldr	r3, [pc, #20]	@ (800a048 <_vfiprintf_r+0x228>)
 800a032:	a904      	add	r1, sp, #16
 800a034:	4630      	mov	r0, r6
 800a036:	f7fc fdff 	bl	8006c38 <_printf_i>
 800a03a:	e7e4      	b.n	800a006 <_vfiprintf_r+0x1e6>
 800a03c:	0800ae7d 	.word	0x0800ae7d
 800a040:	0800ae87 	.word	0x0800ae87
 800a044:	08006709 	.word	0x08006709
 800a048:	08009dfb 	.word	0x08009dfb
 800a04c:	0800ae83 	.word	0x0800ae83

0800a050 <__sflush_r>:
 800a050:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a058:	0716      	lsls	r6, r2, #28
 800a05a:	4605      	mov	r5, r0
 800a05c:	460c      	mov	r4, r1
 800a05e:	d454      	bmi.n	800a10a <__sflush_r+0xba>
 800a060:	684b      	ldr	r3, [r1, #4]
 800a062:	2b00      	cmp	r3, #0
 800a064:	dc02      	bgt.n	800a06c <__sflush_r+0x1c>
 800a066:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a068:	2b00      	cmp	r3, #0
 800a06a:	dd48      	ble.n	800a0fe <__sflush_r+0xae>
 800a06c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a06e:	2e00      	cmp	r6, #0
 800a070:	d045      	beq.n	800a0fe <__sflush_r+0xae>
 800a072:	2300      	movs	r3, #0
 800a074:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a078:	682f      	ldr	r7, [r5, #0]
 800a07a:	6a21      	ldr	r1, [r4, #32]
 800a07c:	602b      	str	r3, [r5, #0]
 800a07e:	d030      	beq.n	800a0e2 <__sflush_r+0x92>
 800a080:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a082:	89a3      	ldrh	r3, [r4, #12]
 800a084:	0759      	lsls	r1, r3, #29
 800a086:	d505      	bpl.n	800a094 <__sflush_r+0x44>
 800a088:	6863      	ldr	r3, [r4, #4]
 800a08a:	1ad2      	subs	r2, r2, r3
 800a08c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a08e:	b10b      	cbz	r3, 800a094 <__sflush_r+0x44>
 800a090:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a092:	1ad2      	subs	r2, r2, r3
 800a094:	2300      	movs	r3, #0
 800a096:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a098:	6a21      	ldr	r1, [r4, #32]
 800a09a:	4628      	mov	r0, r5
 800a09c:	47b0      	blx	r6
 800a09e:	1c43      	adds	r3, r0, #1
 800a0a0:	89a3      	ldrh	r3, [r4, #12]
 800a0a2:	d106      	bne.n	800a0b2 <__sflush_r+0x62>
 800a0a4:	6829      	ldr	r1, [r5, #0]
 800a0a6:	291d      	cmp	r1, #29
 800a0a8:	d82b      	bhi.n	800a102 <__sflush_r+0xb2>
 800a0aa:	4a2a      	ldr	r2, [pc, #168]	@ (800a154 <__sflush_r+0x104>)
 800a0ac:	40ca      	lsrs	r2, r1
 800a0ae:	07d6      	lsls	r6, r2, #31
 800a0b0:	d527      	bpl.n	800a102 <__sflush_r+0xb2>
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	6062      	str	r2, [r4, #4]
 800a0b6:	04d9      	lsls	r1, r3, #19
 800a0b8:	6922      	ldr	r2, [r4, #16]
 800a0ba:	6022      	str	r2, [r4, #0]
 800a0bc:	d504      	bpl.n	800a0c8 <__sflush_r+0x78>
 800a0be:	1c42      	adds	r2, r0, #1
 800a0c0:	d101      	bne.n	800a0c6 <__sflush_r+0x76>
 800a0c2:	682b      	ldr	r3, [r5, #0]
 800a0c4:	b903      	cbnz	r3, 800a0c8 <__sflush_r+0x78>
 800a0c6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a0c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a0ca:	602f      	str	r7, [r5, #0]
 800a0cc:	b1b9      	cbz	r1, 800a0fe <__sflush_r+0xae>
 800a0ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a0d2:	4299      	cmp	r1, r3
 800a0d4:	d002      	beq.n	800a0dc <__sflush_r+0x8c>
 800a0d6:	4628      	mov	r0, r5
 800a0d8:	f7fe f8f2 	bl	80082c0 <_free_r>
 800a0dc:	2300      	movs	r3, #0
 800a0de:	6363      	str	r3, [r4, #52]	@ 0x34
 800a0e0:	e00d      	b.n	800a0fe <__sflush_r+0xae>
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	4628      	mov	r0, r5
 800a0e6:	47b0      	blx	r6
 800a0e8:	4602      	mov	r2, r0
 800a0ea:	1c50      	adds	r0, r2, #1
 800a0ec:	d1c9      	bne.n	800a082 <__sflush_r+0x32>
 800a0ee:	682b      	ldr	r3, [r5, #0]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d0c6      	beq.n	800a082 <__sflush_r+0x32>
 800a0f4:	2b1d      	cmp	r3, #29
 800a0f6:	d001      	beq.n	800a0fc <__sflush_r+0xac>
 800a0f8:	2b16      	cmp	r3, #22
 800a0fa:	d11e      	bne.n	800a13a <__sflush_r+0xea>
 800a0fc:	602f      	str	r7, [r5, #0]
 800a0fe:	2000      	movs	r0, #0
 800a100:	e022      	b.n	800a148 <__sflush_r+0xf8>
 800a102:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a106:	b21b      	sxth	r3, r3
 800a108:	e01b      	b.n	800a142 <__sflush_r+0xf2>
 800a10a:	690f      	ldr	r7, [r1, #16]
 800a10c:	2f00      	cmp	r7, #0
 800a10e:	d0f6      	beq.n	800a0fe <__sflush_r+0xae>
 800a110:	0793      	lsls	r3, r2, #30
 800a112:	680e      	ldr	r6, [r1, #0]
 800a114:	bf08      	it	eq
 800a116:	694b      	ldreq	r3, [r1, #20]
 800a118:	600f      	str	r7, [r1, #0]
 800a11a:	bf18      	it	ne
 800a11c:	2300      	movne	r3, #0
 800a11e:	eba6 0807 	sub.w	r8, r6, r7
 800a122:	608b      	str	r3, [r1, #8]
 800a124:	f1b8 0f00 	cmp.w	r8, #0
 800a128:	dde9      	ble.n	800a0fe <__sflush_r+0xae>
 800a12a:	6a21      	ldr	r1, [r4, #32]
 800a12c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a12e:	4643      	mov	r3, r8
 800a130:	463a      	mov	r2, r7
 800a132:	4628      	mov	r0, r5
 800a134:	47b0      	blx	r6
 800a136:	2800      	cmp	r0, #0
 800a138:	dc08      	bgt.n	800a14c <__sflush_r+0xfc>
 800a13a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a13e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a142:	81a3      	strh	r3, [r4, #12]
 800a144:	f04f 30ff 	mov.w	r0, #4294967295
 800a148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a14c:	4407      	add	r7, r0
 800a14e:	eba8 0800 	sub.w	r8, r8, r0
 800a152:	e7e7      	b.n	800a124 <__sflush_r+0xd4>
 800a154:	20400001 	.word	0x20400001

0800a158 <_fflush_r>:
 800a158:	b538      	push	{r3, r4, r5, lr}
 800a15a:	690b      	ldr	r3, [r1, #16]
 800a15c:	4605      	mov	r5, r0
 800a15e:	460c      	mov	r4, r1
 800a160:	b913      	cbnz	r3, 800a168 <_fflush_r+0x10>
 800a162:	2500      	movs	r5, #0
 800a164:	4628      	mov	r0, r5
 800a166:	bd38      	pop	{r3, r4, r5, pc}
 800a168:	b118      	cbz	r0, 800a172 <_fflush_r+0x1a>
 800a16a:	6a03      	ldr	r3, [r0, #32]
 800a16c:	b90b      	cbnz	r3, 800a172 <_fflush_r+0x1a>
 800a16e:	f7fd f91b 	bl	80073a8 <__sinit>
 800a172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d0f3      	beq.n	800a162 <_fflush_r+0xa>
 800a17a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a17c:	07d0      	lsls	r0, r2, #31
 800a17e:	d404      	bmi.n	800a18a <_fflush_r+0x32>
 800a180:	0599      	lsls	r1, r3, #22
 800a182:	d402      	bmi.n	800a18a <_fflush_r+0x32>
 800a184:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a186:	f7fd fa3a 	bl	80075fe <__retarget_lock_acquire_recursive>
 800a18a:	4628      	mov	r0, r5
 800a18c:	4621      	mov	r1, r4
 800a18e:	f7ff ff5f 	bl	800a050 <__sflush_r>
 800a192:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a194:	07da      	lsls	r2, r3, #31
 800a196:	4605      	mov	r5, r0
 800a198:	d4e4      	bmi.n	800a164 <_fflush_r+0xc>
 800a19a:	89a3      	ldrh	r3, [r4, #12]
 800a19c:	059b      	lsls	r3, r3, #22
 800a19e:	d4e1      	bmi.n	800a164 <_fflush_r+0xc>
 800a1a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a1a2:	f7fd fa2d 	bl	8007600 <__retarget_lock_release_recursive>
 800a1a6:	e7dd      	b.n	800a164 <_fflush_r+0xc>

0800a1a8 <__swbuf_r>:
 800a1a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1aa:	460e      	mov	r6, r1
 800a1ac:	4614      	mov	r4, r2
 800a1ae:	4605      	mov	r5, r0
 800a1b0:	b118      	cbz	r0, 800a1ba <__swbuf_r+0x12>
 800a1b2:	6a03      	ldr	r3, [r0, #32]
 800a1b4:	b90b      	cbnz	r3, 800a1ba <__swbuf_r+0x12>
 800a1b6:	f7fd f8f7 	bl	80073a8 <__sinit>
 800a1ba:	69a3      	ldr	r3, [r4, #24]
 800a1bc:	60a3      	str	r3, [r4, #8]
 800a1be:	89a3      	ldrh	r3, [r4, #12]
 800a1c0:	071a      	lsls	r2, r3, #28
 800a1c2:	d501      	bpl.n	800a1c8 <__swbuf_r+0x20>
 800a1c4:	6923      	ldr	r3, [r4, #16]
 800a1c6:	b943      	cbnz	r3, 800a1da <__swbuf_r+0x32>
 800a1c8:	4621      	mov	r1, r4
 800a1ca:	4628      	mov	r0, r5
 800a1cc:	f000 f82a 	bl	800a224 <__swsetup_r>
 800a1d0:	b118      	cbz	r0, 800a1da <__swbuf_r+0x32>
 800a1d2:	f04f 37ff 	mov.w	r7, #4294967295
 800a1d6:	4638      	mov	r0, r7
 800a1d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1da:	6823      	ldr	r3, [r4, #0]
 800a1dc:	6922      	ldr	r2, [r4, #16]
 800a1de:	1a98      	subs	r0, r3, r2
 800a1e0:	6963      	ldr	r3, [r4, #20]
 800a1e2:	b2f6      	uxtb	r6, r6
 800a1e4:	4283      	cmp	r3, r0
 800a1e6:	4637      	mov	r7, r6
 800a1e8:	dc05      	bgt.n	800a1f6 <__swbuf_r+0x4e>
 800a1ea:	4621      	mov	r1, r4
 800a1ec:	4628      	mov	r0, r5
 800a1ee:	f7ff ffb3 	bl	800a158 <_fflush_r>
 800a1f2:	2800      	cmp	r0, #0
 800a1f4:	d1ed      	bne.n	800a1d2 <__swbuf_r+0x2a>
 800a1f6:	68a3      	ldr	r3, [r4, #8]
 800a1f8:	3b01      	subs	r3, #1
 800a1fa:	60a3      	str	r3, [r4, #8]
 800a1fc:	6823      	ldr	r3, [r4, #0]
 800a1fe:	1c5a      	adds	r2, r3, #1
 800a200:	6022      	str	r2, [r4, #0]
 800a202:	701e      	strb	r6, [r3, #0]
 800a204:	6962      	ldr	r2, [r4, #20]
 800a206:	1c43      	adds	r3, r0, #1
 800a208:	429a      	cmp	r2, r3
 800a20a:	d004      	beq.n	800a216 <__swbuf_r+0x6e>
 800a20c:	89a3      	ldrh	r3, [r4, #12]
 800a20e:	07db      	lsls	r3, r3, #31
 800a210:	d5e1      	bpl.n	800a1d6 <__swbuf_r+0x2e>
 800a212:	2e0a      	cmp	r6, #10
 800a214:	d1df      	bne.n	800a1d6 <__swbuf_r+0x2e>
 800a216:	4621      	mov	r1, r4
 800a218:	4628      	mov	r0, r5
 800a21a:	f7ff ff9d 	bl	800a158 <_fflush_r>
 800a21e:	2800      	cmp	r0, #0
 800a220:	d0d9      	beq.n	800a1d6 <__swbuf_r+0x2e>
 800a222:	e7d6      	b.n	800a1d2 <__swbuf_r+0x2a>

0800a224 <__swsetup_r>:
 800a224:	b538      	push	{r3, r4, r5, lr}
 800a226:	4b29      	ldr	r3, [pc, #164]	@ (800a2cc <__swsetup_r+0xa8>)
 800a228:	4605      	mov	r5, r0
 800a22a:	6818      	ldr	r0, [r3, #0]
 800a22c:	460c      	mov	r4, r1
 800a22e:	b118      	cbz	r0, 800a238 <__swsetup_r+0x14>
 800a230:	6a03      	ldr	r3, [r0, #32]
 800a232:	b90b      	cbnz	r3, 800a238 <__swsetup_r+0x14>
 800a234:	f7fd f8b8 	bl	80073a8 <__sinit>
 800a238:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a23c:	0719      	lsls	r1, r3, #28
 800a23e:	d422      	bmi.n	800a286 <__swsetup_r+0x62>
 800a240:	06da      	lsls	r2, r3, #27
 800a242:	d407      	bmi.n	800a254 <__swsetup_r+0x30>
 800a244:	2209      	movs	r2, #9
 800a246:	602a      	str	r2, [r5, #0]
 800a248:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a24c:	81a3      	strh	r3, [r4, #12]
 800a24e:	f04f 30ff 	mov.w	r0, #4294967295
 800a252:	e033      	b.n	800a2bc <__swsetup_r+0x98>
 800a254:	0758      	lsls	r0, r3, #29
 800a256:	d512      	bpl.n	800a27e <__swsetup_r+0x5a>
 800a258:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a25a:	b141      	cbz	r1, 800a26e <__swsetup_r+0x4a>
 800a25c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a260:	4299      	cmp	r1, r3
 800a262:	d002      	beq.n	800a26a <__swsetup_r+0x46>
 800a264:	4628      	mov	r0, r5
 800a266:	f7fe f82b 	bl	80082c0 <_free_r>
 800a26a:	2300      	movs	r3, #0
 800a26c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a26e:	89a3      	ldrh	r3, [r4, #12]
 800a270:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a274:	81a3      	strh	r3, [r4, #12]
 800a276:	2300      	movs	r3, #0
 800a278:	6063      	str	r3, [r4, #4]
 800a27a:	6923      	ldr	r3, [r4, #16]
 800a27c:	6023      	str	r3, [r4, #0]
 800a27e:	89a3      	ldrh	r3, [r4, #12]
 800a280:	f043 0308 	orr.w	r3, r3, #8
 800a284:	81a3      	strh	r3, [r4, #12]
 800a286:	6923      	ldr	r3, [r4, #16]
 800a288:	b94b      	cbnz	r3, 800a29e <__swsetup_r+0x7a>
 800a28a:	89a3      	ldrh	r3, [r4, #12]
 800a28c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a290:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a294:	d003      	beq.n	800a29e <__swsetup_r+0x7a>
 800a296:	4621      	mov	r1, r4
 800a298:	4628      	mov	r0, r5
 800a29a:	f000 fc5d 	bl	800ab58 <__smakebuf_r>
 800a29e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2a2:	f013 0201 	ands.w	r2, r3, #1
 800a2a6:	d00a      	beq.n	800a2be <__swsetup_r+0x9a>
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	60a2      	str	r2, [r4, #8]
 800a2ac:	6962      	ldr	r2, [r4, #20]
 800a2ae:	4252      	negs	r2, r2
 800a2b0:	61a2      	str	r2, [r4, #24]
 800a2b2:	6922      	ldr	r2, [r4, #16]
 800a2b4:	b942      	cbnz	r2, 800a2c8 <__swsetup_r+0xa4>
 800a2b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a2ba:	d1c5      	bne.n	800a248 <__swsetup_r+0x24>
 800a2bc:	bd38      	pop	{r3, r4, r5, pc}
 800a2be:	0799      	lsls	r1, r3, #30
 800a2c0:	bf58      	it	pl
 800a2c2:	6962      	ldrpl	r2, [r4, #20]
 800a2c4:	60a2      	str	r2, [r4, #8]
 800a2c6:	e7f4      	b.n	800a2b2 <__swsetup_r+0x8e>
 800a2c8:	2000      	movs	r0, #0
 800a2ca:	e7f7      	b.n	800a2bc <__swsetup_r+0x98>
 800a2cc:	20000024 	.word	0x20000024

0800a2d0 <memmove>:
 800a2d0:	4288      	cmp	r0, r1
 800a2d2:	b510      	push	{r4, lr}
 800a2d4:	eb01 0402 	add.w	r4, r1, r2
 800a2d8:	d902      	bls.n	800a2e0 <memmove+0x10>
 800a2da:	4284      	cmp	r4, r0
 800a2dc:	4623      	mov	r3, r4
 800a2de:	d807      	bhi.n	800a2f0 <memmove+0x20>
 800a2e0:	1e43      	subs	r3, r0, #1
 800a2e2:	42a1      	cmp	r1, r4
 800a2e4:	d008      	beq.n	800a2f8 <memmove+0x28>
 800a2e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a2ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a2ee:	e7f8      	b.n	800a2e2 <memmove+0x12>
 800a2f0:	4402      	add	r2, r0
 800a2f2:	4601      	mov	r1, r0
 800a2f4:	428a      	cmp	r2, r1
 800a2f6:	d100      	bne.n	800a2fa <memmove+0x2a>
 800a2f8:	bd10      	pop	{r4, pc}
 800a2fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a2fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a302:	e7f7      	b.n	800a2f4 <memmove+0x24>

0800a304 <strncmp>:
 800a304:	b510      	push	{r4, lr}
 800a306:	b16a      	cbz	r2, 800a324 <strncmp+0x20>
 800a308:	3901      	subs	r1, #1
 800a30a:	1884      	adds	r4, r0, r2
 800a30c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a310:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a314:	429a      	cmp	r2, r3
 800a316:	d103      	bne.n	800a320 <strncmp+0x1c>
 800a318:	42a0      	cmp	r0, r4
 800a31a:	d001      	beq.n	800a320 <strncmp+0x1c>
 800a31c:	2a00      	cmp	r2, #0
 800a31e:	d1f5      	bne.n	800a30c <strncmp+0x8>
 800a320:	1ad0      	subs	r0, r2, r3
 800a322:	bd10      	pop	{r4, pc}
 800a324:	4610      	mov	r0, r2
 800a326:	e7fc      	b.n	800a322 <strncmp+0x1e>

0800a328 <_sbrk_r>:
 800a328:	b538      	push	{r3, r4, r5, lr}
 800a32a:	4d06      	ldr	r5, [pc, #24]	@ (800a344 <_sbrk_r+0x1c>)
 800a32c:	2300      	movs	r3, #0
 800a32e:	4604      	mov	r4, r0
 800a330:	4608      	mov	r0, r1
 800a332:	602b      	str	r3, [r5, #0]
 800a334:	f7f8 fa94 	bl	8002860 <_sbrk>
 800a338:	1c43      	adds	r3, r0, #1
 800a33a:	d102      	bne.n	800a342 <_sbrk_r+0x1a>
 800a33c:	682b      	ldr	r3, [r5, #0]
 800a33e:	b103      	cbz	r3, 800a342 <_sbrk_r+0x1a>
 800a340:	6023      	str	r3, [r4, #0]
 800a342:	bd38      	pop	{r3, r4, r5, pc}
 800a344:	20000758 	.word	0x20000758

0800a348 <memcpy>:
 800a348:	440a      	add	r2, r1
 800a34a:	4291      	cmp	r1, r2
 800a34c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a350:	d100      	bne.n	800a354 <memcpy+0xc>
 800a352:	4770      	bx	lr
 800a354:	b510      	push	{r4, lr}
 800a356:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a35a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a35e:	4291      	cmp	r1, r2
 800a360:	d1f9      	bne.n	800a356 <memcpy+0xe>
 800a362:	bd10      	pop	{r4, pc}
 800a364:	0000      	movs	r0, r0
	...

0800a368 <nan>:
 800a368:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a370 <nan+0x8>
 800a36c:	4770      	bx	lr
 800a36e:	bf00      	nop
 800a370:	00000000 	.word	0x00000000
 800a374:	7ff80000 	.word	0x7ff80000

0800a378 <__assert_func>:
 800a378:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a37a:	4614      	mov	r4, r2
 800a37c:	461a      	mov	r2, r3
 800a37e:	4b09      	ldr	r3, [pc, #36]	@ (800a3a4 <__assert_func+0x2c>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	4605      	mov	r5, r0
 800a384:	68d8      	ldr	r0, [r3, #12]
 800a386:	b14c      	cbz	r4, 800a39c <__assert_func+0x24>
 800a388:	4b07      	ldr	r3, [pc, #28]	@ (800a3a8 <__assert_func+0x30>)
 800a38a:	9100      	str	r1, [sp, #0]
 800a38c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a390:	4906      	ldr	r1, [pc, #24]	@ (800a3ac <__assert_func+0x34>)
 800a392:	462b      	mov	r3, r5
 800a394:	f000 fba8 	bl	800aae8 <fiprintf>
 800a398:	f000 fc3c 	bl	800ac14 <abort>
 800a39c:	4b04      	ldr	r3, [pc, #16]	@ (800a3b0 <__assert_func+0x38>)
 800a39e:	461c      	mov	r4, r3
 800a3a0:	e7f3      	b.n	800a38a <__assert_func+0x12>
 800a3a2:	bf00      	nop
 800a3a4:	20000024 	.word	0x20000024
 800a3a8:	0800ae96 	.word	0x0800ae96
 800a3ac:	0800aea3 	.word	0x0800aea3
 800a3b0:	0800aed1 	.word	0x0800aed1

0800a3b4 <_calloc_r>:
 800a3b4:	b570      	push	{r4, r5, r6, lr}
 800a3b6:	fba1 5402 	umull	r5, r4, r1, r2
 800a3ba:	b934      	cbnz	r4, 800a3ca <_calloc_r+0x16>
 800a3bc:	4629      	mov	r1, r5
 800a3be:	f7fd fff3 	bl	80083a8 <_malloc_r>
 800a3c2:	4606      	mov	r6, r0
 800a3c4:	b928      	cbnz	r0, 800a3d2 <_calloc_r+0x1e>
 800a3c6:	4630      	mov	r0, r6
 800a3c8:	bd70      	pop	{r4, r5, r6, pc}
 800a3ca:	220c      	movs	r2, #12
 800a3cc:	6002      	str	r2, [r0, #0]
 800a3ce:	2600      	movs	r6, #0
 800a3d0:	e7f9      	b.n	800a3c6 <_calloc_r+0x12>
 800a3d2:	462a      	mov	r2, r5
 800a3d4:	4621      	mov	r1, r4
 800a3d6:	f7fd f894 	bl	8007502 <memset>
 800a3da:	e7f4      	b.n	800a3c6 <_calloc_r+0x12>

0800a3dc <rshift>:
 800a3dc:	6903      	ldr	r3, [r0, #16]
 800a3de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a3e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a3e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a3ea:	f100 0414 	add.w	r4, r0, #20
 800a3ee:	dd45      	ble.n	800a47c <rshift+0xa0>
 800a3f0:	f011 011f 	ands.w	r1, r1, #31
 800a3f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a3f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a3fc:	d10c      	bne.n	800a418 <rshift+0x3c>
 800a3fe:	f100 0710 	add.w	r7, r0, #16
 800a402:	4629      	mov	r1, r5
 800a404:	42b1      	cmp	r1, r6
 800a406:	d334      	bcc.n	800a472 <rshift+0x96>
 800a408:	1a9b      	subs	r3, r3, r2
 800a40a:	009b      	lsls	r3, r3, #2
 800a40c:	1eea      	subs	r2, r5, #3
 800a40e:	4296      	cmp	r6, r2
 800a410:	bf38      	it	cc
 800a412:	2300      	movcc	r3, #0
 800a414:	4423      	add	r3, r4
 800a416:	e015      	b.n	800a444 <rshift+0x68>
 800a418:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a41c:	f1c1 0820 	rsb	r8, r1, #32
 800a420:	40cf      	lsrs	r7, r1
 800a422:	f105 0e04 	add.w	lr, r5, #4
 800a426:	46a1      	mov	r9, r4
 800a428:	4576      	cmp	r6, lr
 800a42a:	46f4      	mov	ip, lr
 800a42c:	d815      	bhi.n	800a45a <rshift+0x7e>
 800a42e:	1a9a      	subs	r2, r3, r2
 800a430:	0092      	lsls	r2, r2, #2
 800a432:	3a04      	subs	r2, #4
 800a434:	3501      	adds	r5, #1
 800a436:	42ae      	cmp	r6, r5
 800a438:	bf38      	it	cc
 800a43a:	2200      	movcc	r2, #0
 800a43c:	18a3      	adds	r3, r4, r2
 800a43e:	50a7      	str	r7, [r4, r2]
 800a440:	b107      	cbz	r7, 800a444 <rshift+0x68>
 800a442:	3304      	adds	r3, #4
 800a444:	1b1a      	subs	r2, r3, r4
 800a446:	42a3      	cmp	r3, r4
 800a448:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a44c:	bf08      	it	eq
 800a44e:	2300      	moveq	r3, #0
 800a450:	6102      	str	r2, [r0, #16]
 800a452:	bf08      	it	eq
 800a454:	6143      	streq	r3, [r0, #20]
 800a456:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a45a:	f8dc c000 	ldr.w	ip, [ip]
 800a45e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a462:	ea4c 0707 	orr.w	r7, ip, r7
 800a466:	f849 7b04 	str.w	r7, [r9], #4
 800a46a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a46e:	40cf      	lsrs	r7, r1
 800a470:	e7da      	b.n	800a428 <rshift+0x4c>
 800a472:	f851 cb04 	ldr.w	ip, [r1], #4
 800a476:	f847 cf04 	str.w	ip, [r7, #4]!
 800a47a:	e7c3      	b.n	800a404 <rshift+0x28>
 800a47c:	4623      	mov	r3, r4
 800a47e:	e7e1      	b.n	800a444 <rshift+0x68>

0800a480 <__hexdig_fun>:
 800a480:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a484:	2b09      	cmp	r3, #9
 800a486:	d802      	bhi.n	800a48e <__hexdig_fun+0xe>
 800a488:	3820      	subs	r0, #32
 800a48a:	b2c0      	uxtb	r0, r0
 800a48c:	4770      	bx	lr
 800a48e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a492:	2b05      	cmp	r3, #5
 800a494:	d801      	bhi.n	800a49a <__hexdig_fun+0x1a>
 800a496:	3847      	subs	r0, #71	@ 0x47
 800a498:	e7f7      	b.n	800a48a <__hexdig_fun+0xa>
 800a49a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a49e:	2b05      	cmp	r3, #5
 800a4a0:	d801      	bhi.n	800a4a6 <__hexdig_fun+0x26>
 800a4a2:	3827      	subs	r0, #39	@ 0x27
 800a4a4:	e7f1      	b.n	800a48a <__hexdig_fun+0xa>
 800a4a6:	2000      	movs	r0, #0
 800a4a8:	4770      	bx	lr
	...

0800a4ac <__gethex>:
 800a4ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4b0:	b085      	sub	sp, #20
 800a4b2:	468a      	mov	sl, r1
 800a4b4:	9302      	str	r3, [sp, #8]
 800a4b6:	680b      	ldr	r3, [r1, #0]
 800a4b8:	9001      	str	r0, [sp, #4]
 800a4ba:	4690      	mov	r8, r2
 800a4bc:	1c9c      	adds	r4, r3, #2
 800a4be:	46a1      	mov	r9, r4
 800a4c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a4c4:	2830      	cmp	r0, #48	@ 0x30
 800a4c6:	d0fa      	beq.n	800a4be <__gethex+0x12>
 800a4c8:	eba9 0303 	sub.w	r3, r9, r3
 800a4cc:	f1a3 0b02 	sub.w	fp, r3, #2
 800a4d0:	f7ff ffd6 	bl	800a480 <__hexdig_fun>
 800a4d4:	4605      	mov	r5, r0
 800a4d6:	2800      	cmp	r0, #0
 800a4d8:	d168      	bne.n	800a5ac <__gethex+0x100>
 800a4da:	49a0      	ldr	r1, [pc, #640]	@ (800a75c <__gethex+0x2b0>)
 800a4dc:	2201      	movs	r2, #1
 800a4de:	4648      	mov	r0, r9
 800a4e0:	f7ff ff10 	bl	800a304 <strncmp>
 800a4e4:	4607      	mov	r7, r0
 800a4e6:	2800      	cmp	r0, #0
 800a4e8:	d167      	bne.n	800a5ba <__gethex+0x10e>
 800a4ea:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a4ee:	4626      	mov	r6, r4
 800a4f0:	f7ff ffc6 	bl	800a480 <__hexdig_fun>
 800a4f4:	2800      	cmp	r0, #0
 800a4f6:	d062      	beq.n	800a5be <__gethex+0x112>
 800a4f8:	4623      	mov	r3, r4
 800a4fa:	7818      	ldrb	r0, [r3, #0]
 800a4fc:	2830      	cmp	r0, #48	@ 0x30
 800a4fe:	4699      	mov	r9, r3
 800a500:	f103 0301 	add.w	r3, r3, #1
 800a504:	d0f9      	beq.n	800a4fa <__gethex+0x4e>
 800a506:	f7ff ffbb 	bl	800a480 <__hexdig_fun>
 800a50a:	fab0 f580 	clz	r5, r0
 800a50e:	096d      	lsrs	r5, r5, #5
 800a510:	f04f 0b01 	mov.w	fp, #1
 800a514:	464a      	mov	r2, r9
 800a516:	4616      	mov	r6, r2
 800a518:	3201      	adds	r2, #1
 800a51a:	7830      	ldrb	r0, [r6, #0]
 800a51c:	f7ff ffb0 	bl	800a480 <__hexdig_fun>
 800a520:	2800      	cmp	r0, #0
 800a522:	d1f8      	bne.n	800a516 <__gethex+0x6a>
 800a524:	498d      	ldr	r1, [pc, #564]	@ (800a75c <__gethex+0x2b0>)
 800a526:	2201      	movs	r2, #1
 800a528:	4630      	mov	r0, r6
 800a52a:	f7ff feeb 	bl	800a304 <strncmp>
 800a52e:	2800      	cmp	r0, #0
 800a530:	d13f      	bne.n	800a5b2 <__gethex+0x106>
 800a532:	b944      	cbnz	r4, 800a546 <__gethex+0x9a>
 800a534:	1c74      	adds	r4, r6, #1
 800a536:	4622      	mov	r2, r4
 800a538:	4616      	mov	r6, r2
 800a53a:	3201      	adds	r2, #1
 800a53c:	7830      	ldrb	r0, [r6, #0]
 800a53e:	f7ff ff9f 	bl	800a480 <__hexdig_fun>
 800a542:	2800      	cmp	r0, #0
 800a544:	d1f8      	bne.n	800a538 <__gethex+0x8c>
 800a546:	1ba4      	subs	r4, r4, r6
 800a548:	00a7      	lsls	r7, r4, #2
 800a54a:	7833      	ldrb	r3, [r6, #0]
 800a54c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a550:	2b50      	cmp	r3, #80	@ 0x50
 800a552:	d13e      	bne.n	800a5d2 <__gethex+0x126>
 800a554:	7873      	ldrb	r3, [r6, #1]
 800a556:	2b2b      	cmp	r3, #43	@ 0x2b
 800a558:	d033      	beq.n	800a5c2 <__gethex+0x116>
 800a55a:	2b2d      	cmp	r3, #45	@ 0x2d
 800a55c:	d034      	beq.n	800a5c8 <__gethex+0x11c>
 800a55e:	1c71      	adds	r1, r6, #1
 800a560:	2400      	movs	r4, #0
 800a562:	7808      	ldrb	r0, [r1, #0]
 800a564:	f7ff ff8c 	bl	800a480 <__hexdig_fun>
 800a568:	1e43      	subs	r3, r0, #1
 800a56a:	b2db      	uxtb	r3, r3
 800a56c:	2b18      	cmp	r3, #24
 800a56e:	d830      	bhi.n	800a5d2 <__gethex+0x126>
 800a570:	f1a0 0210 	sub.w	r2, r0, #16
 800a574:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a578:	f7ff ff82 	bl	800a480 <__hexdig_fun>
 800a57c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a580:	fa5f fc8c 	uxtb.w	ip, ip
 800a584:	f1bc 0f18 	cmp.w	ip, #24
 800a588:	f04f 030a 	mov.w	r3, #10
 800a58c:	d91e      	bls.n	800a5cc <__gethex+0x120>
 800a58e:	b104      	cbz	r4, 800a592 <__gethex+0xe6>
 800a590:	4252      	negs	r2, r2
 800a592:	4417      	add	r7, r2
 800a594:	f8ca 1000 	str.w	r1, [sl]
 800a598:	b1ed      	cbz	r5, 800a5d6 <__gethex+0x12a>
 800a59a:	f1bb 0f00 	cmp.w	fp, #0
 800a59e:	bf0c      	ite	eq
 800a5a0:	2506      	moveq	r5, #6
 800a5a2:	2500      	movne	r5, #0
 800a5a4:	4628      	mov	r0, r5
 800a5a6:	b005      	add	sp, #20
 800a5a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ac:	2500      	movs	r5, #0
 800a5ae:	462c      	mov	r4, r5
 800a5b0:	e7b0      	b.n	800a514 <__gethex+0x68>
 800a5b2:	2c00      	cmp	r4, #0
 800a5b4:	d1c7      	bne.n	800a546 <__gethex+0x9a>
 800a5b6:	4627      	mov	r7, r4
 800a5b8:	e7c7      	b.n	800a54a <__gethex+0x9e>
 800a5ba:	464e      	mov	r6, r9
 800a5bc:	462f      	mov	r7, r5
 800a5be:	2501      	movs	r5, #1
 800a5c0:	e7c3      	b.n	800a54a <__gethex+0x9e>
 800a5c2:	2400      	movs	r4, #0
 800a5c4:	1cb1      	adds	r1, r6, #2
 800a5c6:	e7cc      	b.n	800a562 <__gethex+0xb6>
 800a5c8:	2401      	movs	r4, #1
 800a5ca:	e7fb      	b.n	800a5c4 <__gethex+0x118>
 800a5cc:	fb03 0002 	mla	r0, r3, r2, r0
 800a5d0:	e7ce      	b.n	800a570 <__gethex+0xc4>
 800a5d2:	4631      	mov	r1, r6
 800a5d4:	e7de      	b.n	800a594 <__gethex+0xe8>
 800a5d6:	eba6 0309 	sub.w	r3, r6, r9
 800a5da:	3b01      	subs	r3, #1
 800a5dc:	4629      	mov	r1, r5
 800a5de:	2b07      	cmp	r3, #7
 800a5e0:	dc0a      	bgt.n	800a5f8 <__gethex+0x14c>
 800a5e2:	9801      	ldr	r0, [sp, #4]
 800a5e4:	f7fd ff6c 	bl	80084c0 <_Balloc>
 800a5e8:	4604      	mov	r4, r0
 800a5ea:	b940      	cbnz	r0, 800a5fe <__gethex+0x152>
 800a5ec:	4b5c      	ldr	r3, [pc, #368]	@ (800a760 <__gethex+0x2b4>)
 800a5ee:	4602      	mov	r2, r0
 800a5f0:	21e4      	movs	r1, #228	@ 0xe4
 800a5f2:	485c      	ldr	r0, [pc, #368]	@ (800a764 <__gethex+0x2b8>)
 800a5f4:	f7ff fec0 	bl	800a378 <__assert_func>
 800a5f8:	3101      	adds	r1, #1
 800a5fa:	105b      	asrs	r3, r3, #1
 800a5fc:	e7ef      	b.n	800a5de <__gethex+0x132>
 800a5fe:	f100 0a14 	add.w	sl, r0, #20
 800a602:	2300      	movs	r3, #0
 800a604:	4655      	mov	r5, sl
 800a606:	469b      	mov	fp, r3
 800a608:	45b1      	cmp	r9, r6
 800a60a:	d337      	bcc.n	800a67c <__gethex+0x1d0>
 800a60c:	f845 bb04 	str.w	fp, [r5], #4
 800a610:	eba5 050a 	sub.w	r5, r5, sl
 800a614:	10ad      	asrs	r5, r5, #2
 800a616:	6125      	str	r5, [r4, #16]
 800a618:	4658      	mov	r0, fp
 800a61a:	f7fe f843 	bl	80086a4 <__hi0bits>
 800a61e:	016d      	lsls	r5, r5, #5
 800a620:	f8d8 6000 	ldr.w	r6, [r8]
 800a624:	1a2d      	subs	r5, r5, r0
 800a626:	42b5      	cmp	r5, r6
 800a628:	dd54      	ble.n	800a6d4 <__gethex+0x228>
 800a62a:	1bad      	subs	r5, r5, r6
 800a62c:	4629      	mov	r1, r5
 800a62e:	4620      	mov	r0, r4
 800a630:	f7fe fbcf 	bl	8008dd2 <__any_on>
 800a634:	4681      	mov	r9, r0
 800a636:	b178      	cbz	r0, 800a658 <__gethex+0x1ac>
 800a638:	1e6b      	subs	r3, r5, #1
 800a63a:	1159      	asrs	r1, r3, #5
 800a63c:	f003 021f 	and.w	r2, r3, #31
 800a640:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a644:	f04f 0901 	mov.w	r9, #1
 800a648:	fa09 f202 	lsl.w	r2, r9, r2
 800a64c:	420a      	tst	r2, r1
 800a64e:	d003      	beq.n	800a658 <__gethex+0x1ac>
 800a650:	454b      	cmp	r3, r9
 800a652:	dc36      	bgt.n	800a6c2 <__gethex+0x216>
 800a654:	f04f 0902 	mov.w	r9, #2
 800a658:	4629      	mov	r1, r5
 800a65a:	4620      	mov	r0, r4
 800a65c:	f7ff febe 	bl	800a3dc <rshift>
 800a660:	442f      	add	r7, r5
 800a662:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a666:	42bb      	cmp	r3, r7
 800a668:	da42      	bge.n	800a6f0 <__gethex+0x244>
 800a66a:	9801      	ldr	r0, [sp, #4]
 800a66c:	4621      	mov	r1, r4
 800a66e:	f7fd ff67 	bl	8008540 <_Bfree>
 800a672:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a674:	2300      	movs	r3, #0
 800a676:	6013      	str	r3, [r2, #0]
 800a678:	25a3      	movs	r5, #163	@ 0xa3
 800a67a:	e793      	b.n	800a5a4 <__gethex+0xf8>
 800a67c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a680:	2a2e      	cmp	r2, #46	@ 0x2e
 800a682:	d012      	beq.n	800a6aa <__gethex+0x1fe>
 800a684:	2b20      	cmp	r3, #32
 800a686:	d104      	bne.n	800a692 <__gethex+0x1e6>
 800a688:	f845 bb04 	str.w	fp, [r5], #4
 800a68c:	f04f 0b00 	mov.w	fp, #0
 800a690:	465b      	mov	r3, fp
 800a692:	7830      	ldrb	r0, [r6, #0]
 800a694:	9303      	str	r3, [sp, #12]
 800a696:	f7ff fef3 	bl	800a480 <__hexdig_fun>
 800a69a:	9b03      	ldr	r3, [sp, #12]
 800a69c:	f000 000f 	and.w	r0, r0, #15
 800a6a0:	4098      	lsls	r0, r3
 800a6a2:	ea4b 0b00 	orr.w	fp, fp, r0
 800a6a6:	3304      	adds	r3, #4
 800a6a8:	e7ae      	b.n	800a608 <__gethex+0x15c>
 800a6aa:	45b1      	cmp	r9, r6
 800a6ac:	d8ea      	bhi.n	800a684 <__gethex+0x1d8>
 800a6ae:	492b      	ldr	r1, [pc, #172]	@ (800a75c <__gethex+0x2b0>)
 800a6b0:	9303      	str	r3, [sp, #12]
 800a6b2:	2201      	movs	r2, #1
 800a6b4:	4630      	mov	r0, r6
 800a6b6:	f7ff fe25 	bl	800a304 <strncmp>
 800a6ba:	9b03      	ldr	r3, [sp, #12]
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	d1e1      	bne.n	800a684 <__gethex+0x1d8>
 800a6c0:	e7a2      	b.n	800a608 <__gethex+0x15c>
 800a6c2:	1ea9      	subs	r1, r5, #2
 800a6c4:	4620      	mov	r0, r4
 800a6c6:	f7fe fb84 	bl	8008dd2 <__any_on>
 800a6ca:	2800      	cmp	r0, #0
 800a6cc:	d0c2      	beq.n	800a654 <__gethex+0x1a8>
 800a6ce:	f04f 0903 	mov.w	r9, #3
 800a6d2:	e7c1      	b.n	800a658 <__gethex+0x1ac>
 800a6d4:	da09      	bge.n	800a6ea <__gethex+0x23e>
 800a6d6:	1b75      	subs	r5, r6, r5
 800a6d8:	4621      	mov	r1, r4
 800a6da:	9801      	ldr	r0, [sp, #4]
 800a6dc:	462a      	mov	r2, r5
 800a6de:	f7fe f93f 	bl	8008960 <__lshift>
 800a6e2:	1b7f      	subs	r7, r7, r5
 800a6e4:	4604      	mov	r4, r0
 800a6e6:	f100 0a14 	add.w	sl, r0, #20
 800a6ea:	f04f 0900 	mov.w	r9, #0
 800a6ee:	e7b8      	b.n	800a662 <__gethex+0x1b6>
 800a6f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a6f4:	42bd      	cmp	r5, r7
 800a6f6:	dd6f      	ble.n	800a7d8 <__gethex+0x32c>
 800a6f8:	1bed      	subs	r5, r5, r7
 800a6fa:	42ae      	cmp	r6, r5
 800a6fc:	dc34      	bgt.n	800a768 <__gethex+0x2bc>
 800a6fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a702:	2b02      	cmp	r3, #2
 800a704:	d022      	beq.n	800a74c <__gethex+0x2a0>
 800a706:	2b03      	cmp	r3, #3
 800a708:	d024      	beq.n	800a754 <__gethex+0x2a8>
 800a70a:	2b01      	cmp	r3, #1
 800a70c:	d115      	bne.n	800a73a <__gethex+0x28e>
 800a70e:	42ae      	cmp	r6, r5
 800a710:	d113      	bne.n	800a73a <__gethex+0x28e>
 800a712:	2e01      	cmp	r6, #1
 800a714:	d10b      	bne.n	800a72e <__gethex+0x282>
 800a716:	9a02      	ldr	r2, [sp, #8]
 800a718:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a71c:	6013      	str	r3, [r2, #0]
 800a71e:	2301      	movs	r3, #1
 800a720:	6123      	str	r3, [r4, #16]
 800a722:	f8ca 3000 	str.w	r3, [sl]
 800a726:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a728:	2562      	movs	r5, #98	@ 0x62
 800a72a:	601c      	str	r4, [r3, #0]
 800a72c:	e73a      	b.n	800a5a4 <__gethex+0xf8>
 800a72e:	1e71      	subs	r1, r6, #1
 800a730:	4620      	mov	r0, r4
 800a732:	f7fe fb4e 	bl	8008dd2 <__any_on>
 800a736:	2800      	cmp	r0, #0
 800a738:	d1ed      	bne.n	800a716 <__gethex+0x26a>
 800a73a:	9801      	ldr	r0, [sp, #4]
 800a73c:	4621      	mov	r1, r4
 800a73e:	f7fd feff 	bl	8008540 <_Bfree>
 800a742:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a744:	2300      	movs	r3, #0
 800a746:	6013      	str	r3, [r2, #0]
 800a748:	2550      	movs	r5, #80	@ 0x50
 800a74a:	e72b      	b.n	800a5a4 <__gethex+0xf8>
 800a74c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d1f3      	bne.n	800a73a <__gethex+0x28e>
 800a752:	e7e0      	b.n	800a716 <__gethex+0x26a>
 800a754:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a756:	2b00      	cmp	r3, #0
 800a758:	d1dd      	bne.n	800a716 <__gethex+0x26a>
 800a75a:	e7ee      	b.n	800a73a <__gethex+0x28e>
 800a75c:	0800ae7b 	.word	0x0800ae7b
 800a760:	0800ae11 	.word	0x0800ae11
 800a764:	0800aed2 	.word	0x0800aed2
 800a768:	1e6f      	subs	r7, r5, #1
 800a76a:	f1b9 0f00 	cmp.w	r9, #0
 800a76e:	d130      	bne.n	800a7d2 <__gethex+0x326>
 800a770:	b127      	cbz	r7, 800a77c <__gethex+0x2d0>
 800a772:	4639      	mov	r1, r7
 800a774:	4620      	mov	r0, r4
 800a776:	f7fe fb2c 	bl	8008dd2 <__any_on>
 800a77a:	4681      	mov	r9, r0
 800a77c:	117a      	asrs	r2, r7, #5
 800a77e:	2301      	movs	r3, #1
 800a780:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a784:	f007 071f 	and.w	r7, r7, #31
 800a788:	40bb      	lsls	r3, r7
 800a78a:	4213      	tst	r3, r2
 800a78c:	4629      	mov	r1, r5
 800a78e:	4620      	mov	r0, r4
 800a790:	bf18      	it	ne
 800a792:	f049 0902 	orrne.w	r9, r9, #2
 800a796:	f7ff fe21 	bl	800a3dc <rshift>
 800a79a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a79e:	1b76      	subs	r6, r6, r5
 800a7a0:	2502      	movs	r5, #2
 800a7a2:	f1b9 0f00 	cmp.w	r9, #0
 800a7a6:	d047      	beq.n	800a838 <__gethex+0x38c>
 800a7a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a7ac:	2b02      	cmp	r3, #2
 800a7ae:	d015      	beq.n	800a7dc <__gethex+0x330>
 800a7b0:	2b03      	cmp	r3, #3
 800a7b2:	d017      	beq.n	800a7e4 <__gethex+0x338>
 800a7b4:	2b01      	cmp	r3, #1
 800a7b6:	d109      	bne.n	800a7cc <__gethex+0x320>
 800a7b8:	f019 0f02 	tst.w	r9, #2
 800a7bc:	d006      	beq.n	800a7cc <__gethex+0x320>
 800a7be:	f8da 3000 	ldr.w	r3, [sl]
 800a7c2:	ea49 0903 	orr.w	r9, r9, r3
 800a7c6:	f019 0f01 	tst.w	r9, #1
 800a7ca:	d10e      	bne.n	800a7ea <__gethex+0x33e>
 800a7cc:	f045 0510 	orr.w	r5, r5, #16
 800a7d0:	e032      	b.n	800a838 <__gethex+0x38c>
 800a7d2:	f04f 0901 	mov.w	r9, #1
 800a7d6:	e7d1      	b.n	800a77c <__gethex+0x2d0>
 800a7d8:	2501      	movs	r5, #1
 800a7da:	e7e2      	b.n	800a7a2 <__gethex+0x2f6>
 800a7dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a7de:	f1c3 0301 	rsb	r3, r3, #1
 800a7e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a7e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d0f0      	beq.n	800a7cc <__gethex+0x320>
 800a7ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a7ee:	f104 0314 	add.w	r3, r4, #20
 800a7f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a7f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a7fa:	f04f 0c00 	mov.w	ip, #0
 800a7fe:	4618      	mov	r0, r3
 800a800:	f853 2b04 	ldr.w	r2, [r3], #4
 800a804:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a808:	d01b      	beq.n	800a842 <__gethex+0x396>
 800a80a:	3201      	adds	r2, #1
 800a80c:	6002      	str	r2, [r0, #0]
 800a80e:	2d02      	cmp	r5, #2
 800a810:	f104 0314 	add.w	r3, r4, #20
 800a814:	d13c      	bne.n	800a890 <__gethex+0x3e4>
 800a816:	f8d8 2000 	ldr.w	r2, [r8]
 800a81a:	3a01      	subs	r2, #1
 800a81c:	42b2      	cmp	r2, r6
 800a81e:	d109      	bne.n	800a834 <__gethex+0x388>
 800a820:	1171      	asrs	r1, r6, #5
 800a822:	2201      	movs	r2, #1
 800a824:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a828:	f006 061f 	and.w	r6, r6, #31
 800a82c:	fa02 f606 	lsl.w	r6, r2, r6
 800a830:	421e      	tst	r6, r3
 800a832:	d13a      	bne.n	800a8aa <__gethex+0x3fe>
 800a834:	f045 0520 	orr.w	r5, r5, #32
 800a838:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a83a:	601c      	str	r4, [r3, #0]
 800a83c:	9b02      	ldr	r3, [sp, #8]
 800a83e:	601f      	str	r7, [r3, #0]
 800a840:	e6b0      	b.n	800a5a4 <__gethex+0xf8>
 800a842:	4299      	cmp	r1, r3
 800a844:	f843 cc04 	str.w	ip, [r3, #-4]
 800a848:	d8d9      	bhi.n	800a7fe <__gethex+0x352>
 800a84a:	68a3      	ldr	r3, [r4, #8]
 800a84c:	459b      	cmp	fp, r3
 800a84e:	db17      	blt.n	800a880 <__gethex+0x3d4>
 800a850:	6861      	ldr	r1, [r4, #4]
 800a852:	9801      	ldr	r0, [sp, #4]
 800a854:	3101      	adds	r1, #1
 800a856:	f7fd fe33 	bl	80084c0 <_Balloc>
 800a85a:	4681      	mov	r9, r0
 800a85c:	b918      	cbnz	r0, 800a866 <__gethex+0x3ba>
 800a85e:	4b1a      	ldr	r3, [pc, #104]	@ (800a8c8 <__gethex+0x41c>)
 800a860:	4602      	mov	r2, r0
 800a862:	2184      	movs	r1, #132	@ 0x84
 800a864:	e6c5      	b.n	800a5f2 <__gethex+0x146>
 800a866:	6922      	ldr	r2, [r4, #16]
 800a868:	3202      	adds	r2, #2
 800a86a:	f104 010c 	add.w	r1, r4, #12
 800a86e:	0092      	lsls	r2, r2, #2
 800a870:	300c      	adds	r0, #12
 800a872:	f7ff fd69 	bl	800a348 <memcpy>
 800a876:	4621      	mov	r1, r4
 800a878:	9801      	ldr	r0, [sp, #4]
 800a87a:	f7fd fe61 	bl	8008540 <_Bfree>
 800a87e:	464c      	mov	r4, r9
 800a880:	6923      	ldr	r3, [r4, #16]
 800a882:	1c5a      	adds	r2, r3, #1
 800a884:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a888:	6122      	str	r2, [r4, #16]
 800a88a:	2201      	movs	r2, #1
 800a88c:	615a      	str	r2, [r3, #20]
 800a88e:	e7be      	b.n	800a80e <__gethex+0x362>
 800a890:	6922      	ldr	r2, [r4, #16]
 800a892:	455a      	cmp	r2, fp
 800a894:	dd0b      	ble.n	800a8ae <__gethex+0x402>
 800a896:	2101      	movs	r1, #1
 800a898:	4620      	mov	r0, r4
 800a89a:	f7ff fd9f 	bl	800a3dc <rshift>
 800a89e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a8a2:	3701      	adds	r7, #1
 800a8a4:	42bb      	cmp	r3, r7
 800a8a6:	f6ff aee0 	blt.w	800a66a <__gethex+0x1be>
 800a8aa:	2501      	movs	r5, #1
 800a8ac:	e7c2      	b.n	800a834 <__gethex+0x388>
 800a8ae:	f016 061f 	ands.w	r6, r6, #31
 800a8b2:	d0fa      	beq.n	800a8aa <__gethex+0x3fe>
 800a8b4:	4453      	add	r3, sl
 800a8b6:	f1c6 0620 	rsb	r6, r6, #32
 800a8ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a8be:	f7fd fef1 	bl	80086a4 <__hi0bits>
 800a8c2:	42b0      	cmp	r0, r6
 800a8c4:	dbe7      	blt.n	800a896 <__gethex+0x3ea>
 800a8c6:	e7f0      	b.n	800a8aa <__gethex+0x3fe>
 800a8c8:	0800ae11 	.word	0x0800ae11

0800a8cc <L_shift>:
 800a8cc:	f1c2 0208 	rsb	r2, r2, #8
 800a8d0:	0092      	lsls	r2, r2, #2
 800a8d2:	b570      	push	{r4, r5, r6, lr}
 800a8d4:	f1c2 0620 	rsb	r6, r2, #32
 800a8d8:	6843      	ldr	r3, [r0, #4]
 800a8da:	6804      	ldr	r4, [r0, #0]
 800a8dc:	fa03 f506 	lsl.w	r5, r3, r6
 800a8e0:	432c      	orrs	r4, r5
 800a8e2:	40d3      	lsrs	r3, r2
 800a8e4:	6004      	str	r4, [r0, #0]
 800a8e6:	f840 3f04 	str.w	r3, [r0, #4]!
 800a8ea:	4288      	cmp	r0, r1
 800a8ec:	d3f4      	bcc.n	800a8d8 <L_shift+0xc>
 800a8ee:	bd70      	pop	{r4, r5, r6, pc}

0800a8f0 <__match>:
 800a8f0:	b530      	push	{r4, r5, lr}
 800a8f2:	6803      	ldr	r3, [r0, #0]
 800a8f4:	3301      	adds	r3, #1
 800a8f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8fa:	b914      	cbnz	r4, 800a902 <__match+0x12>
 800a8fc:	6003      	str	r3, [r0, #0]
 800a8fe:	2001      	movs	r0, #1
 800a900:	bd30      	pop	{r4, r5, pc}
 800a902:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a906:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a90a:	2d19      	cmp	r5, #25
 800a90c:	bf98      	it	ls
 800a90e:	3220      	addls	r2, #32
 800a910:	42a2      	cmp	r2, r4
 800a912:	d0f0      	beq.n	800a8f6 <__match+0x6>
 800a914:	2000      	movs	r0, #0
 800a916:	e7f3      	b.n	800a900 <__match+0x10>

0800a918 <__hexnan>:
 800a918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a91c:	680b      	ldr	r3, [r1, #0]
 800a91e:	6801      	ldr	r1, [r0, #0]
 800a920:	115e      	asrs	r6, r3, #5
 800a922:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a926:	f013 031f 	ands.w	r3, r3, #31
 800a92a:	b087      	sub	sp, #28
 800a92c:	bf18      	it	ne
 800a92e:	3604      	addne	r6, #4
 800a930:	2500      	movs	r5, #0
 800a932:	1f37      	subs	r7, r6, #4
 800a934:	4682      	mov	sl, r0
 800a936:	4690      	mov	r8, r2
 800a938:	9301      	str	r3, [sp, #4]
 800a93a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a93e:	46b9      	mov	r9, r7
 800a940:	463c      	mov	r4, r7
 800a942:	9502      	str	r5, [sp, #8]
 800a944:	46ab      	mov	fp, r5
 800a946:	784a      	ldrb	r2, [r1, #1]
 800a948:	1c4b      	adds	r3, r1, #1
 800a94a:	9303      	str	r3, [sp, #12]
 800a94c:	b342      	cbz	r2, 800a9a0 <__hexnan+0x88>
 800a94e:	4610      	mov	r0, r2
 800a950:	9105      	str	r1, [sp, #20]
 800a952:	9204      	str	r2, [sp, #16]
 800a954:	f7ff fd94 	bl	800a480 <__hexdig_fun>
 800a958:	2800      	cmp	r0, #0
 800a95a:	d151      	bne.n	800aa00 <__hexnan+0xe8>
 800a95c:	9a04      	ldr	r2, [sp, #16]
 800a95e:	9905      	ldr	r1, [sp, #20]
 800a960:	2a20      	cmp	r2, #32
 800a962:	d818      	bhi.n	800a996 <__hexnan+0x7e>
 800a964:	9b02      	ldr	r3, [sp, #8]
 800a966:	459b      	cmp	fp, r3
 800a968:	dd13      	ble.n	800a992 <__hexnan+0x7a>
 800a96a:	454c      	cmp	r4, r9
 800a96c:	d206      	bcs.n	800a97c <__hexnan+0x64>
 800a96e:	2d07      	cmp	r5, #7
 800a970:	dc04      	bgt.n	800a97c <__hexnan+0x64>
 800a972:	462a      	mov	r2, r5
 800a974:	4649      	mov	r1, r9
 800a976:	4620      	mov	r0, r4
 800a978:	f7ff ffa8 	bl	800a8cc <L_shift>
 800a97c:	4544      	cmp	r4, r8
 800a97e:	d952      	bls.n	800aa26 <__hexnan+0x10e>
 800a980:	2300      	movs	r3, #0
 800a982:	f1a4 0904 	sub.w	r9, r4, #4
 800a986:	f844 3c04 	str.w	r3, [r4, #-4]
 800a98a:	f8cd b008 	str.w	fp, [sp, #8]
 800a98e:	464c      	mov	r4, r9
 800a990:	461d      	mov	r5, r3
 800a992:	9903      	ldr	r1, [sp, #12]
 800a994:	e7d7      	b.n	800a946 <__hexnan+0x2e>
 800a996:	2a29      	cmp	r2, #41	@ 0x29
 800a998:	d157      	bne.n	800aa4a <__hexnan+0x132>
 800a99a:	3102      	adds	r1, #2
 800a99c:	f8ca 1000 	str.w	r1, [sl]
 800a9a0:	f1bb 0f00 	cmp.w	fp, #0
 800a9a4:	d051      	beq.n	800aa4a <__hexnan+0x132>
 800a9a6:	454c      	cmp	r4, r9
 800a9a8:	d206      	bcs.n	800a9b8 <__hexnan+0xa0>
 800a9aa:	2d07      	cmp	r5, #7
 800a9ac:	dc04      	bgt.n	800a9b8 <__hexnan+0xa0>
 800a9ae:	462a      	mov	r2, r5
 800a9b0:	4649      	mov	r1, r9
 800a9b2:	4620      	mov	r0, r4
 800a9b4:	f7ff ff8a 	bl	800a8cc <L_shift>
 800a9b8:	4544      	cmp	r4, r8
 800a9ba:	d936      	bls.n	800aa2a <__hexnan+0x112>
 800a9bc:	f1a8 0204 	sub.w	r2, r8, #4
 800a9c0:	4623      	mov	r3, r4
 800a9c2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a9c6:	f842 1f04 	str.w	r1, [r2, #4]!
 800a9ca:	429f      	cmp	r7, r3
 800a9cc:	d2f9      	bcs.n	800a9c2 <__hexnan+0xaa>
 800a9ce:	1b3b      	subs	r3, r7, r4
 800a9d0:	f023 0303 	bic.w	r3, r3, #3
 800a9d4:	3304      	adds	r3, #4
 800a9d6:	3401      	adds	r4, #1
 800a9d8:	3e03      	subs	r6, #3
 800a9da:	42b4      	cmp	r4, r6
 800a9dc:	bf88      	it	hi
 800a9de:	2304      	movhi	r3, #4
 800a9e0:	4443      	add	r3, r8
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	f843 2b04 	str.w	r2, [r3], #4
 800a9e8:	429f      	cmp	r7, r3
 800a9ea:	d2fb      	bcs.n	800a9e4 <__hexnan+0xcc>
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	b91b      	cbnz	r3, 800a9f8 <__hexnan+0xe0>
 800a9f0:	4547      	cmp	r7, r8
 800a9f2:	d128      	bne.n	800aa46 <__hexnan+0x12e>
 800a9f4:	2301      	movs	r3, #1
 800a9f6:	603b      	str	r3, [r7, #0]
 800a9f8:	2005      	movs	r0, #5
 800a9fa:	b007      	add	sp, #28
 800a9fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa00:	3501      	adds	r5, #1
 800aa02:	2d08      	cmp	r5, #8
 800aa04:	f10b 0b01 	add.w	fp, fp, #1
 800aa08:	dd06      	ble.n	800aa18 <__hexnan+0x100>
 800aa0a:	4544      	cmp	r4, r8
 800aa0c:	d9c1      	bls.n	800a992 <__hexnan+0x7a>
 800aa0e:	2300      	movs	r3, #0
 800aa10:	f844 3c04 	str.w	r3, [r4, #-4]
 800aa14:	2501      	movs	r5, #1
 800aa16:	3c04      	subs	r4, #4
 800aa18:	6822      	ldr	r2, [r4, #0]
 800aa1a:	f000 000f 	and.w	r0, r0, #15
 800aa1e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800aa22:	6020      	str	r0, [r4, #0]
 800aa24:	e7b5      	b.n	800a992 <__hexnan+0x7a>
 800aa26:	2508      	movs	r5, #8
 800aa28:	e7b3      	b.n	800a992 <__hexnan+0x7a>
 800aa2a:	9b01      	ldr	r3, [sp, #4]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d0dd      	beq.n	800a9ec <__hexnan+0xd4>
 800aa30:	f1c3 0320 	rsb	r3, r3, #32
 800aa34:	f04f 32ff 	mov.w	r2, #4294967295
 800aa38:	40da      	lsrs	r2, r3
 800aa3a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800aa3e:	4013      	ands	r3, r2
 800aa40:	f846 3c04 	str.w	r3, [r6, #-4]
 800aa44:	e7d2      	b.n	800a9ec <__hexnan+0xd4>
 800aa46:	3f04      	subs	r7, #4
 800aa48:	e7d0      	b.n	800a9ec <__hexnan+0xd4>
 800aa4a:	2004      	movs	r0, #4
 800aa4c:	e7d5      	b.n	800a9fa <__hexnan+0xe2>

0800aa4e <__ascii_mbtowc>:
 800aa4e:	b082      	sub	sp, #8
 800aa50:	b901      	cbnz	r1, 800aa54 <__ascii_mbtowc+0x6>
 800aa52:	a901      	add	r1, sp, #4
 800aa54:	b142      	cbz	r2, 800aa68 <__ascii_mbtowc+0x1a>
 800aa56:	b14b      	cbz	r3, 800aa6c <__ascii_mbtowc+0x1e>
 800aa58:	7813      	ldrb	r3, [r2, #0]
 800aa5a:	600b      	str	r3, [r1, #0]
 800aa5c:	7812      	ldrb	r2, [r2, #0]
 800aa5e:	1e10      	subs	r0, r2, #0
 800aa60:	bf18      	it	ne
 800aa62:	2001      	movne	r0, #1
 800aa64:	b002      	add	sp, #8
 800aa66:	4770      	bx	lr
 800aa68:	4610      	mov	r0, r2
 800aa6a:	e7fb      	b.n	800aa64 <__ascii_mbtowc+0x16>
 800aa6c:	f06f 0001 	mvn.w	r0, #1
 800aa70:	e7f8      	b.n	800aa64 <__ascii_mbtowc+0x16>

0800aa72 <_realloc_r>:
 800aa72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa76:	4607      	mov	r7, r0
 800aa78:	4614      	mov	r4, r2
 800aa7a:	460d      	mov	r5, r1
 800aa7c:	b921      	cbnz	r1, 800aa88 <_realloc_r+0x16>
 800aa7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa82:	4611      	mov	r1, r2
 800aa84:	f7fd bc90 	b.w	80083a8 <_malloc_r>
 800aa88:	b92a      	cbnz	r2, 800aa96 <_realloc_r+0x24>
 800aa8a:	f7fd fc19 	bl	80082c0 <_free_r>
 800aa8e:	4625      	mov	r5, r4
 800aa90:	4628      	mov	r0, r5
 800aa92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa96:	f000 f8c4 	bl	800ac22 <_malloc_usable_size_r>
 800aa9a:	4284      	cmp	r4, r0
 800aa9c:	4606      	mov	r6, r0
 800aa9e:	d802      	bhi.n	800aaa6 <_realloc_r+0x34>
 800aaa0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aaa4:	d8f4      	bhi.n	800aa90 <_realloc_r+0x1e>
 800aaa6:	4621      	mov	r1, r4
 800aaa8:	4638      	mov	r0, r7
 800aaaa:	f7fd fc7d 	bl	80083a8 <_malloc_r>
 800aaae:	4680      	mov	r8, r0
 800aab0:	b908      	cbnz	r0, 800aab6 <_realloc_r+0x44>
 800aab2:	4645      	mov	r5, r8
 800aab4:	e7ec      	b.n	800aa90 <_realloc_r+0x1e>
 800aab6:	42b4      	cmp	r4, r6
 800aab8:	4622      	mov	r2, r4
 800aaba:	4629      	mov	r1, r5
 800aabc:	bf28      	it	cs
 800aabe:	4632      	movcs	r2, r6
 800aac0:	f7ff fc42 	bl	800a348 <memcpy>
 800aac4:	4629      	mov	r1, r5
 800aac6:	4638      	mov	r0, r7
 800aac8:	f7fd fbfa 	bl	80082c0 <_free_r>
 800aacc:	e7f1      	b.n	800aab2 <_realloc_r+0x40>

0800aace <__ascii_wctomb>:
 800aace:	4603      	mov	r3, r0
 800aad0:	4608      	mov	r0, r1
 800aad2:	b141      	cbz	r1, 800aae6 <__ascii_wctomb+0x18>
 800aad4:	2aff      	cmp	r2, #255	@ 0xff
 800aad6:	d904      	bls.n	800aae2 <__ascii_wctomb+0x14>
 800aad8:	228a      	movs	r2, #138	@ 0x8a
 800aada:	601a      	str	r2, [r3, #0]
 800aadc:	f04f 30ff 	mov.w	r0, #4294967295
 800aae0:	4770      	bx	lr
 800aae2:	700a      	strb	r2, [r1, #0]
 800aae4:	2001      	movs	r0, #1
 800aae6:	4770      	bx	lr

0800aae8 <fiprintf>:
 800aae8:	b40e      	push	{r1, r2, r3}
 800aaea:	b503      	push	{r0, r1, lr}
 800aaec:	4601      	mov	r1, r0
 800aaee:	ab03      	add	r3, sp, #12
 800aaf0:	4805      	ldr	r0, [pc, #20]	@ (800ab08 <fiprintf+0x20>)
 800aaf2:	f853 2b04 	ldr.w	r2, [r3], #4
 800aaf6:	6800      	ldr	r0, [r0, #0]
 800aaf8:	9301      	str	r3, [sp, #4]
 800aafa:	f7ff f991 	bl	8009e20 <_vfiprintf_r>
 800aafe:	b002      	add	sp, #8
 800ab00:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab04:	b003      	add	sp, #12
 800ab06:	4770      	bx	lr
 800ab08:	20000024 	.word	0x20000024

0800ab0c <__swhatbuf_r>:
 800ab0c:	b570      	push	{r4, r5, r6, lr}
 800ab0e:	460c      	mov	r4, r1
 800ab10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab14:	2900      	cmp	r1, #0
 800ab16:	b096      	sub	sp, #88	@ 0x58
 800ab18:	4615      	mov	r5, r2
 800ab1a:	461e      	mov	r6, r3
 800ab1c:	da0d      	bge.n	800ab3a <__swhatbuf_r+0x2e>
 800ab1e:	89a3      	ldrh	r3, [r4, #12]
 800ab20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ab24:	f04f 0100 	mov.w	r1, #0
 800ab28:	bf14      	ite	ne
 800ab2a:	2340      	movne	r3, #64	@ 0x40
 800ab2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ab30:	2000      	movs	r0, #0
 800ab32:	6031      	str	r1, [r6, #0]
 800ab34:	602b      	str	r3, [r5, #0]
 800ab36:	b016      	add	sp, #88	@ 0x58
 800ab38:	bd70      	pop	{r4, r5, r6, pc}
 800ab3a:	466a      	mov	r2, sp
 800ab3c:	f000 f848 	bl	800abd0 <_fstat_r>
 800ab40:	2800      	cmp	r0, #0
 800ab42:	dbec      	blt.n	800ab1e <__swhatbuf_r+0x12>
 800ab44:	9901      	ldr	r1, [sp, #4]
 800ab46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ab4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ab4e:	4259      	negs	r1, r3
 800ab50:	4159      	adcs	r1, r3
 800ab52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab56:	e7eb      	b.n	800ab30 <__swhatbuf_r+0x24>

0800ab58 <__smakebuf_r>:
 800ab58:	898b      	ldrh	r3, [r1, #12]
 800ab5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab5c:	079d      	lsls	r5, r3, #30
 800ab5e:	4606      	mov	r6, r0
 800ab60:	460c      	mov	r4, r1
 800ab62:	d507      	bpl.n	800ab74 <__smakebuf_r+0x1c>
 800ab64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ab68:	6023      	str	r3, [r4, #0]
 800ab6a:	6123      	str	r3, [r4, #16]
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	6163      	str	r3, [r4, #20]
 800ab70:	b003      	add	sp, #12
 800ab72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab74:	ab01      	add	r3, sp, #4
 800ab76:	466a      	mov	r2, sp
 800ab78:	f7ff ffc8 	bl	800ab0c <__swhatbuf_r>
 800ab7c:	9f00      	ldr	r7, [sp, #0]
 800ab7e:	4605      	mov	r5, r0
 800ab80:	4639      	mov	r1, r7
 800ab82:	4630      	mov	r0, r6
 800ab84:	f7fd fc10 	bl	80083a8 <_malloc_r>
 800ab88:	b948      	cbnz	r0, 800ab9e <__smakebuf_r+0x46>
 800ab8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab8e:	059a      	lsls	r2, r3, #22
 800ab90:	d4ee      	bmi.n	800ab70 <__smakebuf_r+0x18>
 800ab92:	f023 0303 	bic.w	r3, r3, #3
 800ab96:	f043 0302 	orr.w	r3, r3, #2
 800ab9a:	81a3      	strh	r3, [r4, #12]
 800ab9c:	e7e2      	b.n	800ab64 <__smakebuf_r+0xc>
 800ab9e:	89a3      	ldrh	r3, [r4, #12]
 800aba0:	6020      	str	r0, [r4, #0]
 800aba2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aba6:	81a3      	strh	r3, [r4, #12]
 800aba8:	9b01      	ldr	r3, [sp, #4]
 800abaa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800abae:	b15b      	cbz	r3, 800abc8 <__smakebuf_r+0x70>
 800abb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abb4:	4630      	mov	r0, r6
 800abb6:	f000 f81d 	bl	800abf4 <_isatty_r>
 800abba:	b128      	cbz	r0, 800abc8 <__smakebuf_r+0x70>
 800abbc:	89a3      	ldrh	r3, [r4, #12]
 800abbe:	f023 0303 	bic.w	r3, r3, #3
 800abc2:	f043 0301 	orr.w	r3, r3, #1
 800abc6:	81a3      	strh	r3, [r4, #12]
 800abc8:	89a3      	ldrh	r3, [r4, #12]
 800abca:	431d      	orrs	r5, r3
 800abcc:	81a5      	strh	r5, [r4, #12]
 800abce:	e7cf      	b.n	800ab70 <__smakebuf_r+0x18>

0800abd0 <_fstat_r>:
 800abd0:	b538      	push	{r3, r4, r5, lr}
 800abd2:	4d07      	ldr	r5, [pc, #28]	@ (800abf0 <_fstat_r+0x20>)
 800abd4:	2300      	movs	r3, #0
 800abd6:	4604      	mov	r4, r0
 800abd8:	4608      	mov	r0, r1
 800abda:	4611      	mov	r1, r2
 800abdc:	602b      	str	r3, [r5, #0]
 800abde:	f7f7 fe17 	bl	8002810 <_fstat>
 800abe2:	1c43      	adds	r3, r0, #1
 800abe4:	d102      	bne.n	800abec <_fstat_r+0x1c>
 800abe6:	682b      	ldr	r3, [r5, #0]
 800abe8:	b103      	cbz	r3, 800abec <_fstat_r+0x1c>
 800abea:	6023      	str	r3, [r4, #0]
 800abec:	bd38      	pop	{r3, r4, r5, pc}
 800abee:	bf00      	nop
 800abf0:	20000758 	.word	0x20000758

0800abf4 <_isatty_r>:
 800abf4:	b538      	push	{r3, r4, r5, lr}
 800abf6:	4d06      	ldr	r5, [pc, #24]	@ (800ac10 <_isatty_r+0x1c>)
 800abf8:	2300      	movs	r3, #0
 800abfa:	4604      	mov	r4, r0
 800abfc:	4608      	mov	r0, r1
 800abfe:	602b      	str	r3, [r5, #0]
 800ac00:	f7f7 fe16 	bl	8002830 <_isatty>
 800ac04:	1c43      	adds	r3, r0, #1
 800ac06:	d102      	bne.n	800ac0e <_isatty_r+0x1a>
 800ac08:	682b      	ldr	r3, [r5, #0]
 800ac0a:	b103      	cbz	r3, 800ac0e <_isatty_r+0x1a>
 800ac0c:	6023      	str	r3, [r4, #0]
 800ac0e:	bd38      	pop	{r3, r4, r5, pc}
 800ac10:	20000758 	.word	0x20000758

0800ac14 <abort>:
 800ac14:	b508      	push	{r3, lr}
 800ac16:	2006      	movs	r0, #6
 800ac18:	f000 f834 	bl	800ac84 <raise>
 800ac1c:	2001      	movs	r0, #1
 800ac1e:	f7f7 fdc3 	bl	80027a8 <_exit>

0800ac22 <_malloc_usable_size_r>:
 800ac22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac26:	1f18      	subs	r0, r3, #4
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	bfbc      	itt	lt
 800ac2c:	580b      	ldrlt	r3, [r1, r0]
 800ac2e:	18c0      	addlt	r0, r0, r3
 800ac30:	4770      	bx	lr

0800ac32 <_raise_r>:
 800ac32:	291f      	cmp	r1, #31
 800ac34:	b538      	push	{r3, r4, r5, lr}
 800ac36:	4605      	mov	r5, r0
 800ac38:	460c      	mov	r4, r1
 800ac3a:	d904      	bls.n	800ac46 <_raise_r+0x14>
 800ac3c:	2316      	movs	r3, #22
 800ac3e:	6003      	str	r3, [r0, #0]
 800ac40:	f04f 30ff 	mov.w	r0, #4294967295
 800ac44:	bd38      	pop	{r3, r4, r5, pc}
 800ac46:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ac48:	b112      	cbz	r2, 800ac50 <_raise_r+0x1e>
 800ac4a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac4e:	b94b      	cbnz	r3, 800ac64 <_raise_r+0x32>
 800ac50:	4628      	mov	r0, r5
 800ac52:	f000 f831 	bl	800acb8 <_getpid_r>
 800ac56:	4622      	mov	r2, r4
 800ac58:	4601      	mov	r1, r0
 800ac5a:	4628      	mov	r0, r5
 800ac5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac60:	f000 b818 	b.w	800ac94 <_kill_r>
 800ac64:	2b01      	cmp	r3, #1
 800ac66:	d00a      	beq.n	800ac7e <_raise_r+0x4c>
 800ac68:	1c59      	adds	r1, r3, #1
 800ac6a:	d103      	bne.n	800ac74 <_raise_r+0x42>
 800ac6c:	2316      	movs	r3, #22
 800ac6e:	6003      	str	r3, [r0, #0]
 800ac70:	2001      	movs	r0, #1
 800ac72:	e7e7      	b.n	800ac44 <_raise_r+0x12>
 800ac74:	2100      	movs	r1, #0
 800ac76:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ac7a:	4620      	mov	r0, r4
 800ac7c:	4798      	blx	r3
 800ac7e:	2000      	movs	r0, #0
 800ac80:	e7e0      	b.n	800ac44 <_raise_r+0x12>
	...

0800ac84 <raise>:
 800ac84:	4b02      	ldr	r3, [pc, #8]	@ (800ac90 <raise+0xc>)
 800ac86:	4601      	mov	r1, r0
 800ac88:	6818      	ldr	r0, [r3, #0]
 800ac8a:	f7ff bfd2 	b.w	800ac32 <_raise_r>
 800ac8e:	bf00      	nop
 800ac90:	20000024 	.word	0x20000024

0800ac94 <_kill_r>:
 800ac94:	b538      	push	{r3, r4, r5, lr}
 800ac96:	4d07      	ldr	r5, [pc, #28]	@ (800acb4 <_kill_r+0x20>)
 800ac98:	2300      	movs	r3, #0
 800ac9a:	4604      	mov	r4, r0
 800ac9c:	4608      	mov	r0, r1
 800ac9e:	4611      	mov	r1, r2
 800aca0:	602b      	str	r3, [r5, #0]
 800aca2:	f7f7 fd71 	bl	8002788 <_kill>
 800aca6:	1c43      	adds	r3, r0, #1
 800aca8:	d102      	bne.n	800acb0 <_kill_r+0x1c>
 800acaa:	682b      	ldr	r3, [r5, #0]
 800acac:	b103      	cbz	r3, 800acb0 <_kill_r+0x1c>
 800acae:	6023      	str	r3, [r4, #0]
 800acb0:	bd38      	pop	{r3, r4, r5, pc}
 800acb2:	bf00      	nop
 800acb4:	20000758 	.word	0x20000758

0800acb8 <_getpid_r>:
 800acb8:	f7f7 bd5e 	b.w	8002778 <_getpid>

0800acbc <_init>:
 800acbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acbe:	bf00      	nop
 800acc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acc2:	bc08      	pop	{r3}
 800acc4:	469e      	mov	lr, r3
 800acc6:	4770      	bx	lr

0800acc8 <_fini>:
 800acc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acca:	bf00      	nop
 800accc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acce:	bc08      	pop	{r3}
 800acd0:	469e      	mov	lr, r3
 800acd2:	4770      	bx	lr
