<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MAIR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">MAIR_EL1, Memory Attribute Indirection Register (EL1)</h1><p>The MAIR_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations at EL1.</p>
        <p>This 
        register
       is part of the Virtual memory control registers functional group.</p><h2>Configuration</h2><p>AArch64 System register MAIR_EL1 bits [31:0]
        
                are architecturally mapped to
              AArch32 System register <a href="AArch32-prrr.html">PRRR</a> when TTBCR.EAE==0.
          </p><p>AArch64 System register MAIR_EL1 bits [31:0]
        
                are architecturally mapped to
              AArch32 System register <a href="AArch32-mair0.html">MAIR0</a> when TTBCR.EAE==1.
          </p><p>AArch64 System register MAIR_EL1 bits [63:32]
        
                are architecturally mapped to
              AArch32 System register <a href="AArch32-nmrr.html">NMRR</a> when TTBCR.EAE==0.
          </p><p>AArch64 System register MAIR_EL1 bits [63:32]
        
                are architecturally mapped to
              AArch32 System register <a href="AArch32-mair1.html">MAIR1</a> when TTBCR.EAE==1.
          </p><p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>MAIR_EL1 is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The MAIR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#Attr">Attr7</a></td><td class="lr" colspan="8"><a href="#Attr">Attr6</a></td><td class="lr" colspan="8"><a href="#Attr">Attr5</a></td><td class="lr" colspan="8"><a href="#Attr">Attr4</a></td></tr><tr class="firstrow"><td class="lr" colspan="8"><a href="#Attr">Attr3</a></td><td class="lr" colspan="8"><a href="#Attr">Attr2</a></td><td class="lr" colspan="8"><a href="#Attr">Attr1</a></td><td class="lr" colspan="8"><a href="#Attr">Attr0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
            <p>MAIR_EL1 is permitted to be cached in a TLB.</p>
          </div><h4 id="Attr">Attr&lt;n&gt;, bits [8n+7:8n], for n = 0 to 7</h4>
              <p>The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</p>
            
              <p>Bits [7:4] are encoded as follows:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>Attr&lt;n&gt;[7:4]</th>
                      <th>Meaning</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0000</span>
                      </td>
                      <td>Device memory. See encoding of Attr&lt;n&gt;[3:0] for the type of Device memory.</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">00RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>Normal memory, Outer Write-Through Transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0100</span>
                      </td>
                      <td>Normal memory, Outer Non-cacheable</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">01RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>Normal memory, Outer Write-Back Transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">10RW</span>
                      </td>
                      <td>Normal memory, Outer Write-Through Non-transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">11RW</span>
                      </td>
                      <td>Normal memory, Outer Write-Back Non-transient</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>R = Outer Read-Allocate policy, W = Outer Write-Allocate policy.</p>
            
              <p>The meaning of bits [3:0] depends on the value of bits [7:4]:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>Attr&lt;n&gt;[3:0]</th>
                      <th>Meaning when Attr&lt;n&gt;[7:4] is 0000</th>
                      <th>Meaning when Attr&lt;n&gt;[7:4] is not 0000</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0000</span>
                      </td>
                      <td>Device-nGnRnE memory</td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">00RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                      <td>Normal memory, Inner Write-Through Transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0100</span>
                      </td>
                      <td>Device-nGnRE memory</td>
                      <td>Normal memory, Inner Non-cacheable</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">01RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                      <td>Normal memory, Inner Write-Back Transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1000</span>
                      </td>
                      <td>Device-nGRE memory</td>
                      <td>Normal memory, Inner Write-Through Non-transient (RW=00)</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">10RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                      <td>Normal memory, Inner Write-Through Non-transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1100</span>
                      </td>
                      <td>Device-GRE memory</td>
                      <td>Normal memory, Inner Write-Back Non-transient (RW=00)</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">11RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                      <td>Normal memory, Inner Write-Back Non-transient</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>R = Inner Read-Allocate policy, W = Inner Write-Allocate policy.</p>
            
              <p>The R and W bits in some Attr&lt;n&gt; fields have the following meanings:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>R or W</th>
                      <th>Meaning</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0</span>
                      </td>
                      <td>No Allocate</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1</span>
                      </td>
                      <td>Allocate</td>
                    </tr>
                  </tbody>
                
              </table>
            <div class="access_mechanisms"><h2>Accessing the MAIR_EL1</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>MAIR_EL1</td><td>11</td><td>000</td><td>1010</td><td>0010</td><td>000</td></tr><tr><td>MAIR_EL12</td><td>11</td><td>101</td><td>1010</td><td>0010</td><td>000</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;systemreg&gt;
      </th><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td>MAIR_EL1</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>RW</td></tr><tr><td>MAIR_EL1</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>RW</td></tr><tr><td>MAIR_EL1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr><tr><td>MAIR_EL1</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td><a href="AArch64-mair_el2.html">
                              MAIR_EL2
                              </a></td><td>RW</td></tr><tr><td>MAIR_EL1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td><a href="AArch64-mair_el2.html">
                              MAIR_EL2
                              </a></td><td>RW</td></tr><tr><td>MAIR_EL12</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td></tr><tr><td>MAIR_EL12</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>
        -
      </td><td>
        -
      </td></tr><tr><td>MAIR_EL12</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td><td>
        -
      </td></tr><tr><td>MAIR_EL12</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td>MAIR_EL12</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table>
            <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic MAIR_EL1 or MAIR_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
