Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dlx
Version: O-2018.06-SP4
Date   : Wed Sep  9 19:03:34 2020
****************************************

Operating Conditions: nom_1.20V_25C   Library: CORE65LPLVT
Wire Load Model Mode: enclosed

  Startpoint: datapath_0/mem_wb_registers_0/O_DST_reg[1]
              (rising edge-triggered flip-flop clocked by I_CLK)
  Endpoint: clk_gate_datapath_0/register_file_0/REGISTERS_reg[13]/latch
            (positive level-sensitive latch clocked by I_CLK)
  Path Group: I_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dlx                area_30Kto36K         CORE65LPLVT

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock I_CLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  datapath_0/mem_wb_registers_0/O_DST_reg[1]/CP (HS65_LH_DFPQX9)
                                                          0.00       0.00 r
  datapath_0/mem_wb_registers_0/O_DST_reg[1]/Q (HS65_LH_DFPQX9)
                                                          0.19       0.19 f
  U9411/Z (HS65_LL_IVX7)                                  0.04       0.24 r
  U9437/Z (HS65_LL_NAND3X3)                               0.06       0.30 f
  U9442/Z (HS65_LH_OAI21X3)                               0.10       0.40 r
  clk_gate_datapath_0/register_file_0/REGISTERS_reg[13]/EN (SNPS_CLOCK_GATE_LOW_dlx_14)
                                                          0.00       0.40 r
  clk_gate_datapath_0/register_file_0/REGISTERS_reg[13]/latch/D (HS65_LH_LDHQNX4)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock I_CLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clk_gate_datapath_0/register_file_0/REGISTERS_reg[13]/latch/G (HS65_LH_LDHQNX4)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.40       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  I_CLK nominal pulse width                               1.00   
  library setup time                                     -0.05   
  --------------------------------------------------------------
  max time borrow                                         0.95   
  actual time borrow                                      0.40   
  --------------------------------------------------------------


1
