/*
 * Copyright (c) 2016 HiSilicon Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 *
 */

#include <linux/io.h>
#include "../spi_ids.h"
#include "hisfc350.h"

#define HISFC350_CRG48              (0x00C0)
#define HISFC350_CRG48_RST          (1 << 0)
#define HISFC350_CRG48_CLKEN            (1 << 1)
#define HISFC350_CRG48_CLK_24M          (0 << 2)
#define HISFC350_CRG48_CLK_75M          ((0 << 3) | (1 << 2))
#define HISFC350_CRG48_CLK_125M         ((1 << 2) | (1 << 3))
#define SYS_CTRL_BASE               (0x20050000)
#define SFC_ADDR_MODE_REG           (0x8C)
#define SFC_ADDR_MODE_MASK          (0x80)
#define SFC_CLSEL_MASK              (0xC)
#define SFC_PERI_CLKDIV1_SHIFT          (28)
#define SFC_PERI_CLKDIV1_MASK           (0xF)
/*****************************************************************************/
#define GET_SFC_ADDR_MODE ({\
    int start_up_mode = 0;\
    start_up_mode = readl((void *)IO_ADDRESS(SYS_CTRL_BASE + SFC_ADDR_MODE_REG));\
    start_up_mode &= SFC_ADDR_MODE_MASK;\
    start_up_mode; })
/*****************************************************************************/
void hisfc350_set_system_clock(struct hisfc_host *host,
                               struct spi_operation *op, int clk_en)
{
    unsigned int regval = readl(host->sysreg + HISFC350_CRG48);

    regval = regval & (~SFC_CLSEL_MASK);

    if (op && op->clock) {
        regval &= ~SFC_CLSEL_MASK;
        regval |= op->clock & SFC_CLSEL_MASK;
    } else {
        regval &= ~SFC_CLSEL_MASK;
        regval |= HISFC350_CRG48_CLK_24M; /* Default Clock */
    }

    if (clk_en) {
        regval |= HISFC350_CRG48_CLKEN;
    }

    if (regval != readl(host->sysreg + HISFC350_CRG48)) {
        writel(regval, (host->sysreg + HISFC350_CRG48));
    }
}

/*****************************************************************************/
void hisfc350_get_best_clock(unsigned int *clock)
{
    int ix;
    int clk_reg;

#define CLK_2X(_clk)    (((_clk) + 1) >> 1)
    unsigned int sysclk[] = {
        CLK_2X(24), HISFC350_CRG48_CLK_24M,
        CLK_2X(75), HISFC350_CRG48_CLK_75M,
        CLK_2X(125),    HISFC350_CRG48_CLK_125M,
        0, 0,
    };
#undef CLK_2X

    clk_reg = HISFC350_CRG48_CLK_24M;
    for (ix = 0; sysclk[ix]; ix += 2) {
        if (*clock < sysclk[ix]) {
            break;
        }
        clk_reg = sysclk[ix + 1];
    }

    *clock = clk_reg;
}

/*****************************************************************************/
#ifdef CONFIG_HISFC350_SHOW_CYCLE_TIMING
char *hisfc350_get_clock_str(unsigned int clk_reg)
{
    static char buffer[40];

    /* calculate reference PERI_CLKDIV1[31:28] */
    clk_reg = 216 / ((clk_reg >> SFC_PERI_CLKDIV1_SHIFT)
                     & SFC_PERI_CLKDIV1_MASK);
    sprintf(buffer, "%dM", clk_reg);

    return buffer;
}
#endif /* CONFIG_HISFC350_SHOW_CYCLE_TIMING */
